
DRON 2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00006000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e490  080002d0  080002d0  000062d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e28  0801e760  0801e760  00024760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020588  08020588  00026588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08020590  08020590  00026590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08020594  08020594  00026594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  24000000  08020598  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000834  24000078  08020610  00027078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240008ac  08020610  000278ac  2**0
                  ALLOC
  9 .IRAM         000041ce  00000000  00000000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 10 .DRAM         00000000  20000000  20000000  00049730  2**0
                  CONTENTS
 11 .RAM1         00021880  24000eb0  24000eb0  00027eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00049730  2**0
                  CONTENTS, READONLY
 13 .debug_info   00032091  00000000  00000000  0004975e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005ef4  00000000  00000000  0007b7ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002440  00000000  00000000  000816e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c16  00000000  00000000  00083b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003c716  00000000  00000000  0008573e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003857c  00000000  00000000  000c1e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0016ccc3  00000000  00000000  000fa3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00267093  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009f14  00000000  00000000  002670d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  00270fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801e748 	.word	0x0801e748

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	0801e748 	.word	0x0801e748

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9b5 	b.w	800069c <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b96a 	b.w	800069c <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	460c      	mov	r4, r1
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d14e      	bne.n	800048a <__udivmoddi4+0xaa>
 80003ec:	4694      	mov	ip, r2
 80003ee:	458c      	cmp	ip, r1
 80003f0:	4686      	mov	lr, r0
 80003f2:	fab2 f282 	clz	r2, r2
 80003f6:	d962      	bls.n	80004be <__udivmoddi4+0xde>
 80003f8:	b14a      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fa:	f1c2 0320 	rsb	r3, r2, #32
 80003fe:	4091      	lsls	r1, r2
 8000400:	fa20 f303 	lsr.w	r3, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	4319      	orrs	r1, r3
 800040a:	fa00 fe02 	lsl.w	lr, r0, r2
 800040e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000412:	fa1f f68c 	uxth.w	r6, ip
 8000416:	fbb1 f4f7 	udiv	r4, r1, r7
 800041a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041e:	fb07 1114 	mls	r1, r7, r4, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb04 f106 	mul.w	r1, r4, r6
 800042a:	4299      	cmp	r1, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x64>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f104 30ff 	add.w	r0, r4, #4294967295
 8000436:	f080 8112 	bcs.w	800065e <__udivmoddi4+0x27e>
 800043a:	4299      	cmp	r1, r3
 800043c:	f240 810f 	bls.w	800065e <__udivmoddi4+0x27e>
 8000440:	3c02      	subs	r4, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	fa1f f38e 	uxth.w	r3, lr
 800044a:	fbb1 f0f7 	udiv	r0, r1, r7
 800044e:	fb07 1110 	mls	r1, r7, r0, r1
 8000452:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000456:	fb00 f606 	mul.w	r6, r0, r6
 800045a:	429e      	cmp	r6, r3
 800045c:	d90a      	bls.n	8000474 <__udivmoddi4+0x94>
 800045e:	eb1c 0303 	adds.w	r3, ip, r3
 8000462:	f100 31ff 	add.w	r1, r0, #4294967295
 8000466:	f080 80fc 	bcs.w	8000662 <__udivmoddi4+0x282>
 800046a:	429e      	cmp	r6, r3
 800046c:	f240 80f9 	bls.w	8000662 <__udivmoddi4+0x282>
 8000470:	4463      	add	r3, ip
 8000472:	3802      	subs	r0, #2
 8000474:	1b9b      	subs	r3, r3, r6
 8000476:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800047a:	2100      	movs	r1, #0
 800047c:	b11d      	cbz	r5, 8000486 <__udivmoddi4+0xa6>
 800047e:	40d3      	lsrs	r3, r2
 8000480:	2200      	movs	r2, #0
 8000482:	e9c5 3200 	strd	r3, r2, [r5]
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	428b      	cmp	r3, r1
 800048c:	d905      	bls.n	800049a <__udivmoddi4+0xba>
 800048e:	b10d      	cbz	r5, 8000494 <__udivmoddi4+0xb4>
 8000490:	e9c5 0100 	strd	r0, r1, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	4608      	mov	r0, r1
 8000498:	e7f5      	b.n	8000486 <__udivmoddi4+0xa6>
 800049a:	fab3 f183 	clz	r1, r3
 800049e:	2900      	cmp	r1, #0
 80004a0:	d146      	bne.n	8000530 <__udivmoddi4+0x150>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d302      	bcc.n	80004ac <__udivmoddi4+0xcc>
 80004a6:	4290      	cmp	r0, r2
 80004a8:	f0c0 80f0 	bcc.w	800068c <__udivmoddi4+0x2ac>
 80004ac:	1a86      	subs	r6, r0, r2
 80004ae:	eb64 0303 	sbc.w	r3, r4, r3
 80004b2:	2001      	movs	r0, #1
 80004b4:	2d00      	cmp	r5, #0
 80004b6:	d0e6      	beq.n	8000486 <__udivmoddi4+0xa6>
 80004b8:	e9c5 6300 	strd	r6, r3, [r5]
 80004bc:	e7e3      	b.n	8000486 <__udivmoddi4+0xa6>
 80004be:	2a00      	cmp	r2, #0
 80004c0:	f040 8090 	bne.w	80005e4 <__udivmoddi4+0x204>
 80004c4:	eba1 040c 	sub.w	r4, r1, ip
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa1f f78c 	uxth.w	r7, ip
 80004d0:	2101      	movs	r1, #1
 80004d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004da:	fb08 4416 	mls	r4, r8, r6, r4
 80004de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004e2:	fb07 f006 	mul.w	r0, r7, r6
 80004e6:	4298      	cmp	r0, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x11c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x11a>
 80004f4:	4298      	cmp	r0, r3
 80004f6:	f200 80cd 	bhi.w	8000694 <__udivmoddi4+0x2b4>
 80004fa:	4626      	mov	r6, r4
 80004fc:	1a1c      	subs	r4, r3, r0
 80004fe:	fa1f f38e 	uxth.w	r3, lr
 8000502:	fbb4 f0f8 	udiv	r0, r4, r8
 8000506:	fb08 4410 	mls	r4, r8, r0, r4
 800050a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800050e:	fb00 f707 	mul.w	r7, r0, r7
 8000512:	429f      	cmp	r7, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x148>
 8000516:	eb1c 0303 	adds.w	r3, ip, r3
 800051a:	f100 34ff 	add.w	r4, r0, #4294967295
 800051e:	d202      	bcs.n	8000526 <__udivmoddi4+0x146>
 8000520:	429f      	cmp	r7, r3
 8000522:	f200 80b0 	bhi.w	8000686 <__udivmoddi4+0x2a6>
 8000526:	4620      	mov	r0, r4
 8000528:	1bdb      	subs	r3, r3, r7
 800052a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800052e:	e7a5      	b.n	800047c <__udivmoddi4+0x9c>
 8000530:	f1c1 0620 	rsb	r6, r1, #32
 8000534:	408b      	lsls	r3, r1
 8000536:	fa22 f706 	lsr.w	r7, r2, r6
 800053a:	431f      	orrs	r7, r3
 800053c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000540:	fa04 f301 	lsl.w	r3, r4, r1
 8000544:	ea43 030c 	orr.w	r3, r3, ip
 8000548:	40f4      	lsrs	r4, r6
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	0c38      	lsrs	r0, r7, #16
 8000550:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000554:	fbb4 fef0 	udiv	lr, r4, r0
 8000558:	fa1f fc87 	uxth.w	ip, r7
 800055c:	fb00 441e 	mls	r4, r0, lr, r4
 8000560:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000564:	fb0e f90c 	mul.w	r9, lr, ip
 8000568:	45a1      	cmp	r9, r4
 800056a:	fa02 f201 	lsl.w	r2, r2, r1
 800056e:	d90a      	bls.n	8000586 <__udivmoddi4+0x1a6>
 8000570:	193c      	adds	r4, r7, r4
 8000572:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000576:	f080 8084 	bcs.w	8000682 <__udivmoddi4+0x2a2>
 800057a:	45a1      	cmp	r9, r4
 800057c:	f240 8081 	bls.w	8000682 <__udivmoddi4+0x2a2>
 8000580:	f1ae 0e02 	sub.w	lr, lr, #2
 8000584:	443c      	add	r4, r7
 8000586:	eba4 0409 	sub.w	r4, r4, r9
 800058a:	fa1f f983 	uxth.w	r9, r3
 800058e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000592:	fb00 4413 	mls	r4, r0, r3, r4
 8000596:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800059a:	fb03 fc0c 	mul.w	ip, r3, ip
 800059e:	45a4      	cmp	ip, r4
 80005a0:	d907      	bls.n	80005b2 <__udivmoddi4+0x1d2>
 80005a2:	193c      	adds	r4, r7, r4
 80005a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005a8:	d267      	bcs.n	800067a <__udivmoddi4+0x29a>
 80005aa:	45a4      	cmp	ip, r4
 80005ac:	d965      	bls.n	800067a <__udivmoddi4+0x29a>
 80005ae:	3b02      	subs	r3, #2
 80005b0:	443c      	add	r4, r7
 80005b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005b6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ba:	eba4 040c 	sub.w	r4, r4, ip
 80005be:	429c      	cmp	r4, r3
 80005c0:	46ce      	mov	lr, r9
 80005c2:	469c      	mov	ip, r3
 80005c4:	d351      	bcc.n	800066a <__udivmoddi4+0x28a>
 80005c6:	d04e      	beq.n	8000666 <__udivmoddi4+0x286>
 80005c8:	b155      	cbz	r5, 80005e0 <__udivmoddi4+0x200>
 80005ca:	ebb8 030e 	subs.w	r3, r8, lr
 80005ce:	eb64 040c 	sbc.w	r4, r4, ip
 80005d2:	fa04 f606 	lsl.w	r6, r4, r6
 80005d6:	40cb      	lsrs	r3, r1
 80005d8:	431e      	orrs	r6, r3
 80005da:	40cc      	lsrs	r4, r1
 80005dc:	e9c5 6400 	strd	r6, r4, [r5]
 80005e0:	2100      	movs	r1, #0
 80005e2:	e750      	b.n	8000486 <__udivmoddi4+0xa6>
 80005e4:	f1c2 0320 	rsb	r3, r2, #32
 80005e8:	fa20 f103 	lsr.w	r1, r0, r3
 80005ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80005f0:	fa24 f303 	lsr.w	r3, r4, r3
 80005f4:	4094      	lsls	r4, r2
 80005f6:	430c      	orrs	r4, r1
 80005f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000600:	fa1f f78c 	uxth.w	r7, ip
 8000604:	fbb3 f0f8 	udiv	r0, r3, r8
 8000608:	fb08 3110 	mls	r1, r8, r0, r3
 800060c:	0c23      	lsrs	r3, r4, #16
 800060e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000612:	fb00 f107 	mul.w	r1, r0, r7
 8000616:	4299      	cmp	r1, r3
 8000618:	d908      	bls.n	800062c <__udivmoddi4+0x24c>
 800061a:	eb1c 0303 	adds.w	r3, ip, r3
 800061e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000622:	d22c      	bcs.n	800067e <__udivmoddi4+0x29e>
 8000624:	4299      	cmp	r1, r3
 8000626:	d92a      	bls.n	800067e <__udivmoddi4+0x29e>
 8000628:	3802      	subs	r0, #2
 800062a:	4463      	add	r3, ip
 800062c:	1a5b      	subs	r3, r3, r1
 800062e:	b2a4      	uxth	r4, r4
 8000630:	fbb3 f1f8 	udiv	r1, r3, r8
 8000634:	fb08 3311 	mls	r3, r8, r1, r3
 8000638:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800063c:	fb01 f307 	mul.w	r3, r1, r7
 8000640:	42a3      	cmp	r3, r4
 8000642:	d908      	bls.n	8000656 <__udivmoddi4+0x276>
 8000644:	eb1c 0404 	adds.w	r4, ip, r4
 8000648:	f101 36ff 	add.w	r6, r1, #4294967295
 800064c:	d213      	bcs.n	8000676 <__udivmoddi4+0x296>
 800064e:	42a3      	cmp	r3, r4
 8000650:	d911      	bls.n	8000676 <__udivmoddi4+0x296>
 8000652:	3902      	subs	r1, #2
 8000654:	4464      	add	r4, ip
 8000656:	1ae4      	subs	r4, r4, r3
 8000658:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800065c:	e739      	b.n	80004d2 <__udivmoddi4+0xf2>
 800065e:	4604      	mov	r4, r0
 8000660:	e6f0      	b.n	8000444 <__udivmoddi4+0x64>
 8000662:	4608      	mov	r0, r1
 8000664:	e706      	b.n	8000474 <__udivmoddi4+0x94>
 8000666:	45c8      	cmp	r8, r9
 8000668:	d2ae      	bcs.n	80005c8 <__udivmoddi4+0x1e8>
 800066a:	ebb9 0e02 	subs.w	lr, r9, r2
 800066e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000672:	3801      	subs	r0, #1
 8000674:	e7a8      	b.n	80005c8 <__udivmoddi4+0x1e8>
 8000676:	4631      	mov	r1, r6
 8000678:	e7ed      	b.n	8000656 <__udivmoddi4+0x276>
 800067a:	4603      	mov	r3, r0
 800067c:	e799      	b.n	80005b2 <__udivmoddi4+0x1d2>
 800067e:	4630      	mov	r0, r6
 8000680:	e7d4      	b.n	800062c <__udivmoddi4+0x24c>
 8000682:	46d6      	mov	lr, sl
 8000684:	e77f      	b.n	8000586 <__udivmoddi4+0x1a6>
 8000686:	4463      	add	r3, ip
 8000688:	3802      	subs	r0, #2
 800068a:	e74d      	b.n	8000528 <__udivmoddi4+0x148>
 800068c:	4606      	mov	r6, r0
 800068e:	4623      	mov	r3, r4
 8000690:	4608      	mov	r0, r1
 8000692:	e70f      	b.n	80004b4 <__udivmoddi4+0xd4>
 8000694:	3e02      	subs	r6, #2
 8000696:	4463      	add	r3, ip
 8000698:	e730      	b.n	80004fc <__udivmoddi4+0x11c>
 800069a:	bf00      	nop

0800069c <__aeabi_idiv0>:
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop

080006a0 <BMP180_read_ID>:

static I2C_HandleTypeDef *hi2c_BMP180;
extern uint8_t BMP180_Press_IT[3], BMP180_Temp_IT[2];
extern uint8_t BMP180_IRQ;

uint8_t BMP180_read_ID(void){// comunication = 0x55
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_BMP180, BMP180_ADDRES, id_register, 1, &data, 1, 100);
 80006a6:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <BMP180_read_ID+0x2c>)
 80006a8:	6818      	ldr	r0, [r3, #0]
 80006aa:	2364      	movs	r3, #100	@ 0x64
 80006ac:	9302      	str	r3, [sp, #8]
 80006ae:	2301      	movs	r3, #1
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	1dfb      	adds	r3, r7, #7
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	2301      	movs	r3, #1
 80006b8:	22d0      	movs	r2, #208	@ 0xd0
 80006ba:	21ee      	movs	r1, #238	@ 0xee
 80006bc:	f00e f894 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 80006c0:	79fb      	ldrb	r3, [r7, #7]
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	24000094 	.word	0x24000094

080006d0 <BMP180_init>:

uint8_t BMP180_init(I2C_HandleTypeDef*hi2c){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	hi2c_BMP180 = hi2c;
 80006d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000708 <BMP180_init+0x38>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6013      	str	r3, [r2, #0]
	BMP180_read_calliberation_data();
 80006de:	f000 f8dd 	bl	800089c <BMP180_read_calliberation_data>

	uint8_t status = 0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	73fb      	strb	r3, [r7, #15]
	status = BMP180_read_ID();
 80006e6:	f7ff ffdb 	bl	80006a0 <BMP180_read_ID>
 80006ea:	4603      	mov	r3, r0
 80006ec:	73fb      	strb	r3, [r7, #15]

	if(status != 0x55){
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	2b55      	cmp	r3, #85	@ 0x55
 80006f2:	d002      	beq.n	80006fa <BMP180_init+0x2a>
		status = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	e001      	b.n	80006fe <BMP180_init+0x2e>
	}
	else{
		status = 1;
 80006fa:	2301      	movs	r3, #1
 80006fc:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000700:	4618      	mov	r0, r3
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	24000094 	.word	0x24000094

0800070c <BMP180_READ_temp>:

uint16_t BMP180_READ_temp(void){
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af04      	add	r7, sp, #16
	uint8_t data[2];
	HAL_I2C_Mem_Read(hi2c_BMP180, BMP180_ADDRES, out_msb, 1, data, 2, 100);
 8000712:	4b0d      	ldr	r3, [pc, #52]	@ (8000748 <BMP180_READ_temp+0x3c>)
 8000714:	6818      	ldr	r0, [r3, #0]
 8000716:	2364      	movs	r3, #100	@ 0x64
 8000718:	9302      	str	r3, [sp, #8]
 800071a:	2302      	movs	r3, #2
 800071c:	9301      	str	r3, [sp, #4]
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2301      	movs	r3, #1
 8000724:	22f6      	movs	r2, #246	@ 0xf6
 8000726:	21ee      	movs	r1, #238	@ 0xee
 8000728:	f00e f85e 	bl	800e7e8 <HAL_I2C_Mem_Read>
	UT = ((data[0]<<8) | data[1]);
 800072c:	793b      	ldrb	r3, [r7, #4]
 800072e:	021b      	lsls	r3, r3, #8
 8000730:	797a      	ldrb	r2, [r7, #5]
 8000732:	4313      	orrs	r3, r2
 8000734:	4a05      	ldr	r2, [pc, #20]	@ (800074c <BMP180_READ_temp+0x40>)
 8000736:	6013      	str	r3, [r2, #0]
	return UT;
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <BMP180_READ_temp+0x40>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	b29b      	uxth	r3, r3
}
 800073e:	4618      	mov	r0, r3
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	24000094 	.word	0x24000094
 800074c:	000000a8 	.word	0x000000a8

08000750 <BMP180_READ_pres>:

uint32_t BMP180_READ_pres(void){
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af04      	add	r7, sp, #16
	uint8_t data[3];
	HAL_I2C_Mem_Read(hi2c_BMP180, BMP180_ADDRES, out_msb, 1, data, 3, 1000);
 8000756:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <BMP180_READ_pres+0x3c>)
 8000758:	6818      	ldr	r0, [r3, #0]
 800075a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800075e:	9302      	str	r3, [sp, #8]
 8000760:	2303      	movs	r3, #3
 8000762:	9301      	str	r3, [sp, #4]
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	2301      	movs	r3, #1
 800076a:	22f6      	movs	r2, #246	@ 0xf6
 800076c:	21ee      	movs	r1, #238	@ 0xee
 800076e:	f00e f83b 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return (((data[0]<<16)|(data[1]<<8)|data[2]) >> 5);
 8000772:	793b      	ldrb	r3, [r7, #4]
 8000774:	041a      	lsls	r2, r3, #16
 8000776:	797b      	ldrb	r3, [r7, #5]
 8000778:	021b      	lsls	r3, r3, #8
 800077a:	4313      	orrs	r3, r2
 800077c:	79ba      	ldrb	r2, [r7, #6]
 800077e:	4313      	orrs	r3, r2
 8000780:	115b      	asrs	r3, r3, #5
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	24000094 	.word	0x24000094

08000790 <BMP180_GET_temp_IT>:
void BMP180_READ_pres_IT(void){
	HAL_I2C_Mem_Read_IT(hi2c_BMP180, BMP180_ADDRES, out_msb, 1, (uint8_t *)BMP180_Press_IT, 3);
	BMP180_IRQ = 2;
}

uint16_t BMP180_GET_temp_IT(void){
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
	UT = ((BMP180_Temp_IT[0]<<8) | BMP180_Temp_IT[1]);
 8000794:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <BMP180_GET_temp_IT+0x24>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	021b      	lsls	r3, r3, #8
 800079a:	4a06      	ldr	r2, [pc, #24]	@ (80007b4 <BMP180_GET_temp_IT+0x24>)
 800079c:	7852      	ldrb	r2, [r2, #1]
 800079e:	4313      	orrs	r3, r2
 80007a0:	4a05      	ldr	r2, [pc, #20]	@ (80007b8 <BMP180_GET_temp_IT+0x28>)
 80007a2:	6013      	str	r3, [r2, #0]
	return UT;
 80007a4:	4b04      	ldr	r3, [pc, #16]	@ (80007b8 <BMP180_GET_temp_IT+0x28>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	b29b      	uxth	r3, r3
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	24000ecc 	.word	0x24000ecc
 80007b8:	000000a8 	.word	0x000000a8

080007bc <BMP180_GET_pres_IT>:

uint32_t BMP180_GET_pres_IT(void){
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
	return (((BMP180_Press_IT[0]<<16)|(BMP180_Press_IT[1]<<8)|BMP180_Press_IT[2]) >> 5);
 80007c0:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <BMP180_GET_pres_IT+0x24>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	041a      	lsls	r2, r3, #16
 80007c6:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <BMP180_GET_pres_IT+0x24>)
 80007c8:	785b      	ldrb	r3, [r3, #1]
 80007ca:	021b      	lsls	r3, r3, #8
 80007cc:	4313      	orrs	r3, r2
 80007ce:	4a04      	ldr	r2, [pc, #16]	@ (80007e0 <BMP180_GET_pres_IT+0x24>)
 80007d0:	7892      	ldrb	r2, [r2, #2]
 80007d2:	4313      	orrs	r3, r2
 80007d4:	115b      	asrs	r3, r3, #5
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	24000ec8 	.word	0x24000ec8

080007e4 <BMP180_start_measurment_temp>:
//	BMP180_start_measurment_pres();
//	//HAL_Delay(26);
//	pressure = BMP180_READ_pres();
//}

void BMP180_start_measurment_temp(void){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af04      	add	r7, sp, #16
	uint8_t data = 0x2E;
 80007ea:	232e      	movs	r3, #46	@ 0x2e
 80007ec:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(hi2c_BMP180, BMP180_ADDRES, ctrl_meas, 1, &data, 1, 100);
 80007ee:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <BMP180_start_measurment_temp+0x2c>)
 80007f0:	6818      	ldr	r0, [r3, #0]
 80007f2:	2364      	movs	r3, #100	@ 0x64
 80007f4:	9302      	str	r3, [sp, #8]
 80007f6:	2301      	movs	r3, #1
 80007f8:	9301      	str	r3, [sp, #4]
 80007fa:	1dfb      	adds	r3, r7, #7
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	2301      	movs	r3, #1
 8000800:	22f4      	movs	r2, #244	@ 0xf4
 8000802:	21ee      	movs	r1, #238	@ 0xee
 8000804:	f00d fedc 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 8000808:	bf00      	nop
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	24000094 	.word	0x24000094

08000814 <BMP180_start_measurment_pres>:

void BMP180_start_measurment_pres(void){
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af04      	add	r7, sp, #16
	uint8_t data = 0xF4;
 800081a:	23f4      	movs	r3, #244	@ 0xf4
 800081c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(hi2c_BMP180, BMP180_ADDRES, ctrl_meas, 1, &data, 1, 100);
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <BMP180_start_measurment_pres+0x2c>)
 8000820:	6818      	ldr	r0, [r3, #0]
 8000822:	2364      	movs	r3, #100	@ 0x64
 8000824:	9302      	str	r3, [sp, #8]
 8000826:	2301      	movs	r3, #1
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	1dfb      	adds	r3, r7, #7
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2301      	movs	r3, #1
 8000830:	22f4      	movs	r2, #244	@ 0xf4
 8000832:	21ee      	movs	r1, #238	@ 0xee
 8000834:	f00d fec4 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 8000838:	bf00      	nop
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	24000094 	.word	0x24000094

08000844 <BMP180_start_measurment_pres_IT>:

void BMP180_start_measurment_pres_IT(void){
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af02      	add	r7, sp, #8
	uint8_t data = 0xF4;
 800084a:	23f4      	movs	r3, #244	@ 0xf4
 800084c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write_IT(hi2c_BMP180, BMP180_ADDRES, ctrl_meas, 1, &data, 1);
 800084e:	4b07      	ldr	r3, [pc, #28]	@ (800086c <BMP180_start_measurment_pres_IT+0x28>)
 8000850:	6818      	ldr	r0, [r3, #0]
 8000852:	2301      	movs	r3, #1
 8000854:	9301      	str	r3, [sp, #4]
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	2301      	movs	r3, #1
 800085c:	22f4      	movs	r2, #244	@ 0xf4
 800085e:	21ee      	movs	r1, #238	@ 0xee
 8000860:	f00e f8dc 	bl	800ea1c <HAL_I2C_Mem_Write_IT>
}
 8000864:	bf00      	nop
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	24000094 	.word	0x24000094

08000870 <BMP180_start_measurment_temp_IT>:

void BMP180_start_measurment_temp_IT(void){
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af02      	add	r7, sp, #8
	uint8_t data = 0x2E;
 8000876:	232e      	movs	r3, #46	@ 0x2e
 8000878:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write_IT(hi2c_BMP180, BMP180_ADDRES, ctrl_meas, 1, &data, 1);
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <BMP180_start_measurment_temp_IT+0x28>)
 800087c:	6818      	ldr	r0, [r3, #0]
 800087e:	2301      	movs	r3, #1
 8000880:	9301      	str	r3, [sp, #4]
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	2301      	movs	r3, #1
 8000888:	22f4      	movs	r2, #244	@ 0xf4
 800088a:	21ee      	movs	r1, #238	@ 0xee
 800088c:	f00e f8c6 	bl	800ea1c <HAL_I2C_Mem_Write_IT>
}
 8000890:	bf00      	nop
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	24000094 	.word	0x24000094

0800089c <BMP180_read_calliberation_data>:

void BMP180_read_calliberation_data(void){
 800089c:	b580      	push	{r7, lr}
 800089e:	b08a      	sub	sp, #40	@ 0x28
 80008a0:	af04      	add	r7, sp, #16

	uint8_t Callib_Data[22] = {0};
 80008a2:	2300      	movs	r3, #0
 80008a4:	603b      	str	r3, [r7, #0]
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	821a      	strh	r2, [r3, #16]
	uint16_t Callib_Start = 0xAA;
 80008b4:	23aa      	movs	r3, #170	@ 0xaa
 80008b6:	82fb      	strh	r3, [r7, #22]
	HAL_I2C_Mem_Read(hi2c_BMP180, BMP180_ADDRES, Callib_Start, 1, Callib_Data, 22, 100);
 80008b8:	4b3b      	ldr	r3, [pc, #236]	@ (80009a8 <BMP180_read_calliberation_data+0x10c>)
 80008ba:	6818      	ldr	r0, [r3, #0]
 80008bc:	8afa      	ldrh	r2, [r7, #22]
 80008be:	2364      	movs	r3, #100	@ 0x64
 80008c0:	9302      	str	r3, [sp, #8]
 80008c2:	2316      	movs	r3, #22
 80008c4:	9301      	str	r3, [sp, #4]
 80008c6:	463b      	mov	r3, r7
 80008c8:	9300      	str	r3, [sp, #0]
 80008ca:	2301      	movs	r3, #1
 80008cc:	21ee      	movs	r1, #238	@ 0xee
 80008ce:	f00d ff8b 	bl	800e7e8 <HAL_I2C_Mem_Read>

	AC1 = (int16_t)((Callib_Data[0] << 8) | Callib_Data[1]);
 80008d2:	783b      	ldrb	r3, [r7, #0]
 80008d4:	021b      	lsls	r3, r3, #8
 80008d6:	b21a      	sxth	r2, r3
 80008d8:	787b      	ldrb	r3, [r7, #1]
 80008da:	b21b      	sxth	r3, r3
 80008dc:	4313      	orrs	r3, r2
 80008de:	b21a      	sxth	r2, r3
 80008e0:	4b32      	ldr	r3, [pc, #200]	@ (80009ac <BMP180_read_calliberation_data+0x110>)
 80008e2:	801a      	strh	r2, [r3, #0]
	AC2 = (int16_t)((Callib_Data[2] << 8) | Callib_Data[3]);
 80008e4:	78bb      	ldrb	r3, [r7, #2]
 80008e6:	021b      	lsls	r3, r3, #8
 80008e8:	b21a      	sxth	r2, r3
 80008ea:	78fb      	ldrb	r3, [r7, #3]
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	4313      	orrs	r3, r2
 80008f0:	b21a      	sxth	r2, r3
 80008f2:	4b2f      	ldr	r3, [pc, #188]	@ (80009b0 <BMP180_read_calliberation_data+0x114>)
 80008f4:	801a      	strh	r2, [r3, #0]
	AC3 = (int16_t)((Callib_Data[4] << 8) | Callib_Data[5]);
 80008f6:	793b      	ldrb	r3, [r7, #4]
 80008f8:	021b      	lsls	r3, r3, #8
 80008fa:	b21a      	sxth	r2, r3
 80008fc:	797b      	ldrb	r3, [r7, #5]
 80008fe:	b21b      	sxth	r3, r3
 8000900:	4313      	orrs	r3, r2
 8000902:	b21a      	sxth	r2, r3
 8000904:	4b2b      	ldr	r3, [pc, #172]	@ (80009b4 <BMP180_read_calliberation_data+0x118>)
 8000906:	801a      	strh	r2, [r3, #0]
	AC4 = (int16_t)((Callib_Data[6] << 8) | Callib_Data[7]);
 8000908:	79bb      	ldrb	r3, [r7, #6]
 800090a:	021b      	lsls	r3, r3, #8
 800090c:	b21a      	sxth	r2, r3
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	b21b      	sxth	r3, r3
 8000912:	4313      	orrs	r3, r2
 8000914:	b21b      	sxth	r3, r3
 8000916:	b29a      	uxth	r2, r3
 8000918:	4b27      	ldr	r3, [pc, #156]	@ (80009b8 <BMP180_read_calliberation_data+0x11c>)
 800091a:	801a      	strh	r2, [r3, #0]
	AC5 = (int16_t)((Callib_Data[8] << 8) | Callib_Data[9]);
 800091c:	7a3b      	ldrb	r3, [r7, #8]
 800091e:	021b      	lsls	r3, r3, #8
 8000920:	b21a      	sxth	r2, r3
 8000922:	7a7b      	ldrb	r3, [r7, #9]
 8000924:	b21b      	sxth	r3, r3
 8000926:	4313      	orrs	r3, r2
 8000928:	b21b      	sxth	r3, r3
 800092a:	b29a      	uxth	r2, r3
 800092c:	4b23      	ldr	r3, [pc, #140]	@ (80009bc <BMP180_read_calliberation_data+0x120>)
 800092e:	801a      	strh	r2, [r3, #0]
	AC6 = (int16_t)((Callib_Data[10] << 8) | Callib_Data[11]);
 8000930:	7abb      	ldrb	r3, [r7, #10]
 8000932:	021b      	lsls	r3, r3, #8
 8000934:	b21a      	sxth	r2, r3
 8000936:	7afb      	ldrb	r3, [r7, #11]
 8000938:	b21b      	sxth	r3, r3
 800093a:	4313      	orrs	r3, r2
 800093c:	b21b      	sxth	r3, r3
 800093e:	b29a      	uxth	r2, r3
 8000940:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <BMP180_read_calliberation_data+0x124>)
 8000942:	801a      	strh	r2, [r3, #0]
	B1 = (int16_t)((Callib_Data[12] << 8) | Callib_Data[13]);
 8000944:	7b3b      	ldrb	r3, [r7, #12]
 8000946:	021b      	lsls	r3, r3, #8
 8000948:	b21a      	sxth	r2, r3
 800094a:	7b7b      	ldrb	r3, [r7, #13]
 800094c:	b21b      	sxth	r3, r3
 800094e:	4313      	orrs	r3, r2
 8000950:	b21a      	sxth	r2, r3
 8000952:	4b1c      	ldr	r3, [pc, #112]	@ (80009c4 <BMP180_read_calliberation_data+0x128>)
 8000954:	801a      	strh	r2, [r3, #0]
	B2 = (int16_t)((Callib_Data[14] << 8) | Callib_Data[15]);
 8000956:	7bbb      	ldrb	r3, [r7, #14]
 8000958:	021b      	lsls	r3, r3, #8
 800095a:	b21a      	sxth	r2, r3
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	b21b      	sxth	r3, r3
 8000960:	4313      	orrs	r3, r2
 8000962:	b21a      	sxth	r2, r3
 8000964:	4b18      	ldr	r3, [pc, #96]	@ (80009c8 <BMP180_read_calliberation_data+0x12c>)
 8000966:	801a      	strh	r2, [r3, #0]
	MB = (int16_t)((Callib_Data[16] << 8) | Callib_Data[17]);
 8000968:	7c3b      	ldrb	r3, [r7, #16]
 800096a:	021b      	lsls	r3, r3, #8
 800096c:	b21a      	sxth	r2, r3
 800096e:	7c7b      	ldrb	r3, [r7, #17]
 8000970:	b21b      	sxth	r3, r3
 8000972:	4313      	orrs	r3, r2
 8000974:	b21a      	sxth	r2, r3
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <BMP180_read_calliberation_data+0x130>)
 8000978:	801a      	strh	r2, [r3, #0]
	MC = (int16_t)((Callib_Data[18] << 8) | Callib_Data[19]);
 800097a:	7cbb      	ldrb	r3, [r7, #18]
 800097c:	021b      	lsls	r3, r3, #8
 800097e:	b21a      	sxth	r2, r3
 8000980:	7cfb      	ldrb	r3, [r7, #19]
 8000982:	b21b      	sxth	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	b21a      	sxth	r2, r3
 8000988:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <BMP180_read_calliberation_data+0x134>)
 800098a:	801a      	strh	r2, [r3, #0]
	MD = (int16_t)((Callib_Data[20] << 8) | Callib_Data[21]);
 800098c:	7d3b      	ldrb	r3, [r7, #20]
 800098e:	021b      	lsls	r3, r3, #8
 8000990:	b21a      	sxth	r2, r3
 8000992:	7d7b      	ldrb	r3, [r7, #21]
 8000994:	b21b      	sxth	r3, r3
 8000996:	4313      	orrs	r3, r2
 8000998:	b21a      	sxth	r2, r3
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <BMP180_read_calliberation_data+0x138>)
 800099c:	801a      	strh	r2, [r3, #0]
}
 800099e:	bf00      	nop
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	24000094 	.word	0x24000094
 80009ac:	00000082 	.word	0x00000082
 80009b0:	00000084 	.word	0x00000084
 80009b4:	00000086 	.word	0x00000086
 80009b8:	0000007c 	.word	0x0000007c
 80009bc:	0000007e 	.word	0x0000007e
 80009c0:	00000080 	.word	0x00000080
 80009c4:	00000088 	.word	0x00000088
 80009c8:	0000008a 	.word	0x0000008a
 80009cc:	0000008c 	.word	0x0000008c
 80009d0:	0000008e 	.word	0x0000008e
 80009d4:	00000090 	.word	0x00000090

080009d8 <BMP180_GET_temp>:

float BMP180_GET_temp(uint16_t temperature){
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	80fb      	strh	r3, [r7, #6]

	X1 = ((temperature - AC6) * AC5)/32768;
 80009e2:	88fb      	ldrh	r3, [r7, #6]
 80009e4:	4a22      	ldr	r2, [pc, #136]	@ (8000a70 <BMP180_GET_temp+0x98>)
 80009e6:	8812      	ldrh	r2, [r2, #0]
 80009e8:	1a9b      	subs	r3, r3, r2
 80009ea:	4a22      	ldr	r2, [pc, #136]	@ (8000a74 <BMP180_GET_temp+0x9c>)
 80009ec:	8812      	ldrh	r2, [r2, #0]
 80009ee:	fb02 f303 	mul.w	r3, r2, r3
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	da03      	bge.n	80009fe <BMP180_GET_temp+0x26>
 80009f6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80009fa:	441a      	add	r2, r3
 80009fc:	4613      	mov	r3, r2
 80009fe:	13db      	asrs	r3, r3, #15
 8000a00:	461a      	mov	r2, r3
 8000a02:	4b1d      	ldr	r3, [pc, #116]	@ (8000a78 <BMP180_GET_temp+0xa0>)
 8000a04:	601a      	str	r2, [r3, #0]
	X2 = (MC * 2048)/(X1 + MD);
 8000a06:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <BMP180_GET_temp+0xa4>)
 8000a08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a0c:	02da      	lsls	r2, r3, #11
 8000a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <BMP180_GET_temp+0xa8>)
 8000a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a14:	4619      	mov	r1, r3
 8000a16:	4b18      	ldr	r3, [pc, #96]	@ (8000a78 <BMP180_GET_temp+0xa0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	440b      	add	r3, r1
 8000a1c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a20:	4a18      	ldr	r2, [pc, #96]	@ (8000a84 <BMP180_GET_temp+0xac>)
 8000a22:	6013      	str	r3, [r2, #0]
	B5 = X1 + X2;
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <BMP180_GET_temp+0xa0>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b16      	ldr	r3, [pc, #88]	@ (8000a84 <BMP180_GET_temp+0xac>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	4a16      	ldr	r2, [pc, #88]	@ (8000a88 <BMP180_GET_temp+0xb0>)
 8000a30:	6013      	str	r3, [r2, #0]
	temp = (B5 + 8)/16;
 8000a32:	4b15      	ldr	r3, [pc, #84]	@ (8000a88 <BMP180_GET_temp+0xb0>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	3308      	adds	r3, #8
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	da00      	bge.n	8000a3e <BMP180_GET_temp+0x66>
 8000a3c:	330f      	adds	r3, #15
 8000a3e:	111b      	asrs	r3, r3, #4
 8000a40:	ee07 3a90 	vmov	s15, r3
 8000a44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a48:	4b10      	ldr	r3, [pc, #64]	@ (8000a8c <BMP180_GET_temp+0xb4>)
 8000a4a:	edc3 7a00 	vstr	s15, [r3]
	return temp/10.0;
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <BMP180_GET_temp+0xb4>)
 8000a50:	edd3 7a00 	vldr	s15, [r3]
 8000a54:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000a58:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000a5c:	eef0 7a66 	vmov.f32	s15, s13
}
 8000a60:	eeb0 0a67 	vmov.f32	s0, s15
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	00000080 	.word	0x00000080
 8000a74:	0000007e 	.word	0x0000007e
 8000a78:	000000ac 	.word	0x000000ac
 8000a7c:	0000008e 	.word	0x0000008e
 8000a80:	00000090 	.word	0x00000090
 8000a84:	000000b0 	.word	0x000000b0
 8000a88:	000000b4 	.word	0x000000b4
 8000a8c:	000000c4 	.word	0x000000c4

08000a90 <BMP180_GET_pres>:

float BMP180_GET_pres(uint16_t pressure){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	80fb      	strh	r3, [r7, #6]

	UP = BMP180_READ_pres();
 8000a9a:	f7ff fe59 	bl	8000750 <BMP180_READ_pres>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	4a9c      	ldr	r2, [pc, #624]	@ (8000d14 <BMP180_GET_pres+0x284>)
 8000aa2:	6013      	str	r3, [r2, #0]
	X1 = (((UT-AC6) * AC5)/32768);//
 8000aa4:	4b9c      	ldr	r3, [pc, #624]	@ (8000d18 <BMP180_GET_pres+0x288>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a9c      	ldr	r2, [pc, #624]	@ (8000d1c <BMP180_GET_pres+0x28c>)
 8000aaa:	8812      	ldrh	r2, [r2, #0]
 8000aac:	1a9b      	subs	r3, r3, r2
 8000aae:	4a9c      	ldr	r2, [pc, #624]	@ (8000d20 <BMP180_GET_pres+0x290>)
 8000ab0:	8812      	ldrh	r2, [r2, #0]
 8000ab2:	fb02 f303 	mul.w	r3, r2, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	da03      	bge.n	8000ac2 <BMP180_GET_pres+0x32>
 8000aba:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8000abe:	441a      	add	r2, r3
 8000ac0:	4613      	mov	r3, r2
 8000ac2:	13db      	asrs	r3, r3, #15
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4b97      	ldr	r3, [pc, #604]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000ac8:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(2048)) / (X1+MD));
 8000aca:	4b97      	ldr	r3, [pc, #604]	@ (8000d28 <BMP180_GET_pres+0x298>)
 8000acc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ad0:	02da      	lsls	r2, r3, #11
 8000ad2:	4b96      	ldr	r3, [pc, #600]	@ (8000d2c <BMP180_GET_pres+0x29c>)
 8000ad4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4b92      	ldr	r3, [pc, #584]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	440b      	add	r3, r1
 8000ae0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ae4:	4a92      	ldr	r2, [pc, #584]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000ae6:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 8000ae8:	4b8e      	ldr	r3, [pc, #568]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	4b90      	ldr	r3, [pc, #576]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4413      	add	r3, r2
 8000af2:	4a90      	ldr	r2, [pc, #576]	@ (8000d34 <BMP180_GET_pres+0x2a4>)
 8000af4:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 8000af6:	4b8f      	ldr	r3, [pc, #572]	@ (8000d34 <BMP180_GET_pres+0x2a4>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 8000afe:	4a8e      	ldr	r2, [pc, #568]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000b00:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(4096)))/(2048);
 8000b02:	4b8e      	ldr	r3, [pc, #568]	@ (8000d3c <BMP180_GET_pres+0x2ac>)
 8000b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4b8b      	ldr	r3, [pc, #556]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a8a      	ldr	r2, [pc, #552]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000b10:	6812      	ldr	r2, [r2, #0]
 8000b12:	fb02 f303 	mul.w	r3, r2, r3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	da01      	bge.n	8000b1e <BMP180_GET_pres+0x8e>
 8000b1a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000b1e:	131b      	asrs	r3, r3, #12
 8000b20:	fb01 f303 	mul.w	r3, r1, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	da01      	bge.n	8000b2c <BMP180_GET_pres+0x9c>
 8000b28:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8000b2c:	12db      	asrs	r3, r3, #11
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b7c      	ldr	r3, [pc, #496]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000b32:	601a      	str	r2, [r3, #0]
	X2 = AC2*B6/(2048);
 8000b34:	4b82      	ldr	r3, [pc, #520]	@ (8000d40 <BMP180_GET_pres+0x2b0>)
 8000b36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	4b7e      	ldr	r3, [pc, #504]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	fb02 f303 	mul.w	r3, r2, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	da01      	bge.n	8000b4c <BMP180_GET_pres+0xbc>
 8000b48:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8000b4c:	12db      	asrs	r3, r3, #11
 8000b4e:	461a      	mov	r2, r3
 8000b50:	4b77      	ldr	r3, [pc, #476]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000b52:	601a      	str	r2, [r3, #0]
	X3 = X1+X2;
 8000b54:	4b73      	ldr	r3, [pc, #460]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b75      	ldr	r3, [pc, #468]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	4a79      	ldr	r2, [pc, #484]	@ (8000d44 <BMP180_GET_pres+0x2b4>)
 8000b60:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<3)+2)/4;
 8000b62:	4b79      	ldr	r3, [pc, #484]	@ (8000d48 <BMP180_GET_pres+0x2b8>)
 8000b64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b68:	009a      	lsls	r2, r3, #2
 8000b6a:	4b76      	ldr	r3, [pc, #472]	@ (8000d44 <BMP180_GET_pres+0x2b4>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4413      	add	r3, r2
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	3302      	adds	r3, #2
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	da00      	bge.n	8000b7a <BMP180_GET_pres+0xea>
 8000b78:	3303      	adds	r3, #3
 8000b7a:	109b      	asrs	r3, r3, #2
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4b73      	ldr	r3, [pc, #460]	@ (8000d4c <BMP180_GET_pres+0x2bc>)
 8000b80:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/8192;
 8000b82:	4b73      	ldr	r3, [pc, #460]	@ (8000d50 <BMP180_GET_pres+0x2c0>)
 8000b84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b6b      	ldr	r3, [pc, #428]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	fb02 f303 	mul.w	r3, r2, r3
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	da03      	bge.n	8000b9e <BMP180_GET_pres+0x10e>
 8000b96:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8000b9a:	441a      	add	r2, r3
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	135b      	asrs	r3, r3, #13
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b60      	ldr	r3, [pc, #384]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000ba4:	601a      	str	r2, [r3, #0]
	X2 = (B1 * (B6*B6/(4096)))/(65536);
 8000ba6:	4b6b      	ldr	r3, [pc, #428]	@ (8000d54 <BMP180_GET_pres+0x2c4>)
 8000ba8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bac:	4619      	mov	r1, r3
 8000bae:	4b62      	ldr	r3, [pc, #392]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a61      	ldr	r2, [pc, #388]	@ (8000d38 <BMP180_GET_pres+0x2a8>)
 8000bb4:	6812      	ldr	r2, [r2, #0]
 8000bb6:	fb02 f303 	mul.w	r3, r2, r3
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	da01      	bge.n	8000bc2 <BMP180_GET_pres+0x132>
 8000bbe:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000bc2:	131b      	asrs	r3, r3, #12
 8000bc4:	fb01 f303 	mul.w	r3, r1, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	da03      	bge.n	8000bd4 <BMP180_GET_pres+0x144>
 8000bcc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bd0:	441a      	add	r2, r3
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	141b      	asrs	r3, r3, #16
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b55      	ldr	r3, [pc, #340]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000bda:	601a      	str	r2, [r3, #0]
	X3 = ((X1+X2)+2)/4;
 8000bdc:	4b51      	ldr	r3, [pc, #324]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b53      	ldr	r3, [pc, #332]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4413      	add	r3, r2
 8000be6:	3302      	adds	r3, #2
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	da00      	bge.n	8000bee <BMP180_GET_pres+0x15e>
 8000bec:	3303      	adds	r3, #3
 8000bee:	109b      	asrs	r3, r3, #2
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4b54      	ldr	r3, [pc, #336]	@ (8000d44 <BMP180_GET_pres+0x2b4>)
 8000bf4:	601a      	str	r2, [r3, #0]
	B4 = AC4* (uint32_t)(X3+32768)/(32768);
 8000bf6:	4b58      	ldr	r3, [pc, #352]	@ (8000d58 <BMP180_GET_pres+0x2c8>)
 8000bf8:	881b      	ldrh	r3, [r3, #0]
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4b51      	ldr	r3, [pc, #324]	@ (8000d44 <BMP180_GET_pres+0x2b4>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000c04:	fb02 f303 	mul.w	r3, r2, r3
 8000c08:	0bdb      	lsrs	r3, r3, #15
 8000c0a:	4a54      	ldr	r2, [pc, #336]	@ (8000d5c <BMP180_GET_pres+0x2cc>)
 8000c0c:	6013      	str	r3, [r2, #0]
	B7 = ((uint32_t)UP-B3)*(50000>>3);
 8000c0e:	4b41      	ldr	r3, [pc, #260]	@ (8000d14 <BMP180_GET_pres+0x284>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a4e      	ldr	r2, [pc, #312]	@ (8000d4c <BMP180_GET_pres+0x2bc>)
 8000c14:	6812      	ldr	r2, [r2, #0]
 8000c16:	1a9b      	subs	r3, r3, r2
 8000c18:	f641 026a 	movw	r2, #6250	@ 0x186a
 8000c1c:	fb02 f303 	mul.w	r3, r2, r3
 8000c20:	4a4f      	ldr	r2, [pc, #316]	@ (8000d60 <BMP180_GET_pres+0x2d0>)
 8000c22:	6013      	str	r3, [r2, #0]
	if (B7 < 0x80000000){
 8000c24:	4b4e      	ldr	r3, [pc, #312]	@ (8000d60 <BMP180_GET_pres+0x2d0>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	db0e      	blt.n	8000c4a <BMP180_GET_pres+0x1ba>
		pres = (B7*2)/B4;
 8000c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8000d60 <BMP180_GET_pres+0x2d0>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	005a      	lsls	r2, r3, #1
 8000c32:	4b4a      	ldr	r3, [pc, #296]	@ (8000d5c <BMP180_GET_pres+0x2cc>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c3a:	ee07 3a90 	vmov	s15, r3
 8000c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c42:	4b48      	ldr	r3, [pc, #288]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000c44:	edc3 7a00 	vstr	s15, [r3]
 8000c48:	e00d      	b.n	8000c66 <BMP180_GET_pres+0x1d6>
	}
	else{
		pres = (B7/B4)*2;
 8000c4a:	4b45      	ldr	r3, [pc, #276]	@ (8000d60 <BMP180_GET_pres+0x2d0>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	4b43      	ldr	r3, [pc, #268]	@ (8000d5c <BMP180_GET_pres+0x2cc>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	ee07 3a90 	vmov	s15, r3
 8000c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c60:	4b40      	ldr	r3, [pc, #256]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000c62:	edc3 7a00 	vstr	s15, [r3]
	}
	X1 = (pres/(256))*(pres/(256));
 8000c66:	4b3f      	ldr	r3, [pc, #252]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000c68:	edd3 7a00 	vldr	s15, [r3]
 8000c6c:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8000d68 <BMP180_GET_pres+0x2d8>
 8000c70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c74:	4b3b      	ldr	r3, [pc, #236]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000c76:	edd3 6a00 	vldr	s13, [r3]
 8000c7a:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 8000d68 <BMP180_GET_pres+0x2d8>
 8000c7e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c8a:	ee17 2a90 	vmov	r2, s15
 8000c8e:	4b25      	ldr	r3, [pc, #148]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000c90:	601a      	str	r2, [r3, #0]
	X1 = (X1*3038)/(65536);
 8000c92:	4b24      	ldr	r3, [pc, #144]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f640 32de 	movw	r2, #3038	@ 0xbde
 8000c9a:	fb02 f303 	mul.w	r3, r2, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	da03      	bge.n	8000caa <BMP180_GET_pres+0x21a>
 8000ca2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ca6:	441a      	add	r2, r3
 8000ca8:	4613      	mov	r3, r2
 8000caa:	141b      	asrs	r3, r3, #16
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b1d      	ldr	r3, [pc, #116]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000cb0:	601a      	str	r2, [r3, #0]
	X2 = (-7357*pres)/(65536);
 8000cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000cb4:	edd3 7a00 	vldr	s15, [r3]
 8000cb8:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000d6c <BMP180_GET_pres+0x2dc>
 8000cbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cc0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8000d70 <BMP180_GET_pres+0x2e0>
 8000cc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ccc:	ee17 2a90 	vmov	r2, s15
 8000cd0:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000cd2:	601a      	str	r2, [r3, #0]
	pres = pres + (X1+X2+3791)/(16);
 8000cd4:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <BMP180_GET_pres+0x294>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <BMP180_GET_pres+0x2a0>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4413      	add	r3, r2
 8000cde:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	da00      	bge.n	8000ce8 <BMP180_GET_pres+0x258>
 8000ce6:	330f      	adds	r3, #15
 8000ce8:	111b      	asrs	r3, r3, #4
 8000cea:	ee07 3a90 	vmov	s15, r3
 8000cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cfc:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000cfe:	edc3 7a00 	vstr	s15, [r3]
	return pres;
 8000d02:	4b18      	ldr	r3, [pc, #96]	@ (8000d64 <BMP180_GET_pres+0x2d4>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	ee07 3a90 	vmov	s15, r3
}
 8000d0a:	eeb0 0a67 	vmov.f32	s0, s15
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	0000009c 	.word	0x0000009c
 8000d18:	000000a8 	.word	0x000000a8
 8000d1c:	00000080 	.word	0x00000080
 8000d20:	0000007e 	.word	0x0000007e
 8000d24:	000000ac 	.word	0x000000ac
 8000d28:	0000008e 	.word	0x0000008e
 8000d2c:	00000090 	.word	0x00000090
 8000d30:	000000b0 	.word	0x000000b0
 8000d34:	000000b4 	.word	0x000000b4
 8000d38:	000000b8 	.word	0x000000b8
 8000d3c:	0000008a 	.word	0x0000008a
 8000d40:	00000084 	.word	0x00000084
 8000d44:	000000c0 	.word	0x000000c0
 8000d48:	00000082 	.word	0x00000082
 8000d4c:	000000bc 	.word	0x000000bc
 8000d50:	00000086 	.word	0x00000086
 8000d54:	00000088 	.word	0x00000088
 8000d58:	0000007c 	.word	0x0000007c
 8000d5c:	00000094 	.word	0x00000094
 8000d60:	00000098 	.word	0x00000098
 8000d64:	000000c8 	.word	0x000000c8
 8000d68:	43800000 	.word	0x43800000
 8000d6c:	c5e5e800 	.word	0xc5e5e800
 8000d70:	47800000 	.word	0x47800000

08000d74 <BMP180_CALIBRATION>:

void BMP180_CALIBRATION(float *firstpres){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]

	//for(int i = 0; i < 30; i++){
	BMP180_start_measurment_temp();
 8000d7c:	f7ff fd32 	bl	80007e4 <BMP180_start_measurment_temp>
	HAL_Delay(10); // 9
 8000d80:	200a      	movs	r0, #10
 8000d82:	f008 f9ef 	bl	8009164 <HAL_Delay>
	temperature = BMP180_READ_temp();
 8000d86:	f7ff fcc1 	bl	800070c <BMP180_READ_temp>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <BMP180_CALIBRATION+0x70>)
 8000d90:	601a      	str	r2, [r3, #0]
	temp = BMP180_GET_temp(temperature);
 8000d92:	4b14      	ldr	r3, [pc, #80]	@ (8000de4 <BMP180_CALIBRATION+0x70>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff fe1d 	bl	80009d8 <BMP180_GET_temp>
 8000d9e:	eef0 7a40 	vmov.f32	s15, s0
 8000da2:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <BMP180_CALIBRATION+0x74>)
 8000da4:	edc3 7a00 	vstr	s15, [r3]
	BMP180_start_measurment_pres();
 8000da8:	f7ff fd34 	bl	8000814 <BMP180_start_measurment_pres>
	HAL_Delay(30); // 30
 8000dac:	201e      	movs	r0, #30
 8000dae:	f008 f9d9 	bl	8009164 <HAL_Delay>
	pressure = BMP180_READ_pres();
 8000db2:	f7ff fccd 	bl	8000750 <BMP180_READ_pres>
 8000db6:	4603      	mov	r3, r0
 8000db8:	461a      	mov	r2, r3
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <BMP180_CALIBRATION+0x78>)
 8000dbc:	601a      	str	r2, [r3, #0]
	pres = BMP180_GET_pres(pressure);
 8000dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000dec <BMP180_CALIBRATION+0x78>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fe63 	bl	8000a90 <BMP180_GET_pres>
 8000dca:	eef0 7a40 	vmov.f32	s15, s0
 8000dce:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <BMP180_CALIBRATION+0x7c>)
 8000dd0:	edc3 7a00 	vstr	s15, [r3]
	//}
	*firstpres = pres;
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <BMP180_CALIBRATION+0x7c>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	601a      	str	r2, [r3, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	000000a0 	.word	0x000000a0
 8000de8:	000000c4 	.word	0x000000c4
 8000dec:	000000a4 	.word	0x000000a4
 8000df0:	000000c8 	.word	0x000000c8

08000df4 <BMP180_GET_height>:

float BMP180_GET_height(void){
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
	float height = 0, factor; // metry
 8000dfa:	f04f 0300 	mov.w	r3, #0
 8000dfe:	607b      	str	r3, [r7, #4]
	factor = 11.3; // na 1m cisnienie spada o 11,3 pa
 8000e00:	4b0a      	ldr	r3, [pc, #40]	@ (8000e2c <BMP180_GET_height+0x38>)
 8000e02:	603b      	str	r3, [r7, #0]
	height = (ampritude/factor);
 8000e04:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <BMP180_GET_height+0x3c>)
 8000e06:	edd3 6a00 	vldr	s13, [r3]
 8000e0a:	ed97 7a00 	vldr	s14, [r7]
 8000e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e12:	edc7 7a01 	vstr	s15, [r7, #4]
	return height;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	ee07 3a90 	vmov	s15, r3
}
 8000e1c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	4134cccd 	.word	0x4134cccd
 8000e30:	000000d0 	.word	0x000000d0

08000e34 <ESC_1_SPEED>:
static TIM_HandleTypeDef *htim_ESC; //450Hz



void ESC_1_SPEED(uint16_t a)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	80fb      	strh	r3, [r7, #6]
	  if(a < min_speed)
 8000e3e:	88fb      	ldrh	r3, [r7, #6]
 8000e40:	f642 1203 	movw	r2, #10499	@ 0x2903
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d802      	bhi.n	8000e4e <ESC_1_SPEED+0x1a>
	  {
		  a = min_speed;
 8000e48:	f642 1304 	movw	r3, #10500	@ 0x2904
 8000e4c:	80fb      	strh	r3, [r7, #6]
	  }
	  if(a >  max_speed)
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	f644 422c 	movw	r2, #19500	@ 0x4c2c
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d902      	bls.n	8000e5e <ESC_1_SPEED+0x2a>
	  {
		  a =  max_speed;
 8000e58:	f644 432c 	movw	r3, #19500	@ 0x4c2c
 8000e5c:	80fb      	strh	r3, [r7, #6]
	  }
	  __HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_1, a);
 8000e5e:	4b05      	ldr	r3, [pc, #20]	@ (8000e74 <ESC_1_SPEED+0x40>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	88fa      	ldrh	r2, [r7, #6]
 8000e66:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	24000098 	.word	0x24000098

08000e78 <ESC_2_SPEED>:

void ESC_2_SPEED(uint16_t a)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	80fb      	strh	r3, [r7, #6]
	  if(a < min_speed - Engine2_balance)
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	f642 1203 	movw	r2, #10499	@ 0x2903
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d802      	bhi.n	8000e92 <ESC_2_SPEED+0x1a>
	  {
		  a = min_speed - Engine2_balance;
 8000e8c:	f642 1304 	movw	r3, #10500	@ 0x2904
 8000e90:	80fb      	strh	r3, [r7, #6]
	  }
	  if(a >  max_speed - Engine2_balance)
 8000e92:	88fb      	ldrh	r3, [r7, #6]
 8000e94:	f644 422c 	movw	r2, #19500	@ 0x4c2c
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d902      	bls.n	8000ea2 <ESC_2_SPEED+0x2a>
	  {
		  a =  max_speed - Engine2_balance;
 8000e9c:	f644 432c 	movw	r3, #19500	@ 0x4c2c
 8000ea0:	80fb      	strh	r3, [r7, #6]
	  }

	  __HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_2, a - Engine2_balance);
 8000ea2:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <ESC_2_SPEED+0x40>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	88fa      	ldrh	r2, [r7, #6]
 8000eaa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	24000098 	.word	0x24000098

08000ebc <ESC_3_SPEED>:

void ESC_3_SPEED(uint16_t a)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	80fb      	strh	r3, [r7, #6]
	  if(a < min_speed - Engine3_balance)
 8000ec6:	88fb      	ldrh	r3, [r7, #6]
 8000ec8:	f642 1203 	movw	r2, #10499	@ 0x2903
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d802      	bhi.n	8000ed6 <ESC_3_SPEED+0x1a>
	  {
		  a = min_speed - Engine3_balance;
 8000ed0:	f642 1304 	movw	r3, #10500	@ 0x2904
 8000ed4:	80fb      	strh	r3, [r7, #6]
	  }
	  if(a >  max_speed - Engine3_balance)
 8000ed6:	88fb      	ldrh	r3, [r7, #6]
 8000ed8:	f644 422c 	movw	r2, #19500	@ 0x4c2c
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d902      	bls.n	8000ee6 <ESC_3_SPEED+0x2a>
	  {
		  a =  max_speed - Engine3_balance;
 8000ee0:	f644 432c 	movw	r3, #19500	@ 0x4c2c
 8000ee4:	80fb      	strh	r3, [r7, #6]
	  }

	  __HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_3, a - Engine3_balance);
 8000ee6:	4b05      	ldr	r3, [pc, #20]	@ (8000efc <ESC_3_SPEED+0x40>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	88fa      	ldrh	r2, [r7, #6]
 8000eee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	24000098 	.word	0x24000098

08000f00 <ESC_4_SPEED>:

void ESC_4_SPEED(uint16_t a)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	80fb      	strh	r3, [r7, #6]
	  if(a < min_speed - Engine4_balance)
 8000f0a:	88fb      	ldrh	r3, [r7, #6]
 8000f0c:	f642 1203 	movw	r2, #10499	@ 0x2903
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d802      	bhi.n	8000f1a <ESC_4_SPEED+0x1a>
	  {
		  a = min_speed - Engine4_balance;
 8000f14:	f642 1304 	movw	r3, #10500	@ 0x2904
 8000f18:	80fb      	strh	r3, [r7, #6]
	  }
	  if(a > max_speed - Engine4_balance)
 8000f1a:	88fb      	ldrh	r3, [r7, #6]
 8000f1c:	f644 422c 	movw	r2, #19500	@ 0x4c2c
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d902      	bls.n	8000f2a <ESC_4_SPEED+0x2a>
	  {
		  a = max_speed - Engine4_balance;
 8000f24:	f644 432c 	movw	r3, #19500	@ 0x4c2c
 8000f28:	80fb      	strh	r3, [r7, #6]
	  }

	  __HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_4, a - Engine4_balance);
 8000f2a:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <ESC_4_SPEED+0x40>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	88fa      	ldrh	r2, [r7, #6]
 8000f32:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	24000098 	.word	0x24000098

08000f44 <ESC_INT>:
 *
 * najpierw wlonczamy PWM a dopiero potem zasilanie do silnikw, w przeciwnym razie ESC mog wczy si w trybie programowania.
 *
 */
void ESC_INT(TIM_HandleTypeDef *htim)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	htim_ESC = htim;
 8000f4c:	4a20      	ldr	r2, [pc, #128]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6013      	str	r3, [r2, #0]


	HAL_TIM_PWM_Start(htim_ESC, TIM_CHANNEL_1);
 8000f52:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2100      	movs	r1, #0
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f015 f9ad 	bl	80162b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_ESC, TIM_CHANNEL_2);
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2104      	movs	r1, #4
 8000f64:	4618      	mov	r0, r3
 8000f66:	f015 f9a7 	bl	80162b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_ESC, TIM_CHANNEL_3);
 8000f6a:	4b19      	ldr	r3, [pc, #100]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2108      	movs	r1, #8
 8000f70:	4618      	mov	r0, r3
 8000f72:	f015 f9a1 	bl	80162b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_ESC, TIM_CHANNEL_4);
 8000f76:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	210c      	movs	r1, #12
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f015 f99b 	bl	80162b8 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_4, 10000);
 8000f82:	4b13      	ldr	r3, [pc, #76]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000f8c:	641a      	str	r2, [r3, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_3, 10000);
 8000f8e:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000f98:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_2, 10000);
 8000f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <ESC_INT+0x8c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fa4:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim_ESC, TIM_CHANNEL_1, 10000);
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <ESC_INT+0x8c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fb0:	635a      	str	r2, [r3, #52]	@ 0x34
	ESC_POWER_0;
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fb8:	4806      	ldr	r0, [pc, #24]	@ (8000fd4 <ESC_INT+0x90>)
 8000fba:	f00d fa31 	bl	800e420 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000fbe:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000fc2:	f008 f8cf 	bl	8009164 <HAL_Delay>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	24000098 	.word	0x24000098
 8000fd4:	58021800 	.word	0x58021800

08000fd8 <HMC5883L_Init>:
static I2C_HandleTypeDef *hi2c_HMC5883L;

extern uint8_t HMC5883L_Data_IT[6];
extern uint8_t HMC583L_IRQ;

uint8_t HMC5883L_Init(I2C_HandleTypeDef*hi2c){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af04      	add	r7, sp, #16
 8000fde:	6078      	str	r0, [r7, #4]

	hi2c_HMC5883L = hi2c;
 8000fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800108c <HMC5883L_Init+0xb4>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6013      	str	r3, [r2, #0]

	uint8_t data = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	73fb      	strb	r3, [r7, #15]
	 * bit3 = 0			30 HzOutput rate
	 * bit2 = 0		}
	 * bit1 = 0
	 * bit0 = 0
	 */
	data = 0xF0;
 8000fea:	23f0      	movs	r3, #240	@ 0xf0
 8000fec:	73fb      	strb	r3, [r7, #15]

	HAL_I2C_Mem_Write(hi2c_HMC5883L, HMC5883L_I2C_Address<<1, HMC5883L_Configuration_Register_A, 1, &data, 1, 1);
 8000fee:	4b27      	ldr	r3, [pc, #156]	@ (800108c <HMC5883L_Init+0xb4>)
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	9302      	str	r3, [sp, #8]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	9301      	str	r3, [sp, #4]
 8000ffa:	f107 030f 	add.w	r3, r7, #15
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2301      	movs	r3, #1
 8001002:	2200      	movs	r2, #0
 8001004:	213c      	movs	r1, #60	@ 0x3c
 8001006:	f00d fadb 	bl	800e5c0 <HAL_I2C_Mem_Write>
	 * bit3 = 0
	 * bit2 = 0
	 * bit1 = 0
	 * bit0 = 0
	 */
	data = 0x32;
 800100a:	2332      	movs	r3, #50	@ 0x32
 800100c:	73fb      	strb	r3, [r7, #15]

	HAL_I2C_Mem_Write(hi2c_HMC5883L, HMC5883L_I2C_Address<<1, HMC5883L_Configuration_Register_B, 1, &data, 1, 1);
 800100e:	4b1f      	ldr	r3, [pc, #124]	@ (800108c <HMC5883L_Init+0xb4>)
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	9302      	str	r3, [sp, #8]
 8001016:	2301      	movs	r3, #1
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	f107 030f 	add.w	r3, r7, #15
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2301      	movs	r3, #1
 8001022:	2201      	movs	r2, #1
 8001024:	213c      	movs	r1, #60	@ 0x3c
 8001026:	f00d facb 	bl	800e5c0 <HAL_I2C_Mem_Write>
	 * bit3 = 0
	 * bit2 = 0
	 * bit1 = 0	{ Continuous-Measurement Mode
	 * bit0 = 0 }
	 */
	data = 0x80;
 800102a:	2380      	movs	r3, #128	@ 0x80
 800102c:	73fb      	strb	r3, [r7, #15]

	HAL_I2C_Mem_Write(hi2c_HMC5883L, HMC5883L_I2C_Address<<1, HMC5883L_Mode_Register, 1, &data, 1, 1);
 800102e:	4b17      	ldr	r3, [pc, #92]	@ (800108c <HMC5883L_Init+0xb4>)
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	9302      	str	r3, [sp, #8]
 8001036:	2301      	movs	r3, #1
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	f107 030f 	add.w	r3, r7, #15
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	2202      	movs	r2, #2
 8001044:	213c      	movs	r1, #60	@ 0x3c
 8001046:	f00d fabb 	bl	800e5c0 <HAL_I2C_Mem_Write>


	uint8_t status = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Read(hi2c_HMC5883L, HMC5883L_I2C_Address<<1, HMC5883L_Identifaction_Register_A, 1, &status, 1, 1);
 800104e:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <HMC5883L_Init+0xb4>)
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	9302      	str	r3, [sp, #8]
 8001056:	2301      	movs	r3, #1
 8001058:	9301      	str	r3, [sp, #4]
 800105a:	f107 030e 	add.w	r3, r7, #14
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	2301      	movs	r3, #1
 8001062:	220a      	movs	r2, #10
 8001064:	213c      	movs	r1, #60	@ 0x3c
 8001066:	f00d fbbf 	bl	800e7e8 <HAL_I2C_Mem_Read>

	if(status != 0x48){
 800106a:	7bbb      	ldrb	r3, [r7, #14]
 800106c:	2b48      	cmp	r3, #72	@ 0x48
 800106e:	d002      	beq.n	8001076 <HMC5883L_Init+0x9e>
		status = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	73bb      	strb	r3, [r7, #14]
 8001074:	e001      	b.n	800107a <HMC5883L_Init+0xa2>
	}
	else{
		status = 1;
 8001076:	2301      	movs	r3, #1
 8001078:	73bb      	strb	r3, [r7, #14]
	}
	HAL_Delay(10);
 800107a:	200a      	movs	r0, #10
 800107c:	f008 f872 	bl	8009164 <HAL_Delay>

	return status;
 8001080:	7bbb      	ldrb	r3, [r7, #14]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2400009c 	.word	0x2400009c

08001090 <HMC5883L_Get_Z_Start>:


int16_t HMC5883L_Get_Z_Start(void){
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af04      	add	r7, sp, #16
	int16_t fulldata = 182;
 8001096:	23b6      	movs	r3, #182	@ 0xb6
 8001098:	80fb      	strh	r3, [r7, #6]
	uint8_t data[6];

	HAL_I2C_Mem_Read(hi2c_HMC5883L, HMC5883L_I2C_Address<<1, HMC5883L_Data_Output_Z_MSB_Register, 1, data, 6, 1);
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <HMC5883L_Get_Z_Start+0x40>)
 800109c:	6818      	ldr	r0, [r3, #0]
 800109e:	2301      	movs	r3, #1
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2306      	movs	r3, #6
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	463b      	mov	r3, r7
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2301      	movs	r3, #1
 80010ac:	2205      	movs	r2, #5
 80010ae:	213c      	movs	r1, #60	@ 0x3c
 80010b0:	f00d fb9a 	bl	800e7e8 <HAL_I2C_Mem_Read>

	fulldata = ((int16_t)data[4]<<8) | data[5];
 80010b4:	793b      	ldrb	r3, [r7, #4]
 80010b6:	021b      	lsls	r3, r3, #8
 80010b8:	b21a      	sxth	r2, r3
 80010ba:	797b      	ldrb	r3, [r7, #5]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	80fb      	strh	r3, [r7, #6]

	return fulldata;
 80010c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2400009c 	.word	0x2400009c

080010d4 <HMC5883L_Get_Z_Start_IT>:

void HMC5883L_Get_Z_Start_IT(void){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_IT(hi2c_HMC5883L, HMC5883L_I2C_Address<<1, HMC5883L_Data_Output_Z_MSB_Register, 1, (uint8_t *)HMC5883L_Data_IT, 6);
 80010da:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <HMC5883L_Get_Z_Start_IT+0x28>)
 80010dc:	6818      	ldr	r0, [r3, #0]
 80010de:	2306      	movs	r3, #6
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <HMC5883L_Get_Z_Start_IT+0x2c>)
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2205      	movs	r2, #5
 80010ea:	213c      	movs	r1, #60	@ 0x3c
 80010ec:	f00d fd20 	bl	800eb30 <HAL_I2C_Mem_Read_IT>
	HMC583L_IRQ = 1;
 80010f0:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <HMC5883L_Get_Z_Start_IT+0x30>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	2400009c 	.word	0x2400009c
 8001100:	24000ec0 	.word	0x24000ec0
 8001104:	000041bd 	.word	0x000041bd

08001108 <HMC5883L_Get_Z_End_IT>:

int16_t HMC5883L_Get_Z_End_IT(void){
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
	int16_t fulldata = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	80fb      	strh	r3, [r7, #6]

	fulldata = ((int16_t)HMC5883L_Data_IT[4]<<8) | HMC5883L_Data_IT[5];
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <HMC5883L_Get_Z_End_IT+0x2c>)
 8001114:	791b      	ldrb	r3, [r3, #4]
 8001116:	021b      	lsls	r3, r3, #8
 8001118:	b21a      	sxth	r2, r3
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <HMC5883L_Get_Z_End_IT+0x2c>)
 800111c:	795b      	ldrb	r3, [r3, #5]
 800111e:	b21b      	sxth	r3, r3
 8001120:	4313      	orrs	r3, r2
 8001122:	80fb      	strh	r3, [r7, #6]

	return fulldata;
 8001124:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	24000ec0 	.word	0x24000ec0

08001138 <HMC5883L_Calibration>:


int16_t HMC5883L_Calibration(void){
 8001138:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800113c:	b084      	sub	sp, #16
 800113e:	af00      	add	r7, sp, #0
	int64_t mes_data = 0;
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	e9c7 2302 	strd	r2, r3, [r7, #8]
	for(int i = 0; i < 10; i++){
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	e014      	b.n	800117c <HMC5883L_Calibration+0x44>
		mes_data += HMC5883L_Get_Z_Start();
 8001152:	f7ff ff9d 	bl	8001090 <HMC5883L_Get_Z_Start>
 8001156:	4603      	mov	r3, r0
 8001158:	b21b      	sxth	r3, r3
 800115a:	17da      	asrs	r2, r3, #31
 800115c:	461c      	mov	r4, r3
 800115e:	4615      	mov	r5, r2
 8001160:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001164:	eb12 0804 	adds.w	r8, r2, r4
 8001168:	eb43 0905 	adc.w	r9, r3, r5
 800116c:	e9c7 8902 	strd	r8, r9, [r7, #8]
		HAL_Delay(100); //Output = 30Hz
 8001170:	2064      	movs	r0, #100	@ 0x64
 8001172:	f007 fff7 	bl	8009164 <HAL_Delay>
	for(int i = 0; i < 10; i++){
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	3301      	adds	r3, #1
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b09      	cmp	r3, #9
 8001180:	dde7      	ble.n	8001152 <HMC5883L_Calibration+0x1a>
	}

	return (mes_data/10);
 8001182:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001186:	f04f 020a 	mov.w	r2, #10
 800118a:	f04f 0300 	mov.w	r3, #0
 800118e:	f7ff f8bf 	bl	8000310 <__aeabi_ldivmod>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	b213      	sxth	r3, r2
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080011a4 <MPU6050_INIT>:
//extern float xval;
//extern float yval;
//extern float zval;


uint8_t MPU6050_INIT(I2C_HandleTypeDef*hi2c){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	hi2c_mpu6050 = hi2c;
 80011ac:	4a13      	ldr	r2, [pc, #76]	@ (80011fc <MPU6050_INIT+0x58>)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6013      	str	r3, [r2, #0]
	MPU6050_RESET();
 80011b2:	f000 f825 	bl	8001200 <MPU6050_RESET>
	MPU6050_CONFIG_SAMPLE_RATE();
 80011b6:	f000 f88f 	bl	80012d8 <MPU6050_CONFIG_SAMPLE_RATE>
	MPU6050_CONFIG_DLPF(0x05);// //05
 80011ba:	2005      	movs	r0, #5
 80011bc:	f000 f838 	bl	8001230 <MPU6050_CONFIG_DLPF>
	/*
	 *  0 - 250 o/s
	 *  0x08 - 500 o/s
	 */
	MPU6050_CONFIG_GYRO(0x08);//+-500 o/s
 80011c0:	2008      	movs	r0, #8
 80011c2:	f000 f851 	bl	8001268 <MPU6050_CONFIG_GYRO>
	MPU6050_CONFIG_ACCEL(0x08); // +-4g
 80011c6:	2008      	movs	r0, #8
 80011c8:	f000 f86a 	bl	80012a0 <MPU6050_CONFIG_ACCEL>

	MPU6050_Enable_I2C_Bypass();
 80011cc:	f000 fd34 	bl	8001c38 <MPU6050_Enable_I2C_Bypass>
	MPU6050_CONFIG_USER_CONTROL();
 80011d0:	f000 f89a 	bl	8001308 <MPU6050_CONFIG_USER_CONTROL>

	HAL_Delay(10);
 80011d4:	200a      	movs	r0, #10
 80011d6:	f007 ffc5 	bl	8009164 <HAL_Delay>

	uint8_t status;
	status = MPU6050_READ_ID();
 80011da:	f000 fd15 	bl	8001c08 <MPU6050_READ_ID>
 80011de:	4603      	mov	r3, r0
 80011e0:	73fb      	strb	r3, [r7, #15]

	if(status != 104){
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	2b68      	cmp	r3, #104	@ 0x68
 80011e6:	d002      	beq.n	80011ee <MPU6050_INIT+0x4a>
		status = 0;//error
 80011e8:	2300      	movs	r3, #0
 80011ea:	73fb      	strb	r3, [r7, #15]
 80011ec:	e001      	b.n	80011f2 <MPU6050_INIT+0x4e>
	}
	else{
		status = 1;//ok
 80011ee:	2301      	movs	r3, #1
 80011f0:	73fb      	strb	r3, [r7, #15]
//	int x = MPU6050_GET_ACCEL_FULLVALUE_X();
//	x = MPU6050_READ_CONFIG_SAMPLE_RATE();
//	x = MPU6050_READ_CONFIG_DLPF();//1kHz;
//	x = MPU6050_READ_CONFIG_GYRO();//+-500 o/s;
//	x = MPU6050_READ_CONFIG_ACCEL(); // +-8g;;
	return status;
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	240000a0 	.word	0x240000a0

08001200 <MPU6050_RESET>:


void MPU6050_RESET(void){
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af04      	add	r7, sp, #16
	uint8_t data = 0x00;//0x80
 8001206:	2300      	movs	r3, #0
 8001208:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &data, 1, 1);
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <MPU6050_RESET+0x2c>)
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	2301      	movs	r3, #1
 8001210:	9302      	str	r3, [sp, #8]
 8001212:	2301      	movs	r3, #1
 8001214:	9301      	str	r3, [sp, #4]
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2301      	movs	r3, #1
 800121c:	226b      	movs	r2, #107	@ 0x6b
 800121e:	21d0      	movs	r1, #208	@ 0xd0
 8001220:	f00d f9ce 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	240000a0 	.word	0x240000a0

08001230 <MPU6050_CONFIG_DLPF>:

void MPU6050_CONFIG_DLPF(uint8_t DLPF_CFG){
 8001230:	b580      	push	{r7, lr}
 8001232:	b088      	sub	sp, #32
 8001234:	af04      	add	r7, sp, #16
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	uint8_t data = DLPF_CFG;
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_CONFIG, 1, &data, 1, 1);
 800123e:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <MPU6050_CONFIG_DLPF+0x34>)
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	2301      	movs	r3, #1
 8001244:	9302      	str	r3, [sp, #8]
 8001246:	2301      	movs	r3, #1
 8001248:	9301      	str	r3, [sp, #4]
 800124a:	f107 030f 	add.w	r3, r7, #15
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	2301      	movs	r3, #1
 8001252:	221a      	movs	r2, #26
 8001254:	21d0      	movs	r1, #208	@ 0xd0
 8001256:	f00d f9b3 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 800125a:	bf00      	nop
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	240000a0 	.word	0x240000a0

08001268 <MPU6050_CONFIG_GYRO>:

void MPU6050_CONFIG_GYRO(uint8_t GYRO_CFG/*konfiguracja gyroskopy*/){
 8001268:	b580      	push	{r7, lr}
 800126a:	b088      	sub	sp, #32
 800126c:	af04      	add	r7, sp, #16
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
	uint8_t data = GYRO_CFG;
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_CONFIG, 1, &data, 1, 1);
 8001276:	4b09      	ldr	r3, [pc, #36]	@ (800129c <MPU6050_CONFIG_GYRO+0x34>)
 8001278:	6818      	ldr	r0, [r3, #0]
 800127a:	2301      	movs	r3, #1
 800127c:	9302      	str	r3, [sp, #8]
 800127e:	2301      	movs	r3, #1
 8001280:	9301      	str	r3, [sp, #4]
 8001282:	f107 030f 	add.w	r3, r7, #15
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2301      	movs	r3, #1
 800128a:	221b      	movs	r2, #27
 800128c:	21d0      	movs	r1, #208	@ 0xd0
 800128e:	f00d f997 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	240000a0 	.word	0x240000a0

080012a0 <MPU6050_CONFIG_ACCEL>:

void MPU6050_CONFIG_ACCEL(uint8_t ACCEL_CFG/*konfiguracja akcelorometru*/){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
	uint8_t data = ACCEL_CFG;
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &data, 1, 1);
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MPU6050_CONFIG_ACCEL+0x34>)
 80012b0:	6818      	ldr	r0, [r3, #0]
 80012b2:	2301      	movs	r3, #1
 80012b4:	9302      	str	r3, [sp, #8]
 80012b6:	2301      	movs	r3, #1
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	f107 030f 	add.w	r3, r7, #15
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	2301      	movs	r3, #1
 80012c2:	221c      	movs	r2, #28
 80012c4:	21d0      	movs	r1, #208	@ 0xd0
 80012c6:	f00d f97b 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	240000a0 	.word	0x240000a0

080012d8 <MPU6050_CONFIG_SAMPLE_RATE>:
void MPU6050_CONFIG_INT(void){
	uint8_t data = 0x00;
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &data, 1, 1);
}

void MPU6050_CONFIG_SAMPLE_RATE(void){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af04      	add	r7, sp, #16
	uint8_t data = 0x00; // Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV)                 Gyroscope Output Rate = 1kHz
 80012de:	2300      	movs	r3, #0
 80012e0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_SMPLRT_DIV, 1, &data, 1, 1);
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <MPU6050_CONFIG_SAMPLE_RATE+0x2c>)
 80012e4:	6818      	ldr	r0, [r3, #0]
 80012e6:	2301      	movs	r3, #1
 80012e8:	9302      	str	r3, [sp, #8]
 80012ea:	2301      	movs	r3, #1
 80012ec:	9301      	str	r3, [sp, #4]
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	2301      	movs	r3, #1
 80012f4:	2219      	movs	r2, #25
 80012f6:	21d0      	movs	r1, #208	@ 0xd0
 80012f8:	f00d f962 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	240000a0 	.word	0x240000a0

08001308 <MPU6050_CONFIG_USER_CONTROL>:
void MPU6050_CONFIG_INTERRUPT_ENABLE(void){
	uint8_t data = 0x00;
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_2, 1, &data, 1, 1);
}

void MPU6050_CONFIG_USER_CONTROL(void){
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af04      	add	r7, sp, #16
	uint8_t data = 0x00;
 800130e:	2300      	movs	r3, #0
 8001310:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_USER_CTRL, 1, &data, 1, 1);
 8001312:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <MPU6050_CONFIG_USER_CONTROL+0x2c>)
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	2301      	movs	r3, #1
 8001318:	9302      	str	r3, [sp, #8]
 800131a:	2301      	movs	r3, #1
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	1dfb      	adds	r3, r7, #7
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	2301      	movs	r3, #1
 8001324:	226a      	movs	r2, #106	@ 0x6a
 8001326:	21d0      	movs	r1, #208	@ 0xd0
 8001328:	f00d f94a 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	240000a0 	.word	0x240000a0

08001338 <MPU6050_CALIBRATION>:


/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void MPU6050_CALIBRATION(float *accelx_cal,float *accely_cal,float*accelz_cal,float *gyrox_cal,float *gyroy_cal,
		float *gyroz_cal, float Gyr_Scale, float Acc_Scale){
 8001338:	b580      	push	{r7, lr}
 800133a:	b08e      	sub	sp, #56	@ 0x38
 800133c:	af00      	add	r7, sp, #0
 800133e:	6178      	str	r0, [r7, #20]
 8001340:	6139      	str	r1, [r7, #16]
 8001342:	60fa      	str	r2, [r7, #12]
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	ed87 0a01 	vstr	s0, [r7, #4]
 800134a:	edc7 0a00 	vstr	s1, [r7]

	float accelx = 0, accely = 0, accelz = 0, gyrox = 0, gyroy = 0, gyroz = 0;
 800134e:	f04f 0300 	mov.w	r3, #0
 8001352:	637b      	str	r3, [r7, #52]	@ 0x34
 8001354:	f04f 0300 	mov.w	r3, #0
 8001358:	633b      	str	r3, [r7, #48]	@ 0x30
 800135a:	f04f 0300 	mov.w	r3, #0
 800135e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24
 800136c:	f04f 0300 	mov.w	r3, #0
 8001370:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 1000; i++){ //5 sec
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
 8001376:	e06b      	b.n	8001450 <MPU6050_CALIBRATION+0x118>
		  accelx = accelx + MPU6050_GET_ACCEL_FULLVALUE_X()/Acc_Scale;
 8001378:	f000 fbc2 	bl	8001b00 <MPU6050_GET_ACCEL_FULLVALUE_X>
 800137c:	4603      	mov	r3, r0
 800137e:	ee07 3a90 	vmov	s15, r3
 8001382:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001386:	ed97 7a00 	vldr	s14, [r7]
 800138a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800138e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001396:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		  accely = accely + MPU6050_GET_ACCEL_FULLVALUE_Y()/Acc_Scale;
 800139a:	f000 fbd1 	bl	8001b40 <MPU6050_GET_ACCEL_FULLVALUE_Y>
 800139e:	4603      	mov	r3, r0
 80013a0:	ee07 3a90 	vmov	s15, r3
 80013a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013a8:	ed97 7a00 	vldr	s14, [r7]
 80013ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013b0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80013b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		  accelz = accelz + MPU6050_GET_ACCEL_FULLVALUE_Z()/Acc_Scale;
 80013bc:	f000 fbd4 	bl	8001b68 <MPU6050_GET_ACCEL_FULLVALUE_Z>
 80013c0:	4603      	mov	r3, r0
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013ca:	ed97 7a00 	vldr	s14, [r7]
 80013ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80013d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013da:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		  gyrox = gyrox + MPU6050_GET_GYRO_FULLVALUE_X()/Gyr_Scale;
 80013de:	f000 fbd7 	bl	8001b90 <MPU6050_GET_GYRO_FULLVALUE_X>
 80013e2:	4603      	mov	r3, r0
 80013e4:	ee07 3a90 	vmov	s15, r3
 80013e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80013f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		  gyroy = gyroy + MPU6050_GET_GYRO_FULLVALUE_Y()/Gyr_Scale;
 8001400:	f000 fbda 	bl	8001bb8 <MPU6050_GET_GYRO_FULLVALUE_Y>
 8001404:	4603      	mov	r3, r0
 8001406:	ee07 3a90 	vmov	s15, r3
 800140a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800140e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001412:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001416:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		  gyroz = gyroz + MPU6050_GET_GYRO_FULLVALUE_Z()/Gyr_Scale;
 8001422:	f000 fbdd 	bl	8001be0 <MPU6050_GET_GYRO_FULLVALUE_Z>
 8001426:	4603      	mov	r3, r0
 8001428:	ee07 3a90 	vmov	s15, r3
 800142c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001430:	ed97 7a01 	vldr	s14, [r7, #4]
 8001434:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001438:	ed97 7a08 	vldr	s14, [r7, #32]
 800143c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001440:	edc7 7a08 	vstr	s15, [r7, #32]
		  HAL_Delay(1);
 8001444:	2001      	movs	r0, #1
 8001446:	f007 fe8d 	bl	8009164 <HAL_Delay>
	for(int i = 0; i < 1000; i++){ //5 sec
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	3301      	adds	r3, #1
 800144e:	61fb      	str	r3, [r7, #28]
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001456:	db8f      	blt.n	8001378 <MPU6050_CALIBRATION+0x40>
	}
	*accelx_cal = accelx/1000;
 8001458:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800145c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80014e0 <MPU6050_CALIBRATION+0x1a8>
 8001460:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	edc3 7a00 	vstr	s15, [r3]
	*accely_cal = accely/1000;
 800146a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800146e:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80014e0 <MPU6050_CALIBRATION+0x1a8>
 8001472:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	edc3 7a00 	vstr	s15, [r3]
	*accelz_cal = accelz/1000;
 800147c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001480:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80014e0 <MPU6050_CALIBRATION+0x1a8>
 8001484:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	edc3 7a00 	vstr	s15, [r3]

	*accelz_cal = 1 - *accelz_cal;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001498:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	edc3 7a00 	vstr	s15, [r3]

	*gyrox_cal = gyrox/1000;
 80014a2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80014a6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80014e0 <MPU6050_CALIBRATION+0x1a8>
 80014aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	edc3 7a00 	vstr	s15, [r3]
	*gyroy_cal = gyroy/1000;
 80014b4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014b8:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80014e0 <MPU6050_CALIBRATION+0x1a8>
 80014bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014c2:	edc3 7a00 	vstr	s15, [r3]
	*gyroz_cal = gyroz/1000;
 80014c6:	ed97 7a08 	vldr	s14, [r7, #32]
 80014ca:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80014e0 <MPU6050_CALIBRATION+0x1a8>
 80014ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014d4:	edc3 7a00 	vstr	s15, [r3]
}
 80014d8:	bf00      	nop
 80014da:	3738      	adds	r7, #56	@ 0x38
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	447a0000 	.word	0x447a0000
 80014e4:	00000000 	.word	0x00000000

080014e8 <MPU6050_GET_ACCEL_TO_ANGLE>:

void MPU6050_GET_ACCEL_TO_ANGLE(float ax, float ay, float az, float *ax_ang, float *ay_ang/*, float *az_ang*/){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b090      	sub	sp, #64	@ 0x40
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	ed87 0a05 	vstr	s0, [r7, #20]
 80014f2:	edc7 0a04 	vstr	s1, [r7, #16]
 80014f6:	ed87 1a03 	vstr	s2, [r7, #12]
 80014fa:	60b8      	str	r0, [r7, #8]
 80014fc:	6079      	str	r1, [r7, #4]
	double i = 0-1,axan,ayan;
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	4b37      	ldr	r3, [pc, #220]	@ (80015e0 <MPU6050_GET_ACCEL_TO_ANGLE+0xf8>)
 8001504:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	double ang1 = sqrt((ax*ax)+(az*az));
 8001508:	edd7 7a05 	vldr	s15, [r7, #20]
 800150c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001510:	edd7 7a03 	vldr	s15, [r7, #12]
 8001514:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800151c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001520:	eeb0 0b47 	vmov.f64	d0, d7
 8001524:	f01c fc2c 	bl	801dd80 <sqrt>
 8001528:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
	double ang2 = sqrt((ay*ay)+(az*az));
 800152c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001530:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001534:	edd7 7a03 	vldr	s15, [r7, #12]
 8001538:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800153c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001540:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001544:	eeb0 0b47 	vmov.f64	d0, d7
 8001548:	f01c fc1a 	bl	801dd80 <sqrt>
 800154c:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
	axan = atan2((ay*i), ang1);
 8001550:	edd7 7a04 	vldr	s15, [r7, #16]
 8001554:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001558:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800155c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001560:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001564:	eeb0 0b47 	vmov.f64	d0, d7
 8001568:	f01c fc06 	bl	801dd78 <atan2>
 800156c:	ed87 0b08 	vstr	d0, [r7, #32]
	ayan= atan2(ax, ang2);
 8001570:	edd7 7a05 	vldr	s15, [r7, #20]
 8001574:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001578:	ed97 1b0a 	vldr	d1, [r7, #40]	@ 0x28
 800157c:	eeb0 0b47 	vmov.f64	d0, d7
 8001580:	f01c fbfa 	bl	801dd78 <atan2>
 8001584:	ed87 0b06 	vstr	d0, [r7, #24]

	*ax_ang = (axan*180)/M_PI;
 8001588:	ed97 7b08 	vldr	d7, [r7, #32]
 800158c:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 80015d0 <MPU6050_GET_ACCEL_TO_ANGLE+0xe8>
 8001590:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001594:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 80015d8 <MPU6050_GET_ACCEL_TO_ANGLE+0xf0>
 8001598:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800159c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	edc3 7a00 	vstr	s15, [r3]
	*ay_ang = (ayan*180)/M_PI;
 80015a6:	ed97 7b06 	vldr	d7, [r7, #24]
 80015aa:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 80015d0 <MPU6050_GET_ACCEL_TO_ANGLE+0xe8>
 80015ae:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015b2:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80015d8 <MPU6050_GET_ACCEL_TO_ANGLE+0xf0>
 80015b6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015ba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	edc3 7a00 	vstr	s15, [r3]
}
 80015c4:	bf00      	nop
 80015c6:	3740      	adds	r7, #64	@ 0x40
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	f3af 8000 	nop.w
 80015d0:	00000000 	.word	0x00000000
 80015d4:	40668000 	.word	0x40668000
 80015d8:	54442d18 	.word	0x54442d18
 80015dc:	400921fb 	.word	0x400921fb
 80015e0:	bff00000 	.word	0xbff00000

080015e4 <MPU6050_GET_ACCANDGYR_CALANDSCL>:
	*gy_ang = (gy/1000) + *gy_ang;
	*gz_ang = (gz/1000) + *gz_ang;
}

void MPU6050_GET_ACCANDGYR_CALANDSCL(float *ax, float*ay, float*az, float*gx, float*gy, float*gz, float accelx_cal,float accely_cal,
		float accelz_cal,float gyrox_cal,float gyroy_cal,float gyroz_cal, float Gyr_Scale, float Acc_Scale){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b094      	sub	sp, #80	@ 0x50
 80015e8:	af04      	add	r7, sp, #16
 80015ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80015ec:	62b9      	str	r1, [r7, #40]	@ 0x28
 80015ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80015f0:	623b      	str	r3, [r7, #32]
 80015f2:	ed87 0a07 	vstr	s0, [r7, #28]
 80015f6:	edc7 0a06 	vstr	s1, [r7, #24]
 80015fa:	ed87 1a05 	vstr	s2, [r7, #20]
 80015fe:	edc7 1a04 	vstr	s3, [r7, #16]
 8001602:	ed87 2a03 	vstr	s4, [r7, #12]
 8001606:	edc7 2a02 	vstr	s5, [r7, #8]
 800160a:	ed87 3a01 	vstr	s6, [r7, #4]
 800160e:	edc7 3a00 	vstr	s7, [r7]

	uint8_t pdata[14];
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, 1, pdata, 14, 1); // szybesz o ~1ms
 8001612:	4b4e      	ldr	r3, [pc, #312]	@ (800174c <MPU6050_GET_ACCANDGYR_CALANDSCL+0x168>)
 8001614:	6818      	ldr	r0, [r3, #0]
 8001616:	2301      	movs	r3, #1
 8001618:	9302      	str	r3, [sp, #8]
 800161a:	230e      	movs	r3, #14
 800161c:	9301      	str	r3, [sp, #4]
 800161e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2301      	movs	r3, #1
 8001626:	223b      	movs	r2, #59	@ 0x3b
 8001628:	21d0      	movs	r1, #208	@ 0xd0
 800162a:	f00d f8dd 	bl	800e7e8 <HAL_I2C_Mem_Read>

	//HAL_I2C_Mem_Read_IT(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, 1, pdata, 14);

	*ax = (((int16_t)(pdata[0]<<8) | pdata[1])/Acc_Scale) - accelx_cal;
 800162e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	b21b      	sxth	r3, r3
 8001636:	461a      	mov	r2, r3
 8001638:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800163c:	4313      	orrs	r3, r2
 800163e:	ee07 3a90 	vmov	s15, r3
 8001642:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001646:	edd7 7a00 	vldr	s15, [r7]
 800164a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800164e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001658:	edc3 7a00 	vstr	s15, [r3]
	*ay = (((int16_t)(pdata[2]<<8) | pdata[3])/Acc_Scale) - accely_cal;
 800165c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	b21b      	sxth	r3, r3
 8001664:	461a      	mov	r2, r3
 8001666:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800166a:	4313      	orrs	r3, r2
 800166c:	ee07 3a90 	vmov	s15, r3
 8001670:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001674:	edd7 7a00 	vldr	s15, [r7]
 8001678:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800167c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001680:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001686:	edc3 7a00 	vstr	s15, [r3]
	*az = (((int16_t)(pdata[4]<<8) | pdata[5])/Acc_Scale) + accelz_cal;
 800168a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800168e:	021b      	lsls	r3, r3, #8
 8001690:	b21b      	sxth	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001698:	4313      	orrs	r3, r2
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016a2:	edd7 7a00 	vldr	s15, [r7]
 80016a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80016ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b4:	edc3 7a00 	vstr	s15, [r3]

	*gx = (((int16_t)(pdata[8]<<8) | pdata[9])/Gyr_Scale) - gyrox_cal;
 80016b8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80016bc:	021b      	lsls	r3, r3, #8
 80016be:	b21b      	sxth	r3, r3
 80016c0:	461a      	mov	r2, r3
 80016c2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80016c6:	4313      	orrs	r3, r2
 80016c8:	ee07 3a90 	vmov	s15, r3
 80016cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80016dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	edc3 7a00 	vstr	s15, [r3]
	*gy = (((int16_t)(pdata[10]<<8) | pdata[11])/Gyr_Scale) - gyroy_cal;
 80016e6:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80016ea:	021b      	lsls	r3, r3, #8
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	461a      	mov	r2, r3
 80016f0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80016f4:	4313      	orrs	r3, r2
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001706:	edd7 7a03 	vldr	s15, [r7, #12]
 800170a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001710:	edc3 7a00 	vstr	s15, [r3]
	*gz = (((int16_t)(pdata[12]<<8) | pdata[13])/Gyr_Scale) - gyroz_cal;
 8001714:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001718:	021b      	lsls	r3, r3, #8
 800171a:	b21b      	sxth	r3, r3
 800171c:	461a      	mov	r2, r3
 800171e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001722:	4313      	orrs	r3, r2
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800172c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001730:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001734:	edd7 7a02 	vldr	s15, [r7, #8]
 8001738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800173c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800173e:	edc3 7a00 	vstr	s15, [r3]
//	  *az = (MPU6050_GET_ACCEL_FULLVALUE_Z()/Acc_Scale) + accelz_cal;
//
//	  *gx = (MPU6050_GET_GYRO_FULLVALUE_X()/Gyr_Scale) - gyrox_cal;
//	  *gy = (MPU6050_GET_GYRO_FULLVALUE_Y()/Gyr_Scale) - gyroy_cal;
//	  *gz = (MPU6050_GET_GYRO_FULLVALUE_Z()/Gyr_Scale) - gyroz_cal;
}
 8001742:	bf00      	nop
 8001744:	3740      	adds	r7, #64	@ 0x40
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	240000a0 	.word	0x240000a0

08001750 <MPU6050_GET_ACCANDGYR_CALANDSCL_IT>:

void MPU6050_GET_ACCANDGYR_CALANDSCL_IT(void){
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af02      	add	r7, sp, #8


	HAL_I2C_Mem_Read_IT(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, 1, (uint8_t *)MPU6050_IT_DATA, 14);
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <MPU6050_GET_ACCANDGYR_CALANDSCL_IT+0x28>)
 8001758:	6818      	ldr	r0, [r3, #0]
 800175a:	230e      	movs	r3, #14
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	4b07      	ldr	r3, [pc, #28]	@ (800177c <MPU6050_GET_ACCANDGYR_CALANDSCL_IT+0x2c>)
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2301      	movs	r3, #1
 8001764:	223b      	movs	r2, #59	@ 0x3b
 8001766:	21d0      	movs	r1, #208	@ 0xd0
 8001768:	f00d f9e2 	bl	800eb30 <HAL_I2C_Mem_Read_IT>
	MPU6050_IRQ = 1;
 800176c:	4b04      	ldr	r3, [pc, #16]	@ (8001780 <MPU6050_GET_ACCANDGYR_CALANDSCL_IT+0x30>)
 800176e:	2201      	movs	r2, #1
 8001770:	701a      	strb	r2, [r3, #0]


}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	240000a0 	.word	0x240000a0
 800177c:	24000eb0 	.word	0x24000eb0
 8001780:	000041bc 	.word	0x000041bc

08001784 <MPU6050_GET_CALANDSCL_IT>:

void MPU6050_GET_CALANDSCL_IT(float *ax, float*ay, float*az, float*gx, float*gy, float*gz, float accelx_cal,float accely_cal,float accelz_cal,float gyrox_cal,float gyroy_cal,float gyroz_cal, float Gyr_Scale, float Acc_Scale){
 8001784:	b480      	push	{r7}
 8001786:	b08d      	sub	sp, #52	@ 0x34
 8001788:	af00      	add	r7, sp, #0
 800178a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800178c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800178e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001790:	623b      	str	r3, [r7, #32]
 8001792:	ed87 0a07 	vstr	s0, [r7, #28]
 8001796:	edc7 0a06 	vstr	s1, [r7, #24]
 800179a:	ed87 1a05 	vstr	s2, [r7, #20]
 800179e:	edc7 1a04 	vstr	s3, [r7, #16]
 80017a2:	ed87 2a03 	vstr	s4, [r7, #12]
 80017a6:	edc7 2a02 	vstr	s5, [r7, #8]
 80017aa:	ed87 3a01 	vstr	s6, [r7, #4]
 80017ae:	edc7 3a00 	vstr	s7, [r7]
	*ax = (((int16_t)(MPU6050_IT_DATA[0]<<8) | MPU6050_IT_DATA[1])/Acc_Scale) - accelx_cal;
 80017b2:	4b48      	ldr	r3, [pc, #288]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	021b      	lsls	r3, r3, #8
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b45      	ldr	r3, [pc, #276]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 80017be:	785b      	ldrb	r3, [r3, #1]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	ee07 3a90 	vmov	s15, r3
 80017c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017ca:	edd7 7a00 	vldr	s15, [r7]
 80017ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017d2:	edd7 7a07 	vldr	s15, [r7, #28]
 80017d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017dc:	edc3 7a00 	vstr	s15, [r3]
	*ay = (((int16_t)(MPU6050_IT_DATA[2]<<8) | MPU6050_IT_DATA[3])/Acc_Scale) - accely_cal;
 80017e0:	4b3c      	ldr	r3, [pc, #240]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 80017e2:	789b      	ldrb	r3, [r3, #2]
 80017e4:	021b      	lsls	r3, r3, #8
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b3a      	ldr	r3, [pc, #232]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 80017ec:	78db      	ldrb	r3, [r3, #3]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017f8:	edd7 7a00 	vldr	s15, [r7]
 80017fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001800:	edd7 7a06 	vldr	s15, [r7, #24]
 8001804:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800180a:	edc3 7a00 	vstr	s15, [r3]
	*az = (((int16_t)(MPU6050_IT_DATA[4]<<8) | MPU6050_IT_DATA[5])/Acc_Scale) + accelz_cal;
 800180e:	4b31      	ldr	r3, [pc, #196]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 8001810:	791b      	ldrb	r3, [r3, #4]
 8001812:	021b      	lsls	r3, r3, #8
 8001814:	b21b      	sxth	r3, r3
 8001816:	461a      	mov	r2, r3
 8001818:	4b2e      	ldr	r3, [pc, #184]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 800181a:	795b      	ldrb	r3, [r3, #5]
 800181c:	4313      	orrs	r3, r2
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001826:	edd7 7a00 	vldr	s15, [r7]
 800182a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800182e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001838:	edc3 7a00 	vstr	s15, [r3]

	*gx = (((int16_t)(MPU6050_IT_DATA[8]<<8) | MPU6050_IT_DATA[9])/Gyr_Scale) - gyrox_cal;
 800183c:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 800183e:	7a1b      	ldrb	r3, [r3, #8]
 8001840:	021b      	lsls	r3, r3, #8
 8001842:	b21b      	sxth	r3, r3
 8001844:	461a      	mov	r2, r3
 8001846:	4b23      	ldr	r3, [pc, #140]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 8001848:	7a5b      	ldrb	r3, [r3, #9]
 800184a:	4313      	orrs	r3, r2
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001854:	edd7 7a01 	vldr	s15, [r7, #4]
 8001858:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800185c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001864:	6a3b      	ldr	r3, [r7, #32]
 8001866:	edc3 7a00 	vstr	s15, [r3]
	*gy = (((int16_t)(MPU6050_IT_DATA[10]<<8) | MPU6050_IT_DATA[11])/Gyr_Scale) - gyroy_cal;
 800186a:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 800186c:	7a9b      	ldrb	r3, [r3, #10]
 800186e:	021b      	lsls	r3, r3, #8
 8001870:	b21b      	sxth	r3, r3
 8001872:	461a      	mov	r2, r3
 8001874:	4b17      	ldr	r3, [pc, #92]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 8001876:	7adb      	ldrb	r3, [r3, #11]
 8001878:	4313      	orrs	r3, r2
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001882:	edd7 7a01 	vldr	s15, [r7, #4]
 8001886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800188a:	edd7 7a03 	vldr	s15, [r7, #12]
 800188e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001894:	edc3 7a00 	vstr	s15, [r3]
	*gz = (((int16_t)(MPU6050_IT_DATA[12]<<8) | MPU6050_IT_DATA[13])/Gyr_Scale) - gyroz_cal;
 8001898:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 800189a:	7b1b      	ldrb	r3, [r3, #12]
 800189c:	021b      	lsls	r3, r3, #8
 800189e:	b21b      	sxth	r3, r3
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b0c      	ldr	r3, [pc, #48]	@ (80018d4 <MPU6050_GET_CALANDSCL_IT+0x150>)
 80018a4:	7b5b      	ldrb	r3, [r3, #13]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80018b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80018bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018c2:	edc3 7a00 	vstr	s15, [r3]
}
 80018c6:	bf00      	nop
 80018c8:	3734      	adds	r7, #52	@ 0x34
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	24000eb0 	.word	0x24000eb0

080018d8 <MPU6050_GET_ACCANDGYR_FILTRED>:

void MPU6050_GET_ACCANDGYR_FILTRED(Complementary_Filter *Complementary_Filter_st, float ax_ang, float ay_ang, float megz_ang, float gx_ang,
		float gy_ang, float gz_ang){
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	61f8      	str	r0, [r7, #28]
 80018e0:	ed87 0a06 	vstr	s0, [r7, #24]
 80018e4:	edc7 0a05 	vstr	s1, [r7, #20]
 80018e8:	ed87 1a04 	vstr	s2, [r7, #16]
 80018ec:	edc7 1a03 	vstr	s3, [r7, #12]
 80018f0:	ed87 2a02 	vstr	s4, [r7, #8]
 80018f4:	edc7 2a01 	vstr	s5, [r7, #4]
	Complementary_getFilter(Complementary_Filter_st, ax_ang, ay_ang, megz_ang, gx_ang, gy_ang, gz_ang);
 80018f8:	edd7 2a01 	vldr	s5, [r7, #4]
 80018fc:	ed97 2a02 	vldr	s4, [r7, #8]
 8001900:	edd7 1a03 	vldr	s3, [r7, #12]
 8001904:	ed97 1a04 	vldr	s2, [r7, #16]
 8001908:	edd7 0a05 	vldr	s1, [r7, #20]
 800190c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001910:	69f8      	ldr	r0, [r7, #28]
 8001912:	f000 f9a9 	bl	8001c68 <Complementary_getFilter>
	//W_Filter(Complementary_Filter_st);
}
 8001916:	bf00      	nop
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
	...

08001920 <MPU6050_GET_ACCEL_YH>:
uint8_t MPU6050_GET_ACCEL_XL(void){
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, 1, &data, 1, 1);
	return data;
}
uint8_t MPU6050_GET_ACCEL_YH(void){
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, 1, &data, 1, 1);
 8001926:	4b09      	ldr	r3, [pc, #36]	@ (800194c <MPU6050_GET_ACCEL_YH+0x2c>)
 8001928:	6818      	ldr	r0, [r3, #0]
 800192a:	2301      	movs	r3, #1
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	2301      	movs	r3, #1
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2301      	movs	r3, #1
 8001938:	223d      	movs	r2, #61	@ 0x3d
 800193a:	21d0      	movs	r1, #208	@ 0xd0
 800193c:	f00c ff54 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001940:	79fb      	ldrb	r3, [r7, #7]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	240000a0 	.word	0x240000a0

08001950 <MPU6050_GET_ACCEL_YL>:
uint8_t MPU6050_GET_ACCEL_YL(void){
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_YOUT_L, 1, &data, 1, 1);
 8001956:	4b09      	ldr	r3, [pc, #36]	@ (800197c <MPU6050_GET_ACCEL_YL+0x2c>)
 8001958:	6818      	ldr	r0, [r3, #0]
 800195a:	2301      	movs	r3, #1
 800195c:	9302      	str	r3, [sp, #8]
 800195e:	2301      	movs	r3, #1
 8001960:	9301      	str	r3, [sp, #4]
 8001962:	1dfb      	adds	r3, r7, #7
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2301      	movs	r3, #1
 8001968:	223e      	movs	r2, #62	@ 0x3e
 800196a:	21d0      	movs	r1, #208	@ 0xd0
 800196c:	f00c ff3c 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001970:	79fb      	ldrb	r3, [r7, #7]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	240000a0 	.word	0x240000a0

08001980 <MPU6050_GET_ACCEL_ZH>:
uint8_t MPU6050_GET_ACCEL_ZH(void){
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, 1, &data, 1, 1);
 8001986:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <MPU6050_GET_ACCEL_ZH+0x2c>)
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	2301      	movs	r3, #1
 800198c:	9302      	str	r3, [sp, #8]
 800198e:	2301      	movs	r3, #1
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	1dfb      	adds	r3, r7, #7
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2301      	movs	r3, #1
 8001998:	223f      	movs	r2, #63	@ 0x3f
 800199a:	21d0      	movs	r1, #208	@ 0xd0
 800199c:	f00c ff24 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 80019a0:	79fb      	ldrb	r3, [r7, #7]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	240000a0 	.word	0x240000a0

080019b0 <MPU6050_GET_ACCEL_ZL>:
uint8_t MPU6050_GET_ACCEL_ZL(void){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, 1, &data, 1, 1);
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <MPU6050_GET_ACCEL_ZL+0x2c>)
 80019b8:	6818      	ldr	r0, [r3, #0]
 80019ba:	2301      	movs	r3, #1
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	2301      	movs	r3, #1
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	1dfb      	adds	r3, r7, #7
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	2301      	movs	r3, #1
 80019c8:	2240      	movs	r2, #64	@ 0x40
 80019ca:	21d0      	movs	r1, #208	@ 0xd0
 80019cc:	f00c ff0c 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 80019d0:	79fb      	ldrb	r3, [r7, #7]
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	240000a0 	.word	0x240000a0

080019e0 <MPU6050_GET_GYRO_XH>:

uint8_t MPU6050_GET_GYRO_XH(void){
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_H, 1, &data, 1, 1);
 80019e6:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <MPU6050_GET_GYRO_XH+0x2c>)
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	2301      	movs	r3, #1
 80019ec:	9302      	str	r3, [sp, #8]
 80019ee:	2301      	movs	r3, #1
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	1dfb      	adds	r3, r7, #7
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2301      	movs	r3, #1
 80019f8:	2243      	movs	r2, #67	@ 0x43
 80019fa:	21d0      	movs	r1, #208	@ 0xd0
 80019fc:	f00c fef4 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001a00:	79fb      	ldrb	r3, [r7, #7]
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	240000a0 	.word	0x240000a0

08001a10 <MPU6050_GET_GYRO_XL>:
uint8_t MPU6050_GET_GYRO_XL(void){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_L, 1, &data, 1, 1);
 8001a16:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <MPU6050_GET_GYRO_XL+0x2c>)
 8001a18:	6818      	ldr	r0, [r3, #0]
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	9302      	str	r3, [sp, #8]
 8001a1e:	2301      	movs	r3, #1
 8001a20:	9301      	str	r3, [sp, #4]
 8001a22:	1dfb      	adds	r3, r7, #7
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	2301      	movs	r3, #1
 8001a28:	2244      	movs	r2, #68	@ 0x44
 8001a2a:	21d0      	movs	r1, #208	@ 0xd0
 8001a2c:	f00c fedc 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001a30:	79fb      	ldrb	r3, [r7, #7]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	240000a0 	.word	0x240000a0

08001a40 <MPU6050_GET_GYRO_YH>:
uint8_t MPU6050_GET_GYRO_YH(void){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_YOUT_H, 1, &data, 1, 1);
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <MPU6050_GET_GYRO_YH+0x2c>)
 8001a48:	6818      	ldr	r0, [r3, #0]
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	9302      	str	r3, [sp, #8]
 8001a4e:	2301      	movs	r3, #1
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	1dfb      	adds	r3, r7, #7
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2301      	movs	r3, #1
 8001a58:	2245      	movs	r2, #69	@ 0x45
 8001a5a:	21d0      	movs	r1, #208	@ 0xd0
 8001a5c:	f00c fec4 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001a60:	79fb      	ldrb	r3, [r7, #7]
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	240000a0 	.word	0x240000a0

08001a70 <MPU6050_GET_GYRO_YL>:
uint8_t MPU6050_GET_GYRO_YL(void){
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_YOUT_L, 1, &data, 1, 1);
 8001a76:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <MPU6050_GET_GYRO_YL+0x2c>)
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	9302      	str	r3, [sp, #8]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	9301      	str	r3, [sp, #4]
 8001a82:	1dfb      	adds	r3, r7, #7
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	2301      	movs	r3, #1
 8001a88:	2246      	movs	r2, #70	@ 0x46
 8001a8a:	21d0      	movs	r1, #208	@ 0xd0
 8001a8c:	f00c feac 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001a90:	79fb      	ldrb	r3, [r7, #7]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	240000a0 	.word	0x240000a0

08001aa0 <MPU6050_GET_GYRO_ZH>:
uint8_t MPU6050_GET_GYRO_ZH(void){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, 1, &data, 1, 1);
 8001aa6:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <MPU6050_GET_GYRO_ZH+0x2c>)
 8001aa8:	6818      	ldr	r0, [r3, #0]
 8001aaa:	2301      	movs	r3, #1
 8001aac:	9302      	str	r3, [sp, #8]
 8001aae:	2301      	movs	r3, #1
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	1dfb      	adds	r3, r7, #7
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	2247      	movs	r2, #71	@ 0x47
 8001aba:	21d0      	movs	r1, #208	@ 0xd0
 8001abc:	f00c fe94 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	240000a0 	.word	0x240000a0

08001ad0 <MPU6050_GET_GYRO_ZL>:
uint8_t MPU6050_GET_GYRO_ZL(void){
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, 1, &data, 1, 1);
 8001ad6:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <MPU6050_GET_GYRO_ZL+0x2c>)
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	2301      	movs	r3, #1
 8001adc:	9302      	str	r3, [sp, #8]
 8001ade:	2301      	movs	r3, #1
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	1dfb      	adds	r3, r7, #7
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	2248      	movs	r2, #72	@ 0x48
 8001aea:	21d0      	movs	r1, #208	@ 0xd0
 8001aec:	f00c fe7c 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001af0:	79fb      	ldrb	r3, [r7, #7]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	240000a0 	.word	0x240000a0

08001b00 <MPU6050_GET_ACCEL_FULLVALUE_X>:
int16_t MPU6050_GET_ACCEL_FULLVALUE_X(void){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af04      	add	r7, sp, #16
	int16_t data;
	uint8_t pdata[2];

	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, 1, pdata, 2, 1);
 8001b06:	4b0d      	ldr	r3, [pc, #52]	@ (8001b3c <MPU6050_GET_ACCEL_FULLVALUE_X+0x3c>)
 8001b08:	6818      	ldr	r0, [r3, #0]
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	9302      	str	r3, [sp, #8]
 8001b0e:	2302      	movs	r3, #2
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	223b      	movs	r2, #59	@ 0x3b
 8001b1a:	21d0      	movs	r1, #208	@ 0xd0
 8001b1c:	f00c fe64 	bl	800e7e8 <HAL_I2C_Mem_Read>

	data = (pdata[0]<<8)|pdata[1];
 8001b20:	793b      	ldrb	r3, [r7, #4]
 8001b22:	021b      	lsls	r3, r3, #8
 8001b24:	b21a      	sxth	r2, r3
 8001b26:	797b      	ldrb	r3, [r7, #5]
 8001b28:	b21b      	sxth	r3, r3
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	80fb      	strh	r3, [r7, #6]
	return data;
 8001b2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	240000a0 	.word	0x240000a0

08001b40 <MPU6050_GET_ACCEL_FULLVALUE_Y>:

int16_t MPU6050_GET_ACCEL_FULLVALUE_Y(void){
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
	int16_t data;
	data = (MPU6050_GET_ACCEL_YH()<<8)|MPU6050_GET_ACCEL_YL();
 8001b46:	f7ff feeb 	bl	8001920 <MPU6050_GET_ACCEL_YH>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	021b      	lsls	r3, r3, #8
 8001b4e:	b21c      	sxth	r4, r3
 8001b50:	f7ff fefe 	bl	8001950 <MPU6050_GET_ACCEL_YL>
 8001b54:	4603      	mov	r3, r0
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	4323      	orrs	r3, r4
 8001b5a:	80fb      	strh	r3, [r7, #6]
	return data;
 8001b5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd90      	pop	{r4, r7, pc}

08001b68 <MPU6050_GET_ACCEL_FULLVALUE_Z>:
int16_t MPU6050_GET_ACCEL_FULLVALUE_Z(void){
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
	int16_t data;
	data = (MPU6050_GET_ACCEL_ZH()<<8)|MPU6050_GET_ACCEL_ZL();
 8001b6e:	f7ff ff07 	bl	8001980 <MPU6050_GET_ACCEL_ZH>
 8001b72:	4603      	mov	r3, r0
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	b21c      	sxth	r4, r3
 8001b78:	f7ff ff1a 	bl	80019b0 <MPU6050_GET_ACCEL_ZL>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	b21b      	sxth	r3, r3
 8001b80:	4323      	orrs	r3, r4
 8001b82:	80fb      	strh	r3, [r7, #6]
	return data;
 8001b84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd90      	pop	{r4, r7, pc}

08001b90 <MPU6050_GET_GYRO_FULLVALUE_X>:

int16_t MPU6050_GET_GYRO_FULLVALUE_X(void){
 8001b90:	b590      	push	{r4, r7, lr}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
	int16_t data;
	data = (MPU6050_GET_GYRO_XH()<<8)|MPU6050_GET_GYRO_XL();
 8001b96:	f7ff ff23 	bl	80019e0 <MPU6050_GET_GYRO_XH>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	021b      	lsls	r3, r3, #8
 8001b9e:	b21c      	sxth	r4, r3
 8001ba0:	f7ff ff36 	bl	8001a10 <MPU6050_GET_GYRO_XL>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	4323      	orrs	r3, r4
 8001baa:	80fb      	strh	r3, [r7, #6]
	return data;
 8001bac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd90      	pop	{r4, r7, pc}

08001bb8 <MPU6050_GET_GYRO_FULLVALUE_Y>:
int16_t MPU6050_GET_GYRO_FULLVALUE_Y(void){
 8001bb8:	b590      	push	{r4, r7, lr}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
	int16_t data;
	data = (MPU6050_GET_GYRO_YH()<<8)|MPU6050_GET_GYRO_YL();
 8001bbe:	f7ff ff3f 	bl	8001a40 <MPU6050_GET_GYRO_YH>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	b21c      	sxth	r4, r3
 8001bc8:	f7ff ff52 	bl	8001a70 <MPU6050_GET_GYRO_YL>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b21b      	sxth	r3, r3
 8001bd0:	4323      	orrs	r3, r4
 8001bd2:	80fb      	strh	r3, [r7, #6]
	return data;
 8001bd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd90      	pop	{r4, r7, pc}

08001be0 <MPU6050_GET_GYRO_FULLVALUE_Z>:
int16_t MPU6050_GET_GYRO_FULLVALUE_Z(void){
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
	int16_t data;
	data = (MPU6050_GET_GYRO_ZH()<<8)|MPU6050_GET_GYRO_ZL();
 8001be6:	f7ff ff5b 	bl	8001aa0 <MPU6050_GET_GYRO_ZH>
 8001bea:	4603      	mov	r3, r0
 8001bec:	021b      	lsls	r3, r3, #8
 8001bee:	b21c      	sxth	r4, r3
 8001bf0:	f7ff ff6e 	bl	8001ad0 <MPU6050_GET_GYRO_ZL>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b21b      	sxth	r3, r3
 8001bf8:	4323      	orrs	r3, r4
 8001bfa:	80fb      	strh	r3, [r7, #6]
	return data;
 8001bfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd90      	pop	{r4, r7, pc}

08001c08 <MPU6050_READ_ID>:

int8_t MPU6050_READ_ID(void){
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af04      	add	r7, sp, #16
	uint8_t data;
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_WHO_AM_I, 1, &data, 1, 1);
 8001c0e:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <MPU6050_READ_ID+0x2c>)
 8001c10:	6818      	ldr	r0, [r3, #0]
 8001c12:	2301      	movs	r3, #1
 8001c14:	9302      	str	r3, [sp, #8]
 8001c16:	2301      	movs	r3, #1
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	1dfb      	adds	r3, r7, #7
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2301      	movs	r3, #1
 8001c20:	2275      	movs	r2, #117	@ 0x75
 8001c22:	21d0      	movs	r1, #208	@ 0xd0
 8001c24:	f00c fde0 	bl	800e7e8 <HAL_I2C_Mem_Read>
	return data;
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	b25b      	sxtb	r3, r3
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	240000a0 	.word	0x240000a0

08001c38 <MPU6050_Enable_I2C_Bypass>:
	HAL_I2C_Mem_Read(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_USER_CTRL, 1, &data, 1, 1);
	return data;
}


void MPU6050_Enable_I2C_Bypass(void){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af04      	add	r7, sp, #16
	uint8_t data = 0x02;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(hi2c_mpu6050, MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &data, 1, 1);
 8001c42:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <MPU6050_Enable_I2C_Bypass+0x2c>)
 8001c44:	6818      	ldr	r0, [r3, #0]
 8001c46:	2301      	movs	r3, #1
 8001c48:	9302      	str	r3, [sp, #8]
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	1dfb      	adds	r3, r7, #7
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2301      	movs	r3, #1
 8001c54:	2237      	movs	r2, #55	@ 0x37
 8001c56:	21d0      	movs	r1, #208	@ 0xd0
 8001c58:	f00c fcb2 	bl	800e5c0 <HAL_I2C_Mem_Write>
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	240000a0 	.word	0x240000a0

08001c68 <Complementary_getFilter>:

    return Kalman->angle;
};


void Complementary_getFilter(Complementary_Filter *Complementary_Filter_st,float ax_ang, float ay_ang, float magz_ang, float gx_ang, float gy_ang, float gz_ang){
 8001c68:	b480      	push	{r7}
 8001c6a:	b089      	sub	sp, #36	@ 0x24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	61f8      	str	r0, [r7, #28]
 8001c70:	ed87 0a06 	vstr	s0, [r7, #24]
 8001c74:	edc7 0a05 	vstr	s1, [r7, #20]
 8001c78:	ed87 1a04 	vstr	s2, [r7, #16]
 8001c7c:	edc7 1a03 	vstr	s3, [r7, #12]
 8001c80:	ed87 2a02 	vstr	s4, [r7, #8]
 8001c84:	edc7 2a01 	vstr	s5, [r7, #4]

		Complementary_Filter_st->x = (0.02*ax_ang*(-1))+(0.98*((gx_ang*looptime)+Complementary_Filter_st->ox));// mnozenie X-1 poniewaz akcelerometr miezy w drug strone niz zyroskop
 8001c88:	4b35      	ldr	r3, [pc, #212]	@ (8001d60 <Complementary_getFilter+0xf8>)
 8001c8a:	ed93 7a00 	vldr	s14, [r3]
 8001c8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ca4:	ed9f 6b2a 	vldr	d6, [pc, #168]	@ 8001d50 <Complementary_getFilter+0xe8>
 8001ca8:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001cac:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cb0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cb4:	ed9f 5b28 	vldr	d5, [pc, #160]	@ 8001d58 <Complementary_getFilter+0xf0>
 8001cb8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001cbc:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001cc0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	edc3 7a00 	vstr	s15, [r3]
		Complementary_Filter_st->y = (0.02*ay_ang*(-1))+(0.98*((gy_ang*looptime)+Complementary_Filter_st->oy));
 8001cca:	4b25      	ldr	r3, [pc, #148]	@ (8001d60 <Complementary_getFilter+0xf8>)
 8001ccc:	ed93 7a00 	vldr	s14, [r3]
 8001cd0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ce6:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8001d50 <Complementary_getFilter+0xe8>
 8001cea:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001cee:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cf2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cf6:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8001d58 <Complementary_getFilter+0xf0>
 8001cfa:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001cfe:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001d02:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	edc3 7a01 	vstr	s15, [r3, #4]
		Complementary_Filter_st->z = (1*((gz_ang*looptime)+Complementary_Filter_st->oz));
 8001d0c:	4b14      	ldr	r3, [pc, #80]	@ (8001d60 <Complementary_getFilter+0xf8>)
 8001d0e:	ed93 7a00 	vldr	s14, [r3]
 8001d12:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	edc3 7a02 	vstr	s15, [r3, #8]

		Complementary_Filter_st->ox = Complementary_Filter_st->x;
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	60da      	str	r2, [r3, #12]
		Complementary_Filter_st->oy = Complementary_Filter_st->y;
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	611a      	str	r2, [r3, #16]
		Complementary_Filter_st->oz = Complementary_Filter_st->z;
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	615a      	str	r2, [r3, #20]
//
//	for(int i = 1; i < 15; i++){
//		OldZs[i] = OldZs[i-1];
//	}
//	OldZs[0] = Complementary_Filter_st->oz;
}
 8001d42:	bf00      	nop
 8001d44:	3724      	adds	r7, #36	@ 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	f5c28f5c 	.word	0xf5c28f5c
 8001d54:	3fef5c28 	.word	0x3fef5c28
 8001d58:	47ae147b 	.word	0x47ae147b
 8001d5c:	3f947ae1 	.word	0x3f947ae1
 8001d60:	0801e7d4 	.word	0x0801e7d4

08001d64 <nRF24_Delay>:

#define NRF24_CE_HIGH		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET)
#define NRF24_CE_LOW		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET)

static void nRF24_Delay(uint8_t Time)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(1);
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f007 f9f8 	bl	8009164 <HAL_Delay>
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <nRF24_SendSpi>:

static void nRF24_SendSpi(uint8_t *Data, uint8_t Length)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	460b      	mov	r3, r1
 8001d86:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi_nrf, Data, Length, 1000);
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <nRF24_SendSpi+0x28>)
 8001d8a:	6818      	ldr	r0, [r3, #0]
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	f012 fc9f 	bl	80146d8 <HAL_SPI_Transmit>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	240000a4 	.word	0x240000a4

08001da8 <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t Length)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(hspi_nrf, Data, Length, 1000);
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <nRF24_ReadSpi+0x28>)
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	78fb      	ldrb	r3, [r7, #3]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	f012 fe77 	bl	8014ab4 <HAL_SPI_Receive>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	240000a4 	.word	0x240000a4

08001dd4 <nRF24_ReadRegister>:
//
// END OF BASIC READ/WRITE FUNCTIONS
//

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	reg = NRF24_CMD_R_REGISTER | reg;
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001de2:	2200      	movs	r2, #0
 8001de4:	2180      	movs	r1, #128	@ 0x80
 8001de6:	480c      	ldr	r0, [pc, #48]	@ (8001e18 <nRF24_ReadRegister+0x44>)
 8001de8:	f00c fb1a 	bl	800e420 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&reg, 1);
 8001dec:	1dfb      	adds	r3, r7, #7
 8001dee:	2101      	movs	r1, #1
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ffc3 	bl	8001d7c <nRF24_SendSpi>
	nRF24_ReadSpi(&result, 1);
 8001df6:	f107 030f 	add.w	r3, r7, #15
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ffd3 	bl	8001da8 <nRF24_ReadSpi>
	NRF24_CSN_HIGH;
 8001e02:	2201      	movs	r2, #1
 8001e04:	2180      	movs	r1, #128	@ 0x80
 8001e06:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <nRF24_ReadRegister+0x44>)
 8001e08:	f00c fb0a 	bl	800e420 <HAL_GPIO_WritePin>

	return result;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	58020400 	.word	0x58020400

08001e1c <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* ret, uint8_t len)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	6039      	str	r1, [r7, #0]
 8001e26:	71fb      	strb	r3, [r7, #7]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_R_REGISTER | reg;
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001e30:	2200      	movs	r2, #0
 8001e32:	2180      	movs	r1, #128	@ 0x80
 8001e34:	480a      	ldr	r0, [pc, #40]	@ (8001e60 <nRF24_ReadRegisters+0x44>)
 8001e36:	f00c faf3 	bl	800e420 <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001e3a:	1dfb      	adds	r3, r7, #7
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff ff9c 	bl	8001d7c <nRF24_SendSpi>
	nRF24_ReadSpi(ret, len);
 8001e44:	79bb      	ldrb	r3, [r7, #6]
 8001e46:	4619      	mov	r1, r3
 8001e48:	6838      	ldr	r0, [r7, #0]
 8001e4a:	f7ff ffad 	bl	8001da8 <nRF24_ReadSpi>

	NRF24_CSN_HIGH;
 8001e4e:	2201      	movs	r2, #1
 8001e50:	2180      	movs	r1, #128	@ 0x80
 8001e52:	4803      	ldr	r0, [pc, #12]	@ (8001e60 <nRF24_ReadRegisters+0x44>)
 8001e54:	f00c fae4 	bl	800e420 <HAL_GPIO_WritePin>
}
 8001e58:	bf00      	nop
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	58020400 	.word	0x58020400

08001e64 <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t val)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	460a      	mov	r2, r1
 8001e6e:	71fb      	strb	r3, [r7, #7]
 8001e70:	4613      	mov	r3, r2
 8001e72:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[2];

	tmp[0] = NRF24_CMD_W_REGISTER | reg;
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f043 0320 	orr.w	r3, r3, #32
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	733b      	strb	r3, [r7, #12]
	tmp[1] = val;
 8001e7e:	79bb      	ldrb	r3, [r7, #6]
 8001e80:	737b      	strb	r3, [r7, #13]

	NRF24_CSN_LOW;
 8001e82:	2200      	movs	r2, #0
 8001e84:	2180      	movs	r1, #128	@ 0x80
 8001e86:	4809      	ldr	r0, [pc, #36]	@ (8001eac <nRF24_WriteRegister+0x48>)
 8001e88:	f00c faca 	bl	800e420 <HAL_GPIO_WritePin>

	nRF24_SendSpi(tmp, 2);
 8001e8c:	f107 030c 	add.w	r3, r7, #12
 8001e90:	2102      	movs	r1, #2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ff72 	bl	8001d7c <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001e98:	2201      	movs	r2, #1
 8001e9a:	2180      	movs	r1, #128	@ 0x80
 8001e9c:	4803      	ldr	r0, [pc, #12]	@ (8001eac <nRF24_WriteRegister+0x48>)
 8001e9e:	f00c fabf 	bl	800e420 <HAL_GPIO_WritePin>
}
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	58020400 	.word	0x58020400

08001eb0 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* val, uint8_t len)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	6039      	str	r1, [r7, #0]
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_W_REGISTER | reg;
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	f043 0320 	orr.w	r3, r3, #32
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2180      	movs	r1, #128	@ 0x80
 8001ece:	480b      	ldr	r0, [pc, #44]	@ (8001efc <nRF24_WriteRegisters+0x4c>)
 8001ed0:	f00c faa6 	bl	800e420 <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001ed4:	1dfb      	adds	r3, r7, #7
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff4f 	bl	8001d7c <nRF24_SendSpi>
	nRF24_SendSpi(val, len);
 8001ede:	79bb      	ldrb	r3, [r7, #6]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	6838      	ldr	r0, [r7, #0]
 8001ee4:	f7ff ff4a 	bl	8001d7c <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2180      	movs	r1, #128	@ 0x80
 8001eec:	4803      	ldr	r0, [pc, #12]	@ (8001efc <nRF24_WriteRegisters+0x4c>)
 8001eee:	f00c fa97 	bl	800e420 <HAL_GPIO_WritePin>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	58020400 	.word	0x58020400

08001f00 <nRF24_RX_Mode>:

void nRF24_RX_Mode(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
	uint8_t config = nRF24_ReadConfig();
 8001f06:	f000 f84d 	bl	8001fa4 <nRF24_ReadConfig>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
	// Restore pipe 0 adress after comeback from TX mode
	nRF24_SetRXAddress(0, addr_p0_backup);
 8001f0e:	4910      	ldr	r1, [pc, #64]	@ (8001f50 <nRF24_RX_Mode+0x50>)
 8001f10:	2000      	movs	r0, #0
 8001f12:	f000 f9f6 	bl	8002302 <nRF24_SetRXAddress>
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit set
	config |= (1<<NRF24_PRIM_RX);
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 f843 	bl	8001fb4 <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 8001f2e:	2070      	movs	r0, #112	@ 0x70
 8001f30:	f000 f89b 	bl	800206a <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 8001f34:	f000 f8a8 	bl	8002088 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 8001f38:	f000 f8c0 	bl	80020bc <nRF24_FlushTX>

	NRF24_CE_HIGH;
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	2140      	movs	r1, #64	@ 0x40
 8001f40:	4804      	ldr	r0, [pc, #16]	@ (8001f54 <nRF24_RX_Mode+0x54>)
 8001f42:	f00c fa6d 	bl	800e420 <HAL_GPIO_WritePin>
	//nRF24_Delay(1);
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	240000a8 	.word	0x240000a8
 8001f54:	58020400 	.word	0x58020400

08001f58 <nRF24_TX_Mode>:

void nRF24_TX_Mode(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
	NRF24_CE_LOW;
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2140      	movs	r1, #64	@ 0x40
 8001f62:	480f      	ldr	r0, [pc, #60]	@ (8001fa0 <nRF24_TX_Mode+0x48>)
 8001f64:	f00c fa5c 	bl	800e420 <HAL_GPIO_WritePin>

	uint8_t config = nRF24_ReadConfig();
 8001f68:	f000 f81c 	bl	8001fa4 <nRF24_ReadConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	71fb      	strb	r3, [r7, #7]
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	f043 0302 	orr.w	r3, r3, #2
 8001f76:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit low
	config &= ~(1<<NRF24_PRIM_RX);
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	f023 0301 	bic.w	r3, r3, #1
 8001f7e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 f816 	bl	8001fb4 <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 8001f88:	2070      	movs	r0, #112	@ 0x70
 8001f8a:	f000 f86e 	bl	800206a <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 8001f8e:	f000 f87b 	bl	8002088 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 8001f92:	f000 f893 	bl	80020bc <nRF24_FlushTX>

	//nRF24_Delay(1);
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	58020400 	.word	0x58020400

08001fa4 <nRF24_ReadConfig>:



uint8_t nRF24_ReadConfig(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_CONFIG));
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f7ff ff13 	bl	8001dd4 <nRF24_ReadRegister>
 8001fae:	4603      	mov	r3, r0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t conf)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_CONFIG, conf);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	f7ff ff4e 	bl	8001e64 <nRF24_WriteRegister>
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <nRF24_SetPALevel>:

void nRF24_SetPALevel(uint8_t lev)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8001fda:	2006      	movs	r0, #6
 8001fdc:	f7ff fefa 	bl	8001dd4 <nRF24_ReadRegister>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xF8; // Clear PWR bits
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	f023 0307 	bic.w	r3, r3, #7
 8001fea:	73fb      	strb	r3, [r7, #15]
	rf_setup |= (lev<<1);
 8001fec:	79fb      	ldrb	r3, [r7, #7]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	b25a      	sxtb	r2, r3
 8001ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	b25b      	sxtb	r3, r3
 8001ffa:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	4619      	mov	r1, r3
 8002000:	2006      	movs	r0, #6
 8002002:	f7ff ff2f 	bl	8001e64 <nRF24_WriteRegister>
}
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b084      	sub	sp, #16
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002018:	2006      	movs	r0, #6
 800201a:	f7ff fedb 	bl	8001dd4 <nRF24_ReadRegister>
 800201e:	4603      	mov	r3, r0
 8002020:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8002028:	73fb      	strb	r3, [r7, #15]
	if(dr == NRF24_RF_DR_250KBPS)
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	2b02      	cmp	r3, #2
 800202e:	d104      	bne.n	800203a <nRF24_SetDataRate+0x2c>
		rf_setup |= (1<<NRF24_RF_DR_LOW);
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	f043 0320 	orr.w	r3, r3, #32
 8002036:	73fb      	strb	r3, [r7, #15]
 8002038:	e006      	b.n	8002048 <nRF24_SetDataRate+0x3a>
	else if(dr == NRF24_RF_DR_2MBPS)
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d103      	bne.n	8002048 <nRF24_SetDataRate+0x3a>
		rf_setup |= (1<<NRF24_RF_DR_HIGH);
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	f043 0308 	orr.w	r3, r3, #8
 8002046:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	4619      	mov	r1, r3
 800204c:	2006      	movs	r0, #6
 800204e:	f7ff ff09 	bl	8001e64 <nRF24_WriteRegister>
}
 8002052:	bf00      	nop
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_STATUS));
 800205e:	2007      	movs	r0, #7
 8002060:	f7ff feb8 	bl	8001dd4 <nRF24_ReadRegister>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	bd80      	pop	{r7, pc}

0800206a <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_STATUS, st);
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	4619      	mov	r1, r3
 8002078:	2007      	movs	r0, #7
 800207a:	f7ff fef3 	bl	8001e64 <nRF24_WriteRegister>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <nRF24_FlushRX>:

void nRF24_FlushRX(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_RX;
 800208e:	23e2      	movs	r3, #226	@ 0xe2
 8002090:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8002092:	2200      	movs	r2, #0
 8002094:	2180      	movs	r1, #128	@ 0x80
 8002096:	4808      	ldr	r0, [pc, #32]	@ (80020b8 <nRF24_FlushRX+0x30>)
 8002098:	f00c f9c2 	bl	800e420 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 800209c:	1dfb      	adds	r3, r7, #7
 800209e:	2101      	movs	r1, #1
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fe6b 	bl	8001d7c <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 80020a6:	2201      	movs	r2, #1
 80020a8:	2180      	movs	r1, #128	@ 0x80
 80020aa:	4803      	ldr	r0, [pc, #12]	@ (80020b8 <nRF24_FlushRX+0x30>)
 80020ac:	f00c f9b8 	bl	800e420 <HAL_GPIO_WritePin>
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	58020400 	.word	0x58020400

080020bc <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_TX;
 80020c2:	23e1      	movs	r3, #225	@ 0xe1
 80020c4:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 80020c6:	2200      	movs	r2, #0
 80020c8:	2180      	movs	r1, #128	@ 0x80
 80020ca:	4808      	ldr	r0, [pc, #32]	@ (80020ec <nRF24_FlushTX+0x30>)
 80020cc:	f00c f9a8 	bl	800e420 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 80020d0:	1dfb      	adds	r3, r7, #7
 80020d2:	2101      	movs	r1, #1
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff fe51 	bl	8001d7c <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 80020da:	2201      	movs	r2, #1
 80020dc:	2180      	movs	r1, #128	@ 0x80
 80020de:	4803      	ldr	r0, [pc, #12]	@ (80020ec <nRF24_FlushTX+0x30>)
 80020e0:	f00c f99e 	bl	800e420 <HAL_GPIO_WritePin>
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	58020400 	.word	0x58020400

080020f0 <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 80020fa:	f7ff ff53 	bl	8001fa4 <nRF24_ReadConfig>
 80020fe:	4603      	mov	r3, r0
 8002100:	73fb      	strb	r3, [r7, #15]

	if(onoff)
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d004      	beq.n	8002112 <nRF24_EnableCRC+0x22>
		config |= (1<<NRF24_EN_CRC);
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	f043 0308 	orr.w	r3, r3, #8
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	e003      	b.n	800211a <nRF24_EnableCRC+0x2a>
	else
		config &= ~(1<<NRF24_EN_CRC);
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	f023 0308 	bic.w	r3, r3, #8
 8002118:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff ff49 	bl	8001fb4 <nRF24_WriteConfig>
}
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b084      	sub	sp, #16
 800212e:	af00      	add	r7, sp, #0
 8002130:	4603      	mov	r3, r0
 8002132:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002134:	f7ff ff36 	bl	8001fa4 <nRF24_ReadConfig>
 8002138:	4603      	mov	r3, r0
 800213a:	73fb      	strb	r3, [r7, #15]
	if(crcl == NRF24_CRC_WIDTH_2B)
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d104      	bne.n	800214c <nRF24_SetCRCLength+0x22>
		config |= (1<<NRF24_CRCO);
 8002142:	7bfb      	ldrb	r3, [r7, #15]
 8002144:	f043 0304 	orr.w	r3, r3, #4
 8002148:	73fb      	strb	r3, [r7, #15]
 800214a:	e003      	b.n	8002154 <nRF24_SetCRCLength+0x2a>
	else
		config &= ~(1<<NRF24_CRCO);
 800214c:	7bfb      	ldrb	r3, [r7, #15]
 800214e:	f023 0304 	bic.w	r3, r3, #4
 8002152:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8002154:	7bfb      	ldrb	r3, [r7, #15]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ff2c 	bl	8001fb4 <nRF24_WriteConfig>
}
 800215c:	bf00      	nop
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	460a      	mov	r2, r1
 800216e:	71fb      	strb	r3, [r7, #7]
 8002170:	4613      	mov	r3, r2
 8002172:	71bb      	strb	r3, [r7, #6]
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	011b      	lsls	r3, r3, #4
 8002178:	b25a      	sxtb	r2, r3
 800217a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	b25b      	sxtb	r3, r3
 8002184:	4313      	orrs	r3, r2
 8002186:	b25b      	sxtb	r3, r3
 8002188:	b2db      	uxtb	r3, r3
 800218a:	4619      	mov	r1, r3
 800218c:	2004      	movs	r0, #4
 800218e:	f7ff fe69 	bl	8001e64 <nRF24_WriteRegister>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	4603      	mov	r3, r0
 80021a2:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	4619      	mov	r1, r3
 80021ae:	2005      	movs	r0, #5
 80021b0:	f7ff fe58 	bl	8001e64 <nRF24_WriteRegister>
}
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <nRF24_SetPayloadSize>:

void nRF24_SetPayloadSize(uint8_t pipe, uint8_t size)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	460a      	mov	r2, r1
 80021c6:	71fb      	strb	r3, [r7, #7]
 80021c8:	4613      	mov	r3, r2
 80021ca:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	2b05      	cmp	r3, #5
 80021d0:	d901      	bls.n	80021d6 <nRF24_SetPayloadSize+0x1a>
		pipe = 5; // Block too high pipe number
 80021d2:	2305      	movs	r3, #5
 80021d4:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	3311      	adds	r3, #17
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	79bb      	ldrb	r3, [r7, #6]
 80021de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	4619      	mov	r1, r3
 80021e6:	4610      	mov	r0, r2
 80021e8:	f7ff fe3c 	bl	8001e64 <nRF24_WriteRegister>
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <nRF24_EnablePipe>:

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	460a      	mov	r2, r1
 80021fe:	71fb      	strb	r3, [r7, #7]
 8002200:	4613      	mov	r3, r2
 8002202:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	2b05      	cmp	r3, #5
 8002208:	d901      	bls.n	800220e <nRF24_EnablePipe+0x1a>
		pipe = 5; // Block too high pipe number
 800220a:	2305      	movs	r3, #5
 800220c:	71fb      	strb	r3, [r7, #7]
	uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 800220e:	2002      	movs	r0, #2
 8002210:	f7ff fde0 	bl	8001dd4 <nRF24_ReadRegister>
 8002214:	4603      	mov	r3, r0
 8002216:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002218:	79bb      	ldrb	r3, [r7, #6]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d10a      	bne.n	8002234 <nRF24_EnablePipe+0x40>
		enable_pipe |= (1<<pipe);
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	2201      	movs	r2, #1
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	b25a      	sxtb	r2, r3
 8002228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222c:	4313      	orrs	r3, r2
 800222e:	b25b      	sxtb	r3, r3
 8002230:	73fb      	strb	r3, [r7, #15]
 8002232:	e00b      	b.n	800224c <nRF24_EnablePipe+0x58>
	else
		enable_pipe &= ~(1<<pipe);
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	2201      	movs	r2, #1
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	b25b      	sxtb	r3, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	b25a      	sxtb	r2, r3
 8002242:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002246:	4013      	ands	r3, r2
 8002248:	b25b      	sxtb	r3, r3
 800224a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 800224c:	7bfb      	ldrb	r3, [r7, #15]
 800224e:	4619      	mov	r1, r3
 8002250:	2002      	movs	r0, #2
 8002252:	f7ff fe07 	bl	8001e64 <nRF24_WriteRegister>
}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b084      	sub	sp, #16
 8002262:	af00      	add	r7, sp, #0
 8002264:	4603      	mov	r3, r0
 8002266:	460a      	mov	r2, r1
 8002268:	71fb      	strb	r3, [r7, #7]
 800226a:	4613      	mov	r3, r2
 800226c:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	2b05      	cmp	r3, #5
 8002272:	d901      	bls.n	8002278 <nRF24_AutoACK+0x1a>
		pipe = 5; // Block too high pipe number
 8002274:	2305      	movs	r3, #5
 8002276:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 8002278:	2001      	movs	r0, #1
 800227a:	f7ff fdab 	bl	8001dd4 <nRF24_ReadRegister>
 800227e:	4603      	mov	r3, r0
 8002280:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002282:	79bb      	ldrb	r3, [r7, #6]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d10a      	bne.n	800229e <nRF24_AutoACK+0x40>
		enaa |= (1<<pipe);
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	2201      	movs	r2, #1
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	b25a      	sxtb	r2, r3
 8002292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002296:	4313      	orrs	r3, r2
 8002298:	b25b      	sxtb	r3, r3
 800229a:	73fb      	strb	r3, [r7, #15]
 800229c:	e00b      	b.n	80022b6 <nRF24_AutoACK+0x58>
	else
		enaa &= ~(1<<pipe);
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	2201      	movs	r2, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	b25b      	sxtb	r3, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	b25a      	sxtb	r2, r3
 80022ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b0:	4013      	ands	r3, r2
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_AA, enaa);
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	4619      	mov	r1, r3
 80022ba:	2001      	movs	r0, #1
 80022bc:	f7ff fdd2 	bl	8001e64 <nRF24_WriteRegister>
}
 80022c0:	bf00      	nop
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
	if(size > 5)
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2b05      	cmp	r3, #5
 80022d6:	d901      	bls.n	80022dc <nRF24_SetAddressWidth+0x14>
		size = 5; // Maximum are 5 bytes
 80022d8:	2305      	movs	r3, #5
 80022da:	71fb      	strb	r3, [r7, #7]
	if(size < 3)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d801      	bhi.n	80022e6 <nRF24_SetAddressWidth+0x1e>
		size = 3; // Minimum are 3 bytes
 80022e2:	2303      	movs	r3, #3
 80022e4:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	3b02      	subs	r3, #2
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4619      	mov	r1, r3
 80022f4:	2003      	movs	r0, #3
 80022f6:	f7ff fdb5 	bl	8001e64 <nRF24_WriteRegister>
}
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b084      	sub	sp, #16
 8002306:	af00      	add	r7, sp, #0
 8002308:	4603      	mov	r3, r0
 800230a:	6039      	str	r1, [r7, #0]
 800230c:	71fb      	strb	r3, [r7, #7]
	// pipe 0 and pipe 1 are fully 40-bits storaged
	// pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
	// pipe 0 and 1 are LSByte first so they are needed to reverse address
	if((pipe == 0) || (pipe == 1))
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d002      	beq.n	800231a <nRF24_SetRXAddress+0x18>
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d11d      	bne.n	8002356 <nRF24_SetRXAddress+0x54>
	{
		uint8_t i;
		uint8_t address_rev[NRF24_ADDR_SIZE];
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]
 800231e:	e00d      	b.n	800233c <nRF24_SetRXAddress+0x3a>
			address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8002320:	7bfb      	ldrb	r3, [r7, #15]
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	441a      	add	r2, r3
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	f1c3 0302 	rsb	r3, r3, #2
 800232c:	7812      	ldrb	r2, [r2, #0]
 800232e:	3310      	adds	r3, #16
 8002330:	443b      	add	r3, r7
 8002332:	f803 2c04 	strb.w	r2, [r3, #-4]
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002336:	7bfb      	ldrb	r3, [r7, #15]
 8002338:	3301      	adds	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	2b02      	cmp	r3, #2
 8002340:	d9ee      	bls.n	8002320 <nRF24_SetRXAddress+0x1e>
		nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	330a      	adds	r3, #10
 8002346:	b2db      	uxtb	r3, r3
 8002348:	f107 010c 	add.w	r1, r7, #12
 800234c:	2203      	movs	r2, #3
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fdae 	bl	8001eb0 <nRF24_WriteRegisters>
	{
 8002354:	e00a      	b.n	800236c <nRF24_SetRXAddress+0x6a>
	}
	else
		nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	330a      	adds	r3, #10
 800235a:	b2da      	uxtb	r2, r3
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	3302      	adds	r3, #2
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	4619      	mov	r1, r3
 8002364:	4610      	mov	r0, r2
 8002366:	f7ff fd7d 	bl	8001e64 <nRF24_WriteRegister>
}
 800236a:	bf00      	nop
 800236c:	bf00      	nop
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	// TX address is storaged similar to RX pipe 0 - LSByte first
	uint8_t i;
	uint8_t address_rev[NRF24_ADDR_SIZE];

	nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	2203      	movs	r2, #3
 8002382:	4619      	mov	r1, r3
 8002384:	200a      	movs	r0, #10
 8002386:	f7ff fd49 	bl	8001e1c <nRF24_ReadRegisters>
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800238a:	2300      	movs	r3, #0
 800238c:	73fb      	strb	r3, [r7, #15]
 800238e:	e00c      	b.n	80023aa <nRF24_SetTXAddress+0x36>
		addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 8002390:	7bfa      	ldrb	r2, [r7, #15]
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	f1c3 0302 	rsb	r3, r3, #2
 8002398:	3210      	adds	r2, #16
 800239a:	443a      	add	r2, r7
 800239c:	f812 1c04 	ldrb.w	r1, [r2, #-4]
 80023a0:	4a16      	ldr	r2, [pc, #88]	@ (80023fc <nRF24_SetTXAddress+0x88>)
 80023a2:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	3301      	adds	r3, #1
 80023a8:	73fb      	strb	r3, [r7, #15]
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d9ef      	bls.n	8002390 <nRF24_SetTXAddress+0x1c>

	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	e00d      	b.n	80023d2 <nRF24_SetTXAddress+0x5e>
		address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	441a      	add	r2, r3
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
 80023be:	f1c3 0302 	rsb	r3, r3, #2
 80023c2:	7812      	ldrb	r2, [r2, #0]
 80023c4:	3310      	adds	r3, #16
 80023c6:	443b      	add	r3, r7
 80023c8:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	3301      	adds	r3, #1
 80023d0:	73fb      	strb	r3, [r7, #15]
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d9ee      	bls.n	80023b6 <nRF24_SetTXAddress+0x42>
	//make pipe 0 address backup;

	nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	2203      	movs	r2, #3
 80023de:	4619      	mov	r1, r3
 80023e0:	200a      	movs	r0, #10
 80023e2:	f7ff fd65 	bl	8001eb0 <nRF24_WriteRegisters>
	nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 80023e6:	f107 030c 	add.w	r3, r7, #12
 80023ea:	2203      	movs	r2, #3
 80023ec:	4619      	mov	r1, r3
 80023ee:	2010      	movs	r0, #16
 80023f0:	f7ff fd5e 	bl	8001eb0 <nRF24_WriteRegisters>

}
 80023f4:	bf00      	nop
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	240000a8 	.word	0x240000a8

08002400 <nRF24_ClearInterrupts>:

void nRF24_ClearInterrupts(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
	uint8_t status = nRF24_ReadStatus();
 8002406:	f7ff fe28 	bl	800205a <nRF24_ReadStatus>
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
	status |= (7<<4); // Clear bits 4, 5, 6.
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002414:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteStatus(status);
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fe26 	bl	800206a <nRF24_WriteStatus>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <nRF24_EnableRXDataReadyIRQ>:

void nRF24_EnableRXDataReadyIRQ(uint8_t onoff)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b084      	sub	sp, #16
 800242a:	af00      	add	r7, sp, #0
 800242c:	4603      	mov	r3, r0
 800242e:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002430:	f7ff fdb8 	bl	8001fa4 <nRF24_ReadConfig>
 8002434:	4603      	mov	r3, r0
 8002436:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d104      	bne.n	8002448 <nRF24_EnableRXDataReadyIRQ+0x22>
		config |= (1<<NRF24_RX_DR);
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002444:	73fb      	strb	r3, [r7, #15]
 8002446:	e003      	b.n	8002450 <nRF24_EnableRXDataReadyIRQ+0x2a>
	else
		config &= ~(1<<NRF24_RX_DR);
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800244e:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fdae 	bl	8001fb4 <nRF24_WriteConfig>
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <nRF24_EnableTXDataSentIRQ>:

void nRF24_EnableTXDataSentIRQ(uint8_t onoff)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 800246a:	f7ff fd9b 	bl	8001fa4 <nRF24_ReadConfig>
 800246e:	4603      	mov	r3, r0
 8002470:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d104      	bne.n	8002482 <nRF24_EnableTXDataSentIRQ+0x22>
		config |= (1<<NRF24_TX_DS);
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	f043 0320 	orr.w	r3, r3, #32
 800247e:	73fb      	strb	r3, [r7, #15]
 8002480:	e003      	b.n	800248a <nRF24_EnableTXDataSentIRQ+0x2a>
	else
		config &= ~(1<<NRF24_TX_DS);
 8002482:	7bfb      	ldrb	r3, [r7, #15]
 8002484:	f023 0320 	bic.w	r3, r3, #32
 8002488:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fd91 	bl	8001fb4 <nRF24_WriteConfig>
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <nRF24_EnableMaxRetransmitIRQ>:

void nRF24_EnableMaxRetransmitIRQ(uint8_t onoff)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	4603      	mov	r3, r0
 80024a2:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 80024a4:	f7ff fd7e 	bl	8001fa4 <nRF24_ReadConfig>
 80024a8:	4603      	mov	r3, r0
 80024aa:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d104      	bne.n	80024bc <nRF24_EnableMaxRetransmitIRQ+0x22>
		config |= (1<<NRF24_MAX_RT);
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	f043 0310 	orr.w	r3, r3, #16
 80024b8:	73fb      	strb	r3, [r7, #15]
 80024ba:	e003      	b.n	80024c4 <nRF24_EnableMaxRetransmitIRQ+0x2a>
	else
		config &= ~(1<<NRF24_MAX_RT);
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	f023 0310 	bic.w	r3, r3, #16
 80024c2:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fd74 	bl	8001fb4 <nRF24_WriteConfig>
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <nRF24_WriteTXPayload>:

void nRF24_WriteTXPayload(uint8_t * data/*, uint8_t size*/)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
	nRF24_WriteRegisters(NRF24_CMD_W_TX_PAYLOAD, data, NRF24_PAYLOAD_SIZE);
 80024dc:	2220      	movs	r2, #32
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	20a0      	movs	r0, #160	@ 0xa0
 80024e2:	f7ff fce5 	bl	8001eb0 <nRF24_WriteRegisters>
	//nRF24_WaitTX();
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <nRF24_WaitTX>:

void nRF24_WaitTX()
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
	uint8_t status;
	NRF24_CE_HIGH;
 80024f6:	2201      	movs	r2, #1
 80024f8:	2140      	movs	r1, #64	@ 0x40
 80024fa:	4810      	ldr	r0, [pc, #64]	@ (800253c <nRF24_WaitTX+0x4c>)
 80024fc:	f00b ff90 	bl	800e420 <HAL_GPIO_WritePin>
	nRF24_Delay(1);
 8002500:	2001      	movs	r0, #1
 8002502:	f7ff fc2f 	bl	8001d64 <nRF24_Delay>
	NRF24_CE_LOW;
 8002506:	2200      	movs	r2, #0
 8002508:	2140      	movs	r1, #64	@ 0x40
 800250a:	480c      	ldr	r0, [pc, #48]	@ (800253c <nRF24_WaitTX+0x4c>)
 800250c:	f00b ff88 	bl	800e420 <HAL_GPIO_WritePin>
	do
	{
		nRF24_Delay(1);
 8002510:	2001      	movs	r0, #1
 8002512:	f7ff fc27 	bl	8001d64 <nRF24_Delay>
		status = nRF24_ReadStatus();
 8002516:	f7ff fda0 	bl	800205a <nRF24_ReadStatus>
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
	}while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	2b00      	cmp	r3, #0
 8002526:	d104      	bne.n	8002532 <nRF24_WaitTX+0x42>
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0ee      	beq.n	8002510 <nRF24_WaitTX+0x20>

}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	58020400 	.word	0x58020400

08002540 <nRF24_ReadRXPaylaod>:

void nRF24_ReadRXPaylaod(uint8_t *data/*, uint8_t *size*/)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, NRF24_PAYLOAD_SIZE);
 8002548:	2220      	movs	r2, #32
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	2061      	movs	r0, #97	@ 0x61
 800254e:	f7ff fc65 	bl	8001e1c <nRF24_ReadRegisters>
	nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_RX_DR));
 8002552:	2140      	movs	r1, #64	@ 0x40
 8002554:	2007      	movs	r0, #7
 8002556:	f7ff fc85 	bl	8001e64 <nRF24_WriteRegister>

	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS)){
 800255a:	f7ff fd7e 	bl	800205a <nRF24_ReadStatus>
 800255e:	4603      	mov	r3, r0
 8002560:	f003 0320 	and.w	r3, r3, #32
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <nRF24_ReadRXPaylaod+0x30>
		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
 8002568:	2120      	movs	r1, #32
 800256a:	2007      	movs	r0, #7
 800256c:	f7ff fc7a 	bl	8001e64 <nRF24_WriteRegister>
//	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, *size);
//
//	nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
//	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
//		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
}
 8002570:	bf00      	nop
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <nRF24_IsBitSetInFifoStatus>:

	return 0;
}

uint8_t nRF24_IsBitSetInFifoStatus(uint8_t Bit)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
	uint8_t FifoStatus;

	FifoStatus = nRF24_ReadFifoStatus();
 8002582:	f000 f811 	bl	80025a8 <nRF24_ReadFifoStatus>
 8002586:	4603      	mov	r3, r0
 8002588:	73fb      	strb	r3, [r7, #15]

	if(FifoStatus & (1<<Bit))
 800258a:	7bfa      	ldrb	r2, [r7, #15]
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	fa42 f303 	asr.w	r3, r2, r3
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <nRF24_IsBitSetInFifoStatus+0x26>
	{
		return 1;
 800259a:	2301      	movs	r3, #1
 800259c:	e000      	b.n	80025a0 <nRF24_IsBitSetInFifoStatus+0x28>
	}

	return 0;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <nRF24_ReadFifoStatus>:

uint8_t nRF24_ReadFifoStatus(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_FIFO_STATUS));
 80025ac:	2017      	movs	r0, #23
 80025ae:	f7ff fc11 	bl	8001dd4 <nRF24_ReadRegister>
 80025b2:	4603      	mov	r3, r0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <nRF24_Init>:



void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	hspi_nrf = hspi;
 80025c0:	4a25      	ldr	r2, [pc, #148]	@ (8002658 <nRF24_Init+0xa0>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]

	NRF24_CE_LOW;
 80025c6:	2200      	movs	r2, #0
 80025c8:	2140      	movs	r1, #64	@ 0x40
 80025ca:	4824      	ldr	r0, [pc, #144]	@ (800265c <nRF24_Init+0xa4>)
 80025cc:	f00b ff28 	bl	800e420 <HAL_GPIO_WritePin>
	NRF24_CSN_HIGH;
 80025d0:	2201      	movs	r2, #1
 80025d2:	2180      	movs	r1, #128	@ 0x80
 80025d4:	4821      	ldr	r0, [pc, #132]	@ (800265c <nRF24_Init+0xa4>)
 80025d6:	f00b ff23 	bl	800e420 <HAL_GPIO_WritePin>

	HAL_Delay(10); // Wait for radio power up
 80025da:	200a      	movs	r0, #10
 80025dc:	f006 fdc2 	bl	8009164 <HAL_Delay>

	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
 80025e0:	2003      	movs	r0, #3
 80025e2:	f7ff fcf5 	bl	8001fd0 <nRF24_SetPALevel>
	nRF24_SetDataRate(NRF24_RF_DR_2MBPS); // Data Rate
 80025e6:	2001      	movs	r0, #1
 80025e8:	f7ff fd11 	bl	800200e <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 80025ec:	2001      	movs	r0, #1
 80025ee:	f7ff fd7f 	bl	80020f0 <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 80025f2:	2000      	movs	r0, #0
 80025f4:	f7ff fd99 	bl	800212a <nRF24_SetCRCLength>
	nRF24_SetRetries(0x00, 0x00); // 1000us, 0 times
 80025f8:	2100      	movs	r1, #0
 80025fa:	2000      	movs	r0, #0
 80025fc:	f7ff fdb2 	bl	8002164 <nRF24_SetRetries>

#if (NRF24_DYNAMIC_PAYLOAD == 1)
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<NRF24_EN_DPL)); // Enable dynamic payload feature
	nRF24_WriteRegister(NRF24_DYNPD, 0x3F); // Enable dynamic payloads for all pipes
#else
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
 8002600:	2100      	movs	r1, #0
 8002602:	201c      	movs	r0, #28
 8002604:	f7ff fc2e 	bl	8001e64 <nRF24_WriteRegister>
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
 8002608:	2120      	movs	r1, #32
 800260a:	2000      	movs	r0, #0
 800260c:	f7ff fdd6 	bl	80021bc <nRF24_SetPayloadSize>
#endif
	nRF24_SetRFChannel(15); // Set RF channel for transmission
 8002610:	200f      	movs	r0, #15
 8002612:	f7ff fdc2 	bl	800219a <nRF24_SetRFChannel>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 8002616:	2101      	movs	r1, #1
 8002618:	2000      	movs	r0, #0
 800261a:	f7ff fdeb 	bl	80021f4 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 800261e:	2101      	movs	r1, #1
 8002620:	2000      	movs	r0, #0
 8002622:	f7ff fe1c 	bl	800225e <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 8002626:	2003      	movs	r0, #3
 8002628:	f7ff fe4e 	bl	80022c8 <nRF24_SetAddressWidth>

	HAL_Delay(1);
 800262c:	2001      	movs	r0, #1
 800262e:	f006 fd99 	bl	8009164 <HAL_Delay>

	nRF24_EnableRXDataReadyIRQ(1);
 8002632:	2001      	movs	r0, #1
 8002634:	f7ff fef7 	bl	8002426 <nRF24_EnableRXDataReadyIRQ>
	nRF24_EnableTXDataSentIRQ(0);
 8002638:	2000      	movs	r0, #0
 800263a:	f7ff ff11 	bl	8002460 <nRF24_EnableTXDataSentIRQ>
	nRF24_EnableMaxRetransmitIRQ(0);
 800263e:	2000      	movs	r0, #0
 8002640:	f7ff ff2b 	bl	800249a <nRF24_EnableMaxRetransmitIRQ>

	HAL_Delay(1);
 8002644:	2001      	movs	r0, #1
 8002646:	f006 fd8d 	bl	8009164 <HAL_Delay>

	nRF24_ClearInterrupts();
 800264a:	f7ff fed9 	bl	8002400 <nRF24_ClearInterrupts>


}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	240000a4 	.word	0x240000a4
 800265c:	58020400 	.word	0x58020400

08002660 <nRF24_Inittest>:
void nRF24_Inittest(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	xz[0] = nRF24_ReadRegister(NRF24_RF_SETUP); // Radio power
 8002664:	2006      	movs	r0, #6
 8002666:	f7ff fbb5 	bl	8001dd4 <nRF24_ReadRegister>
 800266a:	4603      	mov	r3, r0
 800266c:	461a      	mov	r2, r3
 800266e:	4b1d      	ldr	r3, [pc, #116]	@ (80026e4 <nRF24_Inittest+0x84>)
 8002670:	701a      	strb	r2, [r3, #0]
	//z = nRF24_ReadRegister(NRF24_RF_SETUP); // Data Rate
	xz[1] = nRF24_ReadConfig(); // Enable CRC //
 8002672:	f7ff fc97 	bl	8001fa4 <nRF24_ReadConfig>
 8002676:	4603      	mov	r3, r0
 8002678:	461a      	mov	r2, r3
 800267a:	4b1a      	ldr	r3, [pc, #104]	@ (80026e4 <nRF24_Inittest+0x84>)
 800267c:	705a      	strb	r2, [r3, #1]
	//z = nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
	xz[2] = nRF24_ReadRegister(NRF24_SETUP_RETR); // 1000us, 7 times
 800267e:	2004      	movs	r0, #4
 8002680:	f7ff fba8 	bl	8001dd4 <nRF24_ReadRegister>
 8002684:	4603      	mov	r3, r0
 8002686:	461a      	mov	r2, r3
 8002688:	4b16      	ldr	r3, [pc, #88]	@ (80026e4 <nRF24_Inittest+0x84>)
 800268a:	709a      	strb	r2, [r3, #2]
	xz[3] = nRF24_ReadRegister(NRF24_RF_CH);
 800268c:	2005      	movs	r0, #5
 800268e:	f7ff fba1 	bl	8001dd4 <nRF24_ReadRegister>
 8002692:	4603      	mov	r3, r0
 8002694:	461a      	mov	r2, r3
 8002696:	4b13      	ldr	r3, [pc, #76]	@ (80026e4 <nRF24_Inittest+0x84>)
 8002698:	70da      	strb	r2, [r3, #3]
	z = nRF24_ReadRegister(NRF24_FEATURE); // Enable dynamic payload feature
	z = nRF24_ReadRegister(NRF24_DYNPD); // Enable dynamic payloads for all pipes
#else
	//nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
	//nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
	xz[4] = nRF24_ReadRegister(NRF24_RX_PW_P0);
 800269a:	2011      	movs	r0, #17
 800269c:	f7ff fb9a 	bl	8001dd4 <nRF24_ReadRegister>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b0f      	ldr	r3, [pc, #60]	@ (80026e4 <nRF24_Inittest+0x84>)
 80026a6:	711a      	strb	r2, [r3, #4]
#endif
	xz[5] = nRF24_ReadRegister(NRF24_EN_RXADDR);
 80026a8:	2002      	movs	r0, #2
 80026aa:	f7ff fb93 	bl	8001dd4 <nRF24_ReadRegister>
 80026ae:	4603      	mov	r3, r0
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b0c      	ldr	r3, [pc, #48]	@ (80026e4 <nRF24_Inittest+0x84>)
 80026b4:	715a      	strb	r2, [r3, #5]
	xz[6] = nRF24_ReadRegister(NRF24_EN_AA);
 80026b6:	2001      	movs	r0, #1
 80026b8:	f7ff fb8c 	bl	8001dd4 <nRF24_ReadRegister>
 80026bc:	4603      	mov	r3, r0
 80026be:	461a      	mov	r2, r3
 80026c0:	4b08      	ldr	r3, [pc, #32]	@ (80026e4 <nRF24_Inittest+0x84>)
 80026c2:	719a      	strb	r2, [r3, #6]
	xz[7] = nRF24_ReadRegister(NRF24_SETUP_AW);
 80026c4:	2003      	movs	r0, #3
 80026c6:	f7ff fb85 	bl	8001dd4 <nRF24_ReadRegister>
 80026ca:	4603      	mov	r3, r0
 80026cc:	461a      	mov	r2, r3
 80026ce:	4b05      	ldr	r3, [pc, #20]	@ (80026e4 <nRF24_Inittest+0x84>)
 80026d0:	71da      	strb	r2, [r3, #7]
	xz[8] = nRF24_ReadConfig();
 80026d2:	f7ff fc67 	bl	8001fa4 <nRF24_ReadConfig>
 80026d6:	4603      	mov	r3, r0
 80026d8:	461a      	mov	r2, r3
 80026da:	4b02      	ldr	r3, [pc, #8]	@ (80026e4 <nRF24_Inittest+0x84>)
 80026dc:	721a      	strb	r2, [r3, #8]

}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	00000154 	.word	0x00000154

080026e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026ec:	f3bf 8f4f 	dsb	sy
}
 80026f0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80026f2:	4b06      	ldr	r3, [pc, #24]	@ (800270c <__NVIC_SystemReset+0x24>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80026fa:	4904      	ldr	r1, [pc, #16]	@ (800270c <__NVIC_SystemReset+0x24>)
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <__NVIC_SystemReset+0x28>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002702:	f3bf 8f4f 	dsb	sy
}
 8002706:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002708:	bf00      	nop
 800270a:	e7fd      	b.n	8002708 <__NVIC_SystemReset+0x20>
 800270c:	e000ed00 	.word	0xe000ed00
 8002710:	05fa0004 	.word	0x05fa0004

08002714 <interpretcommand>:
#include "main.h"

void interpretcommand(void){
 8002714:	b480      	push	{r7}
 8002716:	b087      	sub	sp, #28
 8002718:	af00      	add	r7, sp, #0

	uint8_t vcount = 0, J1 = 0;
 800271a:	2300      	movs	r3, #0
 800271c:	75fb      	strb	r3, [r7, #23]
 800271e:	2300      	movs	r3, #0
 8002720:	75bb      	strb	r3, [r7, #22]
	char value1[10];


	commandready = 0;
 8002722:	4b1f      	ldr	r3, [pc, #124]	@ (80027a0 <interpretcommand+0x8c>)
 8002724:	2200      	movs	r2, #0
 8002726:	701a      	strb	r2, [r3, #0]

	for(int j = 0; j < 80; j++){
 8002728:	2300      	movs	r3, #0
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	e02e      	b.n	800278c <interpretcommand+0x78>

		if(words[j] == ' '){
 800272e:	4a1d      	ldr	r2, [pc, #116]	@ (80027a4 <interpretcommand+0x90>)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	4413      	add	r3, r2
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b20      	cmp	r3, #32
 8002738:	d102      	bne.n	8002740 <interpretcommand+0x2c>
			vcount++;
 800273a:	7dfb      	ldrb	r3, [r7, #23]
 800273c:	3301      	adds	r3, #1
 800273e:	75fb      	strb	r3, [r7, #23]
		}
		if(vcount == 0){
 8002740:	7dfb      	ldrb	r3, [r7, #23]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d108      	bne.n	8002758 <interpretcommand+0x44>
			command[j] = words[j];
 8002746:	4a17      	ldr	r2, [pc, #92]	@ (80027a4 <interpretcommand+0x90>)
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	4413      	add	r3, r2
 800274c:	7819      	ldrb	r1, [r3, #0]
 800274e:	4a16      	ldr	r2, [pc, #88]	@ (80027a8 <interpretcommand+0x94>)
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4413      	add	r3, r2
 8002754:	460a      	mov	r2, r1
 8002756:	701a      	strb	r2, [r3, #0]
		}
		if(vcount == 1){
 8002758:	7dfb      	ldrb	r3, [r7, #23]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d113      	bne.n	8002786 <interpretcommand+0x72>
			value1[J1] = words[j];
 800275e:	7dbb      	ldrb	r3, [r7, #22]
 8002760:	4910      	ldr	r1, [pc, #64]	@ (80027a4 <interpretcommand+0x90>)
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	440a      	add	r2, r1
 8002766:	7812      	ldrb	r2, [r2, #0]
 8002768:	3318      	adds	r3, #24
 800276a:	443b      	add	r3, r7
 800276c:	f803 2c14 	strb.w	r2, [r3, #-20]
			UASRT_PID_VAL[J1] = (int)value1[J1];//;printf("%d", value11[i]);
 8002770:	7dba      	ldrb	r2, [r7, #22]
 8002772:	7dbb      	ldrb	r3, [r7, #22]
 8002774:	3218      	adds	r2, #24
 8002776:	443a      	add	r2, r7
 8002778:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 800277c:	4a0b      	ldr	r2, [pc, #44]	@ (80027ac <interpretcommand+0x98>)
 800277e:	54d1      	strb	r1, [r2, r3]
			J1++;
 8002780:	7dbb      	ldrb	r3, [r7, #22]
 8002782:	3301      	adds	r3, #1
 8002784:	75bb      	strb	r3, [r7, #22]
	for(int j = 0; j < 80; j++){
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	3301      	adds	r3, #1
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	2b4f      	cmp	r3, #79	@ 0x4f
 8002790:	ddcd      	ble.n	800272e <interpretcommand+0x1a>
		}
	}
}
 8002792:	bf00      	nop
 8002794:	bf00      	nop
 8002796:	371c      	adds	r7, #28
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	000041a6 	.word	0x000041a6
 80027a4:	0000419c 	.word	0x0000419c
 80027a8:	00004198 	.word	0x00004198
 80027ac:	00004188 	.word	0x00004188

080027b0 <executecommand>:

void executecommand(char command[], uint8_t value1[]){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]

	if(command[0] == 'P')
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b50      	cmp	r3, #80	@ 0x50
 80027c0:	d14c      	bne.n	800285c <executecommand+0xac>
	{
		p_pitchfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 80027c2:	4bd5      	ldr	r3, [pc, #852]	@ (8002b18 <executecommand+0x368>)
 80027c4:	785b      	ldrb	r3, [r3, #1]
 80027c6:	ee07 3a90 	vmov	s15, r3
 80027ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ce:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 8002b1c <executecommand+0x36c>
 80027d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027d6:	ed9f 7ad2 	vldr	s14, [pc, #840]	@ 8002b20 <executecommand+0x370>
 80027da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027de:	4bce      	ldr	r3, [pc, #824]	@ (8002b18 <executecommand+0x368>)
 80027e0:	789b      	ldrb	r3, [r3, #2]
 80027e2:	ee07 3a90 	vmov	s15, r3
 80027e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ea:	eddf 6acc 	vldr	s13, [pc, #816]	@ 8002b1c <executecommand+0x36c>
 80027ee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80027f2:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80027f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80027fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027fe:	4bc6      	ldr	r3, [pc, #792]	@ (8002b18 <executecommand+0x368>)
 8002800:	78db      	ldrb	r3, [r3, #3]
 8002802:	ee07 3a90 	vmov	s15, r3
 8002806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800280a:	eddf 6ac4 	vldr	s13, [pc, #784]	@ 8002b1c <executecommand+0x36c>
 800280e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002812:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002816:	4bc0      	ldr	r3, [pc, #768]	@ (8002b18 <executecommand+0x368>)
 8002818:	791b      	ldrb	r3, [r3, #4]
 800281a:	ee07 3a90 	vmov	s15, r3
 800281e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002822:	eddf 6abe 	vldr	s13, [pc, #760]	@ 8002b1c <executecommand+0x36c>
 8002826:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800282a:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 800282e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002832:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002836:	4bb8      	ldr	r3, [pc, #736]	@ (8002b18 <executecommand+0x368>)
 8002838:	795b      	ldrb	r3, [r3, #5]
 800283a:	ee07 3a90 	vmov	s15, r3
 800283e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002842:	eddf 6ab6 	vldr	s13, [pc, #728]	@ 8002b1c <executecommand+0x36c>
 8002846:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800284a:	ed9f 6ab5 	vldr	s12, [pc, #724]	@ 8002b20 <executecommand+0x370>
 800284e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002856:	4bb3      	ldr	r3, [pc, #716]	@ (8002b24 <executecommand+0x374>)
 8002858:	edc3 7a00 	vstr	s15, [r3]
	}

	if(command[0] == 'I')
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b49      	cmp	r3, #73	@ 0x49
 8002862:	d14f      	bne.n	8002904 <executecommand+0x154>
	{
		i_pitchfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8002864:	4bac      	ldr	r3, [pc, #688]	@ (8002b18 <executecommand+0x368>)
 8002866:	785b      	ldrb	r3, [r3, #1]
 8002868:	ee07 3a90 	vmov	s15, r3
 800286c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002870:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8002b1c <executecommand+0x36c>
 8002874:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002878:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8002b20 <executecommand+0x370>
 800287c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002880:	4ba5      	ldr	r3, [pc, #660]	@ (8002b18 <executecommand+0x368>)
 8002882:	789b      	ldrb	r3, [r3, #2]
 8002884:	ee07 3a90 	vmov	s15, r3
 8002888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800288c:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8002b1c <executecommand+0x36c>
 8002890:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002894:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002898:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800289c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028a0:	4b9d      	ldr	r3, [pc, #628]	@ (8002b18 <executecommand+0x368>)
 80028a2:	78db      	ldrb	r3, [r3, #3]
 80028a4:	ee07 3a90 	vmov	s15, r3
 80028a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ac:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8002b1c <executecommand+0x36c>
 80028b0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80028b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028b8:	4b97      	ldr	r3, [pc, #604]	@ (8002b18 <executecommand+0x368>)
 80028ba:	791b      	ldrb	r3, [r3, #4]
 80028bc:	ee07 3a90 	vmov	s15, r3
 80028c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028c4:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8002b1c <executecommand+0x36c>
 80028c8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80028cc:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 80028d0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80028d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028d8:	4b8f      	ldr	r3, [pc, #572]	@ (8002b18 <executecommand+0x368>)
 80028da:	795b      	ldrb	r3, [r3, #5]
 80028dc:	ee07 3a90 	vmov	s15, r3
 80028e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028e4:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8002b1c <executecommand+0x36c>
 80028e8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80028ec:	ed9f 6a8c 	vldr	s12, [pc, #560]	@ 8002b20 <executecommand+0x370>
 80028f0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80028f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f8:	4b8b      	ldr	r3, [pc, #556]	@ (8002b28 <executecommand+0x378>)
 80028fa:	edc3 7a00 	vstr	s15, [r3]
		error_sum_pitch = 0;
 80028fe:	4b8b      	ldr	r3, [pc, #556]	@ (8002b2c <executecommand+0x37c>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
	}

	if(command[0] == 'D')
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b44      	cmp	r3, #68	@ 0x44
 800290a:	d14c      	bne.n	80029a6 <executecommand+0x1f6>
	{
		d_pitchfactor = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 800290c:	4b82      	ldr	r3, [pc, #520]	@ (8002b18 <executecommand+0x368>)
 800290e:	785b      	ldrb	r3, [r3, #1]
 8002910:	ee07 3a90 	vmov	s15, r3
 8002914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002918:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002b1c <executecommand+0x36c>
 800291c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002920:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8002b30 <executecommand+0x380>
 8002924:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002928:	4b7b      	ldr	r3, [pc, #492]	@ (8002b18 <executecommand+0x368>)
 800292a:	789b      	ldrb	r3, [r3, #2]
 800292c:	ee07 3a90 	vmov	s15, r3
 8002930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002934:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8002b1c <executecommand+0x36c>
 8002938:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800293c:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8002b20 <executecommand+0x370>
 8002940:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002944:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002948:	4b73      	ldr	r3, [pc, #460]	@ (8002b18 <executecommand+0x368>)
 800294a:	78db      	ldrb	r3, [r3, #3]
 800294c:	ee07 3a90 	vmov	s15, r3
 8002950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002954:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8002b1c <executecommand+0x36c>
 8002958:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800295c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002960:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002964:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002968:	4b6b      	ldr	r3, [pc, #428]	@ (8002b18 <executecommand+0x368>)
 800296a:	791b      	ldrb	r3, [r3, #4]
 800296c:	ee07 3a90 	vmov	s15, r3
 8002970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002974:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002b1c <executecommand+0x36c>
 8002978:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800297c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002980:	4b65      	ldr	r3, [pc, #404]	@ (8002b18 <executecommand+0x368>)
 8002982:	795b      	ldrb	r3, [r3, #5]
 8002984:	ee07 3a90 	vmov	s15, r3
 8002988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800298c:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8002b1c <executecommand+0x36c>
 8002990:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002994:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002998:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800299c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a0:	4b64      	ldr	r3, [pc, #400]	@ (8002b34 <executecommand+0x384>)
 80029a2:	edc3 7a00 	vstr	s15, [r3]
	}
	if(command[0] == 'p')
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b70      	cmp	r3, #112	@ 0x70
 80029ac:	d14c      	bne.n	8002a48 <executecommand+0x298>
	{
		p_angular_rate_pitchfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 80029ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002b18 <executecommand+0x368>)
 80029b0:	785b      	ldrb	r3, [r3, #1]
 80029b2:	ee07 3a90 	vmov	s15, r3
 80029b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ba:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002b1c <executecommand+0x36c>
 80029be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029c2:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8002b20 <executecommand+0x370>
 80029c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029ca:	4b53      	ldr	r3, [pc, #332]	@ (8002b18 <executecommand+0x368>)
 80029cc:	789b      	ldrb	r3, [r3, #2]
 80029ce:	ee07 3a90 	vmov	s15, r3
 80029d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029d6:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002b1c <executecommand+0x36c>
 80029da:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80029de:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80029e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80029e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002b18 <executecommand+0x368>)
 80029ec:	78db      	ldrb	r3, [r3, #3]
 80029ee:	ee07 3a90 	vmov	s15, r3
 80029f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029f6:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8002b1c <executecommand+0x36c>
 80029fa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80029fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a02:	4b45      	ldr	r3, [pc, #276]	@ (8002b18 <executecommand+0x368>)
 8002a04:	791b      	ldrb	r3, [r3, #4]
 8002a06:	ee07 3a90 	vmov	s15, r3
 8002a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a0e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002b1c <executecommand+0x36c>
 8002a12:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002a16:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002a1a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a22:	4b3d      	ldr	r3, [pc, #244]	@ (8002b18 <executecommand+0x368>)
 8002a24:	795b      	ldrb	r3, [r3, #5]
 8002a26:	ee07 3a90 	vmov	s15, r3
 8002a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a2e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8002b1c <executecommand+0x36c>
 8002a32:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002a36:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8002b20 <executecommand+0x370>
 8002a3a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a42:	4b3d      	ldr	r3, [pc, #244]	@ (8002b38 <executecommand+0x388>)
 8002a44:	edc3 7a00 	vstr	s15, [r3]
	}

	if(command[0] == 'i')
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b69      	cmp	r3, #105	@ 0x69
 8002a4e:	d14f      	bne.n	8002af0 <executecommand+0x340>
	{
		i_angular_rate_pitchfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8002a50:	4b31      	ldr	r3, [pc, #196]	@ (8002b18 <executecommand+0x368>)
 8002a52:	785b      	ldrb	r3, [r3, #1]
 8002a54:	ee07 3a90 	vmov	s15, r3
 8002a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a5c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002b1c <executecommand+0x36c>
 8002a60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a64:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002b20 <executecommand+0x370>
 8002a68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b18 <executecommand+0x368>)
 8002a6e:	789b      	ldrb	r3, [r3, #2]
 8002a70:	ee07 3a90 	vmov	s15, r3
 8002a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a78:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8002b1c <executecommand+0x36c>
 8002a7c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002a80:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002a84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a8c:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <executecommand+0x368>)
 8002a8e:	78db      	ldrb	r3, [r3, #3]
 8002a90:	ee07 3a90 	vmov	s15, r3
 8002a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a98:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002b1c <executecommand+0x36c>
 8002a9c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b18 <executecommand+0x368>)
 8002aa6:	791b      	ldrb	r3, [r3, #4]
 8002aa8:	ee07 3a90 	vmov	s15, r3
 8002aac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab0:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002b1c <executecommand+0x36c>
 8002ab4:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002ab8:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002abc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ac0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ac4:	4b14      	ldr	r3, [pc, #80]	@ (8002b18 <executecommand+0x368>)
 8002ac6:	795b      	ldrb	r3, [r3, #5]
 8002ac8:	ee07 3a90 	vmov	s15, r3
 8002acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad0:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8002b1c <executecommand+0x36c>
 8002ad4:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002ad8:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8002b20 <executecommand+0x370>
 8002adc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae4:	4b15      	ldr	r3, [pc, #84]	@ (8002b3c <executecommand+0x38c>)
 8002ae6:	edc3 7a00 	vstr	s15, [r3]
		error_sum_angular_rate_pitch = 0;
 8002aea:	4b15      	ldr	r3, [pc, #84]	@ (8002b40 <executecommand+0x390>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
	}

	if(command[0] == 'd')
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b64      	cmp	r3, #100	@ 0x64
 8002af6:	d164      	bne.n	8002bc2 <executecommand+0x412>
	{
		d_angular_rate_pitchfactor = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 8002af8:	4b07      	ldr	r3, [pc, #28]	@ (8002b18 <executecommand+0x368>)
 8002afa:	785b      	ldrb	r3, [r3, #1]
 8002afc:	ee07 3a90 	vmov	s15, r3
 8002b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b04:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002b1c <executecommand+0x36c>
 8002b08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b0c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002b30 <executecommand+0x380>
 8002b10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b14:	e016      	b.n	8002b44 <executecommand+0x394>
 8002b16:	bf00      	nop
 8002b18:	00004188 	.word	0x00004188
 8002b1c:	42400000 	.word	0x42400000
 8002b20:	42c80000 	.word	0x42c80000
 8002b24:	000040b4 	.word	0x000040b4
 8002b28:	000040c0 	.word	0x000040c0
 8002b2c:	00004084 	.word	0x00004084
 8002b30:	447a0000 	.word	0x447a0000
 8002b34:	000040cc 	.word	0x000040cc
 8002b38:	00004114 	.word	0x00004114
 8002b3c:	00004120 	.word	0x00004120
 8002b40:	00004090 	.word	0x00004090
 8002b44:	4bd3      	ldr	r3, [pc, #844]	@ (8002e94 <executecommand+0x6e4>)
 8002b46:	789b      	ldrb	r3, [r3, #2]
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b50:	eddf 6ad1 	vldr	s13, [pc, #836]	@ 8002e98 <executecommand+0x6e8>
 8002b54:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002b58:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 8002e9c <executecommand+0x6ec>
 8002b5c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b64:	4bcb      	ldr	r3, [pc, #812]	@ (8002e94 <executecommand+0x6e4>)
 8002b66:	78db      	ldrb	r3, [r3, #3]
 8002b68:	ee07 3a90 	vmov	s15, r3
 8002b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b70:	eddf 6ac9 	vldr	s13, [pc, #804]	@ 8002e98 <executecommand+0x6e8>
 8002b74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002b78:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002b7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b84:	4bc3      	ldr	r3, [pc, #780]	@ (8002e94 <executecommand+0x6e4>)
 8002b86:	791b      	ldrb	r3, [r3, #4]
 8002b88:	ee07 3a90 	vmov	s15, r3
 8002b8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b90:	eddf 6ac1 	vldr	s13, [pc, #772]	@ 8002e98 <executecommand+0x6e8>
 8002b94:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002b98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b9c:	4bbd      	ldr	r3, [pc, #756]	@ (8002e94 <executecommand+0x6e4>)
 8002b9e:	795b      	ldrb	r3, [r3, #5]
 8002ba0:	ee07 3a90 	vmov	s15, r3
 8002ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ba8:	eddf 6abb 	vldr	s13, [pc, #748]	@ 8002e98 <executecommand+0x6e8>
 8002bac:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002bb0:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002bb4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002bb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bbc:	4bb8      	ldr	r3, [pc, #736]	@ (8002ea0 <executecommand+0x6f0>)
 8002bbe:	edc3 7a00 	vstr	s15, [r3]
	}
	if(command[0] == 'F')
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b46      	cmp	r3, #70	@ 0x46
 8002bc8:	d150      	bne.n	8002c6c <executecommand+0x4bc>
	{
		FDP_D_Gain_AR = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 8002bca:	4bb2      	ldr	r3, [pc, #712]	@ (8002e94 <executecommand+0x6e4>)
 8002bcc:	785b      	ldrb	r3, [r3, #1]
 8002bce:	ee07 3a90 	vmov	s15, r3
 8002bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bd6:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8002e98 <executecommand+0x6e8>
 8002bda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002bde:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8002ea4 <executecommand+0x6f4>
 8002be2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002be6:	4bab      	ldr	r3, [pc, #684]	@ (8002e94 <executecommand+0x6e4>)
 8002be8:	789b      	ldrb	r3, [r3, #2]
 8002bea:	ee07 3a90 	vmov	s15, r3
 8002bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf2:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8002e98 <executecommand+0x6e8>
 8002bf6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002bfa:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 8002e9c <executecommand+0x6ec>
 8002bfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c06:	4ba3      	ldr	r3, [pc, #652]	@ (8002e94 <executecommand+0x6e4>)
 8002c08:	78db      	ldrb	r3, [r3, #3]
 8002c0a:	ee07 3a90 	vmov	s15, r3
 8002c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c12:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8002e98 <executecommand+0x6e8>
 8002c16:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002c1a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002c1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c26:	4b9b      	ldr	r3, [pc, #620]	@ (8002e94 <executecommand+0x6e4>)
 8002c28:	791b      	ldrb	r3, [r3, #4]
 8002c2a:	ee07 3a90 	vmov	s15, r3
 8002c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c32:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8002e98 <executecommand+0x6e8>
 8002c36:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002c3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c3e:	4b95      	ldr	r3, [pc, #596]	@ (8002e94 <executecommand+0x6e4>)
 8002c40:	795b      	ldrb	r3, [r3, #5]
 8002c42:	ee07 3a90 	vmov	s15, r3
 8002c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c4a:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8002e98 <executecommand+0x6e8>
 8002c4e:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002c52:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002c56:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002c5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c62:	ee17 3a90 	vmov	r3, s15
 8002c66:	b21a      	sxth	r2, r3
 8002c68:	4b8f      	ldr	r3, [pc, #572]	@ (8002ea8 <executecommand+0x6f8>)
 8002c6a:	801a      	strh	r2, [r3, #0]
	}
	if(command[0] == 'f')
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b66      	cmp	r3, #102	@ 0x66
 8002c72:	d150      	bne.n	8002d16 <executecommand+0x566>
	{
		FDP_D_Gain = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 8002c74:	4b87      	ldr	r3, [pc, #540]	@ (8002e94 <executecommand+0x6e4>)
 8002c76:	785b      	ldrb	r3, [r3, #1]
 8002c78:	ee07 3a90 	vmov	s15, r3
 8002c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c80:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8002e98 <executecommand+0x6e8>
 8002c84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c88:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002ea4 <executecommand+0x6f4>
 8002c8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c90:	4b80      	ldr	r3, [pc, #512]	@ (8002e94 <executecommand+0x6e4>)
 8002c92:	789b      	ldrb	r3, [r3, #2]
 8002c94:	ee07 3a90 	vmov	s15, r3
 8002c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c9c:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8002e98 <executecommand+0x6e8>
 8002ca0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002ca4:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8002e9c <executecommand+0x6ec>
 8002ca8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cb0:	4b78      	ldr	r3, [pc, #480]	@ (8002e94 <executecommand+0x6e4>)
 8002cb2:	78db      	ldrb	r3, [r3, #3]
 8002cb4:	ee07 3a90 	vmov	s15, r3
 8002cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cbc:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002e98 <executecommand+0x6e8>
 8002cc0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002cc4:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002cc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ccc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cd0:	4b70      	ldr	r3, [pc, #448]	@ (8002e94 <executecommand+0x6e4>)
 8002cd2:	791b      	ldrb	r3, [r3, #4]
 8002cd4:	ee07 3a90 	vmov	s15, r3
 8002cd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cdc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8002e98 <executecommand+0x6e8>
 8002ce0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002ce4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ce8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e94 <executecommand+0x6e4>)
 8002cea:	795b      	ldrb	r3, [r3, #5]
 8002cec:	ee07 3a90 	vmov	s15, r3
 8002cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cf4:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8002e98 <executecommand+0x6e8>
 8002cf8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002cfc:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002d00:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d0c:	ee17 3a90 	vmov	r3, s15
 8002d10:	b21a      	sxth	r2, r3
 8002d12:	4b66      	ldr	r3, [pc, #408]	@ (8002eac <executecommand+0x6fc>)
 8002d14:	801a      	strh	r2, [r3, #0]




//rool
	if(command[0] == 'a')
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	2b61      	cmp	r3, #97	@ 0x61
 8002d1c:	d14c      	bne.n	8002db8 <executecommand+0x608>
		{
			p_roolfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8002d1e:	4b5d      	ldr	r3, [pc, #372]	@ (8002e94 <executecommand+0x6e4>)
 8002d20:	785b      	ldrb	r3, [r3, #1]
 8002d22:	ee07 3a90 	vmov	s15, r3
 8002d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d2a:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8002e98 <executecommand+0x6e8>
 8002d2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d32:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8002e9c <executecommand+0x6ec>
 8002d36:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d3a:	4b56      	ldr	r3, [pc, #344]	@ (8002e94 <executecommand+0x6e4>)
 8002d3c:	789b      	ldrb	r3, [r3, #2]
 8002d3e:	ee07 3a90 	vmov	s15, r3
 8002d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d46:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8002e98 <executecommand+0x6e8>
 8002d4a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002d4e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002d52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d5a:	4b4e      	ldr	r3, [pc, #312]	@ (8002e94 <executecommand+0x6e4>)
 8002d5c:	78db      	ldrb	r3, [r3, #3]
 8002d5e:	ee07 3a90 	vmov	s15, r3
 8002d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d66:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8002e98 <executecommand+0x6e8>
 8002d6a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002d6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d72:	4b48      	ldr	r3, [pc, #288]	@ (8002e94 <executecommand+0x6e4>)
 8002d74:	791b      	ldrb	r3, [r3, #4]
 8002d76:	ee07 3a90 	vmov	s15, r3
 8002d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d7e:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002e98 <executecommand+0x6e8>
 8002d82:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002d86:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002d8a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d92:	4b40      	ldr	r3, [pc, #256]	@ (8002e94 <executecommand+0x6e4>)
 8002d94:	795b      	ldrb	r3, [r3, #5]
 8002d96:	ee07 3a90 	vmov	s15, r3
 8002d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d9e:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002e98 <executecommand+0x6e8>
 8002da2:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002da6:	ed9f 6a3d 	vldr	s12, [pc, #244]	@ 8002e9c <executecommand+0x6ec>
 8002daa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002dae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db2:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb0 <executecommand+0x700>)
 8002db4:	edc3 7a00 	vstr	s15, [r3]
		}

		if(command[0] == 'b')
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b62      	cmp	r3, #98	@ 0x62
 8002dbe:	d14f      	bne.n	8002e60 <executecommand+0x6b0>
		{
			i_roolfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8002dc0:	4b34      	ldr	r3, [pc, #208]	@ (8002e94 <executecommand+0x6e4>)
 8002dc2:	785b      	ldrb	r3, [r3, #1]
 8002dc4:	ee07 3a90 	vmov	s15, r3
 8002dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dcc:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002e98 <executecommand+0x6e8>
 8002dd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dd4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8002e9c <executecommand+0x6ec>
 8002dd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8002e94 <executecommand+0x6e4>)
 8002dde:	789b      	ldrb	r3, [r3, #2]
 8002de0:	ee07 3a90 	vmov	s15, r3
 8002de4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002de8:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002e98 <executecommand+0x6e8>
 8002dec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002df0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002df4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002df8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dfc:	4b25      	ldr	r3, [pc, #148]	@ (8002e94 <executecommand+0x6e4>)
 8002dfe:	78db      	ldrb	r3, [r3, #3]
 8002e00:	ee07 3a90 	vmov	s15, r3
 8002e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e08:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8002e98 <executecommand+0x6e8>
 8002e0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e14:	4b1f      	ldr	r3, [pc, #124]	@ (8002e94 <executecommand+0x6e4>)
 8002e16:	791b      	ldrb	r3, [r3, #4]
 8002e18:	ee07 3a90 	vmov	s15, r3
 8002e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e20:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8002e98 <executecommand+0x6e8>
 8002e24:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002e28:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002e2c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002e30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e34:	4b17      	ldr	r3, [pc, #92]	@ (8002e94 <executecommand+0x6e4>)
 8002e36:	795b      	ldrb	r3, [r3, #5]
 8002e38:	ee07 3a90 	vmov	s15, r3
 8002e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e40:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8002e98 <executecommand+0x6e8>
 8002e44:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002e48:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8002e9c <executecommand+0x6ec>
 8002e4c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e54:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <executecommand+0x704>)
 8002e56:	edc3 7a00 	vstr	s15, [r3]
			error_sum_rool = 0;
 8002e5a:	4b17      	ldr	r3, [pc, #92]	@ (8002eb8 <executecommand+0x708>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]
		}

		if(command[0] == 'c')
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	2b63      	cmp	r3, #99	@ 0x63
 8002e66:	d166      	bne.n	8002f36 <executecommand+0x786>
		{
			d_roolfactor = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 8002e68:	4b0a      	ldr	r3, [pc, #40]	@ (8002e94 <executecommand+0x6e4>)
 8002e6a:	785b      	ldrb	r3, [r3, #1]
 8002e6c:	ee07 3a90 	vmov	s15, r3
 8002e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e74:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002e98 <executecommand+0x6e8>
 8002e78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e7c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002ea4 <executecommand+0x6f4>
 8002e80:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e84:	4b03      	ldr	r3, [pc, #12]	@ (8002e94 <executecommand+0x6e4>)
 8002e86:	789b      	ldrb	r3, [r3, #2]
 8002e88:	ee07 3a90 	vmov	s15, r3
 8002e8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e90:	e018      	b.n	8002ec4 <executecommand+0x714>
 8002e92:	bf00      	nop
 8002e94:	00004188 	.word	0x00004188
 8002e98:	42400000 	.word	0x42400000
 8002e9c:	42c80000 	.word	0x42c80000
 8002ea0:	0000412c 	.word	0x0000412c
 8002ea4:	447a0000 	.word	0x447a0000
 8002ea8:	0000405c 	.word	0x0000405c
 8002eac:	0000405e 	.word	0x0000405e
 8002eb0:	000040b8 	.word	0x000040b8
 8002eb4:	000040c4 	.word	0x000040c4
 8002eb8:	00004088 	.word	0x00004088
 8002ebc:	42400000 	.word	0x42400000
 8002ec0:	42c80000 	.word	0x42c80000
 8002ec4:	ed5f 6a03 	vldr	s13, [pc, #-12]	@ 8002ebc <executecommand+0x70c>
 8002ec8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002ecc:	ed5f 6a04 	vldr	s13, [pc, #-16]	@ 8002ec0 <executecommand+0x710>
 8002ed0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ed8:	4bd5      	ldr	r3, [pc, #852]	@ (8003230 <executecommand+0xa80>)
 8002eda:	78db      	ldrb	r3, [r3, #3]
 8002edc:	ee07 3a90 	vmov	s15, r3
 8002ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ee4:	eddf 6ad3 	vldr	s13, [pc, #844]	@ 8003234 <executecommand+0xa84>
 8002ee8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002eec:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002ef0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ef4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ef8:	4bcd      	ldr	r3, [pc, #820]	@ (8003230 <executecommand+0xa80>)
 8002efa:	791b      	ldrb	r3, [r3, #4]
 8002efc:	ee07 3a90 	vmov	s15, r3
 8002f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f04:	eddf 6acb 	vldr	s13, [pc, #812]	@ 8003234 <executecommand+0xa84>
 8002f08:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002f0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f10:	4bc7      	ldr	r3, [pc, #796]	@ (8003230 <executecommand+0xa80>)
 8002f12:	795b      	ldrb	r3, [r3, #5]
 8002f14:	ee07 3a90 	vmov	s15, r3
 8002f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f1c:	eddf 6ac5 	vldr	s13, [pc, #788]	@ 8003234 <executecommand+0xa84>
 8002f20:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002f24:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002f28:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f30:	4bc1      	ldr	r3, [pc, #772]	@ (8003238 <executecommand+0xa88>)
 8002f32:	edc3 7a00 	vstr	s15, [r3]
		}
		if(command[0] == 'e')
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b65      	cmp	r3, #101	@ 0x65
 8002f3c:	d14c      	bne.n	8002fd8 <executecommand+0x828>
		{
			p_angular_rate_roolfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8002f3e:	4bbc      	ldr	r3, [pc, #752]	@ (8003230 <executecommand+0xa80>)
 8002f40:	785b      	ldrb	r3, [r3, #1]
 8002f42:	ee07 3a90 	vmov	s15, r3
 8002f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f4a:	ed9f 7aba 	vldr	s14, [pc, #744]	@ 8003234 <executecommand+0xa84>
 8002f4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f52:	ed9f 7aba 	vldr	s14, [pc, #744]	@ 800323c <executecommand+0xa8c>
 8002f56:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f5a:	4bb5      	ldr	r3, [pc, #724]	@ (8003230 <executecommand+0xa80>)
 8002f5c:	789b      	ldrb	r3, [r3, #2]
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f66:	eddf 6ab3 	vldr	s13, [pc, #716]	@ 8003234 <executecommand+0xa84>
 8002f6a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002f6e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002f72:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f7a:	4bad      	ldr	r3, [pc, #692]	@ (8003230 <executecommand+0xa80>)
 8002f7c:	78db      	ldrb	r3, [r3, #3]
 8002f7e:	ee07 3a90 	vmov	s15, r3
 8002f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f86:	eddf 6aab 	vldr	s13, [pc, #684]	@ 8003234 <executecommand+0xa84>
 8002f8a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002f8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f92:	4ba7      	ldr	r3, [pc, #668]	@ (8003230 <executecommand+0xa80>)
 8002f94:	791b      	ldrb	r3, [r3, #4]
 8002f96:	ee07 3a90 	vmov	s15, r3
 8002f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f9e:	eddf 6aa5 	vldr	s13, [pc, #660]	@ 8003234 <executecommand+0xa84>
 8002fa2:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002fa6:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8002faa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002fae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb2:	4b9f      	ldr	r3, [pc, #636]	@ (8003230 <executecommand+0xa80>)
 8002fb4:	795b      	ldrb	r3, [r3, #5]
 8002fb6:	ee07 3a90 	vmov	s15, r3
 8002fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fbe:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 8003234 <executecommand+0xa84>
 8002fc2:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002fc6:	ed9f 6a9d 	vldr	s12, [pc, #628]	@ 800323c <executecommand+0xa8c>
 8002fca:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002fce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd2:	4b9b      	ldr	r3, [pc, #620]	@ (8003240 <executecommand+0xa90>)
 8002fd4:	edc3 7a00 	vstr	s15, [r3]
		}

		if(command[0] == 'g')
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b67      	cmp	r3, #103	@ 0x67
 8002fde:	d14f      	bne.n	8003080 <executecommand+0x8d0>
		{
			i_angular_rate_roolfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8002fe0:	4b93      	ldr	r3, [pc, #588]	@ (8003230 <executecommand+0xa80>)
 8002fe2:	785b      	ldrb	r3, [r3, #1]
 8002fe4:	ee07 3a90 	vmov	s15, r3
 8002fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fec:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8003234 <executecommand+0xa84>
 8002ff0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ff4:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800323c <executecommand+0xa8c>
 8002ff8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ffc:	4b8c      	ldr	r3, [pc, #560]	@ (8003230 <executecommand+0xa80>)
 8002ffe:	789b      	ldrb	r3, [r3, #2]
 8003000:	ee07 3a90 	vmov	s15, r3
 8003004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003008:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 8003234 <executecommand+0xa84>
 800300c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003010:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003014:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003018:	ee37 7a27 	vadd.f32	s14, s14, s15
 800301c:	4b84      	ldr	r3, [pc, #528]	@ (8003230 <executecommand+0xa80>)
 800301e:	78db      	ldrb	r3, [r3, #3]
 8003020:	ee07 3a90 	vmov	s15, r3
 8003024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003028:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8003234 <executecommand+0xa84>
 800302c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003030:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003034:	4b7e      	ldr	r3, [pc, #504]	@ (8003230 <executecommand+0xa80>)
 8003036:	791b      	ldrb	r3, [r3, #4]
 8003038:	ee07 3a90 	vmov	s15, r3
 800303c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003040:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8003234 <executecommand+0xa84>
 8003044:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003048:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 800304c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003050:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003054:	4b76      	ldr	r3, [pc, #472]	@ (8003230 <executecommand+0xa80>)
 8003056:	795b      	ldrb	r3, [r3, #5]
 8003058:	ee07 3a90 	vmov	s15, r3
 800305c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003060:	eddf 6a74 	vldr	s13, [pc, #464]	@ 8003234 <executecommand+0xa84>
 8003064:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003068:	ed9f 6a74 	vldr	s12, [pc, #464]	@ 800323c <executecommand+0xa8c>
 800306c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003074:	4b73      	ldr	r3, [pc, #460]	@ (8003244 <executecommand+0xa94>)
 8003076:	edc3 7a00 	vstr	s15, [r3]
			error_sum_angular_rate_rool = 0;
 800307a:	4b73      	ldr	r3, [pc, #460]	@ (8003248 <executecommand+0xa98>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
		}

		if(command[0] == 'h')
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b68      	cmp	r3, #104	@ 0x68
 8003086:	d14c      	bne.n	8003122 <executecommand+0x972>
		{
			d_angular_rate_roolfactor = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 8003088:	4b69      	ldr	r3, [pc, #420]	@ (8003230 <executecommand+0xa80>)
 800308a:	785b      	ldrb	r3, [r3, #1]
 800308c:	ee07 3a90 	vmov	s15, r3
 8003090:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003094:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8003234 <executecommand+0xa84>
 8003098:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800309c:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 800324c <executecommand+0xa9c>
 80030a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030a4:	4b62      	ldr	r3, [pc, #392]	@ (8003230 <executecommand+0xa80>)
 80030a6:	789b      	ldrb	r3, [r3, #2]
 80030a8:	ee07 3a90 	vmov	s15, r3
 80030ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030b0:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8003234 <executecommand+0xa84>
 80030b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80030b8:	eddf 6a60 	vldr	s13, [pc, #384]	@ 800323c <executecommand+0xa8c>
 80030bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030c4:	4b5a      	ldr	r3, [pc, #360]	@ (8003230 <executecommand+0xa80>)
 80030c6:	78db      	ldrb	r3, [r3, #3]
 80030c8:	ee07 3a90 	vmov	s15, r3
 80030cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030d0:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003234 <executecommand+0xa84>
 80030d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80030d8:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80030dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e4:	4b52      	ldr	r3, [pc, #328]	@ (8003230 <executecommand+0xa80>)
 80030e6:	791b      	ldrb	r3, [r3, #4]
 80030e8:	ee07 3a90 	vmov	s15, r3
 80030ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030f0:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8003234 <executecommand+0xa84>
 80030f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80030f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003230 <executecommand+0xa80>)
 80030fe:	795b      	ldrb	r3, [r3, #5]
 8003100:	ee07 3a90 	vmov	s15, r3
 8003104:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003108:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8003234 <executecommand+0xa84>
 800310c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003110:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8003114:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003118:	ee77 7a27 	vadd.f32	s15, s14, s15
 800311c:	4b4c      	ldr	r3, [pc, #304]	@ (8003250 <executecommand+0xaa0>)
 800311e:	edc3 7a00 	vstr	s15, [r3]





		if(command[0] == 'j')
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b6a      	cmp	r3, #106	@ 0x6a
 8003128:	d14c      	bne.n	80031c4 <executecommand+0xa14>
			{
				p_yawfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 800312a:	4b41      	ldr	r3, [pc, #260]	@ (8003230 <executecommand+0xa80>)
 800312c:	785b      	ldrb	r3, [r3, #1]
 800312e:	ee07 3a90 	vmov	s15, r3
 8003132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003136:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003234 <executecommand+0xa84>
 800313a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800313e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800323c <executecommand+0xa8c>
 8003142:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003146:	4b3a      	ldr	r3, [pc, #232]	@ (8003230 <executecommand+0xa80>)
 8003148:	789b      	ldrb	r3, [r3, #2]
 800314a:	ee07 3a90 	vmov	s15, r3
 800314e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003152:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003234 <executecommand+0xa84>
 8003156:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800315a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800315e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003162:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003166:	4b32      	ldr	r3, [pc, #200]	@ (8003230 <executecommand+0xa80>)
 8003168:	78db      	ldrb	r3, [r3, #3]
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003172:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8003234 <executecommand+0xa84>
 8003176:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800317a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800317e:	4b2c      	ldr	r3, [pc, #176]	@ (8003230 <executecommand+0xa80>)
 8003180:	791b      	ldrb	r3, [r3, #4]
 8003182:	ee07 3a90 	vmov	s15, r3
 8003186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800318a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8003234 <executecommand+0xa84>
 800318e:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003192:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8003196:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800319a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800319e:	4b24      	ldr	r3, [pc, #144]	@ (8003230 <executecommand+0xa80>)
 80031a0:	795b      	ldrb	r3, [r3, #5]
 80031a2:	ee07 3a90 	vmov	s15, r3
 80031a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031aa:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8003234 <executecommand+0xa84>
 80031ae:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80031b2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800323c <executecommand+0xa8c>
 80031b6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80031ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031be:	4b25      	ldr	r3, [pc, #148]	@ (8003254 <executecommand+0xaa4>)
 80031c0:	edc3 7a00 	vstr	s15, [r3]
			}

			if(command[0] == 'k')
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	2b6b      	cmp	r3, #107	@ 0x6b
 80031ca:	d167      	bne.n	800329c <executecommand+0xaec>
			{
				i_yawfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 80031cc:	4b18      	ldr	r3, [pc, #96]	@ (8003230 <executecommand+0xa80>)
 80031ce:	785b      	ldrb	r3, [r3, #1]
 80031d0:	ee07 3a90 	vmov	s15, r3
 80031d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031d8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003234 <executecommand+0xa84>
 80031dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031e0:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800323c <executecommand+0xa8c>
 80031e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031e8:	4b11      	ldr	r3, [pc, #68]	@ (8003230 <executecommand+0xa80>)
 80031ea:	789b      	ldrb	r3, [r3, #2]
 80031ec:	ee07 3a90 	vmov	s15, r3
 80031f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031f4:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003234 <executecommand+0xa84>
 80031f8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80031fc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003200:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003204:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003208:	4b09      	ldr	r3, [pc, #36]	@ (8003230 <executecommand+0xa80>)
 800320a:	78db      	ldrb	r3, [r3, #3]
 800320c:	ee07 3a90 	vmov	s15, r3
 8003210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003214:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8003234 <executecommand+0xa84>
 8003218:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800321c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003220:	4b03      	ldr	r3, [pc, #12]	@ (8003230 <executecommand+0xa80>)
 8003222:	791b      	ldrb	r3, [r3, #4]
 8003224:	ee07 3a90 	vmov	s15, r3
 8003228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800322c:	e016      	b.n	800325c <executecommand+0xaac>
 800322e:	bf00      	nop
 8003230:	00004188 	.word	0x00004188
 8003234:	42400000 	.word	0x42400000
 8003238:	000040d0 	.word	0x000040d0
 800323c:	42c80000 	.word	0x42c80000
 8003240:	00004118 	.word	0x00004118
 8003244:	00004124 	.word	0x00004124
 8003248:	00004094 	.word	0x00004094
 800324c:	447a0000 	.word	0x447a0000
 8003250:	00004130 	.word	0x00004130
 8003254:	000040bc 	.word	0x000040bc
 8003258:	42400000 	.word	0x42400000
 800325c:	ed5f 6a02 	vldr	s13, [pc, #-8]	@ 8003258 <executecommand+0xaa8>
 8003260:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003264:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8003268:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800326c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003270:	4bba      	ldr	r3, [pc, #744]	@ (800355c <executecommand+0xdac>)
 8003272:	795b      	ldrb	r3, [r3, #5]
 8003274:	ee07 3a90 	vmov	s15, r3
 8003278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800327c:	eddf 6ab8 	vldr	s13, [pc, #736]	@ 8003560 <executecommand+0xdb0>
 8003280:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003284:	ed9f 6ab7 	vldr	s12, [pc, #732]	@ 8003564 <executecommand+0xdb4>
 8003288:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800328c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003290:	4bb5      	ldr	r3, [pc, #724]	@ (8003568 <executecommand+0xdb8>)
 8003292:	edc3 7a00 	vstr	s15, [r3]
				error_sum_yaw = 0;
 8003296:	4bb5      	ldr	r3, [pc, #724]	@ (800356c <executecommand+0xdbc>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
			}

			if(command[0] == 'l')
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	2b6c      	cmp	r3, #108	@ 0x6c
 80032a2:	d14c      	bne.n	800333e <executecommand+0xb8e>
			{
				d_yawfactor = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 80032a4:	4bad      	ldr	r3, [pc, #692]	@ (800355c <executecommand+0xdac>)
 80032a6:	785b      	ldrb	r3, [r3, #1]
 80032a8:	ee07 3a90 	vmov	s15, r3
 80032ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032b0:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8003560 <executecommand+0xdb0>
 80032b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032b8:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 8003570 <executecommand+0xdc0>
 80032bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032c0:	4ba6      	ldr	r3, [pc, #664]	@ (800355c <executecommand+0xdac>)
 80032c2:	789b      	ldrb	r3, [r3, #2]
 80032c4:	ee07 3a90 	vmov	s15, r3
 80032c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032cc:	eddf 6aa4 	vldr	s13, [pc, #656]	@ 8003560 <executecommand+0xdb0>
 80032d0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80032d4:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8003564 <executecommand+0xdb4>
 80032d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e0:	4b9e      	ldr	r3, [pc, #632]	@ (800355c <executecommand+0xdac>)
 80032e2:	78db      	ldrb	r3, [r3, #3]
 80032e4:	ee07 3a90 	vmov	s15, r3
 80032e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ec:	eddf 6a9c 	vldr	s13, [pc, #624]	@ 8003560 <executecommand+0xdb0>
 80032f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80032f4:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80032f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003300:	4b96      	ldr	r3, [pc, #600]	@ (800355c <executecommand+0xdac>)
 8003302:	791b      	ldrb	r3, [r3, #4]
 8003304:	ee07 3a90 	vmov	s15, r3
 8003308:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800330c:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8003560 <executecommand+0xdb0>
 8003310:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003314:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003318:	4b90      	ldr	r3, [pc, #576]	@ (800355c <executecommand+0xdac>)
 800331a:	795b      	ldrb	r3, [r3, #5]
 800331c:	ee07 3a90 	vmov	s15, r3
 8003320:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003324:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 8003560 <executecommand+0xdb0>
 8003328:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800332c:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8003330:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003338:	4b8e      	ldr	r3, [pc, #568]	@ (8003574 <executecommand+0xdc4>)
 800333a:	edc3 7a00 	vstr	s15, [r3]
			}
			if(command[0] == 'm')
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	2b6d      	cmp	r3, #109	@ 0x6d
 8003344:	d14c      	bne.n	80033e0 <executecommand+0xc30>
			{
				p_angular_rate_yawfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 8003346:	4b85      	ldr	r3, [pc, #532]	@ (800355c <executecommand+0xdac>)
 8003348:	785b      	ldrb	r3, [r3, #1]
 800334a:	ee07 3a90 	vmov	s15, r3
 800334e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003352:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8003560 <executecommand+0xdb0>
 8003356:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800335a:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8003564 <executecommand+0xdb4>
 800335e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003362:	4b7e      	ldr	r3, [pc, #504]	@ (800355c <executecommand+0xdac>)
 8003364:	789b      	ldrb	r3, [r3, #2]
 8003366:	ee07 3a90 	vmov	s15, r3
 800336a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800336e:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8003560 <executecommand+0xdb0>
 8003372:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003376:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800337a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800337e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003382:	4b76      	ldr	r3, [pc, #472]	@ (800355c <executecommand+0xdac>)
 8003384:	78db      	ldrb	r3, [r3, #3]
 8003386:	ee07 3a90 	vmov	s15, r3
 800338a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338e:	eddf 6a74 	vldr	s13, [pc, #464]	@ 8003560 <executecommand+0xdb0>
 8003392:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003396:	ee37 7a27 	vadd.f32	s14, s14, s15
 800339a:	4b70      	ldr	r3, [pc, #448]	@ (800355c <executecommand+0xdac>)
 800339c:	791b      	ldrb	r3, [r3, #4]
 800339e:	ee07 3a90 	vmov	s15, r3
 80033a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a6:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8003560 <executecommand+0xdb0>
 80033aa:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80033ae:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 80033b2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80033b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033ba:	4b68      	ldr	r3, [pc, #416]	@ (800355c <executecommand+0xdac>)
 80033bc:	795b      	ldrb	r3, [r3, #5]
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c6:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8003560 <executecommand+0xdb0>
 80033ca:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80033ce:	ed9f 6a65 	vldr	s12, [pc, #404]	@ 8003564 <executecommand+0xdb4>
 80033d2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80033d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033da:	4b67      	ldr	r3, [pc, #412]	@ (8003578 <executecommand+0xdc8>)
 80033dc:	edc3 7a00 	vstr	s15, [r3]
			}

			if(command[0] == 'n')
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b6e      	cmp	r3, #110	@ 0x6e
 80033e6:	d14f      	bne.n	8003488 <executecommand+0xcd8>
			{
				i_angular_rate_yawfactor = ((((float)UASRT_PID_VAL[1])-48)*100) + ((((float)UASRT_PID_VAL[2])-48)*10) + ((((float)UASRT_PID_VAL[3])-48)) + ((((float)UASRT_PID_VAL[4])-48)/10) + ((((float)UASRT_PID_VAL[5])-48)/100);
 80033e8:	4b5c      	ldr	r3, [pc, #368]	@ (800355c <executecommand+0xdac>)
 80033ea:	785b      	ldrb	r3, [r3, #1]
 80033ec:	ee07 3a90 	vmov	s15, r3
 80033f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f4:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8003560 <executecommand+0xdb0>
 80033f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033fc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003564 <executecommand+0xdb4>
 8003400:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003404:	4b55      	ldr	r3, [pc, #340]	@ (800355c <executecommand+0xdac>)
 8003406:	789b      	ldrb	r3, [r3, #2]
 8003408:	ee07 3a90 	vmov	s15, r3
 800340c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003410:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8003560 <executecommand+0xdb0>
 8003414:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003418:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800341c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003420:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003424:	4b4d      	ldr	r3, [pc, #308]	@ (800355c <executecommand+0xdac>)
 8003426:	78db      	ldrb	r3, [r3, #3]
 8003428:	ee07 3a90 	vmov	s15, r3
 800342c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003430:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003560 <executecommand+0xdb0>
 8003434:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003438:	ee37 7a27 	vadd.f32	s14, s14, s15
 800343c:	4b47      	ldr	r3, [pc, #284]	@ (800355c <executecommand+0xdac>)
 800343e:	791b      	ldrb	r3, [r3, #4]
 8003440:	ee07 3a90 	vmov	s15, r3
 8003444:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003448:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8003560 <executecommand+0xdb0>
 800344c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003450:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8003454:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003458:	ee37 7a27 	vadd.f32	s14, s14, s15
 800345c:	4b3f      	ldr	r3, [pc, #252]	@ (800355c <executecommand+0xdac>)
 800345e:	795b      	ldrb	r3, [r3, #5]
 8003460:	ee07 3a90 	vmov	s15, r3
 8003464:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003468:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003560 <executecommand+0xdb0>
 800346c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003470:	ed9f 6a3c 	vldr	s12, [pc, #240]	@ 8003564 <executecommand+0xdb4>
 8003474:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800347c:	4b3f      	ldr	r3, [pc, #252]	@ (800357c <executecommand+0xdcc>)
 800347e:	edc3 7a00 	vstr	s15, [r3]
				error_sum_angular_rate_yaw = 0;
 8003482:	4b3f      	ldr	r3, [pc, #252]	@ (8003580 <executecommand+0xdd0>)
 8003484:	2200      	movs	r2, #0
 8003486:	601a      	str	r2, [r3, #0]
			}

			if(command[0] == 'o')
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	2b6f      	cmp	r3, #111	@ 0x6f
 800348e:	d14c      	bne.n	800352a <executecommand+0xd7a>
			{
				d_angular_rate_yawfactor = ((((float)UASRT_PID_VAL[1])-48)*1000) + ((((float)UASRT_PID_VAL[2])-48)*100) + ((((float)UASRT_PID_VAL[3])-48)*10) + ((((float)UASRT_PID_VAL[4])-48)) + ((((float)UASRT_PID_VAL[5])-48)/10);
 8003490:	4b32      	ldr	r3, [pc, #200]	@ (800355c <executecommand+0xdac>)
 8003492:	785b      	ldrb	r3, [r3, #1]
 8003494:	ee07 3a90 	vmov	s15, r3
 8003498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8003560 <executecommand+0xdb0>
 80034a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80034a4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003570 <executecommand+0xdc0>
 80034a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80034ac:	4b2b      	ldr	r3, [pc, #172]	@ (800355c <executecommand+0xdac>)
 80034ae:	789b      	ldrb	r3, [r3, #2]
 80034b0:	ee07 3a90 	vmov	s15, r3
 80034b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003560 <executecommand+0xdb0>
 80034bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80034c0:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8003564 <executecommand+0xdb4>
 80034c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034cc:	4b23      	ldr	r3, [pc, #140]	@ (800355c <executecommand+0xdac>)
 80034ce:	78db      	ldrb	r3, [r3, #3]
 80034d0:	ee07 3a90 	vmov	s15, r3
 80034d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034d8:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8003560 <executecommand+0xdb0>
 80034dc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80034e0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80034e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ec:	4b1b      	ldr	r3, [pc, #108]	@ (800355c <executecommand+0xdac>)
 80034ee:	791b      	ldrb	r3, [r3, #4]
 80034f0:	ee07 3a90 	vmov	s15, r3
 80034f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f8:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8003560 <executecommand+0xdb0>
 80034fc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003500:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003504:	4b15      	ldr	r3, [pc, #84]	@ (800355c <executecommand+0xdac>)
 8003506:	795b      	ldrb	r3, [r3, #5]
 8003508:	ee07 3a90 	vmov	s15, r3
 800350c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003510:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003560 <executecommand+0xdb0>
 8003514:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003518:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 800351c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003524:	4b17      	ldr	r3, [pc, #92]	@ (8003584 <executecommand+0xdd4>)
 8003526:	edc3 7a00 	vstr	s15, [r3]
			}

	if(command[0] == 'r'){
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	2b72      	cmp	r3, #114	@ 0x72
 8003530:	d101      	bne.n	8003536 <executecommand+0xd86>
		NVIC_SystemReset();
 8003532:	f7ff f8d9 	bl	80026e8 <__NVIC_SystemReset>
	}

	for(int i = 0; i < 15; i++){
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	e007      	b.n	800354c <executecommand+0xd9c>
		UASRT_PID_VAL[i] = 0;
 800353c:	4a07      	ldr	r2, [pc, #28]	@ (800355c <executecommand+0xdac>)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	4413      	add	r3, r2
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 15; i++){
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3301      	adds	r3, #1
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2b0e      	cmp	r3, #14
 8003550:	ddf4      	ble.n	800353c <executecommand+0xd8c>
	}
//	for(int i = 0; i < 10; i++){
//		words[i] = 0;
//	}

}
 8003552:	bf00      	nop
 8003554:	bf00      	nop
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	00004188 	.word	0x00004188
 8003560:	42400000 	.word	0x42400000
 8003564:	42c80000 	.word	0x42c80000
 8003568:	000040c8 	.word	0x000040c8
 800356c:	0000408c 	.word	0x0000408c
 8003570:	447a0000 	.word	0x447a0000
 8003574:	000040d4 	.word	0x000040d4
 8003578:	0000411c 	.word	0x0000411c
 800357c:	00004128 	.word	0x00004128
 8003580:	00004098 	.word	0x00004098
 8003584:	00004134 	.word	0x00004134

08003588 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	@ 0x28
 800358c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800358e:	1d3b      	adds	r3, r7, #4
 8003590:	2224      	movs	r2, #36	@ 0x24
 8003592:	2100      	movs	r1, #0
 8003594:	4618      	mov	r0, r3
 8003596:	f01a fbbd 	bl	801dd14 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800359a:	4b2e      	ldr	r3, [pc, #184]	@ (8003654 <MX_ADC2_Init+0xcc>)
 800359c:	4a2e      	ldr	r2, [pc, #184]	@ (8003658 <MX_ADC2_Init+0xd0>)
 800359e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80035a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035a2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80035a6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80035a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035aa:	2208      	movs	r2, #8
 80035ac:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80035ae:	4b29      	ldr	r3, [pc, #164]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035b4:	4b27      	ldr	r3, [pc, #156]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035b6:	2204      	movs	r2, #4
 80035b8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80035ba:	4b26      	ldr	r3, [pc, #152]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035bc:	2200      	movs	r2, #0
 80035be:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80035c0:	4b24      	ldr	r3, [pc, #144]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80035c6:	4b23      	ldr	r3, [pc, #140]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035c8:	2201      	movs	r2, #1
 80035ca:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80035cc:	4b21      	ldr	r3, [pc, #132]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 80035d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035d6:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 80035da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80035dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80035e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035e6:	2203      	movs	r2, #3
 80035e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80035ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80035f2:	4b18      	ldr	r3, [pc, #96]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 80035f8:	4b16      	ldr	r3, [pc, #88]	@ (8003654 <MX_ADC2_Init+0xcc>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8003600:	4b14      	ldr	r3, [pc, #80]	@ (8003654 <MX_ADC2_Init+0xcc>)
 8003602:	2201      	movs	r2, #1
 8003604:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003606:	4813      	ldr	r0, [pc, #76]	@ (8003654 <MX_ADC2_Init+0xcc>)
 8003608:	f006 f8bc 	bl	8009784 <HAL_ADC_Init>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8003612:	f004 fa3d 	bl	8007a90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003616:	4b11      	ldr	r3, [pc, #68]	@ (800365c <MX_ADC2_Init+0xd4>)
 8003618:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800361a:	2306      	movs	r3, #6
 800361c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800361e:	2307      	movs	r3, #7
 8003620:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003622:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003626:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003628:	2304      	movs	r3, #4
 800362a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800362c:	2300      	movs	r3, #0
 800362e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8003630:	2300      	movs	r3, #0
 8003632:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003636:	1d3b      	adds	r3, r7, #4
 8003638:	4619      	mov	r1, r3
 800363a:	4806      	ldr	r0, [pc, #24]	@ (8003654 <MX_ADC2_Init+0xcc>)
 800363c:	f006 fde8 	bl	800a210 <HAL_ADC_ConfigChannel>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <MX_ADC2_Init+0xc2>
  {
    Error_Handler();
 8003646:	f004 fa23 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800364a:	bf00      	nop
 800364c:	3728      	adds	r7, #40	@ 0x28
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	240000ac 	.word	0x240000ac
 8003658:	40022100 	.word	0x40022100
 800365c:	19200040 	.word	0x19200040

08003660 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08a      	sub	sp, #40	@ 0x28
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003668:	f107 0314 	add.w	r3, r7, #20
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	605a      	str	r2, [r3, #4]
 8003672:	609a      	str	r2, [r3, #8]
 8003674:	60da      	str	r2, [r3, #12]
 8003676:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a34      	ldr	r2, [pc, #208]	@ (8003750 <HAL_ADC_MspInit+0xf0>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d162      	bne.n	8003748 <HAL_ADC_MspInit+0xe8>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003682:	4b34      	ldr	r3, [pc, #208]	@ (8003754 <HAL_ADC_MspInit+0xf4>)
 8003684:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003688:	4a32      	ldr	r2, [pc, #200]	@ (8003754 <HAL_ADC_MspInit+0xf4>)
 800368a:	f043 0320 	orr.w	r3, r3, #32
 800368e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003692:	4b30      	ldr	r3, [pc, #192]	@ (8003754 <HAL_ADC_MspInit+0xf4>)
 8003694:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003698:	f003 0320 	and.w	r3, r3, #32
 800369c:	613b      	str	r3, [r7, #16]
 800369e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003754 <HAL_ADC_MspInit+0xf4>)
 80036a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003754 <HAL_ADC_MspInit+0xf4>)
 80036a8:	f043 0320 	orr.w	r3, r3, #32
 80036ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80036b0:	4b28      	ldr	r3, [pc, #160]	@ (8003754 <HAL_ADC_MspInit+0xf4>)
 80036b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036b6:	f003 0320 	and.w	r3, r3, #32
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PF14     ------> ADC2_INP6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80036be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80036c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036c4:	2303      	movs	r3, #3
 80036c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036cc:	f107 0314 	add.w	r3, r7, #20
 80036d0:	4619      	mov	r1, r3
 80036d2:	4821      	ldr	r0, [pc, #132]	@ (8003758 <HAL_ADC_MspInit+0xf8>)
 80036d4:	f00a fce4 	bl	800e0a0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream0;
 80036d8:	4b20      	ldr	r3, [pc, #128]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 80036da:	4a21      	ldr	r2, [pc, #132]	@ (8003760 <HAL_ADC_MspInit+0x100>)
 80036dc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80036de:	4b1f      	ldr	r3, [pc, #124]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 80036e0:	220a      	movs	r2, #10
 80036e2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80036ea:	4b1c      	ldr	r3, [pc, #112]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80036f0:	4b1a      	ldr	r3, [pc, #104]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 80036f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036f6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80036f8:	4b18      	ldr	r3, [pc, #96]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 80036fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036fe:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003700:	4b16      	ldr	r3, [pc, #88]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 8003702:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003706:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003708:	4b14      	ldr	r3, [pc, #80]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 800370a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800370e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8003710:	4b12      	ldr	r3, [pc, #72]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 8003712:	2200      	movs	r2, #0
 8003714:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003716:	4b11      	ldr	r3, [pc, #68]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 8003718:	2200      	movs	r2, #0
 800371a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800371c:	480f      	ldr	r0, [pc, #60]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 800371e:	f007 fe6d 	bl	800b3fc <HAL_DMA_Init>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <HAL_ADC_MspInit+0xcc>
    {
      Error_Handler();
 8003728:	f004 f9b2 	bl	8007a90 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a0b      	ldr	r2, [pc, #44]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 8003730:	659a      	str	r2, [r3, #88]	@ 0x58
 8003732:	4a0a      	ldr	r2, [pc, #40]	@ (800375c <HAL_ADC_MspInit+0xfc>)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003738:	2200      	movs	r2, #0
 800373a:	2100      	movs	r1, #0
 800373c:	2012      	movs	r0, #18
 800373e:	f007 fdb0 	bl	800b2a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003742:	2012      	movs	r0, #18
 8003744:	f007 fdc7 	bl	800b2d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8003748:	bf00      	nop
 800374a:	3728      	adds	r7, #40	@ 0x28
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40022100 	.word	0x40022100
 8003754:	58024400 	.word	0x58024400
 8003758:	58021400 	.word	0x58021400
 800375c:	2400011c 	.word	0x2400011c
 8003760:	40020410 	.word	0x40020410

08003764 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800376a:	4b19      	ldr	r3, [pc, #100]	@ (80037d0 <MX_DMA_Init+0x6c>)
 800376c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003770:	4a17      	ldr	r2, [pc, #92]	@ (80037d0 <MX_DMA_Init+0x6c>)
 8003772:	f043 0302 	orr.w	r3, r3, #2
 8003776:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800377a:	4b15      	ldr	r3, [pc, #84]	@ (80037d0 <MX_DMA_Init+0x6c>)
 800377c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003780:	f003 0302 	and.w	r3, r3, #2
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003788:	4b11      	ldr	r3, [pc, #68]	@ (80037d0 <MX_DMA_Init+0x6c>)
 800378a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800378e:	4a10      	ldr	r2, [pc, #64]	@ (80037d0 <MX_DMA_Init+0x6c>)
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003798:	4b0d      	ldr	r3, [pc, #52]	@ (80037d0 <MX_DMA_Init+0x6c>)
 800379a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	603b      	str	r3, [r7, #0]
 80037a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80037a6:	2200      	movs	r2, #0
 80037a8:	2100      	movs	r1, #0
 80037aa:	200b      	movs	r0, #11
 80037ac:	f007 fd79 	bl	800b2a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80037b0:	200b      	movs	r0, #11
 80037b2:	f007 fd90 	bl	800b2d6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80037b6:	2200      	movs	r2, #0
 80037b8:	2100      	movs	r1, #0
 80037ba:	2038      	movs	r0, #56	@ 0x38
 80037bc:	f007 fd71 	bl	800b2a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80037c0:	2038      	movs	r0, #56	@ 0x38
 80037c2:	f007 fd88 	bl	800b2d6 <HAL_NVIC_EnableIRQ>

}
 80037c6:	bf00      	nop
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	58024400 	.word	0x58024400
 80037d4:	00000000 	.word	0x00000000

080037d8 <Thrust_filter>:
 * Thrust_filter
 *
 * niepozwala zwikszac ani znimiejszac cigu jezeli error wychylenia jest zbyt duzy
 *
 */
void Thrust_filter(double factor){
 80037d8:	b580      	push	{r7, lr}
 80037da:	b08e      	sub	sp, #56	@ 0x38
 80037dc:	af00      	add	r7, sp, #0
 80037de:	ed87 0b00 	vstr	d0, [r7]
	double error_pitch, error_rool, error_sum;
	double thrust_add = 0;
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	f04f 0300 	mov.w	r3, #0
 80037ea:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	int16_t thrust_error;
	double thrust_function;
	uint8_t negflag = 0;
 80037ee:	2300      	movs	r3, #0
 80037f0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	error_pitch = (float)(wanted_pitch - now_pitch);
 80037f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003a28 <Thrust_filter+0x250>)
 80037f6:	ed93 7a00 	vldr	s14, [r3]
 80037fa:	4b8c      	ldr	r3, [pc, #560]	@ (8003a2c <Thrust_filter+0x254>)
 80037fc:	edd3 7a00 	vldr	s15, [r3]
 8003800:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003804:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003808:	ed87 7b08 	vstr	d7, [r7, #32]
	error_rool 	= (float)(wanted_rool - now_rool);
 800380c:	4b88      	ldr	r3, [pc, #544]	@ (8003a30 <Thrust_filter+0x258>)
 800380e:	ed93 7a00 	vldr	s14, [r3]
 8003812:	4b88      	ldr	r3, [pc, #544]	@ (8003a34 <Thrust_filter+0x25c>)
 8003814:	edd3 7a00 	vldr	s15, [r3]
 8003818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800381c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003820:	ed87 7b06 	vstr	d7, [r7, #24]

	error_pitch = WartoscBezwgledna(error_pitch);
 8003824:	ed97 7b08 	vldr	d7, [r7, #32]
 8003828:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800382c:	eeb0 0a67 	vmov.f32	s0, s15
 8003830:	f003 fcb0 	bl	8007194 <WartoscBezwgledna>
 8003834:	eef0 7a40 	vmov.f32	s15, s0
 8003838:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800383c:	ed87 7b08 	vstr	d7, [r7, #32]
	error_rool 	= WartoscBezwgledna(error_rool);
 8003840:	ed97 7b06 	vldr	d7, [r7, #24]
 8003844:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003848:	eeb0 0a67 	vmov.f32	s0, s15
 800384c:	f003 fca2 	bl	8007194 <WartoscBezwgledna>
 8003850:	eef0 7a40 	vmov.f32	s15, s0
 8003854:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003858:	ed87 7b06 	vstr	d7, [r7, #24]

	error_sum = pow(error_pitch + error_rool + 1, 5);
 800385c:	ed97 6b08 	vldr	d6, [r7, #32]
 8003860:	ed97 7b06 	vldr	d7, [r7, #24]
 8003864:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003868:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800386c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003870:	eeb1 1b04 	vmov.f64	d1, #20	@ 0x40a00000  5.0
 8003874:	eeb0 0b47 	vmov.f64	d0, d7
 8003878:	f01a fad6 	bl	801de28 <pow>
 800387c:	ed87 0b04 	vstr	d0, [r7, #16]
	if(wanted_thrust > 10500){
 8003880:	4b6d      	ldr	r3, [pc, #436]	@ (8003a38 <Thrust_filter+0x260>)
 8003882:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003886:	f642 1204 	movw	r2, #10500	@ 0x2904
 800388a:	4293      	cmp	r3, r2
 800388c:	dd03      	ble.n	8003896 <Thrust_filter+0xbe>
		wanted_thrust = 10500;
 800388e:	4b6a      	ldr	r3, [pc, #424]	@ (8003a38 <Thrust_filter+0x260>)
 8003890:	f642 1204 	movw	r2, #10500	@ 0x2904
 8003894:	801a      	strh	r2, [r3, #0]
	}

	thrust_error = wanted_thrust - MYDRON.THRUST;
 8003896:	4b68      	ldr	r3, [pc, #416]	@ (8003a38 <Thrust_filter+0x260>)
 8003898:	f9b3 3000 	ldrsh.w	r3, [r3]
 800389c:	b29a      	uxth	r2, r3
 800389e:	4b67      	ldr	r3, [pc, #412]	@ (8003a3c <Thrust_filter+0x264>)
 80038a0:	885b      	ldrh	r3, [r3, #2]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if(thrust_error < 0){
 80038a8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	da13      	bge.n	80038d8 <Thrust_filter+0x100>
		thrust_error = WartoscBezwgledna(thrust_error);
 80038b0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80038b4:	ee07 3a90 	vmov	s15, r3
 80038b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038bc:	eeb0 0a67 	vmov.f32	s0, s15
 80038c0:	f003 fc68 	bl	8007194 <WartoscBezwgledna>
 80038c4:	eef0 7a40 	vmov.f32	s15, s0
 80038c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038cc:	ee17 3a90 	vmov	r3, s15
 80038d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		negflag = 1;
 80038d2:	2301      	movs	r3, #1
 80038d4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	}


	if((thrust_error) != 0){
 80038d8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 8097 	beq.w	8003a10 <Thrust_filter+0x238>
		thrust_function = 2000*(sqrt(sqrt((double)(thrust_error))));
 80038e2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80038e6:	ee07 3a90 	vmov	s15, r3
 80038ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80038ee:	eeb0 0b47 	vmov.f64	d0, d7
 80038f2:	f01a fa45 	bl	801dd80 <sqrt>
 80038f6:	eeb0 7b40 	vmov.f64	d7, d0
 80038fa:	eeb0 0b47 	vmov.f64	d0, d7
 80038fe:	f01a fa3f 	bl	801dd80 <sqrt>
 8003902:	eeb0 7b40 	vmov.f64	d7, d0
 8003906:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 8003a18 <Thrust_filter+0x240>
 800390a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800390e:	ed87 7b02 	vstr	d7, [r7, #8]

		thrust_add = ((double)(factor * thrust_increse_factor * thrust_function/error_sum));
 8003912:	ed97 7b00 	vldr	d7, [r7]
 8003916:	ed9f 6b42 	vldr	d6, [pc, #264]	@ 8003a20 <Thrust_filter+0x248>
 800391a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800391e:	ed97 7b02 	vldr	d7, [r7, #8]
 8003922:	ee26 5b07 	vmul.f64	d5, d6, d7
 8003926:	ed97 6b04 	vldr	d6, [r7, #16]
 800392a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800392e:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
		if(negflag == 1){
 8003932:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003936:	2b01      	cmp	r3, #1
 8003938:	d105      	bne.n	8003946 <Thrust_filter+0x16e>
			thrust_add = thrust_add*(-1);
 800393a:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800393e:	eeb1 7b47 	vneg.f64	d7, d7
 8003942:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
		}


		if(thrust_add < 1 && thrust_add > -1){
 8003946:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800394a:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800394e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003956:	d513      	bpl.n	8003980 <Thrust_filter+0x1a8>
 8003958:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800395c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8003960:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003968:	dd0a      	ble.n	8003980 <Thrust_filter+0x1a8>
			thrust_values = thrust_values + thrust_add;
 800396a:	4b35      	ldr	r3, [pc, #212]	@ (8003a40 <Thrust_filter+0x268>)
 800396c:	ed93 6b00 	vldr	d6, [r3]
 8003970:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003974:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003978:	4b31      	ldr	r3, [pc, #196]	@ (8003a40 <Thrust_filter+0x268>)
 800397a:	ed83 7b00 	vstr	d7, [r3]
 800397e:	e010      	b.n	80039a2 <Thrust_filter+0x1ca>
		}
		else{
			MYDRON.THRUST = MYDRON.THRUST + thrust_add;
 8003980:	4b2e      	ldr	r3, [pc, #184]	@ (8003a3c <Thrust_filter+0x264>)
 8003982:	885b      	ldrh	r3, [r3, #2]
 8003984:	ee07 3a90 	vmov	s15, r3
 8003988:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800398c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003990:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003994:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003998:	ee17 3a90 	vmov	r3, s15
 800399c:	b29a      	uxth	r2, r3
 800399e:	4b27      	ldr	r3, [pc, #156]	@ (8003a3c <Thrust_filter+0x264>)
 80039a0:	805a      	strh	r2, [r3, #2]
		}

		if(thrust_values >= 1 || thrust_values <= -1){
 80039a2:	4b27      	ldr	r3, [pc, #156]	@ (8003a40 <Thrust_filter+0x268>)
 80039a4:	ed93 7b00 	vldr	d7, [r3]
 80039a8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80039ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80039b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b4:	da09      	bge.n	80039ca <Thrust_filter+0x1f2>
 80039b6:	4b22      	ldr	r3, [pc, #136]	@ (8003a40 <Thrust_filter+0x268>)
 80039b8:	ed93 7b00 	vldr	d7, [r3]
 80039bc:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80039c0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80039c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c8:	d818      	bhi.n	80039fc <Thrust_filter+0x224>
			MYDRON.THRUST = MYDRON.THRUST + thrust_values;
 80039ca:	4b1c      	ldr	r3, [pc, #112]	@ (8003a3c <Thrust_filter+0x264>)
 80039cc:	885b      	ldrh	r3, [r3, #2]
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80039d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a40 <Thrust_filter+0x268>)
 80039d8:	ed93 7b00 	vldr	d7, [r3]
 80039dc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80039e0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80039e4:	ee17 3a90 	vmov	r3, s15
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	4b14      	ldr	r3, [pc, #80]	@ (8003a3c <Thrust_filter+0x264>)
 80039ec:	805a      	strh	r2, [r3, #2]
			thrust_values = 0;
 80039ee:	4914      	ldr	r1, [pc, #80]	@ (8003a40 <Thrust_filter+0x268>)
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	e9c1 2300 	strd	r2, r3, [r1]
		}
		if(MYDRON.THRUST > 10000){//ograniczenie THRUST
 80039fc:	4b0f      	ldr	r3, [pc, #60]	@ (8003a3c <Thrust_filter+0x264>)
 80039fe:	885b      	ldrh	r3, [r3, #2]
 8003a00:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d903      	bls.n	8003a10 <Thrust_filter+0x238>
			MYDRON.THRUST = 10000;
 8003a08:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <Thrust_filter+0x264>)
 8003a0a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003a0e:	805a      	strh	r2, [r3, #2]
		}
	}
}
 8003a10:	bf00      	nop
 8003a12:	3738      	adds	r7, #56	@ 0x38
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	00000000 	.word	0x00000000
 8003a1c:	409f4000 	.word	0x409f4000
 8003a20:	30553261 	.word	0x30553261
 8003a24:	3f33a92a 	.word	0x3f33a92a
 8003a28:	00004050 	.word	0x00004050
 8003a2c:	00004060 	.word	0x00004060
 8003a30:	00004054 	.word	0x00004054
 8003a34:	00004064 	.word	0x00004064
 8003a38:	00004044 	.word	0x00004044
 8003a3c:	00000160 	.word	0x00000160
 8003a40:	00004048 	.word	0x00004048

08003a44 <PID_cal>:

	*g_ax = *g_ax + PID_FAC[2]*((wanted_pitch - *g_ax) - old_error_pitch);

}

void PID_cal(float *PID_var, float *PID_FAC, uint8_t pry){//pitch = 1, rool = 2, yaw = 3
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	71fb      	strb	r3, [r7, #7]
	switch(pry){
 8003a52:	79fb      	ldrb	r3, [r7, #7]
 8003a54:	3b01      	subs	r3, #1
 8003a56:	2b05      	cmp	r3, #5
 8003a58:	f200 8270 	bhi.w	8003f3c <PID_cal+0x4f8>
 8003a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a64 <PID_cal+0x20>)
 8003a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a62:	bf00      	nop
 8003a64:	08003a7d 	.word	0x08003a7d
 8003a68:	08003b57 	.word	0x08003b57
 8003a6c:	08003c31 	.word	0x08003c31
 8003a70:	08003d51 	.word	0x08003d51
 8003a74:	08003df5 	.word	0x08003df5
 8003a78:	08003e99 	.word	0x08003e99
		case 1://pitch

			*PID_var = PID_FAC[0]*(wanted_pitch - now_pitch);
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	ed93 7a00 	vldr	s14, [r3]
 8003a82:	4ba2      	ldr	r3, [pc, #648]	@ (8003d0c <PID_cal+0x2c8>)
 8003a84:	edd3 6a00 	vldr	s13, [r3]
 8003a88:	4ba1      	ldr	r3, [pc, #644]	@ (8003d10 <PID_cal+0x2cc>)
 8003a8a:	edd3 7a00 	vldr	s15, [r3]
 8003a8e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	edc3 7a00 	vstr	s15, [r3]

			*PID_var = *PID_var + PID_FAC[1]*error_sum_pitch*looptime;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	ed93 7a00 	vldr	s14, [r3]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	3304      	adds	r3, #4
 8003aa6:	edd3 6a00 	vldr	s13, [r3]
 8003aaa:	4b9a      	ldr	r3, [pc, #616]	@ (8003d14 <PID_cal+0x2d0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	ee07 3a90 	vmov	s15, r3
 8003ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ab6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003aba:	4b97      	ldr	r3, [pc, #604]	@ (8003d18 <PID_cal+0x2d4>)
 8003abc:	edd3 7a00 	vldr	s15, [r3]
 8003ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	edc3 7a00 	vstr	s15, [r3]

			PID_FAC[3] = PID_FAC[2]*((wanted_pitch - now_pitch) - old_error_pitch);//policzenie czsci D
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	3308      	adds	r3, #8
 8003ad2:	ed93 7a00 	vldr	s14, [r3]
 8003ad6:	4b8d      	ldr	r3, [pc, #564]	@ (8003d0c <PID_cal+0x2c8>)
 8003ad8:	edd3 6a00 	vldr	s13, [r3]
 8003adc:	4b8c      	ldr	r3, [pc, #560]	@ (8003d10 <PID_cal+0x2cc>)
 8003ade:	edd3 7a00 	vldr	s15, [r3]
 8003ae2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8003d1c <PID_cal+0x2d8>)
 8003ae8:	edd3 7a00 	vldr	s15, [r3]
 8003aec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	330c      	adds	r3, #12
 8003af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003af8:	edc3 7a00 	vstr	s15, [r3]

			//FDP
			//PID_FAC[4] = (PID_FAC[4] * (FDP_D_Gain * looptime) / (1 + (FDP_D_Gain * looptime))) + (PID_FAC[5] * (1 / (1 + (FDP_D_Gain * looptime))));
			PID_FAC[4] = PID_FAC[3];//old d_fac
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	3310      	adds	r3, #16
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	68d2      	ldr	r2, [r2, #12]
 8003b04:	601a      	str	r2, [r3, #0]

			*PID_var = *PID_var + PID_FAC[3];
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	ed93 7a00 	vldr	s14, [r3]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	330c      	adds	r3, #12
 8003b10:	edd3 7a00 	vldr	s15, [r3]
 8003b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	edc3 7a00 	vstr	s15, [r3]

				if(*PID_var > 400){//PID_var jest w o/s, jezeli bendzei chcailo sie obracac szybciej niz.. przekroczy zakres pomiarowy akcelerometru
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	edd3 7a00 	vldr	s15, [r3]
 8003b24:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8003d20 <PID_cal+0x2dc>
 8003b28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b30:	dd02      	ble.n	8003b38 <PID_cal+0xf4>
					*PID_var = 400;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	4a7b      	ldr	r2, [pc, #492]	@ (8003d24 <PID_cal+0x2e0>)
 8003b36:	601a      	str	r2, [r3, #0]
				}
				if(*PID_var < -400){
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	edd3 7a00 	vldr	s15, [r3]
 8003b3e:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8003d28 <PID_cal+0x2e4>
 8003b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b4a:	d400      	bmi.n	8003b4e <PID_cal+0x10a>
					*PID_var = -400;
				}
			break;
 8003b4c:	e1f7      	b.n	8003f3e <PID_cal+0x4fa>
					*PID_var = -400;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	4a76      	ldr	r2, [pc, #472]	@ (8003d2c <PID_cal+0x2e8>)
 8003b52:	601a      	str	r2, [r3, #0]
			break;
 8003b54:	e1f3      	b.n	8003f3e <PID_cal+0x4fa>

		case 2://rool

			*PID_var = PID_FAC[0]*(wanted_rool - now_rool);
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	ed93 7a00 	vldr	s14, [r3]
 8003b5c:	4b74      	ldr	r3, [pc, #464]	@ (8003d30 <PID_cal+0x2ec>)
 8003b5e:	edd3 6a00 	vldr	s13, [r3]
 8003b62:	4b74      	ldr	r3, [pc, #464]	@ (8003d34 <PID_cal+0x2f0>)
 8003b64:	edd3 7a00 	vldr	s15, [r3]
 8003b68:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	edc3 7a00 	vstr	s15, [r3]

			*PID_var = *PID_var + PID_FAC[1]*error_sum_rool*looptime;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	ed93 7a00 	vldr	s14, [r3]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	3304      	adds	r3, #4
 8003b80:	edd3 6a00 	vldr	s13, [r3]
 8003b84:	4b6c      	ldr	r3, [pc, #432]	@ (8003d38 <PID_cal+0x2f4>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	ee07 3a90 	vmov	s15, r3
 8003b8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b90:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003b94:	4b60      	ldr	r3, [pc, #384]	@ (8003d18 <PID_cal+0x2d4>)
 8003b96:	edd3 7a00 	vldr	s15, [r3]
 8003b9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	edc3 7a00 	vstr	s15, [r3]

			PID_FAC[3] =  PID_FAC[2]*((wanted_rool - now_rool) - old_error_rool);
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	3308      	adds	r3, #8
 8003bac:	ed93 7a00 	vldr	s14, [r3]
 8003bb0:	4b5f      	ldr	r3, [pc, #380]	@ (8003d30 <PID_cal+0x2ec>)
 8003bb2:	edd3 6a00 	vldr	s13, [r3]
 8003bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8003d34 <PID_cal+0x2f0>)
 8003bb8:	edd3 7a00 	vldr	s15, [r3]
 8003bbc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003bc0:	4b5e      	ldr	r3, [pc, #376]	@ (8003d3c <PID_cal+0x2f8>)
 8003bc2:	edd3 7a00 	vldr	s15, [r3]
 8003bc6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	330c      	adds	r3, #12
 8003bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bd2:	edc3 7a00 	vstr	s15, [r3]

			//FDP
			//PID_FAC[4] = (PID_FAC[4] * (FDP_D_Gain * looptime) / (1 + (FDP_D_Gain * looptime))) + (PID_FAC[5] * (1 / (1 + (FDP_D_Gain * looptime))));
			PID_FAC[4] = PID_FAC[3];//old d_fac
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	3310      	adds	r3, #16
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	68d2      	ldr	r2, [r2, #12]
 8003bde:	601a      	str	r2, [r3, #0]

			*PID_var = *PID_var + PID_FAC[3];
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	ed93 7a00 	vldr	s14, [r3]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	330c      	adds	r3, #12
 8003bea:	edd3 7a00 	vldr	s15, [r3]
 8003bee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	edc3 7a00 	vstr	s15, [r3]

			if(*PID_var > 400){
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	edd3 7a00 	vldr	s15, [r3]
 8003bfe:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003d20 <PID_cal+0x2dc>
 8003c02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0a:	dd02      	ble.n	8003c12 <PID_cal+0x1ce>
				*PID_var = 400;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4a45      	ldr	r2, [pc, #276]	@ (8003d24 <PID_cal+0x2e0>)
 8003c10:	601a      	str	r2, [r3, #0]
			}
			if(*PID_var < -400){
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	edd3 7a00 	vldr	s15, [r3]
 8003c18:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003d28 <PID_cal+0x2e4>
 8003c1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c24:	d400      	bmi.n	8003c28 <PID_cal+0x1e4>
				*PID_var = -400;
			}
			break;
 8003c26:	e18a      	b.n	8003f3e <PID_cal+0x4fa>
				*PID_var = -400;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4a40      	ldr	r2, [pc, #256]	@ (8003d2c <PID_cal+0x2e8>)
 8003c2c:	601a      	str	r2, [r3, #0]
			break;
 8003c2e:	e186      	b.n	8003f3e <PID_cal+0x4fa>

		case 3:

			*PID_var = PID_FAC[0]*(wanted_yaw - now_yaw);
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	ed93 7a00 	vldr	s14, [r3]
 8003c36:	4b42      	ldr	r3, [pc, #264]	@ (8003d40 <PID_cal+0x2fc>)
 8003c38:	edd3 6a00 	vldr	s13, [r3]
 8003c3c:	4b41      	ldr	r3, [pc, #260]	@ (8003d44 <PID_cal+0x300>)
 8003c3e:	edd3 7a00 	vldr	s15, [r3]
 8003c42:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	edc3 7a00 	vstr	s15, [r3]

			*PID_var = *PID_var + PID_FAC[1]*error_sum_yaw*looptime;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	ed93 7a00 	vldr	s14, [r3]
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	edd3 6a00 	vldr	s13, [r3]
 8003c5e:	4b3a      	ldr	r3, [pc, #232]	@ (8003d48 <PID_cal+0x304>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	ee07 3a90 	vmov	s15, r3
 8003c66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c6a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003d18 <PID_cal+0x2d4>)
 8003c70:	edd3 7a00 	vldr	s15, [r3]
 8003c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	edc3 7a00 	vstr	s15, [r3]

			PID_FAC[3] = PID_FAC[2]*((wanted_yaw - now_yaw) - old_error_yaw);
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	3308      	adds	r3, #8
 8003c86:	ed93 7a00 	vldr	s14, [r3]
 8003c8a:	4b2d      	ldr	r3, [pc, #180]	@ (8003d40 <PID_cal+0x2fc>)
 8003c8c:	edd3 6a00 	vldr	s13, [r3]
 8003c90:	4b2c      	ldr	r3, [pc, #176]	@ (8003d44 <PID_cal+0x300>)
 8003c92:	edd3 7a00 	vldr	s15, [r3]
 8003c96:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8003d4c <PID_cal+0x308>)
 8003c9c:	edd3 7a00 	vldr	s15, [r3]
 8003ca0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	330c      	adds	r3, #12
 8003ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cac:	edc3 7a00 	vstr	s15, [r3]

			//FDP
			//PID_FAC[4] = (PID_FAC[4] * (FDP_D_Gain * looptime) / (1 + (FDP_D_Gain * looptime))) + (PID_FAC[5] * (1 / (1 + (FDP_D_Gain * looptime))));
			PID_FAC[4] = PID_FAC[3];//old d_fac
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	3310      	adds	r3, #16
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	68d2      	ldr	r2, [r2, #12]
 8003cb8:	601a      	str	r2, [r3, #0]

			*PID_var = *PID_var + PID_FAC[3];
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	ed93 7a00 	vldr	s14, [r3]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	330c      	adds	r3, #12
 8003cc4:	edd3 7a00 	vldr	s15, [r3]
 8003cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	edc3 7a00 	vstr	s15, [r3]

			if(*PID_var > 400){
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	edd3 7a00 	vldr	s15, [r3]
 8003cd8:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003d20 <PID_cal+0x2dc>
 8003cdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce4:	dd02      	ble.n	8003cec <PID_cal+0x2a8>
				*PID_var = 400;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4a0e      	ldr	r2, [pc, #56]	@ (8003d24 <PID_cal+0x2e0>)
 8003cea:	601a      	str	r2, [r3, #0]
			}
			if(*PID_var < -400){
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	edd3 7a00 	vldr	s15, [r3]
 8003cf2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003d28 <PID_cal+0x2e4>
 8003cf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfe:	d400      	bmi.n	8003d02 <PID_cal+0x2be>
				*PID_var = -400;
			}
			break;
 8003d00:	e11d      	b.n	8003f3e <PID_cal+0x4fa>
				*PID_var = -400;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4a09      	ldr	r2, [pc, #36]	@ (8003d2c <PID_cal+0x2e8>)
 8003d06:	601a      	str	r2, [r3, #0]
			break;
 8003d08:	e119      	b.n	8003f3e <PID_cal+0x4fa>
 8003d0a:	bf00      	nop
 8003d0c:	00004050 	.word	0x00004050
 8003d10:	00004060 	.word	0x00004060
 8003d14:	00004084 	.word	0x00004084
 8003d18:	0801e7d4 	.word	0x0801e7d4
 8003d1c:	0000406c 	.word	0x0000406c
 8003d20:	43c80000 	.word	0x43c80000
 8003d24:	43c80000 	.word	0x43c80000
 8003d28:	c3c80000 	.word	0xc3c80000
 8003d2c:	c3c80000 	.word	0xc3c80000
 8003d30:	00004054 	.word	0x00004054
 8003d34:	00004064 	.word	0x00004064
 8003d38:	00004088 	.word	0x00004088
 8003d3c:	00004070 	.word	0x00004070
 8003d40:	00004058 	.word	0x00004058
 8003d44:	00004068 	.word	0x00004068
 8003d48:	0000408c 	.word	0x0000408c
 8003d4c:	00004074 	.word	0x00004074

		case 4:// angular rates pitch

			*PID_var = PID_FAC[0]*(pid_pitch - gx);
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	ed93 7a00 	vldr	s14, [r3]
 8003d56:	4b7d      	ldr	r3, [pc, #500]	@ (8003f4c <PID_cal+0x508>)
 8003d58:	edd3 6a00 	vldr	s13, [r3]
 8003d5c:	4b7c      	ldr	r3, [pc, #496]	@ (8003f50 <PID_cal+0x50c>)
 8003d5e:	edd3 7a00 	vldr	s15, [r3]
 8003d62:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	edc3 7a00 	vstr	s15, [r3]

			*PID_var = *PID_var + PID_FAC[1]*error_sum_angular_rate_pitch*looptime;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	ed93 7a00 	vldr	s14, [r3]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	3304      	adds	r3, #4
 8003d7a:	edd3 6a00 	vldr	s13, [r3]
 8003d7e:	4b75      	ldr	r3, [pc, #468]	@ (8003f54 <PID_cal+0x510>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	ee07 3a90 	vmov	s15, r3
 8003d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003d8e:	4b72      	ldr	r3, [pc, #456]	@ (8003f58 <PID_cal+0x514>)
 8003d90:	edd3 7a00 	vldr	s15, [r3]
 8003d94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	edc3 7a00 	vstr	s15, [r3]


			PID_FAC[3] = PID_FAC[2]*((pid_pitch - gx) - old_error_angular_rate_pitch);//policzenie czsci D
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	3308      	adds	r3, #8
 8003da6:	ed93 7a00 	vldr	s14, [r3]
 8003daa:	4b68      	ldr	r3, [pc, #416]	@ (8003f4c <PID_cal+0x508>)
 8003dac:	edd3 6a00 	vldr	s13, [r3]
 8003db0:	4b67      	ldr	r3, [pc, #412]	@ (8003f50 <PID_cal+0x50c>)
 8003db2:	edd3 7a00 	vldr	s15, [r3]
 8003db6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003dba:	4b68      	ldr	r3, [pc, #416]	@ (8003f5c <PID_cal+0x518>)
 8003dbc:	edd3 7a00 	vldr	s15, [r3]
 8003dc0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	330c      	adds	r3, #12
 8003dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dcc:	edc3 7a00 	vstr	s15, [r3]

			//FDP
			//PID_FAC[4] = (PID_FAC[4] * (FDP_D_Gain_AR * looptime) / (1 + (FDP_D_Gain_AR * looptime))) + (PID_FAC[5] * (1 / (1 + (FDP_D_Gain_AR * looptime))));
			PID_FAC[4] = PID_FAC[3];//old d_fac
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	3310      	adds	r3, #16
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	68d2      	ldr	r2, [r2, #12]
 8003dd8:	601a      	str	r2, [r3, #0]

			*PID_var = *PID_var + PID_FAC[3];
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	ed93 7a00 	vldr	s14, [r3]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	330c      	adds	r3, #12
 8003de4:	edd3 7a00 	vldr	s15, [r3]
 8003de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	edc3 7a00 	vstr	s15, [r3]

			break;
 8003df2:	e0a4      	b.n	8003f3e <PID_cal+0x4fa>

		case 5:// angular rates rool

			*PID_var = PID_FAC[0]*(pid_rool - gy);
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	ed93 7a00 	vldr	s14, [r3]
 8003dfa:	4b59      	ldr	r3, [pc, #356]	@ (8003f60 <PID_cal+0x51c>)
 8003dfc:	edd3 6a00 	vldr	s13, [r3]
 8003e00:	4b58      	ldr	r3, [pc, #352]	@ (8003f64 <PID_cal+0x520>)
 8003e02:	edd3 7a00 	vldr	s15, [r3]
 8003e06:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	edc3 7a00 	vstr	s15, [r3]

			*PID_var = *PID_var + PID_FAC[1]*error_sum_angular_rate_rool*looptime;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	ed93 7a00 	vldr	s14, [r3]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	edd3 6a00 	vldr	s13, [r3]
 8003e22:	4b51      	ldr	r3, [pc, #324]	@ (8003f68 <PID_cal+0x524>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	ee07 3a90 	vmov	s15, r3
 8003e2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e2e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003e32:	4b49      	ldr	r3, [pc, #292]	@ (8003f58 <PID_cal+0x514>)
 8003e34:	edd3 7a00 	vldr	s15, [r3]
 8003e38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	edc3 7a00 	vstr	s15, [r3]

			PID_FAC[3] =  PID_FAC[2]*((pid_rool - gy) - old_error_angular_rate_rool);
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	3308      	adds	r3, #8
 8003e4a:	ed93 7a00 	vldr	s14, [r3]
 8003e4e:	4b44      	ldr	r3, [pc, #272]	@ (8003f60 <PID_cal+0x51c>)
 8003e50:	edd3 6a00 	vldr	s13, [r3]
 8003e54:	4b43      	ldr	r3, [pc, #268]	@ (8003f64 <PID_cal+0x520>)
 8003e56:	edd3 7a00 	vldr	s15, [r3]
 8003e5a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003e5e:	4b43      	ldr	r3, [pc, #268]	@ (8003f6c <PID_cal+0x528>)
 8003e60:	edd3 7a00 	vldr	s15, [r3]
 8003e64:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	330c      	adds	r3, #12
 8003e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e70:	edc3 7a00 	vstr	s15, [r3]

			//FDP
			//PID_FAC[4] = (PID_FAC[4] * (FDP_D_Gain_AR * looptime) / (1 + (FDP_D_Gain_AR * looptime))) + (PID_FAC[5] * (1 / (1 + (FDP_D_Gain_AR * looptime))));
			PID_FAC[4] = PID_FAC[3];//old d_fac
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	3310      	adds	r3, #16
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	68d2      	ldr	r2, [r2, #12]
 8003e7c:	601a      	str	r2, [r3, #0]

			*PID_var = *PID_var + PID_FAC[3];
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	ed93 7a00 	vldr	s14, [r3]
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	330c      	adds	r3, #12
 8003e88:	edd3 7a00 	vldr	s15, [r3]
 8003e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	edc3 7a00 	vstr	s15, [r3]
			break;
 8003e96:	e052      	b.n	8003f3e <PID_cal+0x4fa>

		case 6:// angular rates yaw

			*PID_var = PID_FAC[0]*(pid_yaw - gz);
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	ed93 7a00 	vldr	s14, [r3]
 8003e9e:	4b34      	ldr	r3, [pc, #208]	@ (8003f70 <PID_cal+0x52c>)
 8003ea0:	edd3 6a00 	vldr	s13, [r3]
 8003ea4:	4b33      	ldr	r3, [pc, #204]	@ (8003f74 <PID_cal+0x530>)
 8003ea6:	edd3 7a00 	vldr	s15, [r3]
 8003eaa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	edc3 7a00 	vstr	s15, [r3]

			*PID_var = *PID_var + PID_FAC[1]*error_sum_angular_rate_yaw*looptime;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	ed93 7a00 	vldr	s14, [r3]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	edd3 6a00 	vldr	s13, [r3]
 8003ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8003f78 <PID_cal+0x534>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	ee07 3a90 	vmov	s15, r3
 8003ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ed2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003ed6:	4b20      	ldr	r3, [pc, #128]	@ (8003f58 <PID_cal+0x514>)
 8003ed8:	edd3 7a00 	vldr	s15, [r3]
 8003edc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	edc3 7a00 	vstr	s15, [r3]

			PID_FAC[3] = PID_FAC[2]*((pid_yaw - gz) - old_error_angular_rate_yaw);
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	3308      	adds	r3, #8
 8003eee:	ed93 7a00 	vldr	s14, [r3]
 8003ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8003f70 <PID_cal+0x52c>)
 8003ef4:	edd3 6a00 	vldr	s13, [r3]
 8003ef8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f74 <PID_cal+0x530>)
 8003efa:	edd3 7a00 	vldr	s15, [r3]
 8003efe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003f02:	4b1e      	ldr	r3, [pc, #120]	@ (8003f7c <PID_cal+0x538>)
 8003f04:	edd3 7a00 	vldr	s15, [r3]
 8003f08:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	330c      	adds	r3, #12
 8003f10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f14:	edc3 7a00 	vstr	s15, [r3]

			//FDP
			//PID_FAC[4] = (PID_FAC[4] * (FDP_D_Gain_AR * looptime) / (1 + (FDP_D_Gain_AR * looptime))) + (PID_FAC[5] * (1 / (1 + (FDP_D_Gain_AR * looptime))));//todo
			PID_FAC[4] = PID_FAC[3];//old d_fac
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	3310      	adds	r3, #16
 8003f1c:	68ba      	ldr	r2, [r7, #8]
 8003f1e:	68d2      	ldr	r2, [r2, #12]
 8003f20:	601a      	str	r2, [r3, #0]

			*PID_var = *PID_var + PID_FAC[3];
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	ed93 7a00 	vldr	s14, [r3]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	330c      	adds	r3, #12
 8003f2c:	edd3 7a00 	vldr	s15, [r3]
 8003f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	edc3 7a00 	vstr	s15, [r3]
			break;
 8003f3a:	e000      	b.n	8003f3e <PID_cal+0x4fa>
		default:
			break;
 8003f3c:	bf00      	nop
	}
}
 8003f3e:	bf00      	nop
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	0000409c 	.word	0x0000409c
 8003f50:	0000000c 	.word	0x0000000c
 8003f54:	00004090 	.word	0x00004090
 8003f58:	0801e7d4 	.word	0x0801e7d4
 8003f5c:	00004078 	.word	0x00004078
 8003f60:	000040a4 	.word	0x000040a4
 8003f64:	00000010 	.word	0x00000010
 8003f68:	00004094 	.word	0x00004094
 8003f6c:	0000407c 	.word	0x0000407c
 8003f70:	000040a0 	.word	0x000040a0
 8003f74:	00000014 	.word	0x00000014
 8003f78:	00004098 	.word	0x00004098
 8003f7c:	00004080 	.word	0x00004080

08003f80 <Get_batteryvalue>:

void Get_batteryvalue(void){
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
	 * 10V musi byc czyli 2,7027V
	 *	2,7027V to 3353
	 *	3400
	*/

	MYDRON.batterysize = (analogmess - 3353)/7.42;
 8003f84:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff8 <Get_batteryvalue+0x78>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f6a3 5319 	subw	r3, r3, #3353	@ 0xd19
 8003f8c:	ee07 3a90 	vmov	s15, r3
 8003f90:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003f94:	ed9f 5b16 	vldr	d5, [pc, #88]	@ 8003ff0 <Get_batteryvalue+0x70>
 8003f98:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003f9c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003fa0:	ee17 3a90 	vmov	r3, s15
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	4b15      	ldr	r3, [pc, #84]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fa8:	801a      	strh	r2, [r3, #0]
	if(MYDRON.batterysize >= 100){
 8003faa:	4b14      	ldr	r3, [pc, #80]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	2b63      	cmp	r3, #99	@ 0x63
 8003fb0:	d902      	bls.n	8003fb8 <Get_batteryvalue+0x38>
		MYDRON.batterysize = 100;
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fb4:	2264      	movs	r2, #100	@ 0x64
 8003fb6:	801a      	strh	r2, [r3, #0]
	}

	if(MYDRON.batterysize < 25){
 8003fb8:	4b10      	ldr	r3, [pc, #64]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fba:	881b      	ldrh	r3, [r3, #0]
 8003fbc:	2b18      	cmp	r3, #24
 8003fbe:	d802      	bhi.n	8003fc6 <Get_batteryvalue+0x46>
		MYDRON.dron_status.Battery = DRON_BATTERY_RUN_OUT;
 8003fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fc2:	2207      	movs	r2, #7
 8003fc4:	829a      	strh	r2, [r3, #20]
	}
	if(MYDRON.batterysize <= 10){
 8003fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	2b0a      	cmp	r3, #10
 8003fcc:	d802      	bhi.n	8003fd4 <Get_batteryvalue+0x54>
		MYDRON.dron_status.Battery = DRON_BATTERY_CRIT_VAL;
 8003fce:	4b0b      	ldr	r3, [pc, #44]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fd0:	2209      	movs	r2, #9
 8003fd2:	829a      	strh	r2, [r3, #20]
	}
	if(MYDRON.batterysize >= 25){
 8003fd4:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fd6:	881b      	ldrh	r3, [r3, #0]
 8003fd8:	2b18      	cmp	r3, #24
 8003fda:	d902      	bls.n	8003fe2 <Get_batteryvalue+0x62>
		MYDRON.dron_status.Battery = DRON_BATTERY_OK;
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <Get_batteryvalue+0x7c>)
 8003fde:	2208      	movs	r2, #8
 8003fe0:	829a      	strh	r2, [r3, #20]
	}
}
 8003fe2:	bf00      	nop
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	f3af 8000 	nop.w
 8003ff0:	7ae147ae 	.word	0x7ae147ae
 8003ff4:	401dae14 	.word	0x401dae14
 8003ff8:	24000ed0 	.word	0x24000ed0
 8003ffc:	00000160 	.word	0x00000160

08004000 <SELECT>:
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
 8004004:	2200      	movs	r2, #0
 8004006:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800400a:	4802      	ldr	r0, [pc, #8]	@ (8004014 <SELECT+0x14>)
 800400c:	f00a fa08 	bl	800e420 <HAL_GPIO_WritePin>
 8004010:	bf00      	nop
 8004012:	bd80      	pop	{r7, pc}
 8004014:	58020c00 	.word	0x58020c00

08004018 <DESELECT>:
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
 800401c:	2201      	movs	r2, #1
 800401e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004022:	4802      	ldr	r0, [pc, #8]	@ (800402c <DESELECT+0x14>)
 8004024:	f00a f9fc 	bl	800e420 <HAL_GPIO_WritePin>
 8004028:	bf00      	nop
 800402a:	bd80      	pop	{r7, pc}
 800402c:	58020c00 	.word	0x58020c00

08004030 <SPI_TxByte>:
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	71fb      	strb	r3, [r7, #7]
 800403a:	bf00      	nop
 800403c:	4b07      	ldr	r3, [pc, #28]	@ (800405c <SPI_TxByte+0x2c>)
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004044:	2b20      	cmp	r3, #32
 8004046:	d1f9      	bne.n	800403c <SPI_TxByte+0xc>
 8004048:	1df9      	adds	r1, r7, #7
 800404a:	2364      	movs	r3, #100	@ 0x64
 800404c:	2201      	movs	r2, #1
 800404e:	4804      	ldr	r0, [pc, #16]	@ (8004060 <SPI_TxByte+0x30>)
 8004050:	f010 fb42 	bl	80146d8 <HAL_SPI_Transmit>
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40020010 	.word	0x40020010
 8004060:	240001ec 	.word	0x240001ec

08004064 <SPI_TxBuffer>:
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	460b      	mov	r3, r1
 800406e:	807b      	strh	r3, [r7, #2]
 8004070:	bf00      	nop
 8004072:	4b08      	ldr	r3, [pc, #32]	@ (8004094 <SPI_TxBuffer+0x30>)
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800407a:	2b20      	cmp	r3, #32
 800407c:	d1f9      	bne.n	8004072 <SPI_TxBuffer+0xe>
 800407e:	887b      	ldrh	r3, [r7, #2]
 8004080:	461a      	mov	r2, r3
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	4804      	ldr	r0, [pc, #16]	@ (8004098 <SPI_TxBuffer+0x34>)
 8004086:	f011 fac1 	bl	801560c <HAL_SPI_Transmit_DMA>
 800408a:	bf00      	nop
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40020010 	.word	0x40020010
 8004098:	240001ec 	.word	0x240001ec

0800409c <SPI_RxByte>:
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af02      	add	r7, sp, #8
 80040a2:	23ff      	movs	r3, #255	@ 0xff
 80040a4:	71fb      	strb	r3, [r7, #7]
 80040a6:	bf00      	nop
 80040a8:	4b09      	ldr	r3, [pc, #36]	@ (80040d0 <SPI_RxByte+0x34>)
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d1f9      	bne.n	80040a8 <SPI_RxByte+0xc>
 80040b4:	1dba      	adds	r2, r7, #6
 80040b6:	1df9      	adds	r1, r7, #7
 80040b8:	2364      	movs	r3, #100	@ 0x64
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	2301      	movs	r3, #1
 80040be:	4805      	ldr	r0, [pc, #20]	@ (80040d4 <SPI_RxByte+0x38>)
 80040c0:	f010 ff6a 	bl	8014f98 <HAL_SPI_TransmitReceive>
 80040c4:	79bb      	ldrb	r3, [r7, #6]
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40020010 	.word	0x40020010
 80040d4:	240001ec 	.word	0x240001ec

080040d8 <SPI_RxBytePtr>:
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	f7ff ffdc 	bl	800409c <SPI_RxByte>
 80040e4:	4603      	mov	r3, r0
 80040e6:	461a      	mov	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	701a      	strb	r2, [r3, #0]
 80040ec:	bf00      	nop
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <SD_ReadyWait>:
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004124 <SD_ReadyWait+0x30>)
 80040fc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004100:	801a      	strh	r2, [r3, #0]
 8004102:	f7ff ffcb 	bl	800409c <SPI_RxByte>
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	2bff      	cmp	r3, #255	@ 0xff
 800410e:	d004      	beq.n	800411a <SD_ReadyWait+0x26>
 8004110:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <SD_ReadyWait+0x30>)
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f3      	bne.n	8004102 <SD_ReadyWait+0xe>
 800411a:	79fb      	ldrb	r3, [r7, #7]
 800411c:	4618      	mov	r0, r3
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	2400037c 	.word	0x2400037c

08004128 <SD_PowerOn>:
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	f7ff ff70 	bl	8004018 <DESELECT>
 8004138:	2300      	movs	r3, #0
 800413a:	60bb      	str	r3, [r7, #8]
 800413c:	e005      	b.n	800414a <SD_PowerOn+0x22>
 800413e:	20ff      	movs	r0, #255	@ 0xff
 8004140:	f7ff ff76 	bl	8004030 <SPI_TxByte>
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	3301      	adds	r3, #1
 8004148:	60bb      	str	r3, [r7, #8]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b09      	cmp	r3, #9
 800414e:	ddf6      	ble.n	800413e <SD_PowerOn+0x16>
 8004150:	f7ff ff56 	bl	8004000 <SELECT>
 8004154:	2340      	movs	r3, #64	@ 0x40
 8004156:	703b      	strb	r3, [r7, #0]
 8004158:	2300      	movs	r3, #0
 800415a:	707b      	strb	r3, [r7, #1]
 800415c:	2300      	movs	r3, #0
 800415e:	70bb      	strb	r3, [r7, #2]
 8004160:	2300      	movs	r3, #0
 8004162:	70fb      	strb	r3, [r7, #3]
 8004164:	2300      	movs	r3, #0
 8004166:	713b      	strb	r3, [r7, #4]
 8004168:	2395      	movs	r3, #149	@ 0x95
 800416a:	717b      	strb	r3, [r7, #5]
 800416c:	463b      	mov	r3, r7
 800416e:	2106      	movs	r1, #6
 8004170:	4618      	mov	r0, r3
 8004172:	f7ff ff77 	bl	8004064 <SPI_TxBuffer>
 8004176:	e002      	b.n	800417e <SD_PowerOn+0x56>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	3b01      	subs	r3, #1
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	f7ff ff8d 	bl	800409c <SPI_RxByte>
 8004182:	4603      	mov	r3, r0
 8004184:	2b01      	cmp	r3, #1
 8004186:	d002      	beq.n	800418e <SD_PowerOn+0x66>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1f4      	bne.n	8004178 <SD_PowerOn+0x50>
 800418e:	f7ff ff43 	bl	8004018 <DESELECT>
 8004192:	20ff      	movs	r0, #255	@ 0xff
 8004194:	f7ff ff4c 	bl	8004030 <SPI_TxByte>
 8004198:	4b03      	ldr	r3, [pc, #12]	@ (80041a8 <SD_PowerOn+0x80>)
 800419a:	2201      	movs	r2, #1
 800419c:	701a      	strb	r2, [r3, #0]
 800419e:	bf00      	nop
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	24000195 	.word	0x24000195

080041ac <SD_PowerOff>:
 80041ac:	b480      	push	{r7}
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	4b03      	ldr	r3, [pc, #12]	@ (80041c0 <SD_PowerOff+0x14>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	701a      	strb	r2, [r3, #0]
 80041b6:	bf00      	nop
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr
 80041c0:	24000195 	.word	0x24000195

080041c4 <SD_CheckPower>:
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	4b03      	ldr	r3, [pc, #12]	@ (80041d8 <SD_CheckPower+0x14>)
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	24000195 	.word	0x24000195

080041dc <SD_RxDataBlock>:
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
 80041e6:	4b14      	ldr	r3, [pc, #80]	@ (8004238 <SD_RxDataBlock+0x5c>)
 80041e8:	220a      	movs	r2, #10
 80041ea:	801a      	strh	r2, [r3, #0]
 80041ec:	f7ff ff56 	bl	800409c <SPI_RxByte>
 80041f0:	4603      	mov	r3, r0
 80041f2:	73fb      	strb	r3, [r7, #15]
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	2bff      	cmp	r3, #255	@ 0xff
 80041f8:	d104      	bne.n	8004204 <SD_RxDataBlock+0x28>
 80041fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004238 <SD_RxDataBlock+0x5c>)
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1f3      	bne.n	80041ec <SD_RxDataBlock+0x10>
 8004204:	7bfb      	ldrb	r3, [r7, #15]
 8004206:	2bfe      	cmp	r3, #254	@ 0xfe
 8004208:	d001      	beq.n	800420e <SD_RxDataBlock+0x32>
 800420a:	2300      	movs	r3, #0
 800420c:	e00f      	b.n	800422e <SD_RxDataBlock+0x52>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	607a      	str	r2, [r7, #4]
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff ff5f 	bl	80040d8 <SPI_RxBytePtr>
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	1e5a      	subs	r2, r3, #1
 800421e:	603a      	str	r2, [r7, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1f4      	bne.n	800420e <SD_RxDataBlock+0x32>
 8004224:	f7ff ff3a 	bl	800409c <SPI_RxByte>
 8004228:	f7ff ff38 	bl	800409c <SPI_RxByte>
 800422c:	2301      	movs	r3, #1
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	24000378 	.word	0x24000378

0800423c <SD_TxDataBlock>:
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	460b      	mov	r3, r1
 8004246:	70fb      	strb	r3, [r7, #3]
 8004248:	2300      	movs	r3, #0
 800424a:	73bb      	strb	r3, [r7, #14]
 800424c:	f7ff ff52 	bl	80040f4 <SD_ReadyWait>
 8004250:	4603      	mov	r3, r0
 8004252:	2bff      	cmp	r3, #255	@ 0xff
 8004254:	d001      	beq.n	800425a <SD_TxDataBlock+0x1e>
 8004256:	2300      	movs	r3, #0
 8004258:	e02f      	b.n	80042ba <SD_TxDataBlock+0x7e>
 800425a:	78fb      	ldrb	r3, [r7, #3]
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff fee7 	bl	8004030 <SPI_TxByte>
 8004262:	78fb      	ldrb	r3, [r7, #3]
 8004264:	2bfd      	cmp	r3, #253	@ 0xfd
 8004266:	d020      	beq.n	80042aa <SD_TxDataBlock+0x6e>
 8004268:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff fef9 	bl	8004064 <SPI_TxBuffer>
 8004272:	f7ff ff13 	bl	800409c <SPI_RxByte>
 8004276:	f7ff ff11 	bl	800409c <SPI_RxByte>
 800427a:	e00b      	b.n	8004294 <SD_TxDataBlock+0x58>
 800427c:	f7ff ff0e 	bl	800409c <SPI_RxByte>
 8004280:	4603      	mov	r3, r0
 8004282:	73fb      	strb	r3, [r7, #15]
 8004284:	7bfb      	ldrb	r3, [r7, #15]
 8004286:	f003 031f 	and.w	r3, r3, #31
 800428a:	2b05      	cmp	r3, #5
 800428c:	d006      	beq.n	800429c <SD_TxDataBlock+0x60>
 800428e:	7bbb      	ldrb	r3, [r7, #14]
 8004290:	3301      	adds	r3, #1
 8004292:	73bb      	strb	r3, [r7, #14]
 8004294:	7bbb      	ldrb	r3, [r7, #14]
 8004296:	2b40      	cmp	r3, #64	@ 0x40
 8004298:	d9f0      	bls.n	800427c <SD_TxDataBlock+0x40>
 800429a:	e000      	b.n	800429e <SD_TxDataBlock+0x62>
 800429c:	bf00      	nop
 800429e:	bf00      	nop
 80042a0:	f7ff fefc 	bl	800409c <SPI_RxByte>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0fa      	beq.n	80042a0 <SD_TxDataBlock+0x64>
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	f003 031f 	and.w	r3, r3, #31
 80042b0:	2b05      	cmp	r3, #5
 80042b2:	d101      	bne.n	80042b8 <SD_TxDataBlock+0x7c>
 80042b4:	2301      	movs	r3, #1
 80042b6:	e000      	b.n	80042ba <SD_TxDataBlock+0x7e>
 80042b8:	2300      	movs	r3, #0
 80042ba:	4618      	mov	r0, r3
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <SD_SendCmd>:
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	4603      	mov	r3, r0
 80042ca:	6039      	str	r1, [r7, #0]
 80042cc:	71fb      	strb	r3, [r7, #7]
 80042ce:	f7ff ff11 	bl	80040f4 <SD_ReadyWait>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2bff      	cmp	r3, #255	@ 0xff
 80042d6:	d001      	beq.n	80042dc <SD_SendCmd+0x1a>
 80042d8:	23ff      	movs	r3, #255	@ 0xff
 80042da:	e042      	b.n	8004362 <SD_SendCmd+0xa0>
 80042dc:	79fb      	ldrb	r3, [r7, #7]
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff fea6 	bl	8004030 <SPI_TxByte>
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	0e1b      	lsrs	r3, r3, #24
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7ff fea0 	bl	8004030 <SPI_TxByte>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	0c1b      	lsrs	r3, r3, #16
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7ff fe9a 	bl	8004030 <SPI_TxByte>
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	0a1b      	lsrs	r3, r3, #8
 8004300:	b2db      	uxtb	r3, r3
 8004302:	4618      	mov	r0, r3
 8004304:	f7ff fe94 	bl	8004030 <SPI_TxByte>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	b2db      	uxtb	r3, r3
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff fe8f 	bl	8004030 <SPI_TxByte>
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	2b40      	cmp	r3, #64	@ 0x40
 8004316:	d102      	bne.n	800431e <SD_SendCmd+0x5c>
 8004318:	2395      	movs	r3, #149	@ 0x95
 800431a:	73fb      	strb	r3, [r7, #15]
 800431c:	e007      	b.n	800432e <SD_SendCmd+0x6c>
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	2b48      	cmp	r3, #72	@ 0x48
 8004322:	d102      	bne.n	800432a <SD_SendCmd+0x68>
 8004324:	2387      	movs	r3, #135	@ 0x87
 8004326:	73fb      	strb	r3, [r7, #15]
 8004328:	e001      	b.n	800432e <SD_SendCmd+0x6c>
 800432a:	2301      	movs	r3, #1
 800432c:	73fb      	strb	r3, [r7, #15]
 800432e:	7bfb      	ldrb	r3, [r7, #15]
 8004330:	4618      	mov	r0, r3
 8004332:	f7ff fe7d 	bl	8004030 <SPI_TxByte>
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	2b4c      	cmp	r3, #76	@ 0x4c
 800433a:	d101      	bne.n	8004340 <SD_SendCmd+0x7e>
 800433c:	f7ff feae 	bl	800409c <SPI_RxByte>
 8004340:	230a      	movs	r3, #10
 8004342:	73bb      	strb	r3, [r7, #14]
 8004344:	f7ff feaa 	bl	800409c <SPI_RxByte>
 8004348:	4603      	mov	r3, r0
 800434a:	737b      	strb	r3, [r7, #13]
 800434c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004350:	2b00      	cmp	r3, #0
 8004352:	da05      	bge.n	8004360 <SD_SendCmd+0x9e>
 8004354:	7bbb      	ldrb	r3, [r7, #14]
 8004356:	3b01      	subs	r3, #1
 8004358:	73bb      	strb	r3, [r7, #14]
 800435a:	7bbb      	ldrb	r3, [r7, #14]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f1      	bne.n	8004344 <SD_SendCmd+0x82>
 8004360:	7b7b      	ldrb	r3, [r7, #13]
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
	...

0800436c <SD_disk_initialize>:
 800436c:	b590      	push	{r4, r7, lr}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	71fb      	strb	r3, [r7, #7]
 8004376:	79fb      	ldrb	r3, [r7, #7]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <SD_disk_initialize+0x14>
 800437c:	2301      	movs	r3, #1
 800437e:	e0d6      	b.n	800452e <SD_disk_initialize+0x1c2>
 8004380:	4b6d      	ldr	r3, [pc, #436]	@ (8004538 <SD_disk_initialize+0x1cc>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	b2db      	uxtb	r3, r3
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <SD_disk_initialize+0x2a>
 800438e:	4b6a      	ldr	r3, [pc, #424]	@ (8004538 <SD_disk_initialize+0x1cc>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	e0cb      	b.n	800452e <SD_disk_initialize+0x1c2>
 8004396:	f7ff fec7 	bl	8004128 <SD_PowerOn>
 800439a:	f7ff fe31 	bl	8004000 <SELECT>
 800439e:	2300      	movs	r3, #0
 80043a0:	73bb      	strb	r3, [r7, #14]
 80043a2:	2100      	movs	r1, #0
 80043a4:	2040      	movs	r0, #64	@ 0x40
 80043a6:	f7ff ff8c 	bl	80042c2 <SD_SendCmd>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	f040 80a6 	bne.w	80044fe <SD_disk_initialize+0x192>
 80043b2:	4b62      	ldr	r3, [pc, #392]	@ (800453c <SD_disk_initialize+0x1d0>)
 80043b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80043b8:	801a      	strh	r2, [r3, #0]
 80043ba:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80043be:	2048      	movs	r0, #72	@ 0x48
 80043c0:	f7ff ff7f 	bl	80042c2 <SD_SendCmd>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d158      	bne.n	800447c <SD_disk_initialize+0x110>
 80043ca:	2300      	movs	r3, #0
 80043cc:	73fb      	strb	r3, [r7, #15]
 80043ce:	e00c      	b.n	80043ea <SD_disk_initialize+0x7e>
 80043d0:	7bfc      	ldrb	r4, [r7, #15]
 80043d2:	f7ff fe63 	bl	800409c <SPI_RxByte>
 80043d6:	4603      	mov	r3, r0
 80043d8:	461a      	mov	r2, r3
 80043da:	f104 0310 	add.w	r3, r4, #16
 80043de:	443b      	add	r3, r7
 80043e0:	f803 2c08 	strb.w	r2, [r3, #-8]
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	3301      	adds	r3, #1
 80043e8:	73fb      	strb	r3, [r7, #15]
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
 80043ec:	2b03      	cmp	r3, #3
 80043ee:	d9ef      	bls.n	80043d0 <SD_disk_initialize+0x64>
 80043f0:	7abb      	ldrb	r3, [r7, #10]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	f040 8083 	bne.w	80044fe <SD_disk_initialize+0x192>
 80043f8:	7afb      	ldrb	r3, [r7, #11]
 80043fa:	2baa      	cmp	r3, #170	@ 0xaa
 80043fc:	d17f      	bne.n	80044fe <SD_disk_initialize+0x192>
 80043fe:	2100      	movs	r1, #0
 8004400:	2077      	movs	r0, #119	@ 0x77
 8004402:	f7ff ff5e 	bl	80042c2 <SD_SendCmd>
 8004406:	4603      	mov	r3, r0
 8004408:	2b01      	cmp	r3, #1
 800440a:	d807      	bhi.n	800441c <SD_disk_initialize+0xb0>
 800440c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004410:	2069      	movs	r0, #105	@ 0x69
 8004412:	f7ff ff56 	bl	80042c2 <SD_SendCmd>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d005      	beq.n	8004428 <SD_disk_initialize+0xbc>
 800441c:	4b47      	ldr	r3, [pc, #284]	@ (800453c <SD_disk_initialize+0x1d0>)
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1eb      	bne.n	80043fe <SD_disk_initialize+0x92>
 8004426:	e000      	b.n	800442a <SD_disk_initialize+0xbe>
 8004428:	bf00      	nop
 800442a:	4b44      	ldr	r3, [pc, #272]	@ (800453c <SD_disk_initialize+0x1d0>)
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d064      	beq.n	80044fe <SD_disk_initialize+0x192>
 8004434:	2100      	movs	r1, #0
 8004436:	207a      	movs	r0, #122	@ 0x7a
 8004438:	f7ff ff43 	bl	80042c2 <SD_SendCmd>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d15d      	bne.n	80044fe <SD_disk_initialize+0x192>
 8004442:	2300      	movs	r3, #0
 8004444:	73fb      	strb	r3, [r7, #15]
 8004446:	e00c      	b.n	8004462 <SD_disk_initialize+0xf6>
 8004448:	7bfc      	ldrb	r4, [r7, #15]
 800444a:	f7ff fe27 	bl	800409c <SPI_RxByte>
 800444e:	4603      	mov	r3, r0
 8004450:	461a      	mov	r2, r3
 8004452:	f104 0310 	add.w	r3, r4, #16
 8004456:	443b      	add	r3, r7
 8004458:	f803 2c08 	strb.w	r2, [r3, #-8]
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	3301      	adds	r3, #1
 8004460:	73fb      	strb	r3, [r7, #15]
 8004462:	7bfb      	ldrb	r3, [r7, #15]
 8004464:	2b03      	cmp	r3, #3
 8004466:	d9ef      	bls.n	8004448 <SD_disk_initialize+0xdc>
 8004468:	7a3b      	ldrb	r3, [r7, #8]
 800446a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <SD_disk_initialize+0x10a>
 8004472:	230c      	movs	r3, #12
 8004474:	e000      	b.n	8004478 <SD_disk_initialize+0x10c>
 8004476:	2304      	movs	r3, #4
 8004478:	73bb      	strb	r3, [r7, #14]
 800447a:	e040      	b.n	80044fe <SD_disk_initialize+0x192>
 800447c:	2100      	movs	r1, #0
 800447e:	2077      	movs	r0, #119	@ 0x77
 8004480:	f7ff ff1f 	bl	80042c2 <SD_SendCmd>
 8004484:	4603      	mov	r3, r0
 8004486:	2b01      	cmp	r3, #1
 8004488:	d808      	bhi.n	800449c <SD_disk_initialize+0x130>
 800448a:	2100      	movs	r1, #0
 800448c:	2069      	movs	r0, #105	@ 0x69
 800448e:	f7ff ff18 	bl	80042c2 <SD_SendCmd>
 8004492:	4603      	mov	r3, r0
 8004494:	2b01      	cmp	r3, #1
 8004496:	d801      	bhi.n	800449c <SD_disk_initialize+0x130>
 8004498:	2302      	movs	r3, #2
 800449a:	e000      	b.n	800449e <SD_disk_initialize+0x132>
 800449c:	2301      	movs	r3, #1
 800449e:	73bb      	strb	r3, [r7, #14]
 80044a0:	7bbb      	ldrb	r3, [r7, #14]
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d10e      	bne.n	80044c4 <SD_disk_initialize+0x158>
 80044a6:	2100      	movs	r1, #0
 80044a8:	2077      	movs	r0, #119	@ 0x77
 80044aa:	f7ff ff0a 	bl	80042c2 <SD_SendCmd>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d80e      	bhi.n	80044d2 <SD_disk_initialize+0x166>
 80044b4:	2100      	movs	r1, #0
 80044b6:	2069      	movs	r0, #105	@ 0x69
 80044b8:	f7ff ff03 	bl	80042c2 <SD_SendCmd>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d107      	bne.n	80044d2 <SD_disk_initialize+0x166>
 80044c2:	e00d      	b.n	80044e0 <SD_disk_initialize+0x174>
 80044c4:	2100      	movs	r1, #0
 80044c6:	2041      	movs	r0, #65	@ 0x41
 80044c8:	f7ff fefb 	bl	80042c2 <SD_SendCmd>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d005      	beq.n	80044de <SD_disk_initialize+0x172>
 80044d2:	4b1a      	ldr	r3, [pc, #104]	@ (800453c <SD_disk_initialize+0x1d0>)
 80044d4:	881b      	ldrh	r3, [r3, #0]
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1e1      	bne.n	80044a0 <SD_disk_initialize+0x134>
 80044dc:	e000      	b.n	80044e0 <SD_disk_initialize+0x174>
 80044de:	bf00      	nop
 80044e0:	4b16      	ldr	r3, [pc, #88]	@ (800453c <SD_disk_initialize+0x1d0>)
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <SD_disk_initialize+0x18e>
 80044ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80044ee:	2050      	movs	r0, #80	@ 0x50
 80044f0:	f7ff fee7 	bl	80042c2 <SD_SendCmd>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <SD_disk_initialize+0x192>
 80044fa:	2300      	movs	r3, #0
 80044fc:	73bb      	strb	r3, [r7, #14]
 80044fe:	4a10      	ldr	r2, [pc, #64]	@ (8004540 <SD_disk_initialize+0x1d4>)
 8004500:	7bbb      	ldrb	r3, [r7, #14]
 8004502:	7013      	strb	r3, [r2, #0]
 8004504:	f7ff fd88 	bl	8004018 <DESELECT>
 8004508:	f7ff fdc8 	bl	800409c <SPI_RxByte>
 800450c:	7bbb      	ldrb	r3, [r7, #14]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d008      	beq.n	8004524 <SD_disk_initialize+0x1b8>
 8004512:	4b09      	ldr	r3, [pc, #36]	@ (8004538 <SD_disk_initialize+0x1cc>)
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	b2db      	uxtb	r3, r3
 8004518:	f023 0301 	bic.w	r3, r3, #1
 800451c:	b2da      	uxtb	r2, r3
 800451e:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <SD_disk_initialize+0x1cc>)
 8004520:	701a      	strb	r2, [r3, #0]
 8004522:	e001      	b.n	8004528 <SD_disk_initialize+0x1bc>
 8004524:	f7ff fe42 	bl	80041ac <SD_PowerOff>
 8004528:	4b03      	ldr	r3, [pc, #12]	@ (8004538 <SD_disk_initialize+0x1cc>)
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	4618      	mov	r0, r3
 8004530:	3714      	adds	r7, #20
 8004532:	46bd      	mov	sp, r7
 8004534:	bd90      	pop	{r4, r7, pc}
 8004536:	bf00      	nop
 8004538:	24000000 	.word	0x24000000
 800453c:	24000378 	.word	0x24000378
 8004540:	24000194 	.word	0x24000194

08004544 <SD_disk_status>:
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	4603      	mov	r3, r0
 800454c:	71fb      	strb	r3, [r7, #7]
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <SD_disk_status+0x14>
 8004554:	2301      	movs	r3, #1
 8004556:	e002      	b.n	800455e <SD_disk_status+0x1a>
 8004558:	4b04      	ldr	r3, [pc, #16]	@ (800456c <SD_disk_status+0x28>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	4618      	mov	r0, r3
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	24000000 	.word	0x24000000

08004570 <SD_disk_read>:
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	60b9      	str	r1, [r7, #8]
 8004578:	607a      	str	r2, [r7, #4]
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	4603      	mov	r3, r0
 800457e:	73fb      	strb	r3, [r7, #15]
 8004580:	7bfb      	ldrb	r3, [r7, #15]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d102      	bne.n	800458c <SD_disk_read+0x1c>
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <SD_disk_read+0x20>
 800458c:	2304      	movs	r3, #4
 800458e:	e051      	b.n	8004634 <SD_disk_read+0xc4>
 8004590:	4b2a      	ldr	r3, [pc, #168]	@ (800463c <SD_disk_read+0xcc>)
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	b2db      	uxtb	r3, r3
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <SD_disk_read+0x32>
 800459e:	2303      	movs	r3, #3
 80045a0:	e048      	b.n	8004634 <SD_disk_read+0xc4>
 80045a2:	4b27      	ldr	r3, [pc, #156]	@ (8004640 <SD_disk_read+0xd0>)
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	f003 0304 	and.w	r3, r3, #4
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d102      	bne.n	80045b4 <SD_disk_read+0x44>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	025b      	lsls	r3, r3, #9
 80045b2:	607b      	str	r3, [r7, #4]
 80045b4:	f7ff fd24 	bl	8004000 <SELECT>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d111      	bne.n	80045e2 <SD_disk_read+0x72>
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	2051      	movs	r0, #81	@ 0x51
 80045c2:	f7ff fe7e 	bl	80042c2 <SD_SendCmd>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d129      	bne.n	8004620 <SD_disk_read+0xb0>
 80045cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045d0:	68b8      	ldr	r0, [r7, #8]
 80045d2:	f7ff fe03 	bl	80041dc <SD_RxDataBlock>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d021      	beq.n	8004620 <SD_disk_read+0xb0>
 80045dc:	2300      	movs	r3, #0
 80045de:	603b      	str	r3, [r7, #0]
 80045e0:	e01e      	b.n	8004620 <SD_disk_read+0xb0>
 80045e2:	6879      	ldr	r1, [r7, #4]
 80045e4:	2052      	movs	r0, #82	@ 0x52
 80045e6:	f7ff fe6c 	bl	80042c2 <SD_SendCmd>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d117      	bne.n	8004620 <SD_disk_read+0xb0>
 80045f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045f4:	68b8      	ldr	r0, [r7, #8]
 80045f6:	f7ff fdf1 	bl	80041dc <SD_RxDataBlock>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00a      	beq.n	8004616 <SD_disk_read+0xa6>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004606:	60bb      	str	r3, [r7, #8]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	3b01      	subs	r3, #1
 800460c:	603b      	str	r3, [r7, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1ed      	bne.n	80045f0 <SD_disk_read+0x80>
 8004614:	e000      	b.n	8004618 <SD_disk_read+0xa8>
 8004616:	bf00      	nop
 8004618:	2100      	movs	r1, #0
 800461a:	204c      	movs	r0, #76	@ 0x4c
 800461c:	f7ff fe51 	bl	80042c2 <SD_SendCmd>
 8004620:	f7ff fcfa 	bl	8004018 <DESELECT>
 8004624:	f7ff fd3a 	bl	800409c <SPI_RxByte>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	bf14      	ite	ne
 800462e:	2301      	movne	r3, #1
 8004630:	2300      	moveq	r3, #0
 8004632:	b2db      	uxtb	r3, r3
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	24000000 	.word	0x24000000
 8004640:	24000194 	.word	0x24000194

08004644 <SD_disk_write>:
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	60b9      	str	r1, [r7, #8]
 800464c:	607a      	str	r2, [r7, #4]
 800464e:	603b      	str	r3, [r7, #0]
 8004650:	4603      	mov	r3, r0
 8004652:	73fb      	strb	r3, [r7, #15]
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d102      	bne.n	8004660 <SD_disk_write+0x1c>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <SD_disk_write+0x20>
 8004660:	2304      	movs	r3, #4
 8004662:	e06b      	b.n	800473c <SD_disk_write+0xf8>
 8004664:	4b37      	ldr	r3, [pc, #220]	@ (8004744 <SD_disk_write+0x100>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	b2db      	uxtb	r3, r3
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <SD_disk_write+0x32>
 8004672:	2303      	movs	r3, #3
 8004674:	e062      	b.n	800473c <SD_disk_write+0xf8>
 8004676:	4b33      	ldr	r3, [pc, #204]	@ (8004744 <SD_disk_write+0x100>)
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <SD_disk_write+0x44>
 8004684:	2302      	movs	r3, #2
 8004686:	e059      	b.n	800473c <SD_disk_write+0xf8>
 8004688:	4b2f      	ldr	r3, [pc, #188]	@ (8004748 <SD_disk_write+0x104>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b00      	cmp	r3, #0
 8004692:	d102      	bne.n	800469a <SD_disk_write+0x56>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	025b      	lsls	r3, r3, #9
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	f7ff fcb1 	bl	8004000 <SELECT>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d110      	bne.n	80046c6 <SD_disk_write+0x82>
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	2058      	movs	r0, #88	@ 0x58
 80046a8:	f7ff fe0b 	bl	80042c2 <SD_SendCmd>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d13a      	bne.n	8004728 <SD_disk_write+0xe4>
 80046b2:	21fe      	movs	r1, #254	@ 0xfe
 80046b4:	68b8      	ldr	r0, [r7, #8]
 80046b6:	f7ff fdc1 	bl	800423c <SD_TxDataBlock>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d033      	beq.n	8004728 <SD_disk_write+0xe4>
 80046c0:	2300      	movs	r3, #0
 80046c2:	603b      	str	r3, [r7, #0]
 80046c4:	e030      	b.n	8004728 <SD_disk_write+0xe4>
 80046c6:	4b20      	ldr	r3, [pc, #128]	@ (8004748 <SD_disk_write+0x104>)
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d007      	beq.n	80046e2 <SD_disk_write+0x9e>
 80046d2:	2100      	movs	r1, #0
 80046d4:	2077      	movs	r0, #119	@ 0x77
 80046d6:	f7ff fdf4 	bl	80042c2 <SD_SendCmd>
 80046da:	6839      	ldr	r1, [r7, #0]
 80046dc:	2057      	movs	r0, #87	@ 0x57
 80046de:	f7ff fdf0 	bl	80042c2 <SD_SendCmd>
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	2059      	movs	r0, #89	@ 0x59
 80046e6:	f7ff fdec 	bl	80042c2 <SD_SendCmd>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d11b      	bne.n	8004728 <SD_disk_write+0xe4>
 80046f0:	21fc      	movs	r1, #252	@ 0xfc
 80046f2:	68b8      	ldr	r0, [r7, #8]
 80046f4:	f7ff fda2 	bl	800423c <SD_TxDataBlock>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <SD_disk_write+0xd0>
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	3b01      	subs	r3, #1
 800470a:	603b      	str	r3, [r7, #0]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1ee      	bne.n	80046f0 <SD_disk_write+0xac>
 8004712:	e000      	b.n	8004716 <SD_disk_write+0xd2>
 8004714:	bf00      	nop
 8004716:	21fd      	movs	r1, #253	@ 0xfd
 8004718:	2000      	movs	r0, #0
 800471a:	f7ff fd8f 	bl	800423c <SD_TxDataBlock>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <SD_disk_write+0xe4>
 8004724:	2301      	movs	r3, #1
 8004726:	603b      	str	r3, [r7, #0]
 8004728:	f7ff fc76 	bl	8004018 <DESELECT>
 800472c:	f7ff fcb6 	bl	800409c <SPI_RxByte>
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	bf14      	ite	ne
 8004736:	2301      	movne	r3, #1
 8004738:	2300      	moveq	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	4618      	mov	r0, r3
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	24000000 	.word	0x24000000
 8004748:	24000194 	.word	0x24000194

0800474c <SD_disk_ioctl>:
 800474c:	b590      	push	{r4, r7, lr}
 800474e:	b08b      	sub	sp, #44	@ 0x2c
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	603a      	str	r2, [r7, #0]
 8004756:	71fb      	strb	r3, [r7, #7]
 8004758:	460b      	mov	r3, r1
 800475a:	71bb      	strb	r3, [r7, #6]
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	623b      	str	r3, [r7, #32]
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <SD_disk_ioctl+0x1e>
 8004766:	2304      	movs	r3, #4
 8004768:	e113      	b.n	8004992 <SD_disk_ioctl+0x246>
 800476a:	2301      	movs	r3, #1
 800476c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004770:	79bb      	ldrb	r3, [r7, #6]
 8004772:	2b05      	cmp	r3, #5
 8004774:	d124      	bne.n	80047c0 <SD_disk_ioctl+0x74>
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d012      	beq.n	80047a4 <SD_disk_ioctl+0x58>
 800477e:	2b02      	cmp	r3, #2
 8004780:	dc1a      	bgt.n	80047b8 <SD_disk_ioctl+0x6c>
 8004782:	2b00      	cmp	r3, #0
 8004784:	d002      	beq.n	800478c <SD_disk_ioctl+0x40>
 8004786:	2b01      	cmp	r3, #1
 8004788:	d006      	beq.n	8004798 <SD_disk_ioctl+0x4c>
 800478a:	e015      	b.n	80047b8 <SD_disk_ioctl+0x6c>
 800478c:	f7ff fd0e 	bl	80041ac <SD_PowerOff>
 8004790:	2300      	movs	r3, #0
 8004792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004796:	e0fa      	b.n	800498e <SD_disk_ioctl+0x242>
 8004798:	f7ff fcc6 	bl	8004128 <SD_PowerOn>
 800479c:	2300      	movs	r3, #0
 800479e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80047a2:	e0f4      	b.n	800498e <SD_disk_ioctl+0x242>
 80047a4:	6a3b      	ldr	r3, [r7, #32]
 80047a6:	1c5c      	adds	r4, r3, #1
 80047a8:	f7ff fd0c 	bl	80041c4 <SD_CheckPower>
 80047ac:	4603      	mov	r3, r0
 80047ae:	7023      	strb	r3, [r4, #0]
 80047b0:	2300      	movs	r3, #0
 80047b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80047b6:	e0ea      	b.n	800498e <SD_disk_ioctl+0x242>
 80047b8:	2304      	movs	r3, #4
 80047ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80047be:	e0e6      	b.n	800498e <SD_disk_ioctl+0x242>
 80047c0:	4b76      	ldr	r3, [pc, #472]	@ (800499c <SD_disk_ioctl+0x250>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <SD_disk_ioctl+0x86>
 80047ce:	2303      	movs	r3, #3
 80047d0:	e0df      	b.n	8004992 <SD_disk_ioctl+0x246>
 80047d2:	f7ff fc15 	bl	8004000 <SELECT>
 80047d6:	79bb      	ldrb	r3, [r7, #6]
 80047d8:	2b0d      	cmp	r3, #13
 80047da:	f200 80c9 	bhi.w	8004970 <SD_disk_ioctl+0x224>
 80047de:	a201      	add	r2, pc, #4	@ (adr r2, 80047e4 <SD_disk_ioctl+0x98>)
 80047e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e4:	080048db 	.word	0x080048db
 80047e8:	0800481d 	.word	0x0800481d
 80047ec:	080048cb 	.word	0x080048cb
 80047f0:	08004971 	.word	0x08004971
 80047f4:	08004971 	.word	0x08004971
 80047f8:	08004971 	.word	0x08004971
 80047fc:	08004971 	.word	0x08004971
 8004800:	08004971 	.word	0x08004971
 8004804:	08004971 	.word	0x08004971
 8004808:	08004971 	.word	0x08004971
 800480c:	08004971 	.word	0x08004971
 8004810:	080048ed 	.word	0x080048ed
 8004814:	08004911 	.word	0x08004911
 8004818:	08004935 	.word	0x08004935
 800481c:	2100      	movs	r1, #0
 800481e:	2049      	movs	r0, #73	@ 0x49
 8004820:	f7ff fd4f 	bl	80042c2 <SD_SendCmd>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	f040 80a6 	bne.w	8004978 <SD_disk_ioctl+0x22c>
 800482c:	f107 030c 	add.w	r3, r7, #12
 8004830:	2110      	movs	r1, #16
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff fcd2 	bl	80041dc <SD_RxDataBlock>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 809c 	beq.w	8004978 <SD_disk_ioctl+0x22c>
 8004840:	7b3b      	ldrb	r3, [r7, #12]
 8004842:	099b      	lsrs	r3, r3, #6
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b01      	cmp	r3, #1
 8004848:	d10d      	bne.n	8004866 <SD_disk_ioctl+0x11a>
 800484a:	7d7b      	ldrb	r3, [r7, #21]
 800484c:	461a      	mov	r2, r3
 800484e:	7d3b      	ldrb	r3, [r7, #20]
 8004850:	021b      	lsls	r3, r3, #8
 8004852:	b29b      	uxth	r3, r3
 8004854:	4413      	add	r3, r2
 8004856:	b29b      	uxth	r3, r3
 8004858:	3301      	adds	r3, #1
 800485a:	83fb      	strh	r3, [r7, #30]
 800485c:	8bfb      	ldrh	r3, [r7, #30]
 800485e:	029a      	lsls	r2, r3, #10
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e02d      	b.n	80048c2 <SD_disk_ioctl+0x176>
 8004866:	7c7b      	ldrb	r3, [r7, #17]
 8004868:	f003 030f 	and.w	r3, r3, #15
 800486c:	b2da      	uxtb	r2, r3
 800486e:	7dbb      	ldrb	r3, [r7, #22]
 8004870:	09db      	lsrs	r3, r3, #7
 8004872:	b2db      	uxtb	r3, r3
 8004874:	4413      	add	r3, r2
 8004876:	b2da      	uxtb	r2, r3
 8004878:	7d7b      	ldrb	r3, [r7, #21]
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	b2db      	uxtb	r3, r3
 800487e:	f003 0306 	and.w	r3, r3, #6
 8004882:	b2db      	uxtb	r3, r3
 8004884:	4413      	add	r3, r2
 8004886:	b2db      	uxtb	r3, r3
 8004888:	3302      	adds	r3, #2
 800488a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800488e:	7d3b      	ldrb	r3, [r7, #20]
 8004890:	099b      	lsrs	r3, r3, #6
 8004892:	b2db      	uxtb	r3, r3
 8004894:	461a      	mov	r2, r3
 8004896:	7cfb      	ldrb	r3, [r7, #19]
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	b29b      	uxth	r3, r3
 800489c:	4413      	add	r3, r2
 800489e:	b29a      	uxth	r2, r3
 80048a0:	7cbb      	ldrb	r3, [r7, #18]
 80048a2:	029b      	lsls	r3, r3, #10
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	4413      	add	r3, r2
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3301      	adds	r3, #1
 80048b2:	83fb      	strh	r3, [r7, #30]
 80048b4:	8bfa      	ldrh	r2, [r7, #30]
 80048b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80048ba:	3b09      	subs	r3, #9
 80048bc:	409a      	lsls	r2, r3
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	601a      	str	r2, [r3, #0]
 80048c2:	2300      	movs	r3, #0
 80048c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80048c8:	e056      	b.n	8004978 <SD_disk_ioctl+0x22c>
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048d0:	801a      	strh	r2, [r3, #0]
 80048d2:	2300      	movs	r3, #0
 80048d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80048d8:	e055      	b.n	8004986 <SD_disk_ioctl+0x23a>
 80048da:	f7ff fc0b 	bl	80040f4 <SD_ReadyWait>
 80048de:	4603      	mov	r3, r0
 80048e0:	2bff      	cmp	r3, #255	@ 0xff
 80048e2:	d14b      	bne.n	800497c <SD_disk_ioctl+0x230>
 80048e4:	2300      	movs	r3, #0
 80048e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80048ea:	e047      	b.n	800497c <SD_disk_ioctl+0x230>
 80048ec:	2100      	movs	r1, #0
 80048ee:	2049      	movs	r0, #73	@ 0x49
 80048f0:	f7ff fce7 	bl	80042c2 <SD_SendCmd>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d142      	bne.n	8004980 <SD_disk_ioctl+0x234>
 80048fa:	2110      	movs	r1, #16
 80048fc:	6a38      	ldr	r0, [r7, #32]
 80048fe:	f7ff fc6d 	bl	80041dc <SD_RxDataBlock>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d03b      	beq.n	8004980 <SD_disk_ioctl+0x234>
 8004908:	2300      	movs	r3, #0
 800490a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800490e:	e037      	b.n	8004980 <SD_disk_ioctl+0x234>
 8004910:	2100      	movs	r1, #0
 8004912:	204a      	movs	r0, #74	@ 0x4a
 8004914:	f7ff fcd5 	bl	80042c2 <SD_SendCmd>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d132      	bne.n	8004984 <SD_disk_ioctl+0x238>
 800491e:	2110      	movs	r1, #16
 8004920:	6a38      	ldr	r0, [r7, #32]
 8004922:	f7ff fc5b 	bl	80041dc <SD_RxDataBlock>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d02b      	beq.n	8004984 <SD_disk_ioctl+0x238>
 800492c:	2300      	movs	r3, #0
 800492e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004932:	e027      	b.n	8004984 <SD_disk_ioctl+0x238>
 8004934:	2100      	movs	r1, #0
 8004936:	207a      	movs	r0, #122	@ 0x7a
 8004938:	f7ff fcc3 	bl	80042c2 <SD_SendCmd>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d116      	bne.n	8004970 <SD_disk_ioctl+0x224>
 8004942:	2300      	movs	r3, #0
 8004944:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004948:	e00b      	b.n	8004962 <SD_disk_ioctl+0x216>
 800494a:	6a3c      	ldr	r4, [r7, #32]
 800494c:	1c63      	adds	r3, r4, #1
 800494e:	623b      	str	r3, [r7, #32]
 8004950:	f7ff fba4 	bl	800409c <SPI_RxByte>
 8004954:	4603      	mov	r3, r0
 8004956:	7023      	strb	r3, [r4, #0]
 8004958:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800495c:	3301      	adds	r3, #1
 800495e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004962:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004966:	2b03      	cmp	r3, #3
 8004968:	d9ef      	bls.n	800494a <SD_disk_ioctl+0x1fe>
 800496a:	2300      	movs	r3, #0
 800496c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004970:	2304      	movs	r3, #4
 8004972:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004976:	e006      	b.n	8004986 <SD_disk_ioctl+0x23a>
 8004978:	bf00      	nop
 800497a:	e004      	b.n	8004986 <SD_disk_ioctl+0x23a>
 800497c:	bf00      	nop
 800497e:	e002      	b.n	8004986 <SD_disk_ioctl+0x23a>
 8004980:	bf00      	nop
 8004982:	e000      	b.n	8004986 <SD_disk_ioctl+0x23a>
 8004984:	bf00      	nop
 8004986:	f7ff fb47 	bl	8004018 <DESELECT>
 800498a:	f7ff fb87 	bl	800409c <SPI_RxByte>
 800498e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004992:	4618      	mov	r0, r3
 8004994:	372c      	adds	r7, #44	@ 0x2c
 8004996:	46bd      	mov	sp, r7
 8004998:	bd90      	pop	{r4, r7, pc}
 800499a:	bf00      	nop
 800499c:	24000000 	.word	0x24000000

080049a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08e      	sub	sp, #56	@ 0x38
 80049a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	605a      	str	r2, [r3, #4]
 80049b0:	609a      	str	r2, [r3, #8]
 80049b2:	60da      	str	r2, [r3, #12]
 80049b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80049b6:	4b8b      	ldr	r3, [pc, #556]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049bc:	4a89      	ldr	r2, [pc, #548]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049be:	f043 0310 	orr.w	r3, r3, #16
 80049c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80049c6:	4b87      	ldr	r3, [pc, #540]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049cc:	f003 0310 	and.w	r3, r3, #16
 80049d0:	623b      	str	r3, [r7, #32]
 80049d2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80049d4:	4b83      	ldr	r3, [pc, #524]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049da:	4a82      	ldr	r2, [pc, #520]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80049e4:	4b7f      	ldr	r3, [pc, #508]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ee:	61fb      	str	r3, [r7, #28]
 80049f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f2:	4b7c      	ldr	r3, [pc, #496]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049f8:	4a7a      	ldr	r2, [pc, #488]	@ (8004be4 <MX_GPIO_Init+0x244>)
 80049fa:	f043 0301 	orr.w	r3, r3, #1
 80049fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a02:	4b78      	ldr	r3, [pc, #480]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	61bb      	str	r3, [r7, #24]
 8004a0e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004a10:	4b74      	ldr	r3, [pc, #464]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a16:	4a73      	ldr	r2, [pc, #460]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a18:	f043 0320 	orr.w	r3, r3, #32
 8004a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a20:	4b70      	ldr	r3, [pc, #448]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a26:	f003 0320 	and.w	r3, r3, #32
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a2e:	4b6d      	ldr	r3, [pc, #436]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a34:	4a6b      	ldr	r2, [pc, #428]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a36:	f043 0302 	orr.w	r3, r3, #2
 8004a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a3e:	4b69      	ldr	r3, [pc, #420]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	613b      	str	r3, [r7, #16]
 8004a4a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a4c:	4b65      	ldr	r3, [pc, #404]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a52:	4a64      	ldr	r2, [pc, #400]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a54:	f043 0308 	orr.w	r3, r3, #8
 8004a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a5c:	4b61      	ldr	r3, [pc, #388]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a62:	f003 0308 	and.w	r3, r3, #8
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004a6a:	4b5e      	ldr	r3, [pc, #376]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a70:	4a5c      	ldr	r2, [pc, #368]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a7a:	4b5a      	ldr	r3, [pc, #360]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a84:	60bb      	str	r3, [r7, #8]
 8004a86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a88:	4b56      	ldr	r3, [pc, #344]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a8e:	4a55      	ldr	r2, [pc, #340]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a90:	f043 0304 	orr.w	r3, r3, #4
 8004a94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a98:	4b52      	ldr	r3, [pc, #328]	@ (8004be4 <MX_GPIO_Init+0x244>)
 8004a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a9e:	f003 0304 	and.w	r3, r3, #4
 8004aa2:	607b      	str	r3, [r7, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_6_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f248 0108 	movw	r1, #32776	@ 0x8008
 8004aac:	484e      	ldr	r0, [pc, #312]	@ (8004be8 <MX_GPIO_Init+0x248>)
 8004aae:	f009 fcb7 	bl	800e420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Y_Pin|LED_R_Pin|NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f44f 614c 	mov.w	r1, #3264	@ 0xcc0
 8004ab8:	484c      	ldr	r0, [pc, #304]	@ (8004bec <MX_GPIO_Init+0x24c>)
 8004aba:	f009 fcb1 	bl	800e420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, uSD_LED_Pin|uSD_SC_Pin, GPIO_PIN_RESET);
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8004ac4:	484a      	ldr	r0, [pc, #296]	@ (8004bf0 <MX_GPIO_Init+0x250>)
 8004ac6:	f009 fcab 	bl	800e420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_Power_GPIO_Port, ESC_Power_Pin, GPIO_PIN_RESET);
 8004aca:	2200      	movs	r2, #0
 8004acc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004ad0:	4848      	ldr	r0, [pc, #288]	@ (8004bf4 <MX_GPIO_Init+0x254>)
 8004ad2:	f009 fca5 	bl	800e420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_7_Pin|LED_5_Pin, GPIO_PIN_RESET);
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8004adc:	4846      	ldr	r0, [pc, #280]	@ (8004bf8 <MX_GPIO_Init+0x258>)
 8004ade:	f009 fc9f 	bl	800e420 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED_6_Pin|LED_G_Pin;
 8004ae2:	f248 0308 	movw	r3, #32776	@ 0x8008
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af0:	2300      	movs	r3, #0
 8004af2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004af8:	4619      	mov	r1, r3
 8004afa:	483b      	ldr	r0, [pc, #236]	@ (8004be8 <MX_GPIO_Init+0x248>)
 8004afc:	f009 fad0 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Y_Pin|LED_R_Pin|NRF24_CE_Pin|NRF24_CSN_Pin;
 8004b00:	f44f 634c 	mov.w	r3, #3264	@ 0xcc0
 8004b04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b06:	2301      	movs	r3, #1
 8004b08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b16:	4619      	mov	r1, r3
 8004b18:	4834      	ldr	r0, [pc, #208]	@ (8004bec <MX_GPIO_Init+0x24c>)
 8004b1a:	f009 fac1 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detection_Pin;
 8004b1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b24:	2300      	movs	r3, #0
 8004b26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(uSD_Detection_GPIO_Port, &GPIO_InitStruct);
 8004b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b30:	4619      	mov	r1, r3
 8004b32:	482e      	ldr	r0, [pc, #184]	@ (8004bec <MX_GPIO_Init+0x24c>)
 8004b34:	f009 fab4 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_LED_Pin;
 8004b38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b42:	2300      	movs	r3, #0
 8004b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b46:	2300      	movs	r3, #0
 8004b48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(uSD_LED_GPIO_Port, &GPIO_InitStruct);
 8004b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b4e:	4619      	mov	r1, r3
 8004b50:	4827      	ldr	r0, [pc, #156]	@ (8004bf0 <MX_GPIO_Init+0x250>)
 8004b52:	f009 faa5 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_SC_Pin;
 8004b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b60:	2300      	movs	r3, #0
 8004b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004b64:	2301      	movs	r3, #1
 8004b66:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(uSD_SC_GPIO_Port, &GPIO_InitStruct);
 8004b68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4820      	ldr	r0, [pc, #128]	@ (8004bf0 <MX_GPIO_Init+0x250>)
 8004b70:	f009 fa96 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESC_Power_Pin;
 8004b74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b82:	2300      	movs	r3, #0
 8004b84:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ESC_Power_GPIO_Port, &GPIO_InitStruct);
 8004b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4819      	ldr	r0, [pc, #100]	@ (8004bf4 <MX_GPIO_Init+0x254>)
 8004b8e:	f009 fa87 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_7_Pin|LED_5_Pin;
 8004b92:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8004b96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4813      	ldr	r0, [pc, #76]	@ (8004bf8 <MX_GPIO_Init+0x258>)
 8004bac:	f009 fa78 	bl	800e0a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8004bb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004bb6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8004bc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	480b      	ldr	r0, [pc, #44]	@ (8004bf4 <MX_GPIO_Init+0x254>)
 8004bc8:	f009 fa6a 	bl	800e0a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2100      	movs	r1, #0
 8004bd0:	2028      	movs	r0, #40	@ 0x28
 8004bd2:	f006 fb66 	bl	800b2a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004bd6:	2028      	movs	r0, #40	@ 0x28
 8004bd8:	f006 fb7d 	bl	800b2d6 <HAL_NVIC_EnableIRQ>

}
 8004bdc:	bf00      	nop
 8004bde:	3738      	adds	r7, #56	@ 0x38
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	58024400 	.word	0x58024400
 8004be8:	58021000 	.word	0x58021000
 8004bec:	58020400 	.word	0x58020400
 8004bf0:	58020c00 	.word	0x58020c00
 8004bf4:	58021800 	.word	0x58021800
 8004bf8:	58020000 	.word	0x58020000

08004bfc <MX_I2C5_Init>:

I2C_HandleTypeDef hi2c5;

/* I2C5 init function */
void MX_I2C5_Init(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C5_Init 0 */

  /* USER CODE BEGIN I2C5_Init 1 */

  /* USER CODE END I2C5_Init 1 */
  hi2c5.Instance = I2C5;
 8004c00:	4b1d      	ldr	r3, [pc, #116]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c02:	4a1e      	ldr	r2, [pc, #120]	@ (8004c7c <MX_I2C5_Init+0x80>)
 8004c04:	601a      	str	r2, [r3, #0]
  hi2c5.Init.Timing = 0x00000000;
 8004c06:	4b1c      	ldr	r3, [pc, #112]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	605a      	str	r2, [r3, #4]
  hi2c5.Init.OwnAddress1 = 0;
 8004c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	609a      	str	r2, [r3, #8]
  hi2c5.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004c12:	4b19      	ldr	r3, [pc, #100]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c14:	2201      	movs	r2, #1
 8004c16:	60da      	str	r2, [r3, #12]
  hi2c5.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004c18:	4b17      	ldr	r3, [pc, #92]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	611a      	str	r2, [r3, #16]
  hi2c5.Init.OwnAddress2 = 0;
 8004c1e:	4b16      	ldr	r3, [pc, #88]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	615a      	str	r2, [r3, #20]
  hi2c5.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004c24:	4b14      	ldr	r3, [pc, #80]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	619a      	str	r2, [r3, #24]
  hi2c5.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004c2a:	4b13      	ldr	r3, [pc, #76]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	61da      	str	r2, [r3, #28]
  hi2c5.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004c30:	4b11      	ldr	r3, [pc, #68]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c5) != HAL_OK)
 8004c36:	4810      	ldr	r0, [pc, #64]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c38:	f009 fc26 	bl	800e488 <HAL_I2C_Init>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <MX_I2C5_Init+0x4a>
  {
    Error_Handler();
 8004c42:	f002 ff25 	bl	8007a90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c5, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004c46:	2100      	movs	r1, #0
 8004c48:	480b      	ldr	r0, [pc, #44]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c4a:	f00b ffdf 	bl	8010c0c <HAL_I2CEx_ConfigAnalogFilter>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <MX_I2C5_Init+0x5c>
  {
    Error_Handler();
 8004c54:	f002 ff1c 	bl	8007a90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c5, 0) != HAL_OK)
 8004c58:	2100      	movs	r1, #0
 8004c5a:	4807      	ldr	r0, [pc, #28]	@ (8004c78 <MX_I2C5_Init+0x7c>)
 8004c5c:	f00c f821 	bl	8010ca2 <HAL_I2CEx_ConfigDigitalFilter>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <MX_I2C5_Init+0x6e>
  {
    Error_Handler();
 8004c66:	f002 ff13 	bl	8007a90 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C5);
 8004c6a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004c6e:	f00c f865 	bl	8010d3c <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C5_Init 2 */

  /* USER CODE END I2C5_Init 2 */

}
 8004c72:	bf00      	nop
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	24000198 	.word	0x24000198
 8004c7c:	40006400 	.word	0x40006400

08004c80 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b0b8      	sub	sp, #224	@ 0xe0
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	605a      	str	r2, [r3, #4]
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c98:	f107 0310 	add.w	r3, r7, #16
 8004c9c:	22b8      	movs	r2, #184	@ 0xb8
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f019 f837 	bl	801dd14 <memset>
  if(i2cHandle->Instance==I2C5)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a2b      	ldr	r2, [pc, #172]	@ (8004d58 <HAL_I2C_MspInit+0xd8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d14f      	bne.n	8004d50 <HAL_I2C_MspInit+0xd0>

  /* USER CODE END I2C5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C5;
 8004cb0:	f04f 0208 	mov.w	r2, #8
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_CSI;
 8004cbc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004cc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004cc4:	f107 0310 	add.w	r3, r7, #16
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f00c fffb 	bl	8011cc4 <HAL_RCCEx_PeriphCLKConfig>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d001      	beq.n	8004cd8 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8004cd4:	f002 fedc 	bl	8007a90 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cd8:	4b20      	ldr	r3, [pc, #128]	@ (8004d5c <HAL_I2C_MspInit+0xdc>)
 8004cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cde:	4a1f      	ldr	r2, [pc, #124]	@ (8004d5c <HAL_I2C_MspInit+0xdc>)
 8004ce0:	f043 0304 	orr.w	r3, r3, #4
 8004ce4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8004d5c <HAL_I2C_MspInit+0xdc>)
 8004cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cee:	f003 0304 	and.w	r3, r3, #4
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
    /**I2C5 GPIO Configuration
    PC10     ------> I2C5_SDA
    PC11     ------> I2C5_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004cf6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004cfa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004cfe:	2312      	movs	r3, #18
 8004d00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d04:	2301      	movs	r3, #1
 8004d06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C5;
 8004d10:	2304      	movs	r3, #4
 8004d12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d16:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4810      	ldr	r0, [pc, #64]	@ (8004d60 <HAL_I2C_MspInit+0xe0>)
 8004d1e:	f009 f9bf 	bl	800e0a0 <HAL_GPIO_Init>

    /* I2C5 clock enable */
    __HAL_RCC_I2C5_CLK_ENABLE();
 8004d22:	4b0e      	ldr	r3, [pc, #56]	@ (8004d5c <HAL_I2C_MspInit+0xdc>)
 8004d24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d28:	4a0c      	ldr	r2, [pc, #48]	@ (8004d5c <HAL_I2C_MspInit+0xdc>)
 8004d2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d2e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d32:	4b0a      	ldr	r3, [pc, #40]	@ (8004d5c <HAL_I2C_MspInit+0xdc>)
 8004d34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d3c:	60bb      	str	r3, [r7, #8]
 8004d3e:	68bb      	ldr	r3, [r7, #8]

    /* I2C5 interrupt Init */
    HAL_NVIC_SetPriority(I2C5_EV_IRQn, 1, 0);
 8004d40:	2200      	movs	r2, #0
 8004d42:	2101      	movs	r1, #1
 8004d44:	209d      	movs	r0, #157	@ 0x9d
 8004d46:	f006 faac 	bl	800b2a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C5_EV_IRQn);
 8004d4a:	209d      	movs	r0, #157	@ 0x9d
 8004d4c:	f006 fac3 	bl	800b2d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C5_MspInit 1 */

  /* USER CODE END I2C5_MspInit 1 */
  }
}
 8004d50:	bf00      	nop
 8004d52:	37e0      	adds	r7, #224	@ 0xe0
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	40006400 	.word	0x40006400
 8004d5c:	58024400 	.word	0x58024400
 8004d60:	58020800 	.word	0x58020800

08004d64 <__NVIC_SystemReset>:
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004d68:	f3bf 8f4f 	dsb	sy
}
 8004d6c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004d6e:	4b06      	ldr	r3, [pc, #24]	@ (8004d88 <__NVIC_SystemReset+0x24>)
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004d76:	4904      	ldr	r1, [pc, #16]	@ (8004d88 <__NVIC_SystemReset+0x24>)
 8004d78:	4b04      	ldr	r3, [pc, #16]	@ (8004d8c <__NVIC_SystemReset+0x28>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004d7e:	f3bf 8f4f 	dsb	sy
}
 8004d82:	bf00      	nop
    __NOP();
 8004d84:	bf00      	nop
 8004d86:	e7fd      	b.n	8004d84 <__NVIC_SystemReset+0x20>
 8004d88:	e000ed00 	.word	0xe000ed00
 8004d8c:	05fa0004 	.word	0x05fa0004

08004d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08a      	sub	sp, #40	@ 0x28
 8004d94:	af02      	add	r7, sp, #8
//		//oczekiwanie az napiecia na zasilaczu narosnie
//	}
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8004d96:	f002 fe4f 	bl	8007a38 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d9a:	f004 f951 	bl	8009040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d9e:	f000 fef9 	bl	8005b94 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8004da2:	f000 ff69 	bl	8005c78 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004da6:	f7ff fdfb 	bl	80049a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004daa:	f7fe fcdb 	bl	8003764 <MX_DMA_Init>
  MX_I2C5_Init();
 8004dae:	f7ff ff25 	bl	8004bfc <MX_I2C5_Init>
  MX_SPI6_Init();
 8004db2:	f002 fec9 	bl	8007b48 <MX_SPI6_Init>
  MX_ADC2_Init();
 8004db6:	f7fe fbe7 	bl	8003588 <MX_ADC2_Init>
  MX_SPI2_Init();
 8004dba:	f002 fe6f 	bl	8007a9c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8004dbe:	f004 f857 	bl	8008e70 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8004dc2:	f003 fd75 	bl	80088b0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8004dc6:	f003 feeb 	bl	8008ba0 <MX_TIM8_Init>
  MX_TIM3_Init();
 8004dca:	f003 fe6d 	bl	8008aa8 <MX_TIM3_Init>
  MX_FATFS_Init();
 8004dce:	f015 fded 	bl	801a9ac <MX_FATFS_Init>
  MX_TIM2_Init();
 8004dd2:	f003 fe15 	bl	8008a00 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  	STARTUP = 1;
 8004dd6:	4b9a      	ldr	r3, [pc, #616]	@ (8005040 <main+0x2b0>)
 8004dd8:	2201      	movs	r2, #1
 8004dda:	701a      	strb	r2, [r3, #0]
  	ESC_POWER_1;
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004de2:	4898      	ldr	r0, [pc, #608]	@ (8005044 <main+0x2b4>)
 8004de4:	f009 fb1c 	bl	800e420 <HAL_GPIO_WritePin>
  	DRON_ON_GRUND = 1;
 8004de8:	4b97      	ldr	r3, [pc, #604]	@ (8005048 <main+0x2b8>)
 8004dea:	2201      	movs	r2, #1
 8004dec:	701a      	strb	r2, [r3, #0]

  	PID_FAC_Pitch[0] = p_pitchfactor;
 8004dee:	4b97      	ldr	r3, [pc, #604]	@ (800504c <main+0x2bc>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a97      	ldr	r2, [pc, #604]	@ (8005050 <main+0x2c0>)
 8004df4:	6013      	str	r3, [r2, #0]
  	PID_FAC_Pitch[1] = i_pitchfactor;
 8004df6:	4b97      	ldr	r3, [pc, #604]	@ (8005054 <main+0x2c4>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a95      	ldr	r2, [pc, #596]	@ (8005050 <main+0x2c0>)
 8004dfc:	6053      	str	r3, [r2, #4]
  	PID_FAC_Pitch[2] = d_pitchfactor;
 8004dfe:	4b96      	ldr	r3, [pc, #600]	@ (8005058 <main+0x2c8>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a93      	ldr	r2, [pc, #588]	@ (8005050 <main+0x2c0>)
 8004e04:	6093      	str	r3, [r2, #8]
  	PID_FAC_Pitch[4] = 0;
 8004e06:	4b92      	ldr	r3, [pc, #584]	@ (8005050 <main+0x2c0>)
 8004e08:	f04f 0200 	mov.w	r2, #0
 8004e0c:	611a      	str	r2, [r3, #16]

  	PID_FAC_Rool[0] = p_roolfactor;
 8004e0e:	4b93      	ldr	r3, [pc, #588]	@ (800505c <main+0x2cc>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a93      	ldr	r2, [pc, #588]	@ (8005060 <main+0x2d0>)
 8004e14:	6013      	str	r3, [r2, #0]
  	PID_FAC_Rool[1] = i_roolfactor;
 8004e16:	4b93      	ldr	r3, [pc, #588]	@ (8005064 <main+0x2d4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a91      	ldr	r2, [pc, #580]	@ (8005060 <main+0x2d0>)
 8004e1c:	6053      	str	r3, [r2, #4]
  	PID_FAC_Rool[2] = d_roolfactor;
 8004e1e:	4b92      	ldr	r3, [pc, #584]	@ (8005068 <main+0x2d8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a8f      	ldr	r2, [pc, #572]	@ (8005060 <main+0x2d0>)
 8004e24:	6093      	str	r3, [r2, #8]
  	PID_FAC_Rool[4] = 0;
 8004e26:	4b8e      	ldr	r3, [pc, #568]	@ (8005060 <main+0x2d0>)
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	611a      	str	r2, [r3, #16]

  	PID_FAC_Yaw[0] = p_yawfactor;
 8004e2e:	4b8f      	ldr	r3, [pc, #572]	@ (800506c <main+0x2dc>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a8f      	ldr	r2, [pc, #572]	@ (8005070 <main+0x2e0>)
 8004e34:	6013      	str	r3, [r2, #0]
  	PID_FAC_Yaw[1] = i_yawfactor;
 8004e36:	4b8f      	ldr	r3, [pc, #572]	@ (8005074 <main+0x2e4>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a8d      	ldr	r2, [pc, #564]	@ (8005070 <main+0x2e0>)
 8004e3c:	6053      	str	r3, [r2, #4]
  	PID_FAC_Yaw[2] = d_yawfactor;
 8004e3e:	4b8e      	ldr	r3, [pc, #568]	@ (8005078 <main+0x2e8>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a8b      	ldr	r2, [pc, #556]	@ (8005070 <main+0x2e0>)
 8004e44:	6093      	str	r3, [r2, #8]
  	PID_FAC_Yaw[4] = 0;
 8004e46:	4b8a      	ldr	r3, [pc, #552]	@ (8005070 <main+0x2e0>)
 8004e48:	f04f 0200 	mov.w	r2, #0
 8004e4c:	611a      	str	r2, [r3, #16]


  	ax_ang =0,ay_ang = 0,az_ang = 0, gx_ang = 0, gy_ang = 0, gz_ang = 0;
 8004e4e:	4b8b      	ldr	r3, [pc, #556]	@ (800507c <main+0x2ec>)
 8004e50:	f04f 0200 	mov.w	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	4b8a      	ldr	r3, [pc, #552]	@ (8005080 <main+0x2f0>)
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	4b89      	ldr	r3, [pc, #548]	@ (8005084 <main+0x2f4>)
 8004e60:	f04f 0200 	mov.w	r2, #0
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	4b88      	ldr	r3, [pc, #544]	@ (8005088 <main+0x2f8>)
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	4b87      	ldr	r3, [pc, #540]	@ (800508c <main+0x2fc>)
 8004e70:	f04f 0200 	mov.w	r2, #0
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	4b86      	ldr	r3, [pc, #536]	@ (8005090 <main+0x300>)
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
  	Mag_Z = 0;
 8004e7e:	4b85      	ldr	r3, [pc, #532]	@ (8005094 <main+0x304>)
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
  	TIM_inte_SD = 0, TIM_inte = 0;
 8004e86:	4b84      	ldr	r3, [pc, #528]	@ (8005098 <main+0x308>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	4b83      	ldr	r3, [pc, #524]	@ (800509c <main+0x30c>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	601a      	str	r2, [r3, #0]
  	NRF_TIM_Inte = 0;
 8004e92:	4b83      	ldr	r3, [pc, #524]	@ (80050a0 <main+0x310>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]
  	temp = 0, pres = 0, startpres = 0, ampritude = 0;
 8004e98:	4b82      	ldr	r3, [pc, #520]	@ (80050a4 <main+0x314>)
 8004e9a:	f04f 0200 	mov.w	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	4b81      	ldr	r3, [pc, #516]	@ (80050a8 <main+0x318>)
 8004ea2:	f04f 0200 	mov.w	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	4b80      	ldr	r3, [pc, #512]	@ (80050ac <main+0x31c>)
 8004eaa:	f04f 0200 	mov.w	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	4b7f      	ldr	r3, [pc, #508]	@ (80050b0 <main+0x320>)
 8004eb2:	f04f 0200 	mov.w	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]
  	last_wanted_pitch_rx = 0;
 8004eb8:	4b7e      	ldr	r3, [pc, #504]	@ (80050b4 <main+0x324>)
 8004eba:	f04f 0200 	mov.w	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
  	last_wanted_rool_rx = 0;
 8004ec0:	4b7d      	ldr	r3, [pc, #500]	@ (80050b8 <main+0x328>)
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]
  	last_wanted_yaw_rx = 0;
 8004ec8:	4b7c      	ldr	r3, [pc, #496]	@ (80050bc <main+0x32c>)
 8004eca:	f04f 0200 	mov.w	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]
  	wanted_thrust = 0;
 8004ed0:	4b7b      	ldr	r3, [pc, #492]	@ (80050c0 <main+0x330>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	801a      	strh	r2, [r3, #0]
  	thrust_limit = 10000;
 8004ed6:	4b7b      	ldr	r3, [pc, #492]	@ (80050c4 <main+0x334>)
 8004ed8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004edc:	801a      	strh	r2, [r3, #0]
  	FDP_D_Gain_AR = 100;
 8004ede:	4b7a      	ldr	r3, [pc, #488]	@ (80050c8 <main+0x338>)
 8004ee0:	2264      	movs	r2, #100	@ 0x64
 8004ee2:	801a      	strh	r2, [r3, #0]
  	FDP_D_Gain = 100;
 8004ee4:	4b79      	ldr	r3, [pc, #484]	@ (80050cc <main+0x33c>)
 8004ee6:	2264      	movs	r2, #100	@ 0x64
 8004ee8:	801a      	strh	r2, [r3, #0]
  	old_error_pitch = 0;// ruznica
 8004eea:	4b79      	ldr	r3, [pc, #484]	@ (80050d0 <main+0x340>)
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	601a      	str	r2, [r3, #0]
  	old_error_rool = 0;
 8004ef2:	4b78      	ldr	r3, [pc, #480]	@ (80050d4 <main+0x344>)
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	601a      	str	r2, [r3, #0]
  	old_error_yaw = 0;
 8004efa:	4b77      	ldr	r3, [pc, #476]	@ (80050d8 <main+0x348>)
 8004efc:	f04f 0200 	mov.w	r2, #0
 8004f00:	601a      	str	r2, [r3, #0]
  	old_error_angular_rate_pitch = 0;// ruznica
 8004f02:	4b76      	ldr	r3, [pc, #472]	@ (80050dc <main+0x34c>)
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	601a      	str	r2, [r3, #0]
  	old_error_angular_rate_rool = 0;
 8004f0a:	4b75      	ldr	r3, [pc, #468]	@ (80050e0 <main+0x350>)
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	601a      	str	r2, [r3, #0]
  	old_error_angular_rate_yaw = 0;
 8004f12:	4b74      	ldr	r3, [pc, #464]	@ (80050e4 <main+0x354>)
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
  	error_sum_pitch = 0;//todo zmiezycz startowy error, by start nastepowal szybciej
 8004f1a:	4b73      	ldr	r3, [pc, #460]	@ (80050e8 <main+0x358>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
  	error_sum_rool = 0;
 8004f20:	4b72      	ldr	r3, [pc, #456]	@ (80050ec <main+0x35c>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
  	error_sum_yaw = 0;
 8004f26:	4b72      	ldr	r3, [pc, #456]	@ (80050f0 <main+0x360>)
 8004f28:	2200      	movs	r2, #0
 8004f2a:	601a      	str	r2, [r3, #0]
  	error_sum_angular_rate_pitch = 0;
 8004f2c:	4b71      	ldr	r3, [pc, #452]	@ (80050f4 <main+0x364>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	601a      	str	r2, [r3, #0]
  	error_sum_angular_rate_rool = 0;
 8004f32:	4b71      	ldr	r3, [pc, #452]	@ (80050f8 <main+0x368>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]
  	error_sum_angular_rate_yaw = 0;
 8004f38:	4b70      	ldr	r3, [pc, #448]	@ (80050fc <main+0x36c>)
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	601a      	str	r2, [r3, #0]
  	SPEED1 = min_speed;
 8004f3e:	4b70      	ldr	r3, [pc, #448]	@ (8005100 <main+0x370>)
 8004f40:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f44:	801a      	strh	r2, [r3, #0]
  	SPEED2 = min_speed;
 8004f46:	4b6f      	ldr	r3, [pc, #444]	@ (8005104 <main+0x374>)
 8004f48:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f4c:	801a      	strh	r2, [r3, #0]
  	SPEED3 = min_speed;
 8004f4e:	4b6e      	ldr	r3, [pc, #440]	@ (8005108 <main+0x378>)
 8004f50:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f54:	801a      	strh	r2, [r3, #0]
  	SPEED4 = min_speed;
 8004f56:	4b6d      	ldr	r3, [pc, #436]	@ (800510c <main+0x37c>)
 8004f58:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f5c:	801a      	strh	r2, [r3, #0]
  	OLD_SPEED1 = min_speed;
 8004f5e:	4b6c      	ldr	r3, [pc, #432]	@ (8005110 <main+0x380>)
 8004f60:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f64:	801a      	strh	r2, [r3, #0]
  	OLD_SPEED2 = min_speed;
 8004f66:	4b6b      	ldr	r3, [pc, #428]	@ (8005114 <main+0x384>)
 8004f68:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f6c:	801a      	strh	r2, [r3, #0]
  	OLD_SPEED3 = min_speed;
 8004f6e:	4b6a      	ldr	r3, [pc, #424]	@ (8005118 <main+0x388>)
 8004f70:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f74:	801a      	strh	r2, [r3, #0]
  	OLD_SPEED4 = min_speed;
 8004f76:	4b69      	ldr	r3, [pc, #420]	@ (800511c <main+0x38c>)
 8004f78:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004f7c:	801a      	strh	r2, [r3, #0]
  	commandready = 0;
 8004f7e:	4b68      	ldr	r3, [pc, #416]	@ (8005120 <main+0x390>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	701a      	strb	r2, [r3, #0]
  	command_ch_num = 0;
 8004f84:	4b67      	ldr	r3, [pc, #412]	@ (8005124 <main+0x394>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	701a      	strb	r2, [r3, #0]
  	Mainloop_Number = 0;
 8004f8a:	4b67      	ldr	r3, [pc, #412]	@ (8005128 <main+0x398>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	601a      	str	r2, [r3, #0]
  	SD_In_Use = 0;
 8004f90:	4b66      	ldr	r3, [pc, #408]	@ (800512c <main+0x39c>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	601a      	str	r2, [r3, #0]
  	wobble_strenght = 1;
 8004f96:	4b66      	ldr	r3, [pc, #408]	@ (8005130 <main+0x3a0>)
 8004f98:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004f9c:	601a      	str	r2, [r3, #0]
  	MPU6050_IRQ = 0, HMC583L_IRQ = 0, BMP180_IRQ = 0;
 8004f9e:	4b65      	ldr	r3, [pc, #404]	@ (8005134 <main+0x3a4>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	701a      	strb	r2, [r3, #0]
 8004fa4:	4b64      	ldr	r3, [pc, #400]	@ (8005138 <main+0x3a8>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	701a      	strb	r2, [r3, #0]
 8004faa:	4b64      	ldr	r3, [pc, #400]	@ (800513c <main+0x3ac>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	701a      	strb	r2, [r3, #0]
  	i = 0, loopnum = 0;
 8004fb0:	4b63      	ldr	r3, [pc, #396]	@ (8005140 <main+0x3b0>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	4b63      	ldr	r3, [pc, #396]	@ (8005144 <main+0x3b4>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]


	  p_angular_rate_pitchfactor = 14;
 8004fbc:	4b62      	ldr	r3, [pc, #392]	@ (8005148 <main+0x3b8>)
 8004fbe:	4a63      	ldr	r2, [pc, #396]	@ (800514c <main+0x3bc>)
 8004fc0:	601a      	str	r2, [r3, #0]
	  p_angular_rate_roolfactor = 12;
 8004fc2:	4b63      	ldr	r3, [pc, #396]	@ (8005150 <main+0x3c0>)
 8004fc4:	4a63      	ldr	r2, [pc, #396]	@ (8005154 <main+0x3c4>)
 8004fc6:	601a      	str	r2, [r3, #0]
	  p_angular_rate_yawfactor = 5;// -> 10
 8004fc8:	4b63      	ldr	r3, [pc, #396]	@ (8005158 <main+0x3c8>)
 8004fca:	4a64      	ldr	r2, [pc, #400]	@ (800515c <main+0x3cc>)
 8004fcc:	601a      	str	r2, [r3, #0]
	///////////////////////////////////////////////////////////////////////////
	  i_angular_rate_pitchfactor = 10;
 8004fce:	4b64      	ldr	r3, [pc, #400]	@ (8005160 <main+0x3d0>)
 8004fd0:	4a64      	ldr	r2, [pc, #400]	@ (8005164 <main+0x3d4>)
 8004fd2:	601a      	str	r2, [r3, #0]
	  i_angular_rate_roolfactor = 10;
 8004fd4:	4b64      	ldr	r3, [pc, #400]	@ (8005168 <main+0x3d8>)
 8004fd6:	4a63      	ldr	r2, [pc, #396]	@ (8005164 <main+0x3d4>)
 8004fd8:	601a      	str	r2, [r3, #0]
	  i_angular_rate_yawfactor = 0;
 8004fda:	4b64      	ldr	r3, [pc, #400]	@ (800516c <main+0x3dc>)
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	601a      	str	r2, [r3, #0]
	///////////////////////////////////////////////////////////////////////////
	  d_angular_rate_pitchfactor = 30;
 8004fe2:	4b63      	ldr	r3, [pc, #396]	@ (8005170 <main+0x3e0>)
 8004fe4:	4a63      	ldr	r2, [pc, #396]	@ (8005174 <main+0x3e4>)
 8004fe6:	601a      	str	r2, [r3, #0]
	  d_angular_rate_roolfactor = 20;
 8004fe8:	4b63      	ldr	r3, [pc, #396]	@ (8005178 <main+0x3e8>)
 8004fea:	4a64      	ldr	r2, [pc, #400]	@ (800517c <main+0x3ec>)
 8004fec:	601a      	str	r2, [r3, #0]
	  d_angular_rate_yawfactor = 5;
 8004fee:	4b64      	ldr	r3, [pc, #400]	@ (8005180 <main+0x3f0>)
 8004ff0:	4a5a      	ldr	r2, [pc, #360]	@ (800515c <main+0x3cc>)
 8004ff2:	601a      	str	r2, [r3, #0]

	  p_pitchfactor = 5.5;
 8004ff4:	4b15      	ldr	r3, [pc, #84]	@ (800504c <main+0x2bc>)
 8004ff6:	4a63      	ldr	r2, [pc, #396]	@ (8005184 <main+0x3f4>)
 8004ff8:	601a      	str	r2, [r3, #0]
	  p_roolfactor = 6;//5
 8004ffa:	4b18      	ldr	r3, [pc, #96]	@ (800505c <main+0x2cc>)
 8004ffc:	4a62      	ldr	r2, [pc, #392]	@ (8005188 <main+0x3f8>)
 8004ffe:	601a      	str	r2, [r3, #0]
	  p_yawfactor = 5;
 8005000:	4b1a      	ldr	r3, [pc, #104]	@ (800506c <main+0x2dc>)
 8005002:	4a56      	ldr	r2, [pc, #344]	@ (800515c <main+0x3cc>)
 8005004:	601a      	str	r2, [r3, #0]
	///////////////////////////////////////////////////////////////////////////
	  i_pitchfactor = 9;//8
 8005006:	4b13      	ldr	r3, [pc, #76]	@ (8005054 <main+0x2c4>)
 8005008:	4a60      	ldr	r2, [pc, #384]	@ (800518c <main+0x3fc>)
 800500a:	601a      	str	r2, [r3, #0]
	  i_roolfactor = 8;//10
 800500c:	4b15      	ldr	r3, [pc, #84]	@ (8005064 <main+0x2d4>)
 800500e:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8005012:	601a      	str	r2, [r3, #0]
	  i_yawfactor = 0;
 8005014:	4b17      	ldr	r3, [pc, #92]	@ (8005074 <main+0x2e4>)
 8005016:	f04f 0200 	mov.w	r2, #0
 800501a:	601a      	str	r2, [r3, #0]
	///////////////////////////////////////////////////////////////////////////
	  d_pitchfactor = 30;//25
 800501c:	4b0e      	ldr	r3, [pc, #56]	@ (8005058 <main+0x2c8>)
 800501e:	4a55      	ldr	r2, [pc, #340]	@ (8005174 <main+0x3e4>)
 8005020:	601a      	str	r2, [r3, #0]
	  d_roolfactor = 20;
 8005022:	4b11      	ldr	r3, [pc, #68]	@ (8005068 <main+0x2d8>)
 8005024:	4a55      	ldr	r2, [pc, #340]	@ (800517c <main+0x3ec>)
 8005026:	601a      	str	r2, [r3, #0]
	  d_yawfactor = 0;
 8005028:	4b13      	ldr	r3, [pc, #76]	@ (8005078 <main+0x2e8>)
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	601a      	str	r2, [r3, #0]

  	  PID_FAC_Angular_Rate_Pitch[0] = p_angular_rate_pitchfactor;
 8005030:	4b45      	ldr	r3, [pc, #276]	@ (8005148 <main+0x3b8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a56      	ldr	r2, [pc, #344]	@ (8005190 <main+0x400>)
 8005036:	6013      	str	r3, [r2, #0]
  	  PID_FAC_Angular_Rate_Pitch[1] = i_angular_rate_pitchfactor;
 8005038:	4b49      	ldr	r3, [pc, #292]	@ (8005160 <main+0x3d0>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	e0aa      	b.n	8005194 <main+0x404>
 800503e:	bf00      	nop
 8005040:	0000005c 	.word	0x0000005c
 8005044:	58021800 	.word	0x58021800
 8005048:	00004184 	.word	0x00004184
 800504c:	000040b4 	.word	0x000040b4
 8005050:	000040d8 	.word	0x000040d8
 8005054:	000040c0 	.word	0x000040c0
 8005058:	000040cc 	.word	0x000040cc
 800505c:	000040b8 	.word	0x000040b8
 8005060:	000040ec 	.word	0x000040ec
 8005064:	000040c4 	.word	0x000040c4
 8005068:	000040d0 	.word	0x000040d0
 800506c:	000040bc 	.word	0x000040bc
 8005070:	00004100 	.word	0x00004100
 8005074:	000040c8 	.word	0x000040c8
 8005078:	000040d4 	.word	0x000040d4
 800507c:	00000018 	.word	0x00000018
 8005080:	0000001c 	.word	0x0000001c
 8005084:	00000020 	.word	0x00000020
 8005088:	00000024 	.word	0x00000024
 800508c:	00000028 	.word	0x00000028
 8005090:	0000002c 	.word	0x0000002c
 8005094:	00000048 	.word	0x00000048
 8005098:	00000054 	.word	0x00000054
 800509c:	00000058 	.word	0x00000058
 80050a0:	00000060 	.word	0x00000060
 80050a4:	000000c4 	.word	0x000000c4
 80050a8:	000000c8 	.word	0x000000c8
 80050ac:	000000cc 	.word	0x000000cc
 80050b0:	000000d0 	.word	0x000000d0
 80050b4:	00004038 	.word	0x00004038
 80050b8:	0000403c 	.word	0x0000403c
 80050bc:	00004040 	.word	0x00004040
 80050c0:	00004044 	.word	0x00004044
 80050c4:	00004046 	.word	0x00004046
 80050c8:	0000405c 	.word	0x0000405c
 80050cc:	0000405e 	.word	0x0000405e
 80050d0:	0000406c 	.word	0x0000406c
 80050d4:	00004070 	.word	0x00004070
 80050d8:	00004074 	.word	0x00004074
 80050dc:	00004078 	.word	0x00004078
 80050e0:	0000407c 	.word	0x0000407c
 80050e4:	00004080 	.word	0x00004080
 80050e8:	00004084 	.word	0x00004084
 80050ec:	00004088 	.word	0x00004088
 80050f0:	0000408c 	.word	0x0000408c
 80050f4:	00004090 	.word	0x00004090
 80050f8:	00004094 	.word	0x00004094
 80050fc:	00004098 	.word	0x00004098
 8005100:	00004174 	.word	0x00004174
 8005104:	00004176 	.word	0x00004176
 8005108:	00004178 	.word	0x00004178
 800510c:	0000417a 	.word	0x0000417a
 8005110:	0000417c 	.word	0x0000417c
 8005114:	0000417e 	.word	0x0000417e
 8005118:	00004180 	.word	0x00004180
 800511c:	00004182 	.word	0x00004182
 8005120:	000041a6 	.word	0x000041a6
 8005124:	000041a7 	.word	0x000041a7
 8005128:	000041ac 	.word	0x000041ac
 800512c:	000041b0 	.word	0x000041b0
 8005130:	000041b8 	.word	0x000041b8
 8005134:	000041bc 	.word	0x000041bc
 8005138:	000041bd 	.word	0x000041bd
 800513c:	000041be 	.word	0x000041be
 8005140:	000041c0 	.word	0x000041c0
 8005144:	000041c4 	.word	0x000041c4
 8005148:	00004114 	.word	0x00004114
 800514c:	41600000 	.word	0x41600000
 8005150:	00004118 	.word	0x00004118
 8005154:	41400000 	.word	0x41400000
 8005158:	0000411c 	.word	0x0000411c
 800515c:	40a00000 	.word	0x40a00000
 8005160:	00004120 	.word	0x00004120
 8005164:	41200000 	.word	0x41200000
 8005168:	00004124 	.word	0x00004124
 800516c:	00004128 	.word	0x00004128
 8005170:	0000412c 	.word	0x0000412c
 8005174:	41f00000 	.word	0x41f00000
 8005178:	00004130 	.word	0x00004130
 800517c:	41a00000 	.word	0x41a00000
 8005180:	00004134 	.word	0x00004134
 8005184:	40b00000 	.word	0x40b00000
 8005188:	40c00000 	.word	0x40c00000
 800518c:	41100000 	.word	0x41100000
 8005190:	00004138 	.word	0x00004138
 8005194:	4aa5      	ldr	r2, [pc, #660]	@ (800542c <main+0x69c>)
 8005196:	6053      	str	r3, [r2, #4]
  	  PID_FAC_Angular_Rate_Pitch[2] = d_angular_rate_pitchfactor;
 8005198:	4ba5      	ldr	r3, [pc, #660]	@ (8005430 <main+0x6a0>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4aa3      	ldr	r2, [pc, #652]	@ (800542c <main+0x69c>)
 800519e:	6093      	str	r3, [r2, #8]
  	  PID_FAC_Angular_Rate_Rool[0] = p_angular_rate_roolfactor;//
 80051a0:	4ba4      	ldr	r3, [pc, #656]	@ (8005434 <main+0x6a4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4aa4      	ldr	r2, [pc, #656]	@ (8005438 <main+0x6a8>)
 80051a6:	6013      	str	r3, [r2, #0]
  	  PID_FAC_Angular_Rate_Rool[1] = i_angular_rate_roolfactor;
 80051a8:	4ba4      	ldr	r3, [pc, #656]	@ (800543c <main+0x6ac>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4aa2      	ldr	r2, [pc, #648]	@ (8005438 <main+0x6a8>)
 80051ae:	6053      	str	r3, [r2, #4]
  	  PID_FAC_Angular_Rate_Rool[2] = d_angular_rate_roolfactor;
 80051b0:	4ba3      	ldr	r3, [pc, #652]	@ (8005440 <main+0x6b0>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4aa0      	ldr	r2, [pc, #640]	@ (8005438 <main+0x6a8>)
 80051b6:	6093      	str	r3, [r2, #8]
  	  PID_FAC_Angular_Rate_Yaw[0] = p_angular_rate_yawfactor;//
 80051b8:	4ba2      	ldr	r3, [pc, #648]	@ (8005444 <main+0x6b4>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4aa2      	ldr	r2, [pc, #648]	@ (8005448 <main+0x6b8>)
 80051be:	6013      	str	r3, [r2, #0]
  	  PID_FAC_Angular_Rate_Yaw[1] = i_angular_rate_yawfactor;
 80051c0:	4ba2      	ldr	r3, [pc, #648]	@ (800544c <main+0x6bc>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4aa0      	ldr	r2, [pc, #640]	@ (8005448 <main+0x6b8>)
 80051c6:	6053      	str	r3, [r2, #4]
  	  PID_FAC_Angular_Rate_Yaw[2] = d_angular_rate_yawfactor;
 80051c8:	4ba1      	ldr	r3, [pc, #644]	@ (8005450 <main+0x6c0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a9e      	ldr	r2, [pc, #632]	@ (8005448 <main+0x6b8>)
 80051ce:	6093      	str	r3, [r2, #8]
  	  PID_FAC_Pitch[0] = p_pitchfactor;
 80051d0:	4ba0      	ldr	r3, [pc, #640]	@ (8005454 <main+0x6c4>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4aa0      	ldr	r2, [pc, #640]	@ (8005458 <main+0x6c8>)
 80051d6:	6013      	str	r3, [r2, #0]
  	  PID_FAC_Pitch[1] = i_pitchfactor;
 80051d8:	4ba0      	ldr	r3, [pc, #640]	@ (800545c <main+0x6cc>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a9e      	ldr	r2, [pc, #632]	@ (8005458 <main+0x6c8>)
 80051de:	6053      	str	r3, [r2, #4]
  	  PID_FAC_Pitch[2] = d_pitchfactor;
 80051e0:	4b9f      	ldr	r3, [pc, #636]	@ (8005460 <main+0x6d0>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a9c      	ldr	r2, [pc, #624]	@ (8005458 <main+0x6c8>)
 80051e6:	6093      	str	r3, [r2, #8]
  	  PID_FAC_Rool[0] = p_roolfactor;//
 80051e8:	4b9e      	ldr	r3, [pc, #632]	@ (8005464 <main+0x6d4>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a9e      	ldr	r2, [pc, #632]	@ (8005468 <main+0x6d8>)
 80051ee:	6013      	str	r3, [r2, #0]
  	  PID_FAC_Rool[1] = i_roolfactor;
 80051f0:	4b9e      	ldr	r3, [pc, #632]	@ (800546c <main+0x6dc>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a9c      	ldr	r2, [pc, #624]	@ (8005468 <main+0x6d8>)
 80051f6:	6053      	str	r3, [r2, #4]
  	  PID_FAC_Rool[2] = d_roolfactor;
 80051f8:	4b9d      	ldr	r3, [pc, #628]	@ (8005470 <main+0x6e0>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a9a      	ldr	r2, [pc, #616]	@ (8005468 <main+0x6d8>)
 80051fe:	6093      	str	r3, [r2, #8]
  	  PID_FAC_Yaw[0] = p_yawfactor;//
 8005200:	4b9c      	ldr	r3, [pc, #624]	@ (8005474 <main+0x6e4>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a9c      	ldr	r2, [pc, #624]	@ (8005478 <main+0x6e8>)
 8005206:	6013      	str	r3, [r2, #0]
  	  PID_FAC_Yaw[1] = i_yawfactor;
 8005208:	4b9c      	ldr	r3, [pc, #624]	@ (800547c <main+0x6ec>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a9a      	ldr	r2, [pc, #616]	@ (8005478 <main+0x6e8>)
 800520e:	6053      	str	r3, [r2, #4]
  	  PID_FAC_Yaw[2] = d_yawfactor;
 8005210:	4b9b      	ldr	r3, [pc, #620]	@ (8005480 <main+0x6f0>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a98      	ldr	r2, [pc, #608]	@ (8005478 <main+0x6e8>)
 8005216:	6093      	str	r3, [r2, #8]


  	data.ox = 0;
 8005218:	4b9a      	ldr	r3, [pc, #616]	@ (8005484 <main+0x6f4>)
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	60da      	str	r2, [r3, #12]
  	data.x = 0;
 8005220:	4b98      	ldr	r3, [pc, #608]	@ (8005484 <main+0x6f4>)
 8005222:	f04f 0200 	mov.w	r2, #0
 8005226:	601a      	str	r2, [r3, #0]
  	data.oy = 0;
 8005228:	4b96      	ldr	r3, [pc, #600]	@ (8005484 <main+0x6f4>)
 800522a:	f04f 0200 	mov.w	r2, #0
 800522e:	611a      	str	r2, [r3, #16]
  	data.y = 0;
 8005230:	4b94      	ldr	r3, [pc, #592]	@ (8005484 <main+0x6f4>)
 8005232:	f04f 0200 	mov.w	r2, #0
 8005236:	605a      	str	r2, [r3, #4]
  	data.oz = 0;
 8005238:	4b92      	ldr	r3, [pc, #584]	@ (8005484 <main+0x6f4>)
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	615a      	str	r2, [r3, #20]
  	data.z = 0;
 8005240:	4b90      	ldr	r3, [pc, #576]	@ (8005484 <main+0x6f4>)
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	609a      	str	r2, [r3, #8]


  	pid_pitch = 0;
 8005248:	4b8f      	ldr	r3, [pc, #572]	@ (8005488 <main+0x6f8>)
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	601a      	str	r2, [r3, #0]
  	pid_yaw = 0;
 8005250:	4b8e      	ldr	r3, [pc, #568]	@ (800548c <main+0x6fc>)
 8005252:	f04f 0200 	mov.w	r2, #0
 8005256:	601a      	str	r2, [r3, #0]
  	pid_rool = 0;
 8005258:	4b8d      	ldr	r3, [pc, #564]	@ (8005490 <main+0x700>)
 800525a:	f04f 0200 	mov.w	r2, #0
 800525e:	601a      	str	r2, [r3, #0]

  	pid_angular_rate_pitch = 0;
 8005260:	4b8c      	ldr	r3, [pc, #560]	@ (8005494 <main+0x704>)
 8005262:	f04f 0200 	mov.w	r2, #0
 8005266:	601a      	str	r2, [r3, #0]
  	pid_angular_rate_yaw = 0;
 8005268:	4b8b      	ldr	r3, [pc, #556]	@ (8005498 <main+0x708>)
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	601a      	str	r2, [r3, #0]
  	pid_angular_rate_rool = 0;
 8005270:	4b8a      	ldr	r3, [pc, #552]	@ (800549c <main+0x70c>)
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	601a      	str	r2, [r3, #0]

  	MYDRON.PITCH_STA = 0;
 8005278:	4b89      	ldr	r3, [pc, #548]	@ (80054a0 <main+0x710>)
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	MYDRON.ROOL_STA = 0;
 8005280:	4b87      	ldr	r3, [pc, #540]	@ (80054a0 <main+0x710>)
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  	MYDRON.YAW_STA = 0;
 8005288:	4b85      	ldr	r3, [pc, #532]	@ (80054a0 <main+0x710>)
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  	uint8_t o[3] = "Odb";
 8005290:	4a84      	ldr	r2, [pc, #528]	@ (80054a4 <main+0x714>)
 8005292:	f107 0308 	add.w	r3, r7, #8
 8005296:	6812      	ldr	r2, [r2, #0]
 8005298:	4611      	mov	r1, r2
 800529a:	8019      	strh	r1, [r3, #0]
 800529c:	3302      	adds	r3, #2
 800529e:	0c12      	lsrs	r2, r2, #16
 80052a0:	701a      	strb	r2, [r3, #0]
  	uint8_t n[3] = "Nad";
 80052a2:	4a81      	ldr	r2, [pc, #516]	@ (80054a8 <main+0x718>)
 80052a4:	1d3b      	adds	r3, r7, #4
 80052a6:	6812      	ldr	r2, [r2, #0]
 80052a8:	4611      	mov	r1, r2
 80052aa:	8019      	strh	r1, [r3, #0]
 80052ac:	3302      	adds	r3, #2
 80052ae:	0c12      	lsrs	r2, r2, #16
 80052b0:	701a      	strb	r2, [r3, #0]


  	LED_5_1;
 80052b2:	2201      	movs	r2, #1
 80052b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052b8:	487c      	ldr	r0, [pc, #496]	@ (80054ac <main+0x71c>)
 80052ba:	f009 f8b1 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_6_1;
 80052be:	2201      	movs	r2, #1
 80052c0:	2108      	movs	r1, #8
 80052c2:	487b      	ldr	r0, [pc, #492]	@ (80054b0 <main+0x720>)
 80052c4:	f009 f8ac 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_7_1;
 80052c8:	2201      	movs	r2, #1
 80052ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80052ce:	4877      	ldr	r0, [pc, #476]	@ (80054ac <main+0x71c>)
 80052d0:	f009 f8a6 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_uSD_1;
 80052d4:	2201      	movs	r2, #1
 80052d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80052da:	4876      	ldr	r0, [pc, #472]	@ (80054b4 <main+0x724>)
 80052dc:	f009 f8a0 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_G_1;
 80052e0:	2201      	movs	r2, #1
 80052e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052e6:	4872      	ldr	r0, [pc, #456]	@ (80054b0 <main+0x720>)
 80052e8:	f009 f89a 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_Y_1;
 80052ec:	2201      	movs	r2, #1
 80052ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80052f2:	4871      	ldr	r0, [pc, #452]	@ (80054b8 <main+0x728>)
 80052f4:	f009 f894 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_R_1;
 80052f8:	2201      	movs	r2, #1
 80052fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80052fe:	486e      	ldr	r0, [pc, #440]	@ (80054b8 <main+0x728>)
 8005300:	f009 f88e 	bl	800e420 <HAL_GPIO_WritePin>
  	HAL_Delay(1000);
 8005304:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005308:	f003 ff2c 	bl	8009164 <HAL_Delay>
  	LED_G_0;
 800530c:	2200      	movs	r2, #0
 800530e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005312:	4867      	ldr	r0, [pc, #412]	@ (80054b0 <main+0x720>)
 8005314:	f009 f884 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_Y_0;
 8005318:	2200      	movs	r2, #0
 800531a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800531e:	4866      	ldr	r0, [pc, #408]	@ (80054b8 <main+0x728>)
 8005320:	f009 f87e 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_R_0;
 8005324:	2200      	movs	r2, #0
 8005326:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800532a:	4863      	ldr	r0, [pc, #396]	@ (80054b8 <main+0x728>)
 800532c:	f009 f878 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_5_0;
 8005330:	2200      	movs	r2, #0
 8005332:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005336:	485d      	ldr	r0, [pc, #372]	@ (80054ac <main+0x71c>)
 8005338:	f009 f872 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_6_0;
 800533c:	2200      	movs	r2, #0
 800533e:	2108      	movs	r1, #8
 8005340:	485b      	ldr	r0, [pc, #364]	@ (80054b0 <main+0x720>)
 8005342:	f009 f86d 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_7_0;
 8005346:	2200      	movs	r2, #0
 8005348:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800534c:	4857      	ldr	r0, [pc, #348]	@ (80054ac <main+0x71c>)
 800534e:	f009 f867 	bl	800e420 <HAL_GPIO_WritePin>
  	LED_uSD_0;
 8005352:	2200      	movs	r2, #0
 8005354:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005358:	4856      	ldr	r0, [pc, #344]	@ (80054b4 <main+0x724>)
 800535a:	f009 f861 	bl	800e420 <HAL_GPIO_WritePin>




  	for(int i = 0; i < 4000; i++){
 800535e:	2300      	movs	r3, #0
 8005360:	61fb      	str	r3, [r7, #28]
 8005362:	e009      	b.n	8005378 <main+0x5e8>
  		Old_Data_stack.olddata[i] = 0;
 8005364:	4a55      	ldr	r2, [pc, #340]	@ (80054bc <main+0x72c>)
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	f04f 0200 	mov.w	r2, #0
 8005370:	601a      	str	r2, [r3, #0]
  	for(int i = 0; i < 4000; i++){
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	3301      	adds	r3, #1
 8005376:	61fb      	str	r3, [r7, #28]
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800537e:	dbf1      	blt.n	8005364 <main+0x5d4>
  	}
  	Old_Data_stack.start_pointer = 0;
 8005380:	4b4e      	ldr	r3, [pc, #312]	@ (80054bc <main+0x72c>)
 8005382:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005386:	2200      	movs	r2, #0
 8005388:	f8a3 2ea8 	strh.w	r2, [r3, #3752]	@ 0xea8
  	Old_Data_stack.end_pointer = 4000;
 800538c:	4b4b      	ldr	r3, [pc, #300]	@ (80054bc <main+0x72c>)
 800538e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005392:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8005396:	f8a3 2eaa 	strh.w	r2, [r3, #3754]	@ 0xeaa

  	analogmess = 0;
 800539a:	4b49      	ldr	r3, [pc, #292]	@ (80054c0 <main+0x730>)
 800539c:	2200      	movs	r2, #0
 800539e:	601a      	str	r2, [r3, #0]


  	HAL_TIM_Base_Start(&htim8);
 80053a0:	4848      	ldr	r0, [pc, #288]	@ (80054c4 <main+0x734>)
 80053a2:	f010 fe2d 	bl	8016000 <HAL_TIM_Base_Start>
  	HAL_ADC_Start_DMA(&hadc2, &analogmess, 1);//todo psuje program
 80053a6:	2201      	movs	r2, #1
 80053a8:	4945      	ldr	r1, [pc, #276]	@ (80054c0 <main+0x730>)
 80053aa:	4847      	ldr	r0, [pc, #284]	@ (80054c8 <main+0x738>)
 80053ac:	f004 fbf2 	bl	8009b94 <HAL_ADC_Start_DMA>
  	LED_R_1;
 80053b0:	2201      	movs	r2, #1
 80053b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80053b6:	4840      	ldr	r0, [pc, #256]	@ (80054b8 <main+0x728>)
 80053b8:	f009 f832 	bl	800e420 <HAL_GPIO_WritePin>
  	while(analogmess == 0){
 80053bc:	bf00      	nop
 80053be:	4b40      	ldr	r3, [pc, #256]	@ (80054c0 <main+0x730>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0fb      	beq.n	80053be <main+0x62e>

  	}
  	LED_R_0;
 80053c6:	2200      	movs	r2, #0
 80053c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80053cc:	483a      	ldr	r0, [pc, #232]	@ (80054b8 <main+0x728>)
 80053ce:	f009 f827 	bl	800e420 <HAL_GPIO_WritePin>

  	Get_batteryvalue();
 80053d2:	f7fe fdd5 	bl	8003f80 <Get_batteryvalue>

  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);//pwm do diodt RGB
 80053d6:	2104      	movs	r1, #4
 80053d8:	483c      	ldr	r0, [pc, #240]	@ (80054cc <main+0x73c>)
 80053da:	f010 ff6d 	bl	80162b8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80053de:	2108      	movs	r1, #8
 80053e0:	483a      	ldr	r0, [pc, #232]	@ (80054cc <main+0x73c>)
 80053e2:	f010 ff69 	bl	80162b8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80053e6:	210c      	movs	r1, #12
 80053e8:	4838      	ldr	r0, [pc, #224]	@ (80054cc <main+0x73c>)
 80053ea:	f010 ff65 	bl	80162b8 <HAL_TIM_PWM_Start>


  	RGB_LED_For_BAT(MYDRON.batterysize);
 80053ee:	4b2c      	ldr	r3, [pc, #176]	@ (80054a0 <main+0x710>)
 80053f0:	881b      	ldrh	r3, [r3, #0]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	4618      	mov	r0, r3
 80053f6:	f001 ff07 	bl	8007208 <RGB_LED_For_BAT>
  	if(MYDRON.dron_status.Battery == DRON_BATTERY_RUN_OUT)
 80053fa:	4b29      	ldr	r3, [pc, #164]	@ (80054a0 <main+0x710>)
 80053fc:	8a9b      	ldrh	r3, [r3, #20]
 80053fe:	2b07      	cmp	r3, #7
 8005400:	d107      	bne.n	8005412 <main+0x682>
  	{
  		LED_R_1;
 8005402:	2201      	movs	r2, #1
 8005404:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005408:	482b      	ldr	r0, [pc, #172]	@ (80054b8 <main+0x728>)
 800540a:	f009 f809 	bl	800e420 <HAL_GPIO_WritePin>
  		while(1){
 800540e:	bf00      	nop
 8005410:	e7fd      	b.n	800540e <main+0x67e>

  		}
  	}
  	if(MYDRON.dron_status.Battery == DRON_BATTERY_CRIT_VAL){
 8005412:	4b23      	ldr	r3, [pc, #140]	@ (80054a0 <main+0x710>)
 8005414:	8a9b      	ldrh	r3, [r3, #20]
 8005416:	2b09      	cmp	r3, #9
 8005418:	d15a      	bne.n	80054d0 <main+0x740>
  		LED_R_1;
 800541a:	2201      	movs	r2, #1
 800541c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005420:	4825      	ldr	r0, [pc, #148]	@ (80054b8 <main+0x728>)
 8005422:	f008 fffd 	bl	800e420 <HAL_GPIO_WritePin>
  		while(1){
 8005426:	bf00      	nop
 8005428:	e7fd      	b.n	8005426 <main+0x696>
 800542a:	bf00      	nop
 800542c:	00004138 	.word	0x00004138
 8005430:	0000412c 	.word	0x0000412c
 8005434:	00004118 	.word	0x00004118
 8005438:	0000414c 	.word	0x0000414c
 800543c:	00004124 	.word	0x00004124
 8005440:	00004130 	.word	0x00004130
 8005444:	0000411c 	.word	0x0000411c
 8005448:	00004160 	.word	0x00004160
 800544c:	00004128 	.word	0x00004128
 8005450:	00004134 	.word	0x00004134
 8005454:	000040b4 	.word	0x000040b4
 8005458:	000040d8 	.word	0x000040d8
 800545c:	000040c0 	.word	0x000040c0
 8005460:	000040cc 	.word	0x000040cc
 8005464:	000040b8 	.word	0x000040b8
 8005468:	000040ec 	.word	0x000040ec
 800546c:	000040c4 	.word	0x000040c4
 8005470:	000040d0 	.word	0x000040d0
 8005474:	000040bc 	.word	0x000040bc
 8005478:	00004100 	.word	0x00004100
 800547c:	000040c8 	.word	0x000040c8
 8005480:	000040d4 	.word	0x000040d4
 8005484:	00000064 	.word	0x00000064
 8005488:	0000409c 	.word	0x0000409c
 800548c:	000040a0 	.word	0x000040a0
 8005490:	000040a4 	.word	0x000040a4
 8005494:	000040a8 	.word	0x000040a8
 8005498:	000040ac 	.word	0x000040ac
 800549c:	000040b0 	.word	0x000040b0
 80054a0:	00000160 	.word	0x00000160
 80054a4:	0801e77c 	.word	0x0801e77c
 80054a8:	0801e780 	.word	0x0801e780
 80054ac:	58020000 	.word	0x58020000
 80054b0:	58021000 	.word	0x58021000
 80054b4:	58020c00 	.word	0x58020c00
 80054b8:	58020400 	.word	0x58020400
 80054bc:	00000184 	.word	0x00000184
 80054c0:	24000ed0 	.word	0x24000ed0
 80054c4:	24000464 	.word	0x24000464
 80054c8:	240000ac 	.word	0x240000ac
 80054cc:	24000380 	.word	0x24000380
  		}
  	}


  /////////////////////////////// uSD
	SD_enable_Flag = HAL_GPIO_ReadPin(uSD_Detection_GPIO_Port, uSD_Detection_Pin);// jezeli karta SD jest wlozona, pin CardDetect jest zwierany do masy
 80054d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80054d4:	48b9      	ldr	r0, [pc, #740]	@ (80057bc <main+0xa2c>)
 80054d6:	f008 ff8b 	bl	800e3f0 <HAL_GPIO_ReadPin>
 80054da:	4603      	mov	r3, r0
 80054dc:	461a      	mov	r2, r3
 80054de:	4bb8      	ldr	r3, [pc, #736]	@ (80057c0 <main+0xa30>)
 80054e0:	701a      	strb	r2, [r3, #0]

	if(SD_enable_Flag == 1){
 80054e2:	4bb7      	ldr	r3, [pc, #732]	@ (80057c0 <main+0xa30>)
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d103      	bne.n	80054f2 <main+0x762>
		SD_enable_Flag = 0;
 80054ea:	4bb5      	ldr	r3, [pc, #724]	@ (80057c0 <main+0xa30>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	701a      	strb	r2, [r3, #0]
 80054f0:	e002      	b.n	80054f8 <main+0x768>
	}
	else{
		SD_enable_Flag = 1;
 80054f2:	4bb3      	ldr	r3, [pc, #716]	@ (80057c0 <main+0xa30>)
 80054f4:	2201      	movs	r2, #1
 80054f6:	701a      	strb	r2, [r3, #0]
	}

	if(SD_enable_Flag == 1){
 80054f8:	4bb1      	ldr	r3, [pc, #708]	@ (80057c0 <main+0xa30>)
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d15f      	bne.n	80055c0 <main+0x830>
		LED_uSD_1;
 8005500:	2201      	movs	r2, #1
 8005502:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005506:	48af      	ldr	r0, [pc, #700]	@ (80057c4 <main+0xa34>)
 8005508:	f008 ff8a 	bl	800e420 <HAL_GPIO_WritePin>
		fresult = f_mount(&fs, "/", 1);
 800550c:	2201      	movs	r2, #1
 800550e:	49ae      	ldr	r1, [pc, #696]	@ (80057c8 <main+0xa38>)
 8005510:	48ae      	ldr	r0, [pc, #696]	@ (80057cc <main+0xa3c>)
 8005512:	f017 fde7 	bl	801d0e4 <f_mount>
 8005516:	4603      	mov	r3, r0
 8005518:	461a      	mov	r2, r3
 800551a:	4bad      	ldr	r3, [pc, #692]	@ (80057d0 <main+0xa40>)
 800551c:	701a      	strb	r2, [r3, #0]
		fresult = f_unlink("/file.txt");//skasowanie poprzedniego pliku
 800551e:	48ad      	ldr	r0, [pc, #692]	@ (80057d4 <main+0xa44>)
 8005520:	f018 fa2a 	bl	801d978 <f_unlink>
 8005524:	4603      	mov	r3, r0
 8005526:	461a      	mov	r2, r3
 8005528:	4ba9      	ldr	r3, [pc, #676]	@ (80057d0 <main+0xa40>)
 800552a:	701a      	strb	r2, [r3, #0]
		fresult = f_mount(&fs, "/", 1);
 800552c:	2201      	movs	r2, #1
 800552e:	49a6      	ldr	r1, [pc, #664]	@ (80057c8 <main+0xa38>)
 8005530:	48a6      	ldr	r0, [pc, #664]	@ (80057cc <main+0xa3c>)
 8005532:	f017 fdd7 	bl	801d0e4 <f_mount>
 8005536:	4603      	mov	r3, r0
 8005538:	461a      	mov	r2, r3
 800553a:	4ba5      	ldr	r3, [pc, #660]	@ (80057d0 <main+0xa40>)
 800553c:	701a      	strb	r2, [r3, #0]
		fresult = f_open(&fil, "file.txt", FA_CREATE_ALWAYS | FA_WRITE);// utwozenie nowego pliku
 800553e:	220a      	movs	r2, #10
 8005540:	49a5      	ldr	r1, [pc, #660]	@ (80057d8 <main+0xa48>)
 8005542:	48a6      	ldr	r0, [pc, #664]	@ (80057dc <main+0xa4c>)
 8005544:	f017 fe14 	bl	801d170 <f_open>
 8005548:	4603      	mov	r3, r0
 800554a:	461a      	mov	r2, r3
 800554c:	4ba0      	ldr	r3, [pc, #640]	@ (80057d0 <main+0xa40>)
 800554e:	701a      	strb	r2, [r3, #0]
		LED_uSD_0;
 8005550:	2200      	movs	r2, #0
 8005552:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005556:	489b      	ldr	r0, [pc, #620]	@ (80057c4 <main+0xa34>)
 8005558:	f008 ff62 	bl	800e420 <HAL_GPIO_WritePin>

		LED_uSD_1;
 800555c:	2201      	movs	r2, #1
 800555e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005562:	4898      	ldr	r0, [pc, #608]	@ (80057c4 <main+0xa34>)
 8005564:	f008 ff5c 	bl	800e420 <HAL_GPIO_WritePin>
		for(int i = 0; i < 129000; i++){
 8005568:	2300      	movs	r3, #0
 800556a:	61bb      	str	r3, [r7, #24]
 800556c:	e007      	b.n	800557e <main+0x7ee>
			DataToSendBuffer[i] = 49;
 800556e:	4a9c      	ldr	r2, [pc, #624]	@ (80057e0 <main+0xa50>)
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	4413      	add	r3, r2
 8005574:	2231      	movs	r2, #49	@ 0x31
 8005576:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 129000; i++){
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	3301      	adds	r3, #1
 800557c:	61bb      	str	r3, [r7, #24]
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	4a98      	ldr	r2, [pc, #608]	@ (80057e4 <main+0xa54>)
 8005582:	4293      	cmp	r3, r2
 8005584:	ddf3      	ble.n	800556e <main+0x7de>
		}
		fresult = f_write(&fil, DataToSendBuffer, 129, &bw);//64000
 8005586:	4b98      	ldr	r3, [pc, #608]	@ (80057e8 <main+0xa58>)
 8005588:	2281      	movs	r2, #129	@ 0x81
 800558a:	4995      	ldr	r1, [pc, #596]	@ (80057e0 <main+0xa50>)
 800558c:	4893      	ldr	r0, [pc, #588]	@ (80057dc <main+0xa4c>)
 800558e:	f017 ffb7 	bl	801d500 <f_write>
 8005592:	4603      	mov	r3, r0
 8005594:	461a      	mov	r2, r3
 8005596:	4b8e      	ldr	r3, [pc, #568]	@ (80057d0 <main+0xa40>)
 8005598:	701a      	strb	r2, [r3, #0]
		fresult = f_close(&fil);
 800559a:	4890      	ldr	r0, [pc, #576]	@ (80057dc <main+0xa4c>)
 800559c:	f018 f9c2 	bl	801d924 <f_close>
 80055a0:	4603      	mov	r3, r0
 80055a2:	461a      	mov	r2, r3
 80055a4:	4b8a      	ldr	r3, [pc, #552]	@ (80057d0 <main+0xa40>)
 80055a6:	701a      	strb	r2, [r3, #0]

		if(fresult != FR_OK){
 80055a8:	4b89      	ldr	r3, [pc, #548]	@ (80057d0 <main+0xa40>)
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <main+0x824>
			while(1){
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <main+0x820>

			}
		}
		LED_uSD_0;
 80055b4:	2200      	movs	r2, #0
 80055b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80055ba:	4882      	ldr	r0, [pc, #520]	@ (80057c4 <main+0xa34>)
 80055bc:	f008 ff30 	bl	800e420 <HAL_GPIO_WritePin>
	}

	/////////////////////////////// MPU6050
		LED_5_1;
 80055c0:	2201      	movs	r2, #1
 80055c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055c6:	4889      	ldr	r0, [pc, #548]	@ (80057ec <main+0xa5c>)
 80055c8:	f008 ff2a 	bl	800e420 <HAL_GPIO_WritePin>
		if(MPU6050_INIT(&hi2c5) == 0){
 80055cc:	4888      	ldr	r0, [pc, #544]	@ (80057f0 <main+0xa60>)
 80055ce:	f7fb fde9 	bl	80011a4 <MPU6050_INIT>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d107      	bne.n	80055e8 <main+0x858>
			LED_R_1;
 80055d8:	2201      	movs	r2, #1
 80055da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80055de:	4877      	ldr	r0, [pc, #476]	@ (80057bc <main+0xa2c>)
 80055e0:	f008 ff1e 	bl	800e420 <HAL_GPIO_WritePin>
			while(1){
 80055e4:	bf00      	nop
 80055e6:	e7fd      	b.n	80055e4 <main+0x854>
			}
		}
		LED_Y_1;
 80055e8:	2201      	movs	r2, #1
 80055ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80055ee:	4873      	ldr	r0, [pc, #460]	@ (80057bc <main+0xa2c>)
 80055f0:	f008 ff16 	bl	800e420 <HAL_GPIO_WritePin>
		MPU6050_CALIBRATION(&accelx_cal, &accely_cal, &accelz_cal, &gyrox_cal, &gyroy_cal, &gyroz_cal, Gyr_Scale, Acc_Scale);
 80055f4:	eddf 7a7f 	vldr	s15, [pc, #508]	@ 80057f4 <main+0xa64>
 80055f8:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 80057f8 <main+0xa68>
 80055fc:	4b7f      	ldr	r3, [pc, #508]	@ (80057fc <main+0xa6c>)
 80055fe:	9301      	str	r3, [sp, #4]
 8005600:	4b7f      	ldr	r3, [pc, #508]	@ (8005800 <main+0xa70>)
 8005602:	9300      	str	r3, [sp, #0]
 8005604:	eef0 0a47 	vmov.f32	s1, s14
 8005608:	eeb0 0a67 	vmov.f32	s0, s15
 800560c:	4b7d      	ldr	r3, [pc, #500]	@ (8005804 <main+0xa74>)
 800560e:	4a7e      	ldr	r2, [pc, #504]	@ (8005808 <main+0xa78>)
 8005610:	497e      	ldr	r1, [pc, #504]	@ (800580c <main+0xa7c>)
 8005612:	487f      	ldr	r0, [pc, #508]	@ (8005810 <main+0xa80>)
 8005614:	f7fb fe90 	bl	8001338 <MPU6050_CALIBRATION>
		LED_Y_0;
 8005618:	2200      	movs	r2, #0
 800561a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800561e:	4867      	ldr	r0, [pc, #412]	@ (80057bc <main+0xa2c>)
 8005620:	f008 fefe 	bl	800e420 <HAL_GPIO_WritePin>

	/////////////////////////////// BMP180
		if(BMP180_init(&hi2c5) == 0){
 8005624:	4872      	ldr	r0, [pc, #456]	@ (80057f0 <main+0xa60>)
 8005626:	f7fb f853 	bl	80006d0 <BMP180_init>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d107      	bne.n	8005640 <main+0x8b0>
			LED_R_1;
 8005630:	2201      	movs	r2, #1
 8005632:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005636:	4861      	ldr	r0, [pc, #388]	@ (80057bc <main+0xa2c>)
 8005638:	f008 fef2 	bl	800e420 <HAL_GPIO_WritePin>
			while(1){
 800563c:	bf00      	nop
 800563e:	e7fd      	b.n	800563c <main+0x8ac>
			}
		}
		LED_Y_1;
 8005640:	2201      	movs	r2, #1
 8005642:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005646:	485d      	ldr	r0, [pc, #372]	@ (80057bc <main+0xa2c>)
 8005648:	f008 feea 	bl	800e420 <HAL_GPIO_WritePin>
		BMP180_CALIBRATION(&startpres);
 800564c:	4871      	ldr	r0, [pc, #452]	@ (8005814 <main+0xa84>)
 800564e:	f7fb fb91 	bl	8000d74 <BMP180_CALIBRATION>
		LED_Y_0;
 8005652:	2200      	movs	r2, #0
 8005654:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005658:	4858      	ldr	r0, [pc, #352]	@ (80057bc <main+0xa2c>)
 800565a:	f008 fee1 	bl	800e420 <HAL_GPIO_WritePin>
	/////////////////////////////// HMC5883L
		if(HMC5883L_Init(&hi2c5) == 0){
 800565e:	4864      	ldr	r0, [pc, #400]	@ (80057f0 <main+0xa60>)
 8005660:	f7fb fcba 	bl	8000fd8 <HMC5883L_Init>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d107      	bne.n	800567a <main+0x8ea>
			LED_R_1;
 800566a:	2201      	movs	r2, #1
 800566c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005670:	4852      	ldr	r0, [pc, #328]	@ (80057bc <main+0xa2c>)
 8005672:	f008 fed5 	bl	800e420 <HAL_GPIO_WritePin>
			while(1){
 8005676:	bf00      	nop
 8005678:	e7fd      	b.n	8005676 <main+0x8e6>
			}
		}
		LED_Y_1;
 800567a:	2201      	movs	r2, #1
 800567c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005680:	484e      	ldr	r0, [pc, #312]	@ (80057bc <main+0xa2c>)
 8005682:	f008 fecd 	bl	800e420 <HAL_GPIO_WritePin>
		Mag_Offset_val = HMC5883L_Calibration();
 8005686:	f7fb fd57 	bl	8001138 <HMC5883L_Calibration>
 800568a:	4603      	mov	r3, r0
 800568c:	461a      	mov	r2, r3
 800568e:	4b62      	ldr	r3, [pc, #392]	@ (8005818 <main+0xa88>)
 8005690:	801a      	strh	r2, [r3, #0]
		LED_Y_0;
 8005692:	2200      	movs	r2, #0
 8005694:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005698:	4848      	ldr	r0, [pc, #288]	@ (80057bc <main+0xa2c>)
 800569a:	f008 fec1 	bl	800e420 <HAL_GPIO_WritePin>

		LED_5_0;
 800569e:	2200      	movs	r2, #0
 80056a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80056a4:	4851      	ldr	r0, [pc, #324]	@ (80057ec <main+0xa5c>)
 80056a6:	f008 febb 	bl	800e420 <HAL_GPIO_WritePin>



		MYDRON.dron_status.Connection = DRON_CONNECTED;
 80056aa:	4b5c      	ldr	r3, [pc, #368]	@ (800581c <main+0xa8c>)
 80056ac:	2201      	movs	r2, #1
 80056ae:	825a      	strh	r2, [r3, #18]
		MYDRON.dron_status.position = DRON_POSITION_OK;
 80056b0:	4b5a      	ldr	r3, [pc, #360]	@ (800581c <main+0xa8c>)
 80056b2:	220c      	movs	r2, #12
 80056b4:	835a      	strh	r2, [r3, #26]


		MYDRON.THRUST = 0;
 80056b6:	4b59      	ldr	r3, [pc, #356]	@ (800581c <main+0xa8c>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	805a      	strh	r2, [r3, #2]




	/////////////////////////////// nRF24
		LED_6_1;
 80056bc:	2201      	movs	r2, #1
 80056be:	2108      	movs	r1, #8
 80056c0:	4857      	ldr	r0, [pc, #348]	@ (8005820 <main+0xa90>)
 80056c2:	f008 fead 	bl	800e420 <HAL_GPIO_WritePin>
		nRF24_Init(&hspi6);
 80056c6:	4857      	ldr	r0, [pc, #348]	@ (8005824 <main+0xa94>)
 80056c8:	f7fc ff76 	bl	80025b8 <nRF24_Init>
		nRF24_SetRXAddress(0, o);
 80056cc:	f107 0308 	add.w	r3, r7, #8
 80056d0:	4619      	mov	r1, r3
 80056d2:	2000      	movs	r0, #0
 80056d4:	f7fc fe15 	bl	8002302 <nRF24_SetRXAddress>
		nRF24_SetTXAddress(n);
 80056d8:	1d3b      	adds	r3, r7, #4
 80056da:	4618      	mov	r0, r3
 80056dc:	f7fc fe4a 	bl	8002374 <nRF24_SetTXAddress>
		nRF24_Inittest();
 80056e0:	f7fc ffbe 	bl	8002660 <nRF24_Inittest>
		nRF24_TX_Mode();
 80056e4:	f7fc fc38 	bl	8001f58 <nRF24_TX_Mode>


		for(int i = 0; i < 32; i++){
 80056e8:	2300      	movs	r3, #0
 80056ea:	617b      	str	r3, [r7, #20]
 80056ec:	e007      	b.n	80056fe <main+0x96e>
			Txcode[i] = 0;
 80056ee:	4a4e      	ldr	r2, [pc, #312]	@ (8005828 <main+0xa98>)
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	4413      	add	r3, r2
 80056f4:	2200      	movs	r2, #0
 80056f6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 32; i++){
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	3301      	adds	r3, #1
 80056fc:	617b      	str	r3, [r7, #20]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b1f      	cmp	r3, #31
 8005702:	ddf4      	ble.n	80056ee <main+0x95e>
		}
		Txcode[22] = 'd';
 8005704:	4b48      	ldr	r3, [pc, #288]	@ (8005828 <main+0xa98>)
 8005706:	2264      	movs	r2, #100	@ 0x64
 8005708:	759a      	strb	r2, [r3, #22]
		Txcode[23] = 'r';
 800570a:	4b47      	ldr	r3, [pc, #284]	@ (8005828 <main+0xa98>)
 800570c:	2272      	movs	r2, #114	@ 0x72
 800570e:	75da      	strb	r2, [r3, #23]
		Txcode[24] = 'o';
 8005710:	4b45      	ldr	r3, [pc, #276]	@ (8005828 <main+0xa98>)
 8005712:	226f      	movs	r2, #111	@ 0x6f
 8005714:	761a      	strb	r2, [r3, #24]
		Txcode[25] = 'n';
 8005716:	4b44      	ldr	r3, [pc, #272]	@ (8005828 <main+0xa98>)
 8005718:	226e      	movs	r2, #110	@ 0x6e
 800571a:	765a      	strb	r2, [r3, #25]
		Txcode[26] = '2';
 800571c:	4b42      	ldr	r3, [pc, #264]	@ (8005828 <main+0xa98>)
 800571e:	2232      	movs	r2, #50	@ 0x32
 8005720:	769a      	strb	r2, [r3, #26]
		Txcode[27] = 'c';
 8005722:	4b41      	ldr	r3, [pc, #260]	@ (8005828 <main+0xa98>)
 8005724:	2263      	movs	r2, #99	@ 0x63
 8005726:	76da      	strb	r2, [r3, #27]
		Txcode[28] = '1';
 8005728:	4b3f      	ldr	r3, [pc, #252]	@ (8005828 <main+0xa98>)
 800572a:	2231      	movs	r2, #49	@ 0x31
 800572c:	771a      	strb	r2, [r3, #28]
		Txcode[29] = 'z';
 800572e:	4b3e      	ldr	r3, [pc, #248]	@ (8005828 <main+0xa98>)
 8005730:	227a      	movs	r2, #122	@ 0x7a
 8005732:	775a      	strb	r2, [r3, #29]
		Txcode[30] = 'a';
 8005734:	4b3c      	ldr	r3, [pc, #240]	@ (8005828 <main+0xa98>)
 8005736:	2261      	movs	r2, #97	@ 0x61
 8005738:	779a      	strb	r2, [r3, #30]
		Txcode[31] = '7';
 800573a:	4b3b      	ldr	r3, [pc, #236]	@ (8005828 <main+0xa98>)
 800573c:	2237      	movs	r2, #55	@ 0x37
 800573e:	77da      	strb	r2, [r3, #31]



		nRF24_WriteTXPayload(Txcode);
 8005740:	4839      	ldr	r0, [pc, #228]	@ (8005828 <main+0xa98>)
 8005742:	f7fc fec7 	bl	80024d4 <nRF24_WriteTXPayload>
		nRF24_WaitTX();
 8005746:	f7fc fed3 	bl	80024f0 <nRF24_WaitTX>
		nRF24_RX_Mode();
 800574a:	f7fc fbd9 	bl	8001f00 <nRF24_RX_Mode>

		uint8_t cunter = 0;
 800574e:	2300      	movs	r3, #0
 8005750:	74fb      	strb	r3, [r7, #19]

		while(nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY) == 1){
 8005752:	e022      	b.n	800579a <main+0xa0a>
			LED_G_1;
 8005754:	2201      	movs	r2, #1
 8005756:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800575a:	4831      	ldr	r0, [pc, #196]	@ (8005820 <main+0xa90>)
 800575c:	f008 fe60 	bl	800e420 <HAL_GPIO_WritePin>
			LED_Y_1;
 8005760:	2201      	movs	r2, #1
 8005762:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005766:	4815      	ldr	r0, [pc, #84]	@ (80057bc <main+0xa2c>)
 8005768:	f008 fe5a 	bl	800e420 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 800576c:	2001      	movs	r0, #1
 800576e:	f003 fcf9 	bl	8009164 <HAL_Delay>
			LED_G_0;
 8005772:	2200      	movs	r2, #0
 8005774:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005778:	4829      	ldr	r0, [pc, #164]	@ (8005820 <main+0xa90>)
 800577a:	f008 fe51 	bl	800e420 <HAL_GPIO_WritePin>
			LED_Y_0;
 800577e:	2200      	movs	r2, #0
 8005780:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005784:	480d      	ldr	r0, [pc, #52]	@ (80057bc <main+0xa2c>)
 8005786:	f008 fe4b 	bl	800e420 <HAL_GPIO_WritePin>

			cunter++;
 800578a:	7cfb      	ldrb	r3, [r7, #19]
 800578c:	3301      	adds	r3, #1
 800578e:	74fb      	strb	r3, [r7, #19]
			if(cunter == 100){
 8005790:	7cfb      	ldrb	r3, [r7, #19]
 8005792:	2b64      	cmp	r3, #100	@ 0x64
 8005794:	d101      	bne.n	800579a <main+0xa0a>
				NVIC_SystemReset();
 8005796:	f7ff fae5 	bl	8004d64 <__NVIC_SystemReset>
		while(nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY) == 1){
 800579a:	2000      	movs	r0, #0
 800579c:	f7fc feec 	bl	8002578 <nRF24_IsBitSetInFifoStatus>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d0d6      	beq.n	8005754 <main+0x9c4>
			}
		}

		nRF24_ReadRXPaylaod(RxData);
 80057a6:	4821      	ldr	r0, [pc, #132]	@ (800582c <main+0xa9c>)
 80057a8:	f7fc feca 	bl	8002540 <nRF24_ReadRXPaylaod>
		LED_6_0;
 80057ac:	2200      	movs	r2, #0
 80057ae:	2108      	movs	r1, #8
 80057b0:	481b      	ldr	r0, [pc, #108]	@ (8005820 <main+0xa90>)
 80057b2:	f008 fe35 	bl	800e420 <HAL_GPIO_WritePin>
		for(int i = 12; i < 22; i++){
 80057b6:	230c      	movs	r3, #12
 80057b8:	60fb      	str	r3, [r7, #12]
 80057ba:	e045      	b.n	8005848 <main+0xab8>
 80057bc:	58020400 	.word	0x58020400
 80057c0:	000041b4 	.word	0x000041b4
 80057c4:	58020c00 	.word	0x58020c00
 80057c8:	0801e760 	.word	0x0801e760
 80057cc:	24000ed4 	.word	0x24000ed4
 80057d0:	24001f0c 	.word	0x24001f0c
 80057d4:	0801e764 	.word	0x0801e764
 80057d8:	0801e770 	.word	0x0801e770
 80057dc:	24001f10 	.word	0x24001f10
 80057e0:	24002f48 	.word	0x24002f48
 80057e4:	0001f7e7 	.word	0x0001f7e7
 80057e8:	24002f44 	.word	0x24002f44
 80057ec:	58020000 	.word	0x58020000
 80057f0:	24000198 	.word	0x24000198
 80057f4:	42830000 	.word	0x42830000
 80057f8:	46000000 	.word	0x46000000
 80057fc:	00000044 	.word	0x00000044
 8005800:	00000040 	.word	0x00000040
 8005804:	0000003c 	.word	0x0000003c
 8005808:	00000038 	.word	0x00000038
 800580c:	00000034 	.word	0x00000034
 8005810:	00000030 	.word	0x00000030
 8005814:	000000cc 	.word	0x000000cc
 8005818:	00000050 	.word	0x00000050
 800581c:	00000160 	.word	0x00000160
 8005820:	58021000 	.word	0x58021000
 8005824:	24000274 	.word	0x24000274
 8005828:	000000f4 	.word	0x000000f4
 800582c:	000000d4 	.word	0x000000d4
			Rxcode[i] = RxData[i];
 8005830:	4a96      	ldr	r2, [pc, #600]	@ (8005a8c <main+0xcfc>)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	4413      	add	r3, r2
 8005836:	7819      	ldrb	r1, [r3, #0]
 8005838:	4a95      	ldr	r2, [pc, #596]	@ (8005a90 <main+0xd00>)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	4413      	add	r3, r2
 800583e:	460a      	mov	r2, r1
 8005840:	701a      	strb	r2, [r3, #0]
		for(int i = 12; i < 22; i++){
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	3301      	adds	r3, #1
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2b15      	cmp	r3, #21
 800584c:	ddf0      	ble.n	8005830 <main+0xaa0>
		}
	///////////////////////////////////////////////////////////////////////
		ESC_INT(&htim3);
 800584e:	4891      	ldr	r0, [pc, #580]	@ (8005a94 <main+0xd04>)
 8005850:	f7fb fb78 	bl	8000f44 <ESC_INT>

		LED_7_1;
 8005854:	2201      	movs	r2, #1
 8005856:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800585a:	488f      	ldr	r0, [pc, #572]	@ (8005a98 <main+0xd08>)
 800585c:	f008 fde0 	bl	800e420 <HAL_GPIO_WritePin>
		HAL_UART_Receive_IT(&huart1, &Received, 1);
 8005860:	2201      	movs	r2, #1
 8005862:	498e      	ldr	r1, [pc, #568]	@ (8005a9c <main+0xd0c>)
 8005864:	488e      	ldr	r0, [pc, #568]	@ (8005aa0 <main+0xd10>)
 8005866:	f012 faab 	bl	8017dc0 <HAL_UART_Receive_IT>
		LED_7_0;
 800586a:	2200      	movs	r2, #0
 800586c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005870:	4889      	ldr	r0, [pc, #548]	@ (8005a98 <main+0xd08>)
 8005872:	f008 fdd5 	bl	800e420 <HAL_GPIO_WritePin>

		HAL_TIM_Base_Start_IT(&htim2); // przerwanie co 1 ms
 8005876:	488b      	ldr	r0, [pc, #556]	@ (8005aa4 <main+0xd14>)
 8005878:	f010 fc40 	bl	80160fc <HAL_TIM_Base_Start_IT>



	  	RGB_LED_For_BAT(MYDRON.batterysize);
 800587c:	4b8a      	ldr	r3, [pc, #552]	@ (8005aa8 <main+0xd18>)
 800587e:	881b      	ldrh	r3, [r3, #0]
 8005880:	b2db      	uxtb	r3, r3
 8005882:	4618      	mov	r0, r3
 8005884:	f001 fcc0 	bl	8007208 <RGB_LED_For_BAT>


	  	if(MYDRON.dron_status.Battery == DRON_BATTERY_RUN_OUT)
 8005888:	4b87      	ldr	r3, [pc, #540]	@ (8005aa8 <main+0xd18>)
 800588a:	8a9b      	ldrh	r3, [r3, #20]
 800588c:	2b07      	cmp	r3, #7
 800588e:	d107      	bne.n	80058a0 <main+0xb10>
	  	{
	  		LED_R_1;
 8005890:	2201      	movs	r2, #1
 8005892:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005896:	4885      	ldr	r0, [pc, #532]	@ (8005aac <main+0xd1c>)
 8005898:	f008 fdc2 	bl	800e420 <HAL_GPIO_WritePin>
	  		while(1){
 800589c:	bf00      	nop
 800589e:	e7fd      	b.n	800589c <main+0xb0c>
	  		}
	  	}



	  	if(MYDRON.dron_status.Battery == DRON_BATTERY_CRIT_VAL){
 80058a0:	4b81      	ldr	r3, [pc, #516]	@ (8005aa8 <main+0xd18>)
 80058a2:	8a9b      	ldrh	r3, [r3, #20]
 80058a4:	2b09      	cmp	r3, #9
 80058a6:	d107      	bne.n	80058b8 <main+0xb28>
	  		LED_R_1;
 80058a8:	2201      	movs	r2, #1
 80058aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80058ae:	487f      	ldr	r0, [pc, #508]	@ (8005aac <main+0xd1c>)
 80058b0:	f008 fdb6 	bl	800e420 <HAL_GPIO_WritePin>
	  		while(1){
 80058b4:	bf00      	nop
 80058b6:	e7fd      	b.n	80058b4 <main+0xb24>
	  		}
	  	}



		STARTUP = 0;
 80058b8:	4b7d      	ldr	r3, [pc, #500]	@ (8005ab0 <main+0xd20>)
 80058ba:	2200      	movs	r2, #0
 80058bc:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(MYDRON.dron_status.Battery == DRON_BATTERY_RUN_OUT){
 80058be:	4b7a      	ldr	r3, [pc, #488]	@ (8005aa8 <main+0xd18>)
 80058c0:	8a9b      	ldrh	r3, [r3, #20]
 80058c2:	2b07      	cmp	r3, #7
 80058c4:	d10a      	bne.n	80058dc <main+0xb4c>
	  			LED_R_1;
 80058c6:	2201      	movs	r2, #1
 80058c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80058cc:	4877      	ldr	r0, [pc, #476]	@ (8005aac <main+0xd1c>)
 80058ce:	f008 fda7 	bl	800e420 <HAL_GPIO_WritePin>
	  			thrust_limit = MYDRON.THRUST;
 80058d2:	4b75      	ldr	r3, [pc, #468]	@ (8005aa8 <main+0xd18>)
 80058d4:	885b      	ldrh	r3, [r3, #2]
 80058d6:	b21a      	sxth	r2, r3
 80058d8:	4b76      	ldr	r3, [pc, #472]	@ (8005ab4 <main+0xd24>)
 80058da:	801a      	strh	r2, [r3, #0]
	  		}
	  		if(MYDRON.dron_status.Battery == DRON_BATTERY_OK){
 80058dc:	4b72      	ldr	r3, [pc, #456]	@ (8005aa8 <main+0xd18>)
 80058de:	8a9b      	ldrh	r3, [r3, #20]
 80058e0:	2b08      	cmp	r3, #8
 80058e2:	d103      	bne.n	80058ec <main+0xb5c>
	  			thrust_limit = 10000;
 80058e4:	4b73      	ldr	r3, [pc, #460]	@ (8005ab4 <main+0xd24>)
 80058e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80058ea:	801a      	strh	r2, [r3, #0]
	  		}
	  		if(MYDRON.dron_status.Battery == DRON_BATTERY_CRIT_VAL){
 80058ec:	4b6e      	ldr	r3, [pc, #440]	@ (8005aa8 <main+0xd18>)
 80058ee:	8a9b      	ldrh	r3, [r3, #20]
 80058f0:	2b09      	cmp	r3, #9
 80058f2:	d118      	bne.n	8005926 <main+0xb96>
	  			ESC_POWER_1;
 80058f4:	2201      	movs	r2, #1
 80058f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80058fa:	486f      	ldr	r0, [pc, #444]	@ (8005ab8 <main+0xd28>)
 80058fc:	f008 fd90 	bl	800e420 <HAL_GPIO_WritePin>
	  			LED_R_1;
 8005900:	2201      	movs	r2, #1
 8005902:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005906:	4869      	ldr	r0, [pc, #420]	@ (8005aac <main+0xd1c>)
 8005908:	f008 fd8a 	bl	800e420 <HAL_GPIO_WritePin>
	  			f_close(&fil);
 800590c:	486b      	ldr	r0, [pc, #428]	@ (8005abc <main+0xd2c>)
 800590e:	f018 f809 	bl	801d924 <f_close>
	  			while(MYDRON.dron_status.Battery == DRON_BATTERY_CRIT_VAL){
 8005912:	e004      	b.n	800591e <main+0xb8e>
	  				HAL_Delay(10);
 8005914:	200a      	movs	r0, #10
 8005916:	f003 fc25 	bl	8009164 <HAL_Delay>
	  				Get_batteryvalue();
 800591a:	f7fe fb31 	bl	8003f80 <Get_batteryvalue>
	  			while(MYDRON.dron_status.Battery == DRON_BATTERY_CRIT_VAL){
 800591e:	4b62      	ldr	r3, [pc, #392]	@ (8005aa8 <main+0xd18>)
 8005920:	8a9b      	ldrh	r3, [r3, #20]
 8005922:	2b09      	cmp	r3, #9
 8005924:	d0f6      	beq.n	8005914 <main+0xb84>
	  			}
	  		}

	  		if(commandready == 1){
 8005926:	4b66      	ldr	r3, [pc, #408]	@ (8005ac0 <main+0xd30>)
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	2b01      	cmp	r3, #1
 800592c:	d159      	bne.n	80059e2 <main+0xc52>
	  			LED_7_1;
 800592e:	2201      	movs	r2, #1
 8005930:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005934:	4858      	ldr	r0, [pc, #352]	@ (8005a98 <main+0xd08>)
 8005936:	f008 fd73 	bl	800e420 <HAL_GPIO_WritePin>
	  			interpretcommand();
 800593a:	f7fc feeb 	bl	8002714 <interpretcommand>
	  			executecommand(command, UASRT_PID_VAL);
 800593e:	4961      	ldr	r1, [pc, #388]	@ (8005ac4 <main+0xd34>)
 8005940:	4861      	ldr	r0, [pc, #388]	@ (8005ac8 <main+0xd38>)
 8005942:	f7fc ff35 	bl	80027b0 <executecommand>
	  			LED_7_0;
 8005946:	2200      	movs	r2, #0
 8005948:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800594c:	4852      	ldr	r0, [pc, #328]	@ (8005a98 <main+0xd08>)
 800594e:	f008 fd67 	bl	800e420 <HAL_GPIO_WritePin>

	  			PID_FAC_Pitch[0] = p_pitchfactor;
 8005952:	4b5e      	ldr	r3, [pc, #376]	@ (8005acc <main+0xd3c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a5e      	ldr	r2, [pc, #376]	@ (8005ad0 <main+0xd40>)
 8005958:	6013      	str	r3, [r2, #0]
	  			PID_FAC_Pitch[1] = i_pitchfactor;
 800595a:	4b5e      	ldr	r3, [pc, #376]	@ (8005ad4 <main+0xd44>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a5c      	ldr	r2, [pc, #368]	@ (8005ad0 <main+0xd40>)
 8005960:	6053      	str	r3, [r2, #4]
	  			PID_FAC_Pitch[2] = d_pitchfactor;
 8005962:	4b5d      	ldr	r3, [pc, #372]	@ (8005ad8 <main+0xd48>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a5a      	ldr	r2, [pc, #360]	@ (8005ad0 <main+0xd40>)
 8005968:	6093      	str	r3, [r2, #8]

	  			PID_FAC_Angular_Rate_Pitch[0] = p_angular_rate_pitchfactor;
 800596a:	4b5c      	ldr	r3, [pc, #368]	@ (8005adc <main+0xd4c>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a5c      	ldr	r2, [pc, #368]	@ (8005ae0 <main+0xd50>)
 8005970:	6013      	str	r3, [r2, #0]
	  			PID_FAC_Angular_Rate_Pitch[1] = i_angular_rate_pitchfactor;
 8005972:	4b5c      	ldr	r3, [pc, #368]	@ (8005ae4 <main+0xd54>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a5a      	ldr	r2, [pc, #360]	@ (8005ae0 <main+0xd50>)
 8005978:	6053      	str	r3, [r2, #4]
	  			PID_FAC_Angular_Rate_Pitch[2] = d_angular_rate_pitchfactor;
 800597a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ae8 <main+0xd58>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a58      	ldr	r2, [pc, #352]	@ (8005ae0 <main+0xd50>)
 8005980:	6093      	str	r3, [r2, #8]

	  			PID_FAC_Rool[0] = p_roolfactor;
 8005982:	4b5a      	ldr	r3, [pc, #360]	@ (8005aec <main+0xd5c>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a5a      	ldr	r2, [pc, #360]	@ (8005af0 <main+0xd60>)
 8005988:	6013      	str	r3, [r2, #0]
	  			PID_FAC_Rool[1] = i_roolfactor;
 800598a:	4b5a      	ldr	r3, [pc, #360]	@ (8005af4 <main+0xd64>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a58      	ldr	r2, [pc, #352]	@ (8005af0 <main+0xd60>)
 8005990:	6053      	str	r3, [r2, #4]
	  			PID_FAC_Rool[2] = d_roolfactor;
 8005992:	4b59      	ldr	r3, [pc, #356]	@ (8005af8 <main+0xd68>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a56      	ldr	r2, [pc, #344]	@ (8005af0 <main+0xd60>)
 8005998:	6093      	str	r3, [r2, #8]

	  			PID_FAC_Angular_Rate_Rool[0] = p_angular_rate_roolfactor;
 800599a:	4b58      	ldr	r3, [pc, #352]	@ (8005afc <main+0xd6c>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a58      	ldr	r2, [pc, #352]	@ (8005b00 <main+0xd70>)
 80059a0:	6013      	str	r3, [r2, #0]
	  			PID_FAC_Angular_Rate_Rool[1] = i_angular_rate_roolfactor;
 80059a2:	4b58      	ldr	r3, [pc, #352]	@ (8005b04 <main+0xd74>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a56      	ldr	r2, [pc, #344]	@ (8005b00 <main+0xd70>)
 80059a8:	6053      	str	r3, [r2, #4]
	  			PID_FAC_Angular_Rate_Rool[2] = d_angular_rate_roolfactor;
 80059aa:	4b57      	ldr	r3, [pc, #348]	@ (8005b08 <main+0xd78>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a54      	ldr	r2, [pc, #336]	@ (8005b00 <main+0xd70>)
 80059b0:	6093      	str	r3, [r2, #8]

	  			PID_FAC_Yaw[0] = p_yawfactor;
 80059b2:	4b56      	ldr	r3, [pc, #344]	@ (8005b0c <main+0xd7c>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a56      	ldr	r2, [pc, #344]	@ (8005b10 <main+0xd80>)
 80059b8:	6013      	str	r3, [r2, #0]
	  			PID_FAC_Yaw[1] = i_yawfactor;
 80059ba:	4b56      	ldr	r3, [pc, #344]	@ (8005b14 <main+0xd84>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a54      	ldr	r2, [pc, #336]	@ (8005b10 <main+0xd80>)
 80059c0:	6053      	str	r3, [r2, #4]
	  			PID_FAC_Yaw[2] = d_yawfactor;
 80059c2:	4b55      	ldr	r3, [pc, #340]	@ (8005b18 <main+0xd88>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a52      	ldr	r2, [pc, #328]	@ (8005b10 <main+0xd80>)
 80059c8:	6093      	str	r3, [r2, #8]

	  			PID_FAC_Angular_Rate_Yaw[0] = p_angular_rate_yawfactor;
 80059ca:	4b54      	ldr	r3, [pc, #336]	@ (8005b1c <main+0xd8c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a54      	ldr	r2, [pc, #336]	@ (8005b20 <main+0xd90>)
 80059d0:	6013      	str	r3, [r2, #0]
	  			PID_FAC_Angular_Rate_Yaw[1] = i_angular_rate_yawfactor;
 80059d2:	4b54      	ldr	r3, [pc, #336]	@ (8005b24 <main+0xd94>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a52      	ldr	r2, [pc, #328]	@ (8005b20 <main+0xd90>)
 80059d8:	6053      	str	r3, [r2, #4]
	  			PID_FAC_Angular_Rate_Yaw[2] = d_angular_rate_yawfactor;
 80059da:	4b53      	ldr	r3, [pc, #332]	@ (8005b28 <main+0xd98>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a50      	ldr	r2, [pc, #320]	@ (8005b20 <main+0xd90>)
 80059e0:	6093      	str	r3, [r2, #8]
	  		}

	  		if((TIM_inte_SD == 1) && (fresult == FR_OK) && (SD_enable_Flag == 1)){// 1ms, 1KHz
 80059e2:	4b52      	ldr	r3, [pc, #328]	@ (8005b2c <main+0xd9c>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	f040 80b7 	bne.w	8005b5a <main+0xdca>
 80059ec:	4b50      	ldr	r3, [pc, #320]	@ (8005b30 <main+0xda0>)
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f040 80b2 	bne.w	8005b5a <main+0xdca>
 80059f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005b34 <main+0xda4>)
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	f040 80ad 	bne.w	8005b5a <main+0xdca>
	  			TIM_inte_SD = 0;
 8005a00:	4b4a      	ldr	r3, [pc, #296]	@ (8005b2c <main+0xd9c>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]

	  			uSD_Card_SendData_To_Buffer(Mainloop_Number);//todo blokuje pentle gwn po ponownym uruchomieniu gdzy napicie zsotanie odlonczone
 8005a06:	4b4c      	ldr	r3, [pc, #304]	@ (8005b38 <main+0xda8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f001 fd92 	bl	8007534 <uSD_Card_SendData_To_Buffer>

	  			if(Mainloop_Number == 999){//zapisywanie karty raz na 1 sec
 8005a10:	4b49      	ldr	r3, [pc, #292]	@ (8005b38 <main+0xda8>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d12b      	bne.n	8005a74 <main+0xce4>
	  				SD_In_Use = 1;
 8005a1c:	4b47      	ldr	r3, [pc, #284]	@ (8005b3c <main+0xdac>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	601a      	str	r2, [r3, #0]
	  				LED_uSD_1;
 8005a22:	2201      	movs	r2, #1
 8005a24:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005a28:	4845      	ldr	r0, [pc, #276]	@ (8005b40 <main+0xdb0>)
 8005a2a:	f008 fcf9 	bl	800e420 <HAL_GPIO_WritePin>
	  				fresult = f_open(&fil, "file.txt", FA_OPEN_APPEND | FA_WRITE);
 8005a2e:	2232      	movs	r2, #50	@ 0x32
 8005a30:	4944      	ldr	r1, [pc, #272]	@ (8005b44 <main+0xdb4>)
 8005a32:	4822      	ldr	r0, [pc, #136]	@ (8005abc <main+0xd2c>)
 8005a34:	f017 fb9c 	bl	801d170 <f_open>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b30 <main+0xda0>)
 8005a3e:	701a      	strb	r2, [r3, #0]
	  				fresult = f_write(&fil, DataToSendBuffer, 129000, &bw);
 8005a40:	4b41      	ldr	r3, [pc, #260]	@ (8005b48 <main+0xdb8>)
 8005a42:	4a42      	ldr	r2, [pc, #264]	@ (8005b4c <main+0xdbc>)
 8005a44:	4942      	ldr	r1, [pc, #264]	@ (8005b50 <main+0xdc0>)
 8005a46:	481d      	ldr	r0, [pc, #116]	@ (8005abc <main+0xd2c>)
 8005a48:	f017 fd5a 	bl	801d500 <f_write>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	461a      	mov	r2, r3
 8005a50:	4b37      	ldr	r3, [pc, #220]	@ (8005b30 <main+0xda0>)
 8005a52:	701a      	strb	r2, [r3, #0]
	  				fresult = f_close(&fil);
 8005a54:	4819      	ldr	r0, [pc, #100]	@ (8005abc <main+0xd2c>)
 8005a56:	f017 ff65 	bl	801d924 <f_close>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	4b34      	ldr	r3, [pc, #208]	@ (8005b30 <main+0xda0>)
 8005a60:	701a      	strb	r2, [r3, #0]
	  				LED_uSD_0;
 8005a62:	2200      	movs	r2, #0
 8005a64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005a68:	4835      	ldr	r0, [pc, #212]	@ (8005b40 <main+0xdb0>)
 8005a6a:	f008 fcd9 	bl	800e420 <HAL_GPIO_WritePin>
	  				SD_In_Use = 0;
 8005a6e:	4b33      	ldr	r3, [pc, #204]	@ (8005b3c <main+0xdac>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	601a      	str	r2, [r3, #0]
	  				}
	  			if(Mainloop_Number < 1000){
 8005a74:	4b30      	ldr	r3, [pc, #192]	@ (8005b38 <main+0xda8>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a7c:	d26a      	bcs.n	8005b54 <main+0xdc4>
	  				Mainloop_Number++;
 8005a7e:	4b2e      	ldr	r3, [pc, #184]	@ (8005b38 <main+0xda8>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <main+0xda8>)
 8005a86:	6013      	str	r3, [r2, #0]
 8005a88:	e067      	b.n	8005b5a <main+0xdca>
 8005a8a:	bf00      	nop
 8005a8c:	000000d4 	.word	0x000000d4
 8005a90:	00000134 	.word	0x00000134
 8005a94:	24000418 	.word	0x24000418
 8005a98:	58020000 	.word	0x58020000
 8005a9c:	000041a8 	.word	0x000041a8
 8005aa0:	240004b0 	.word	0x240004b0
 8005aa4:	240003cc 	.word	0x240003cc
 8005aa8:	00000160 	.word	0x00000160
 8005aac:	58020400 	.word	0x58020400
 8005ab0:	0000005c 	.word	0x0000005c
 8005ab4:	00004046 	.word	0x00004046
 8005ab8:	58021800 	.word	0x58021800
 8005abc:	24001f10 	.word	0x24001f10
 8005ac0:	000041a6 	.word	0x000041a6
 8005ac4:	00004188 	.word	0x00004188
 8005ac8:	00004198 	.word	0x00004198
 8005acc:	000040b4 	.word	0x000040b4
 8005ad0:	000040d8 	.word	0x000040d8
 8005ad4:	000040c0 	.word	0x000040c0
 8005ad8:	000040cc 	.word	0x000040cc
 8005adc:	00004114 	.word	0x00004114
 8005ae0:	00004138 	.word	0x00004138
 8005ae4:	00004120 	.word	0x00004120
 8005ae8:	0000412c 	.word	0x0000412c
 8005aec:	000040b8 	.word	0x000040b8
 8005af0:	000040ec 	.word	0x000040ec
 8005af4:	000040c4 	.word	0x000040c4
 8005af8:	000040d0 	.word	0x000040d0
 8005afc:	00004118 	.word	0x00004118
 8005b00:	0000414c 	.word	0x0000414c
 8005b04:	00004124 	.word	0x00004124
 8005b08:	00004130 	.word	0x00004130
 8005b0c:	000040bc 	.word	0x000040bc
 8005b10:	00004100 	.word	0x00004100
 8005b14:	000040c8 	.word	0x000040c8
 8005b18:	000040d4 	.word	0x000040d4
 8005b1c:	0000411c 	.word	0x0000411c
 8005b20:	00004160 	.word	0x00004160
 8005b24:	00004128 	.word	0x00004128
 8005b28:	00004134 	.word	0x00004134
 8005b2c:	00000054 	.word	0x00000054
 8005b30:	24001f0c 	.word	0x24001f0c
 8005b34:	000041b4 	.word	0x000041b4
 8005b38:	000041ac 	.word	0x000041ac
 8005b3c:	000041b0 	.word	0x000041b0
 8005b40:	58020c00 	.word	0x58020c00
 8005b44:	0801e770 	.word	0x0801e770
 8005b48:	24002f44 	.word	0x24002f44
 8005b4c:	0001f7e8 	.word	0x0001f7e8
 8005b50:	24002f48 	.word	0x24002f48
	  			}
	  			else{
	  				Mainloop_Number = 0;
 8005b54:	4b0b      	ldr	r3, [pc, #44]	@ (8005b84 <main+0xdf4>)
 8005b56:	2200      	movs	r2, #0
 8005b58:	601a      	str	r2, [r3, #0]
	  			}
	  		}

	  		if(TIM_inte == 1){
 8005b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b88 <main+0xdf8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	f47f aead 	bne.w	80058be <main+0xb2e>
	  			LED_R_0;
 8005b64:	2200      	movs	r2, #0
 8005b66:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005b6a:	4808      	ldr	r0, [pc, #32]	@ (8005b8c <main+0xdfc>)
 8005b6c:	f008 fc58 	bl	800e420 <HAL_GPIO_WritePin>
	  			RGB_LED_For_BAT(MYDRON.batterysize);
 8005b70:	4b07      	ldr	r3, [pc, #28]	@ (8005b90 <main+0xe00>)
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	4618      	mov	r0, r3
 8005b78:	f001 fb46 	bl	8007208 <RGB_LED_For_BAT>
	  			TIM_inte = 0;
 8005b7c:	4b02      	ldr	r3, [pc, #8]	@ (8005b88 <main+0xdf8>)
 8005b7e:	2200      	movs	r2, #0
 8005b80:	601a      	str	r2, [r3, #0]
	  if(MYDRON.dron_status.Battery == DRON_BATTERY_RUN_OUT){
 8005b82:	e69c      	b.n	80058be <main+0xb2e>
 8005b84:	000041ac 	.word	0x000041ac
 8005b88:	00000058 	.word	0x00000058
 8005b8c:	58020400 	.word	0x58020400
 8005b90:	00000160 	.word	0x00000160

08005b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b09c      	sub	sp, #112	@ 0x70
 8005b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b9e:	224c      	movs	r2, #76	@ 0x4c
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f018 f8b6 	bl	801dd14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005ba8:	1d3b      	adds	r3, r7, #4
 8005baa:	2220      	movs	r2, #32
 8005bac:	2100      	movs	r1, #0
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f018 f8b0 	bl	801dd14 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8005bb4:	2002      	movs	r0, #2
 8005bb6:	f00b f8e5 	bl	8010d84 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8005bba:	2300      	movs	r3, #0
 8005bbc:	603b      	str	r3, [r7, #0]
 8005bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005c74 <SystemClock_Config+0xe0>)
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c74 <SystemClock_Config+0xe0>)
 8005bc4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005bc8:	6193      	str	r3, [r2, #24]
 8005bca:	4b2a      	ldr	r3, [pc, #168]	@ (8005c74 <SystemClock_Config+0xe0>)
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005bd2:	603b      	str	r3, [r7, #0]
 8005bd4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8005bd6:	bf00      	nop
 8005bd8:	4b26      	ldr	r3, [pc, #152]	@ (8005c74 <SystemClock_Config+0xe0>)
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005be4:	d1f8      	bne.n	8005bd8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_HSE;
 8005be6:	2311      	movs	r3, #17
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005bea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005bee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8005bf0:	2380      	movs	r3, #128	@ 0x80
 8005bf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.CSICalibrationValue = 16;
 8005bf4:	2310      	movs	r3, #16
 8005bf6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8005c00:	2303      	movs	r3, #3
 8005c02:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 68;
 8005c04:	2344      	movs	r3, #68	@ 0x44
 8005c06:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005c0c:	2302      	movs	r3, #2
 8005c0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005c10:	2302      	movs	r3, #2
 8005c12:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8005c14:	230c      	movs	r3, #12
 8005c16:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 8005c1c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005c20:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c26:	4618      	mov	r0, r3
 8005c28:	f00b f8e6 	bl	8010df8 <HAL_RCC_OscConfig>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d001      	beq.n	8005c36 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8005c32:	f001 ff2d 	bl	8007a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005c36:	233f      	movs	r3, #63	@ 0x3f
 8005c38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005c42:	2308      	movs	r3, #8
 8005c44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8005c46:	2340      	movs	r3, #64	@ 0x40
 8005c48:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8005c4a:	2340      	movs	r3, #64	@ 0x40
 8005c4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8005c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c52:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8005c54:	2340      	movs	r3, #64	@ 0x40
 8005c56:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8005c58:	1d3b      	adds	r3, r7, #4
 8005c5a:	2103      	movs	r1, #3
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f00b fca5 	bl	80115ac <HAL_RCC_ClockConfig>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8005c68:	f001 ff12 	bl	8007a90 <Error_Handler>
  }
}
 8005c6c:	bf00      	nop
 8005c6e:	3770      	adds	r7, #112	@ 0x70
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	58024800 	.word	0x58024800

08005c78 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b0ae      	sub	sp, #184	@ 0xb8
 8005c7c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005c7e:	463b      	mov	r3, r7
 8005c80:	22b8      	movs	r2, #184	@ 0xb8
 8005c82:	2100      	movs	r1, #0
 8005c84:	4618      	mov	r0, r3
 8005c86:	f018 f845 	bl	801dd14 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI2;
 8005c8a:	f44f 2201 	mov.w	r2, #528384	@ 0x81000
 8005c8e:	f04f 0300 	mov.w	r3, #0
 8005c92:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 22;
 8005c96:	2316      	movs	r3, #22
 8005c98:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 192;
 8005c9a:	23c0      	movs	r3, #192	@ 0xc0
 8005c9c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8005ca2:	2302      	movs	r3, #2
 8005ca4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8005caa:	2300      	movs	r3, #0
 8005cac:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8005cae:	2320      	movs	r3, #32
 8005cb0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8005cb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005cc2:	463b      	mov	r3, r7
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f00b fffd 	bl	8011cc4 <HAL_RCCEx_PeriphCLKConfig>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d001      	beq.n	8005cd4 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8005cd0:	f001 fede 	bl	8007a90 <Error_Handler>
  }
}
 8005cd4:	bf00      	nop
 8005cd6:	37b8      	adds	r7, #184	@ 0xb8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)// 1 ms
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a87      	ldr	r2, [pc, #540]	@ (8005f04 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	f040 8107 	bne.w	8005efc <HAL_TIM_PeriodElapsedCallback+0x220>
	{
		TIM_inte_SD = 1;
 8005cee:	4b86      	ldr	r3, [pc, #536]	@ (8005f08 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	601a      	str	r2, [r3, #0]
		TIM_inte = 1;
 8005cf4:	4b85      	ldr	r3, [pc, #532]	@ (8005f0c <HAL_TIM_PeriodElapsedCallback+0x230>)
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]
		NRF_TIM_Inte++;
 8005cfa:	4b85      	ldr	r3, [pc, #532]	@ (8005f10 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	4a83      	ldr	r2, [pc, #524]	@ (8005f10 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8005d02:	6013      	str	r3, [r2, #0]


		if(i == 0){// na calosc 50ms
 8005d04:	4b83      	ldr	r3, [pc, #524]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d10d      	bne.n	8005d28 <HAL_TIM_PeriodElapsedCallback+0x4c>
			LED_5_1;
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d12:	4881      	ldr	r0, [pc, #516]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005d14:	f008 fb84 	bl	800e420 <HAL_GPIO_WritePin>
			BMP180_start_measurment_temp_IT();
 8005d18:	f7fa fdaa 	bl	8000870 <BMP180_start_measurment_temp_IT>
			LED_5_0;
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d22:	487d      	ldr	r0, [pc, #500]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005d24:	f008 fb7c 	bl	800e420 <HAL_GPIO_WritePin>
		}

		if(i == 10){//2
 8005d28:	4b7a      	ldr	r3, [pc, #488]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b0a      	cmp	r3, #10
 8005d2e:	d10d      	bne.n	8005d4c <HAL_TIM_PeriodElapsedCallback+0x70>
			LED_5_1;
 8005d30:	2201      	movs	r2, #1
 8005d32:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d36:	4878      	ldr	r0, [pc, #480]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005d38:	f008 fb72 	bl	800e420 <HAL_GPIO_WritePin>
			BMP180_start_measurment_pres_IT();
 8005d3c:	f7fa fd82 	bl	8000844 <BMP180_start_measurment_pres_IT>
			LED_5_0;
 8005d40:	2200      	movs	r2, #0
 8005d42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d46:	4874      	ldr	r0, [pc, #464]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005d48:	f008 fb6a 	bl	800e420 <HAL_GPIO_WritePin>
		}

		if(i == 36){
 8005d4c:	4b71      	ldr	r3, [pc, #452]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b24      	cmp	r3, #36	@ 0x24
 8005d52:	d10d      	bne.n	8005d70 <HAL_TIM_PeriodElapsedCallback+0x94>
			LED_5_1;
 8005d54:	2201      	movs	r2, #1
 8005d56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d5a:	486f      	ldr	r0, [pc, #444]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005d5c:	f008 fb60 	bl	800e420 <HAL_GPIO_WritePin>
			HMC5883L_Get_Z_Start_IT();
 8005d60:	f7fb f9b8 	bl	80010d4 <HMC5883L_Get_Z_Start_IT>
			LED_5_0;
 8005d64:	2200      	movs	r2, #0
 8005d66:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d6a:	486b      	ldr	r0, [pc, #428]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005d6c:	f008 fb58 	bl	800e420 <HAL_GPIO_WritePin>
		}

		if(i == 38){
 8005d70:	4b68      	ldr	r3, [pc, #416]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2b26      	cmp	r3, #38	@ 0x26
 8005d76:	d10e      	bne.n	8005d96 <HAL_TIM_PeriodElapsedCallback+0xba>
			LED_6_1;
 8005d78:	2201      	movs	r2, #1
 8005d7a:	2108      	movs	r1, #8
 8005d7c:	4867      	ldr	r0, [pc, #412]	@ (8005f1c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005d7e:	f008 fb4f 	bl	800e420 <HAL_GPIO_WritePin>
			nRF24_TX_Mode();
 8005d82:	f7fc f8e9 	bl	8001f58 <nRF24_TX_Mode>
			nRF24_Rx_Mode = 0;
 8005d86:	4b66      	ldr	r3, [pc, #408]	@ (8005f20 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	701a      	strb	r2, [r3, #0]
			LED_6_0;
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2108      	movs	r1, #8
 8005d90:	4862      	ldr	r0, [pc, #392]	@ (8005f1c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005d92:	f008 fb45 	bl	800e420 <HAL_GPIO_WritePin>
		}
		if(i == 40){//5
 8005d96:	4b5f      	ldr	r3, [pc, #380]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2b28      	cmp	r3, #40	@ 0x28
 8005d9c:	d14c      	bne.n	8005e38 <HAL_TIM_PeriodElapsedCallback+0x15c>
			ampritude = startpres - pres;
 8005d9e:	4b61      	ldr	r3, [pc, #388]	@ (8005f24 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8005da0:	ed93 7a00 	vldr	s14, [r3]
 8005da4:	4b60      	ldr	r3, [pc, #384]	@ (8005f28 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8005da6:	edd3 7a00 	vldr	s15, [r3]
 8005daa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dae:	4b5f      	ldr	r3, [pc, #380]	@ (8005f2c <HAL_TIM_PeriodElapsedCallback+0x250>)
 8005db0:	edc3 7a00 	vstr	s15, [r3]

			MYDRON.dronheight = (uint16_t)BMP180_GET_height();
 8005db4:	f7fb f81e 	bl	8000df4 <BMP180_GET_height>
 8005db8:	eef0 7a40 	vmov.f32	s15, s0
 8005dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dc0:	ee17 3a90 	vmov	r3, s15
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	b21a      	sxth	r2, r3
 8005dc8:	4b59      	ldr	r3, [pc, #356]	@ (8005f30 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8005dca:	83da      	strh	r2, [r3, #30]
			convert_value_to_array(MYDRON.dronheight, TxData, 0, 3);
 8005dcc:	4b58      	ldr	r3, [pc, #352]	@ (8005f30 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8005dce:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	4957      	ldr	r1, [pc, #348]	@ (8005f34 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8005dd8:	f001 f93d 	bl	8007056 <convert_value_to_array>

			Get_batteryvalue();
 8005ddc:	f7fe f8d0 	bl	8003f80 <Get_batteryvalue>

			convert_value_to_array(MYDRON.batterysize, TxData, 3, 6);
 8005de0:	4b53      	ldr	r3, [pc, #332]	@ (8005f30 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	b218      	sxth	r0, r3
 8005de6:	2306      	movs	r3, #6
 8005de8:	2203      	movs	r2, #3
 8005dea:	4952      	ldr	r1, [pc, #328]	@ (8005f34 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8005dec:	f001 f933 	bl	8007056 <convert_value_to_array>

			for(int i = 0; i < 10; i++){
 8005df0:	2300      	movs	r3, #0
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	e00b      	b.n	8005e0e <HAL_TIM_PeriodElapsedCallback+0x132>
				TxData[22+i] = Txcode[22+i];
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f103 0216 	add.w	r2, r3, #22
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	3316      	adds	r3, #22
 8005e00:	494d      	ldr	r1, [pc, #308]	@ (8005f38 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8005e02:	5c89      	ldrb	r1, [r1, r2]
 8005e04:	4a4b      	ldr	r2, [pc, #300]	@ (8005f34 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8005e06:	54d1      	strb	r1, [r2, r3]
			for(int i = 0; i < 10; i++){
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2b09      	cmp	r3, #9
 8005e12:	ddf0      	ble.n	8005df6 <HAL_TIM_PeriodElapsedCallback+0x11a>
			}
			LED_6_1;
 8005e14:	2201      	movs	r2, #1
 8005e16:	2108      	movs	r1, #8
 8005e18:	4840      	ldr	r0, [pc, #256]	@ (8005f1c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005e1a:	f008 fb01 	bl	800e420 <HAL_GPIO_WritePin>
			nRF24_WriteTXPayload(TxData);
 8005e1e:	4845      	ldr	r0, [pc, #276]	@ (8005f34 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8005e20:	f7fc fb58 	bl	80024d4 <nRF24_WriteTXPayload>
			NRF24_CE_HIGH;
 8005e24:	2201      	movs	r2, #1
 8005e26:	2140      	movs	r1, #64	@ 0x40
 8005e28:	4844      	ldr	r0, [pc, #272]	@ (8005f3c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8005e2a:	f008 faf9 	bl	800e420 <HAL_GPIO_WritePin>
			LED_6_0;
 8005e2e:	2200      	movs	r2, #0
 8005e30:	2108      	movs	r1, #8
 8005e32:	483a      	ldr	r0, [pc, #232]	@ (8005f1c <HAL_TIM_PeriodElapsedCallback+0x240>)
 8005e34:	f008 faf4 	bl	800e420 <HAL_GPIO_WritePin>
		}
		if(i == 41){
 8005e38:	4b36      	ldr	r3, [pc, #216]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b29      	cmp	r3, #41	@ 0x29
 8005e3e:	d104      	bne.n	8005e4a <HAL_TIM_PeriodElapsedCallback+0x16e>
			NRF24_CE_LOW;
 8005e40:	2200      	movs	r2, #0
 8005e42:	2140      	movs	r1, #64	@ 0x40
 8005e44:	483d      	ldr	r0, [pc, #244]	@ (8005f3c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8005e46:	f008 faeb 	bl	800e420 <HAL_GPIO_WritePin>
		}
		if(i >= 42){
 8005e4a:	4b32      	ldr	r3, [pc, #200]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2b29      	cmp	r3, #41	@ 0x29
 8005e50:	dd16      	ble.n	8005e80 <HAL_TIM_PeriodElapsedCallback+0x1a4>
			if(nRF24_Rx_Mode != 1){
 8005e52:	4b33      	ldr	r3, [pc, #204]	@ (8005f20 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d012      	beq.n	8005e80 <HAL_TIM_PeriodElapsedCallback+0x1a4>
				if(((nRF24_ReadStatus() & (1<<NRF24_MAX_RT)) || (nRF24_ReadStatus() & (1<<NRF24_TX_DS)))){
 8005e5a:	f7fc f8fe 	bl	800205a <nRF24_ReadStatus>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	f003 0310 	and.w	r3, r3, #16
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d106      	bne.n	8005e76 <HAL_TIM_PeriodElapsedCallback+0x19a>
 8005e68:	f7fc f8f7 	bl	800205a <nRF24_ReadStatus>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	f003 0320 	and.w	r3, r3, #32
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d004      	beq.n	8005e80 <HAL_TIM_PeriodElapsedCallback+0x1a4>
					nRF24_RX_Mode();
 8005e76:	f7fc f843 	bl	8001f00 <nRF24_RX_Mode>
					nRF24_Rx_Mode = 1;
 8005e7a:	4b29      	ldr	r3, [pc, #164]	@ (8005f20 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		LED_5_1;
 8005e80:	2201      	movs	r2, #1
 8005e82:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005e86:	4824      	ldr	r0, [pc, #144]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005e88:	f008 faca 	bl	800e420 <HAL_GPIO_WritePin>
		MPU6050_GET_ACCANDGYR_CALANDSCL_IT();
 8005e8c:	f7fb fc60 	bl	8001750 <MPU6050_GET_ACCANDGYR_CALANDSCL_IT>
		LED_5_0;
 8005e90:	2200      	movs	r2, #0
 8005e92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005e96:	4820      	ldr	r0, [pc, #128]	@ (8005f18 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8005e98:	f008 fac2 	bl	800e420 <HAL_GPIO_WritePin>

		if(i == 100){
 8005e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b64      	cmp	r3, #100	@ 0x64
 8005ea2:	d103      	bne.n	8005eac <HAL_TIM_PeriodElapsedCallback+0x1d0>
			i = 0;
 8005ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	601a      	str	r2, [r3, #0]
 8005eaa:	e004      	b.n	8005eb6 <HAL_TIM_PeriodElapsedCallback+0x1da>
		}
		else{
			i++;
 8005eac:	4b19      	ldr	r3, [pc, #100]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	4a18      	ldr	r2, [pc, #96]	@ (8005f14 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8005eb4:	6013      	str	r3, [r2, #0]
		}
		if(NRF_TIM_Inte >= 1000){
 8005eb6:	4b16      	ldr	r3, [pc, #88]	@ (8005f10 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ebe:	d308      	bcc.n	8005ed2 <HAL_TIM_PeriodElapsedCallback+0x1f6>
			LED_R_1;
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005ec6:	481d      	ldr	r0, [pc, #116]	@ (8005f3c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8005ec8:	f008 faaa 	bl	800e420 <HAL_GPIO_WritePin>
			MYDRON.dron_status.Connection = DRON_DISCONNECTED;
 8005ecc:	4b18      	ldr	r3, [pc, #96]	@ (8005f30 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8005ece:	2202      	movs	r2, #2
 8005ed0:	825a      	strh	r2, [r3, #18]
		}
		if(MYDRON.dron_status.Connection == DRON_DISCONNECTED){
 8005ed2:	4b17      	ldr	r3, [pc, #92]	@ (8005f30 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8005ed4:	8a5b      	ldrh	r3, [r3, #18]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d110      	bne.n	8005efc <HAL_TIM_PeriodElapsedCallback+0x220>
			wanted_rool = 0;
 8005eda:	4b19      	ldr	r3, [pc, #100]	@ (8005f40 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8005edc:	f04f 0200 	mov.w	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]
			wanted_pitch = 0;
 8005ee2:	4b18      	ldr	r3, [pc, #96]	@ (8005f44 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8005ee4:	f04f 0200 	mov.w	r2, #0
 8005ee8:	601a      	str	r2, [r3, #0]
			wanted_yaw = 0;
 8005eea:	4b17      	ldr	r3, [pc, #92]	@ (8005f48 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	601a      	str	r2, [r3, #0]
			wanted_thrust = DRON_SLOWFALING;
 8005ef2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005ef6:	b21a      	sxth	r2, r3
 8005ef8:	4b14      	ldr	r3, [pc, #80]	@ (8005f4c <HAL_TIM_PeriodElapsedCallback+0x270>)
 8005efa:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8005efc:	bf00      	nop
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	240003cc 	.word	0x240003cc
 8005f08:	00000054 	.word	0x00000054
 8005f0c:	00000058 	.word	0x00000058
 8005f10:	00000060 	.word	0x00000060
 8005f14:	000041c0 	.word	0x000041c0
 8005f18:	58020000 	.word	0x58020000
 8005f1c:	58021000 	.word	0x58021000
 8005f20:	0000015d 	.word	0x0000015d
 8005f24:	000000cc 	.word	0x000000cc
 8005f28:	000000c8 	.word	0x000000c8
 8005f2c:	000000d0 	.word	0x000000d0
 8005f30:	00000160 	.word	0x00000160
 8005f34:	00000114 	.word	0x00000114
 8005f38:	000000f4 	.word	0x000000f4
 8005f3c:	58020400 	.word	0x58020400
 8005f40:	00004054 	.word	0x00004054
 8005f44:	00004050 	.word	0x00004050
 8005f48:	00004058 	.word	0x00004058
 8005f4c:	00004044 	.word	0x00004044

08005f50 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	4603      	mov	r3, r0
 8005f58:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_15)
 8005f5a:	88fb      	ldrh	r3, [r7, #6]
 8005f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f60:	f040 812c 	bne.w	80061bc <HAL_GPIO_EXTI_Callback+0x26c>
	{
		if(STARTUP == 0){
 8005f64:	4b97      	ldr	r3, [pc, #604]	@ (80061c4 <HAL_GPIO_EXTI_Callback+0x274>)
 8005f66:	781b      	ldrb	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f040 8127 	bne.w	80061bc <HAL_GPIO_EXTI_Callback+0x26c>
			LED_6_1;
 8005f6e:	2201      	movs	r2, #1
 8005f70:	2108      	movs	r1, #8
 8005f72:	4895      	ldr	r0, [pc, #596]	@ (80061c8 <HAL_GPIO_EXTI_Callback+0x278>)
 8005f74:	f008 fa54 	bl	800e420 <HAL_GPIO_WritePin>
			nRF24_ReadRXPaylaod(RxData);
 8005f78:	4894      	ldr	r0, [pc, #592]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8005f7a:	f7fc fae1 	bl	8002540 <nRF24_ReadRXPaylaod>
			LED_6_0;
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2108      	movs	r1, #8
 8005f82:	4891      	ldr	r0, [pc, #580]	@ (80061c8 <HAL_GPIO_EXTI_Callback+0x278>)
 8005f84:	f008 fa4c 	bl	800e420 <HAL_GPIO_WritePin>


			LED_Y_1;
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005f8e:	4890      	ldr	r0, [pc, #576]	@ (80061d0 <HAL_GPIO_EXTI_Callback+0x280>)
 8005f90:	f008 fa46 	bl	800e420 <HAL_GPIO_WritePin>

			loopnum = 0;
 8005f94:	4b8f      	ldr	r3, [pc, #572]	@ (80061d4 <HAL_GPIO_EXTI_Callback+0x284>)
 8005f96:	2200      	movs	r2, #0
 8005f98:	601a      	str	r2, [r3, #0]
			for(int abc = 0; abc < 10; abc++){//sprawdzenia poprawnosci kodu nadanego
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60fb      	str	r3, [r7, #12]
 8005f9e:	e011      	b.n	8005fc4 <HAL_GPIO_EXTI_Callback+0x74>
				if(RxData[12+abc] == Rxcode[abc+12]){
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	330c      	adds	r3, #12
 8005fa4:	4a89      	ldr	r2, [pc, #548]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8005fa6:	5cd2      	ldrb	r2, [r2, r3]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	330c      	adds	r3, #12
 8005fac:	498a      	ldr	r1, [pc, #552]	@ (80061d8 <HAL_GPIO_EXTI_Callback+0x288>)
 8005fae:	5ccb      	ldrb	r3, [r1, r3]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d104      	bne.n	8005fbe <HAL_GPIO_EXTI_Callback+0x6e>
					loopnum++;
 8005fb4:	4b87      	ldr	r3, [pc, #540]	@ (80061d4 <HAL_GPIO_EXTI_Callback+0x284>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	4a86      	ldr	r2, [pc, #536]	@ (80061d4 <HAL_GPIO_EXTI_Callback+0x284>)
 8005fbc:	6013      	str	r3, [r2, #0]
			for(int abc = 0; abc < 10; abc++){//sprawdzenia poprawnosci kodu nadanego
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	60fb      	str	r3, [r7, #12]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2b09      	cmp	r3, #9
 8005fc8:	ddea      	ble.n	8005fa0 <HAL_GPIO_EXTI_Callback+0x50>
				}
			}

			if(loopnum == 10){
 8005fca:	4b82      	ldr	r3, [pc, #520]	@ (80061d4 <HAL_GPIO_EXTI_Callback+0x284>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b0a      	cmp	r3, #10
 8005fd0:	f040 80e3 	bne.w	800619a <HAL_GPIO_EXTI_Callback+0x24a>
				convert_array_to_value(RxData, &wanted_pitch_v, 0, 2);//pitch
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	4980      	ldr	r1, [pc, #512]	@ (80061dc <HAL_GPIO_EXTI_Callback+0x28c>)
 8005fda:	487c      	ldr	r0, [pc, #496]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8005fdc:	f000 ffea 	bl	8006fb4 <convert_array_to_value>
				convert_array_to_value(RxData, &wanted_roll_v, 3, 5);// pid_angular_rate_rool wanted_roll_v
 8005fe0:	2305      	movs	r3, #5
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	497e      	ldr	r1, [pc, #504]	@ (80061e0 <HAL_GPIO_EXTI_Callback+0x290>)
 8005fe6:	4879      	ldr	r0, [pc, #484]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8005fe8:	f000 ffe4 	bl	8006fb4 <convert_array_to_value>
				if(wobble_strenght == 1){
 8005fec:	4b7d      	ldr	r3, [pc, #500]	@ (80061e4 <HAL_GPIO_EXTI_Callback+0x294>)
 8005fee:	edd3 7a00 	vldr	s15, [r3]
 8005ff2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ff6:	eef4 7a47 	vcmp.f32	s15, s14
 8005ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffe:	d105      	bne.n	800600c <HAL_GPIO_EXTI_Callback+0xbc>
					convert_array_to_value(RxData, &wanted_thrust, 6, 8);//
 8006000:	2308      	movs	r3, #8
 8006002:	2206      	movs	r2, #6
 8006004:	4978      	ldr	r1, [pc, #480]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 8006006:	4871      	ldr	r0, [pc, #452]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8006008:	f000 ffd4 	bl	8006fb4 <convert_array_to_value>
				}
				convert_array_to_value(RxData, &wanted_yaw_v, 9, 11);//
 800600c:	230b      	movs	r3, #11
 800600e:	2209      	movs	r2, #9
 8006010:	4976      	ldr	r1, [pc, #472]	@ (80061ec <HAL_GPIO_EXTI_Callback+0x29c>)
 8006012:	486e      	ldr	r0, [pc, #440]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8006014:	f000 ffce 	bl	8006fb4 <convert_array_to_value>
				MYDRON.dron_status.Connection = DRON_CONNECTED;
 8006018:	4b75      	ldr	r3, [pc, #468]	@ (80061f0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 800601a:	2201      	movs	r2, #1
 800601c:	825a      	strh	r2, [r3, #18]

				if(RxData[23] == 1){
 800601e:	4b6b      	ldr	r3, [pc, #428]	@ (80061cc <HAL_GPIO_EXTI_Callback+0x27c>)
 8006020:	7ddb      	ldrb	r3, [r3, #23]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d11b      	bne.n	800605e <HAL_GPIO_EXTI_Callback+0x10e>
					ESC_POWER_1;
 8006026:	2201      	movs	r2, #1
 8006028:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800602c:	4871      	ldr	r0, [pc, #452]	@ (80061f4 <HAL_GPIO_EXTI_Callback+0x2a4>)
 800602e:	f008 f9f7 	bl	800e420 <HAL_GPIO_WritePin>
					LED_R_1;
 8006032:	2201      	movs	r2, #1
 8006034:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006038:	4865      	ldr	r0, [pc, #404]	@ (80061d0 <HAL_GPIO_EXTI_Callback+0x280>)
 800603a:	f008 f9f1 	bl	800e420 <HAL_GPIO_WritePin>
					if(SD_enable_Flag == 1){
 800603e:	4b6e      	ldr	r3, [pc, #440]	@ (80061f8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d10b      	bne.n	800605e <HAL_GPIO_EXTI_Callback+0x10e>
						f_close(&fil);
 8006046:	486d      	ldr	r0, [pc, #436]	@ (80061fc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8006048:	f017 fc6c 	bl	801d924 <f_close>
						fresult = f_mount(NULL, "/", 1);
 800604c:	2201      	movs	r2, #1
 800604e:	496c      	ldr	r1, [pc, #432]	@ (8006200 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8006050:	2000      	movs	r0, #0
 8006052:	f017 f847 	bl	801d0e4 <f_mount>
 8006056:	4603      	mov	r3, r0
 8006058:	461a      	mov	r2, r3
 800605a:	4b6a      	ldr	r3, [pc, #424]	@ (8006204 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800605c:	701a      	strb	r2, [r3, #0]
					}

				}

				if(wanted_thrust == 9999){
 800605e:	4b62      	ldr	r3, [pc, #392]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 8006060:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006064:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006068:	4293      	cmp	r3, r2
 800606a:	d103      	bne.n	8006074 <HAL_GPIO_EXTI_Callback+0x124>
					MYDRON.THRUST_flag = THRUST_MAX;
 800606c:	4b60      	ldr	r3, [pc, #384]	@ (80061f0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 800606e:	2210      	movs	r2, #16
 8006070:	f883 2020 	strb.w	r2, [r3, #32]
	  			}
				wanted_thrust = wanted_thrust * 20;
 8006074:	4b5c      	ldr	r3, [pc, #368]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 8006076:	f9b3 3000 	ldrsh.w	r3, [r3]
 800607a:	b29b      	uxth	r3, r3
 800607c:	461a      	mov	r2, r3
 800607e:	0092      	lsls	r2, r2, #2
 8006080:	4413      	add	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	b29b      	uxth	r3, r3
 8006086:	b21a      	sxth	r2, r3
 8006088:	4b57      	ldr	r3, [pc, #348]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 800608a:	801a      	strh	r2, [r3, #0]
				wanted_thrust = wanted_thrust - 10000;
 800608c:	4b56      	ldr	r3, [pc, #344]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 800608e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006092:	b29a      	uxth	r2, r3
 8006094:	4b5c      	ldr	r3, [pc, #368]	@ (8006208 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8006096:	4413      	add	r3, r2
 8006098:	b29b      	uxth	r3, r3
 800609a:	b21a      	sxth	r2, r3
 800609c:	4b52      	ldr	r3, [pc, #328]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 800609e:	801a      	strh	r2, [r3, #0]
				if(wanted_thrust < 0){
 80060a0:	4b51      	ldr	r3, [pc, #324]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 80060a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	da02      	bge.n	80060b0 <HAL_GPIO_EXTI_Callback+0x160>
					wanted_thrust = 0;
 80060aa:	4b4f      	ldr	r3, [pc, #316]	@ (80061e8 <HAL_GPIO_EXTI_Callback+0x298>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	801a      	strh	r2, [r3, #0]
	  			}

				wanted_rool_rx = (wanted_roll_v - 500)*wanted_rool_factro;//wanted_rool_rx (-90 <-> 90)
 80060b0:	4b4b      	ldr	r3, [pc, #300]	@ (80061e0 <HAL_GPIO_EXTI_Callback+0x290>)
 80060b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060b6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80060ba:	ee07 3a90 	vmov	s15, r3
 80060be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060c2:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 800620c <HAL_GPIO_EXTI_Callback+0x2bc>
 80060c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80060ce:	ee17 3a90 	vmov	r3, s15
 80060d2:	b21a      	sxth	r2, r3
 80060d4:	4b4e      	ldr	r3, [pc, #312]	@ (8006210 <HAL_GPIO_EXTI_Callback+0x2c0>)
 80060d6:	801a      	strh	r2, [r3, #0]
				wanted_pitch_rx = (wanted_pitch_v - 500)*wanted_pitch_factro;// (-450 <-> 450)
 80060d8:	4b40      	ldr	r3, [pc, #256]	@ (80061dc <HAL_GPIO_EXTI_Callback+0x28c>)
 80060da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060de:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80060e2:	ee07 3a90 	vmov	s15, r3
 80060e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060ea:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8006214 <HAL_GPIO_EXTI_Callback+0x2c4>
 80060ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80060f6:	ee17 3a90 	vmov	r3, s15
 80060fa:	b21a      	sxth	r2, r3
 80060fc:	4b46      	ldr	r3, [pc, #280]	@ (8006218 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80060fe:	801a      	strh	r2, [r3, #0]
				wanted_yaw_rx = (wanted_yaw_v - 500)*wanted_yaw_factro;
 8006100:	4b3a      	ldr	r3, [pc, #232]	@ (80061ec <HAL_GPIO_EXTI_Callback+0x29c>)
 8006102:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006106:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800610a:	ee07 3a90 	vmov	s15, r3
 800610e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006112:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800621c <HAL_GPIO_EXTI_Callback+0x2cc>
 8006116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800611a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800611e:	ee17 3a90 	vmov	r3, s15
 8006122:	b21a      	sxth	r2, r3
 8006124:	4b3e      	ldr	r3, [pc, #248]	@ (8006220 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8006126:	801a      	strh	r2, [r3, #0]

				if(wanted_rool_rx >= 30){
 8006128:	4b39      	ldr	r3, [pc, #228]	@ (8006210 <HAL_GPIO_EXTI_Callback+0x2c0>)
 800612a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800612e:	2b1d      	cmp	r3, #29
 8006130:	dd02      	ble.n	8006138 <HAL_GPIO_EXTI_Callback+0x1e8>
					wanted_rool_rx = 30;
 8006132:	4b37      	ldr	r3, [pc, #220]	@ (8006210 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8006134:	221e      	movs	r2, #30
 8006136:	801a      	strh	r2, [r3, #0]
				}
				if(wanted_rool_rx <= -30){
 8006138:	4b35      	ldr	r3, [pc, #212]	@ (8006210 <HAL_GPIO_EXTI_Callback+0x2c0>)
 800613a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800613e:	f113 0f1d 	cmn.w	r3, #29
 8006142:	da03      	bge.n	800614c <HAL_GPIO_EXTI_Callback+0x1fc>
					wanted_rool_rx = -30;
 8006144:	4b32      	ldr	r3, [pc, #200]	@ (8006210 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8006146:	f64f 72e2 	movw	r2, #65506	@ 0xffe2
 800614a:	801a      	strh	r2, [r3, #0]
				}
				if(wanted_pitch_rx >= 30){
 800614c:	4b32      	ldr	r3, [pc, #200]	@ (8006218 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800614e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006152:	2b1d      	cmp	r3, #29
 8006154:	dd02      	ble.n	800615c <HAL_GPIO_EXTI_Callback+0x20c>
					wanted_pitch_rx = 30;
 8006156:	4b30      	ldr	r3, [pc, #192]	@ (8006218 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8006158:	221e      	movs	r2, #30
 800615a:	801a      	strh	r2, [r3, #0]
				}
				if(wanted_pitch_rx <= -30){
 800615c:	4b2e      	ldr	r3, [pc, #184]	@ (8006218 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800615e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006162:	f113 0f1d 	cmn.w	r3, #29
 8006166:	da03      	bge.n	8006170 <HAL_GPIO_EXTI_Callback+0x220>
					wanted_pitch_rx = -30;
 8006168:	4b2b      	ldr	r3, [pc, #172]	@ (8006218 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800616a:	f64f 72e2 	movw	r2, #65506	@ 0xffe2
 800616e:	801a      	strh	r2, [r3, #0]
				}
				if(wanted_yaw_rx >= 30){
 8006170:	4b2b      	ldr	r3, [pc, #172]	@ (8006220 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8006172:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006176:	2b1d      	cmp	r3, #29
 8006178:	dd02      	ble.n	8006180 <HAL_GPIO_EXTI_Callback+0x230>
					wanted_yaw_rx = 30;
 800617a:	4b29      	ldr	r3, [pc, #164]	@ (8006220 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800617c:	221e      	movs	r2, #30
 800617e:	801a      	strh	r2, [r3, #0]
				}
				if(wanted_yaw_rx <= -30){
 8006180:	4b27      	ldr	r3, [pc, #156]	@ (8006220 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8006182:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006186:	f113 0f1d 	cmn.w	r3, #29
 800618a:	da03      	bge.n	8006194 <HAL_GPIO_EXTI_Callback+0x244>
					wanted_yaw_rx = -30;
 800618c:	4b24      	ldr	r3, [pc, #144]	@ (8006220 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800618e:	f64f 72e2 	movw	r2, #65506	@ 0xffe2
 8006192:	801a      	strh	r2, [r3, #0]
				}


				NRF_TIM_Inte = 0;
 8006194:	4b23      	ldr	r3, [pc, #140]	@ (8006224 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8006196:	2200      	movs	r2, #0
 8006198:	601a      	str	r2, [r3, #0]
	  		}

	  			if(loopnum > 0 && loopnum < 10){
 800619a:	4b0e      	ldr	r3, [pc, #56]	@ (80061d4 <HAL_GPIO_EXTI_Callback+0x284>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	dd06      	ble.n	80061b0 <HAL_GPIO_EXTI_Callback+0x260>
 80061a2:	4b0c      	ldr	r3, [pc, #48]	@ (80061d4 <HAL_GPIO_EXTI_Callback+0x284>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b09      	cmp	r3, #9
 80061a8:	dc02      	bgt.n	80061b0 <HAL_GPIO_EXTI_Callback+0x260>
	  				MYDRON.dron_status.Connection = DRON_CONNECTION_ERROR;
 80061aa:	4b11      	ldr	r3, [pc, #68]	@ (80061f0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 80061ac:	2203      	movs	r2, #3
 80061ae:	825a      	strh	r2, [r3, #18]
	  			}


	  			LED_Y_0;
 80061b0:	2200      	movs	r2, #0
 80061b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80061b6:	4806      	ldr	r0, [pc, #24]	@ (80061d0 <HAL_GPIO_EXTI_Callback+0x280>)
 80061b8:	f008 f932 	bl	800e420 <HAL_GPIO_WritePin>
		}
	}
}
 80061bc:	bf00      	nop
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	0000005c 	.word	0x0000005c
 80061c8:	58021000 	.word	0x58021000
 80061cc:	000000d4 	.word	0x000000d4
 80061d0:	58020400 	.word	0x58020400
 80061d4:	000041c4 	.word	0x000041c4
 80061d8:	00000134 	.word	0x00000134
 80061dc:	000041ca 	.word	0x000041ca
 80061e0:	000041c8 	.word	0x000041c8
 80061e4:	000041b8 	.word	0x000041b8
 80061e8:	00004044 	.word	0x00004044
 80061ec:	000041cc 	.word	0x000041cc
 80061f0:	00000160 	.word	0x00000160
 80061f4:	58021800 	.word	0x58021800
 80061f8:	000041b4 	.word	0x000041b4
 80061fc:	24001f10 	.word	0x24001f10
 8006200:	0801e760 	.word	0x0801e760
 8006204:	24001f0c 	.word	0x24001f0c
 8006208:	ffffd8f0 	.word	0xffffd8f0
 800620c:	3f266666 	.word	0x3f266666
 8006210:	00004032 	.word	0x00004032
 8006214:	3f28f5c3 	.word	0x3f28f5c3
 8006218:	00004030 	.word	0x00004030
 800621c:	3f19999a 	.word	0x3f19999a
 8006220:	00004034 	.word	0x00004034
 8006224:	00000060 	.word	0x00000060

08006228 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)//pobieranie znakw z uart
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
	words[command_ch_num] = Received;
 8006230:	4b24      	ldr	r3, [pc, #144]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	461a      	mov	r2, r3
 8006236:	4b24      	ldr	r3, [pc, #144]	@ (80062c8 <HAL_UART_RxCpltCallback+0xa0>)
 8006238:	7819      	ldrb	r1, [r3, #0]
 800623a:	4b24      	ldr	r3, [pc, #144]	@ (80062cc <HAL_UART_RxCpltCallback+0xa4>)
 800623c:	5499      	strb	r1, [r3, r2]

	if(words[command_ch_num] == '\r')
 800623e:	4b21      	ldr	r3, [pc, #132]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	4b21      	ldr	r3, [pc, #132]	@ (80062cc <HAL_UART_RxCpltCallback+0xa4>)
 8006246:	5c9b      	ldrb	r3, [r3, r2]
 8006248:	2b0d      	cmp	r3, #13
 800624a:	d11a      	bne.n	8006282 <HAL_UART_RxCpltCallback+0x5a>
	{
		char Y = '\n';
 800624c:	230a      	movs	r3, #10
 800624e:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart1, (uint8_t *)&Y, 1, 100);
 8006250:	f107 010f 	add.w	r1, r7, #15
 8006254:	2364      	movs	r3, #100	@ 0x64
 8006256:	2201      	movs	r2, #1
 8006258:	481d      	ldr	r0, [pc, #116]	@ (80062d0 <HAL_UART_RxCpltCallback+0xa8>)
 800625a:	f011 fc8f 	bl	8017b7c <HAL_UART_Transmit>
		Y = '\r';
 800625e:	230d      	movs	r3, #13
 8006260:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart1, (uint8_t *)&Y, 1, 100);
 8006262:	f107 010f 	add.w	r1, r7, #15
 8006266:	2364      	movs	r3, #100	@ 0x64
 8006268:	2201      	movs	r2, #1
 800626a:	4819      	ldr	r0, [pc, #100]	@ (80062d0 <HAL_UART_RxCpltCallback+0xa8>)
 800626c:	f011 fc86 	bl	8017b7c <HAL_UART_Transmit>
		words[command_ch_num] = 0;
 8006270:	4b14      	ldr	r3, [pc, #80]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	461a      	mov	r2, r3
 8006276:	4b15      	ldr	r3, [pc, #84]	@ (80062cc <HAL_UART_RxCpltCallback+0xa4>)
 8006278:	2100      	movs	r1, #0
 800627a:	5499      	strb	r1, [r3, r2]
		commandready = 1;
 800627c:	4b15      	ldr	r3, [pc, #84]	@ (80062d4 <HAL_UART_RxCpltCallback+0xac>)
 800627e:	2201      	movs	r2, #1
 8006280:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Transmit_IT(&huart1, (uint8_t *)&words[command_ch_num], 1);
 8006282:	4b10      	ldr	r3, [pc, #64]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	4b10      	ldr	r3, [pc, #64]	@ (80062cc <HAL_UART_RxCpltCallback+0xa4>)
 800628a:	4413      	add	r3, r2
 800628c:	2201      	movs	r2, #1
 800628e:	4619      	mov	r1, r3
 8006290:	480f      	ldr	r0, [pc, #60]	@ (80062d0 <HAL_UART_RxCpltCallback+0xa8>)
 8006292:	f011 fd01 	bl	8017c98 <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart1, &Received, 1);
 8006296:	2201      	movs	r2, #1
 8006298:	490b      	ldr	r1, [pc, #44]	@ (80062c8 <HAL_UART_RxCpltCallback+0xa0>)
 800629a:	480d      	ldr	r0, [pc, #52]	@ (80062d0 <HAL_UART_RxCpltCallback+0xa8>)
 800629c:	f011 fd90 	bl	8017dc0 <HAL_UART_Receive_IT>
	command_ch_num++;
 80062a0:	4b08      	ldr	r3, [pc, #32]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	3301      	adds	r3, #1
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	4b06      	ldr	r3, [pc, #24]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 80062aa:	701a      	strb	r2, [r3, #0]

	if(commandready == 1)
 80062ac:	4b09      	ldr	r3, [pc, #36]	@ (80062d4 <HAL_UART_RxCpltCallback+0xac>)
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d102      	bne.n	80062ba <HAL_UART_RxCpltCallback+0x92>
	{
		command_ch_num = 0;
 80062b4:	4b03      	ldr	r3, [pc, #12]	@ (80062c4 <HAL_UART_RxCpltCallback+0x9c>)
 80062b6:	2200      	movs	r2, #0
 80062b8:	701a      	strb	r2, [r3, #0]
	}
}
 80062ba:	bf00      	nop
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	000041a7 	.word	0x000041a7
 80062c8:	000041a8 	.word	0x000041a8
 80062cc:	0000419c 	.word	0x0000419c
 80062d0:	240004b0 	.word	0x240004b0
 80062d4:	000041a6 	.word	0x000041a6

080062d8 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af02      	add	r7, sp, #8
 80062de:	6078      	str	r0, [r7, #4]
	if(MPU6050_IRQ == 1){
 80062e0:	4bc9      	ldr	r3, [pc, #804]	@ (8006608 <HAL_I2C_MemRxCpltCallback+0x330>)
 80062e2:	781b      	ldrb	r3, [r3, #0]
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	f040 85bb 	bne.w	8006e60 <HAL_I2C_MemRxCpltCallback+0xb88>
			MPU6050_IRQ = 0;
 80062ea:	4bc7      	ldr	r3, [pc, #796]	@ (8006608 <HAL_I2C_MemRxCpltCallback+0x330>)
 80062ec:	2200      	movs	r2, #0
 80062ee:	701a      	strb	r2, [r3, #0]
			LED_G_1;
 80062f0:	2201      	movs	r2, #1
 80062f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062f6:	48c5      	ldr	r0, [pc, #788]	@ (800660c <HAL_I2C_MemRxCpltCallback+0x334>)
 80062f8:	f008 f892 	bl	800e420 <HAL_GPIO_WritePin>

			MPU6050_GET_CALANDSCL_IT(&ax, &ay, &az, &gx, &gy, &gz, accelx_cal, accely_cal, accelz_cal, gyrox_cal, gyroy_cal, gyroz_cal, Gyr_Scale, Acc_Scale);
 80062fc:	4bc4      	ldr	r3, [pc, #784]	@ (8006610 <HAL_I2C_MemRxCpltCallback+0x338>)
 80062fe:	edd3 7a00 	vldr	s15, [r3]
 8006302:	4bc4      	ldr	r3, [pc, #784]	@ (8006614 <HAL_I2C_MemRxCpltCallback+0x33c>)
 8006304:	ed93 7a00 	vldr	s14, [r3]
 8006308:	4bc3      	ldr	r3, [pc, #780]	@ (8006618 <HAL_I2C_MemRxCpltCallback+0x340>)
 800630a:	edd3 6a00 	vldr	s13, [r3]
 800630e:	4bc3      	ldr	r3, [pc, #780]	@ (800661c <HAL_I2C_MemRxCpltCallback+0x344>)
 8006310:	ed93 6a00 	vldr	s12, [r3]
 8006314:	4bc2      	ldr	r3, [pc, #776]	@ (8006620 <HAL_I2C_MemRxCpltCallback+0x348>)
 8006316:	edd3 5a00 	vldr	s11, [r3]
 800631a:	4bc2      	ldr	r3, [pc, #776]	@ (8006624 <HAL_I2C_MemRxCpltCallback+0x34c>)
 800631c:	ed93 5a00 	vldr	s10, [r3]
 8006320:	eddf 4ac1 	vldr	s9, [pc, #772]	@ 8006628 <HAL_I2C_MemRxCpltCallback+0x350>
 8006324:	ed9f 4ac1 	vldr	s8, [pc, #772]	@ 800662c <HAL_I2C_MemRxCpltCallback+0x354>
 8006328:	4bc1      	ldr	r3, [pc, #772]	@ (8006630 <HAL_I2C_MemRxCpltCallback+0x358>)
 800632a:	9301      	str	r3, [sp, #4]
 800632c:	4bc1      	ldr	r3, [pc, #772]	@ (8006634 <HAL_I2C_MemRxCpltCallback+0x35c>)
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	eef0 3a44 	vmov.f32	s7, s8
 8006334:	eeb0 3a64 	vmov.f32	s6, s9
 8006338:	eef0 2a45 	vmov.f32	s5, s10
 800633c:	eeb0 2a65 	vmov.f32	s4, s11
 8006340:	eef0 1a46 	vmov.f32	s3, s12
 8006344:	eeb0 1a66 	vmov.f32	s2, s13
 8006348:	eef0 0a47 	vmov.f32	s1, s14
 800634c:	eeb0 0a67 	vmov.f32	s0, s15
 8006350:	4bb9      	ldr	r3, [pc, #740]	@ (8006638 <HAL_I2C_MemRxCpltCallback+0x360>)
 8006352:	4aba      	ldr	r2, [pc, #744]	@ (800663c <HAL_I2C_MemRxCpltCallback+0x364>)
 8006354:	49ba      	ldr	r1, [pc, #744]	@ (8006640 <HAL_I2C_MemRxCpltCallback+0x368>)
 8006356:	48bb      	ldr	r0, [pc, #748]	@ (8006644 <HAL_I2C_MemRxCpltCallback+0x36c>)
 8006358:	f7fb fa14 	bl	8001784 <MPU6050_GET_CALANDSCL_IT>
			MPU6050_GET_ACCEL_TO_ANGLE(ax, ay, az, &ax_ang, &ay_ang/*, &az_ang*/);
 800635c:	4bb9      	ldr	r3, [pc, #740]	@ (8006644 <HAL_I2C_MemRxCpltCallback+0x36c>)
 800635e:	edd3 7a00 	vldr	s15, [r3]
 8006362:	4bb7      	ldr	r3, [pc, #732]	@ (8006640 <HAL_I2C_MemRxCpltCallback+0x368>)
 8006364:	ed93 7a00 	vldr	s14, [r3]
 8006368:	4bb4      	ldr	r3, [pc, #720]	@ (800663c <HAL_I2C_MemRxCpltCallback+0x364>)
 800636a:	edd3 6a00 	vldr	s13, [r3]
 800636e:	49b6      	ldr	r1, [pc, #728]	@ (8006648 <HAL_I2C_MemRxCpltCallback+0x370>)
 8006370:	48b6      	ldr	r0, [pc, #728]	@ (800664c <HAL_I2C_MemRxCpltCallback+0x374>)
 8006372:	eeb0 1a66 	vmov.f32	s2, s13
 8006376:	eef0 0a47 	vmov.f32	s1, s14
 800637a:	eeb0 0a67 	vmov.f32	s0, s15
 800637e:	f7fb f8b3 	bl	80014e8 <MPU6050_GET_ACCEL_TO_ANGLE>
			MPU6050_GET_ACCANDGYR_FILTRED(&data, ax_ang, ay_ang, Mag_Z, gx, gy, gz);
 8006382:	4bb2      	ldr	r3, [pc, #712]	@ (800664c <HAL_I2C_MemRxCpltCallback+0x374>)
 8006384:	edd3 7a00 	vldr	s15, [r3]
 8006388:	4baf      	ldr	r3, [pc, #700]	@ (8006648 <HAL_I2C_MemRxCpltCallback+0x370>)
 800638a:	ed93 7a00 	vldr	s14, [r3]
 800638e:	4bb0      	ldr	r3, [pc, #704]	@ (8006650 <HAL_I2C_MemRxCpltCallback+0x378>)
 8006390:	edd3 6a00 	vldr	s13, [r3]
 8006394:	4ba8      	ldr	r3, [pc, #672]	@ (8006638 <HAL_I2C_MemRxCpltCallback+0x360>)
 8006396:	ed93 6a00 	vldr	s12, [r3]
 800639a:	4ba6      	ldr	r3, [pc, #664]	@ (8006634 <HAL_I2C_MemRxCpltCallback+0x35c>)
 800639c:	edd3 5a00 	vldr	s11, [r3]
 80063a0:	4ba3      	ldr	r3, [pc, #652]	@ (8006630 <HAL_I2C_MemRxCpltCallback+0x358>)
 80063a2:	ed93 5a00 	vldr	s10, [r3]
 80063a6:	eef0 2a45 	vmov.f32	s5, s10
 80063aa:	eeb0 2a65 	vmov.f32	s4, s11
 80063ae:	eef0 1a46 	vmov.f32	s3, s12
 80063b2:	eeb0 1a66 	vmov.f32	s2, s13
 80063b6:	eef0 0a47 	vmov.f32	s1, s14
 80063ba:	eeb0 0a67 	vmov.f32	s0, s15
 80063be:	48a5      	ldr	r0, [pc, #660]	@ (8006654 <HAL_I2C_MemRxCpltCallback+0x37c>)
 80063c0:	f7fb fa8a 	bl	80018d8 <MPU6050_GET_ACCANDGYR_FILTRED>


			now_pitch = data.x;
 80063c4:	4ba3      	ldr	r3, [pc, #652]	@ (8006654 <HAL_I2C_MemRxCpltCallback+0x37c>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4aa3      	ldr	r2, [pc, #652]	@ (8006658 <HAL_I2C_MemRxCpltCallback+0x380>)
 80063ca:	6013      	str	r3, [r2, #0]
			now_rool = data.y;
 80063cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006654 <HAL_I2C_MemRxCpltCallback+0x37c>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	4aa2      	ldr	r2, [pc, #648]	@ (800665c <HAL_I2C_MemRxCpltCallback+0x384>)
 80063d2:	6013      	str	r3, [r2, #0]
			now_yaw = data.z;
 80063d4:	4b9f      	ldr	r3, [pc, #636]	@ (8006654 <HAL_I2C_MemRxCpltCallback+0x37c>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	4aa1      	ldr	r2, [pc, #644]	@ (8006660 <HAL_I2C_MemRxCpltCallback+0x388>)
 80063da:	6013      	str	r3, [r2, #0]


			wanted_rool = (float)wanted_rool_rx/10;
 80063dc:	4ba1      	ldr	r3, [pc, #644]	@ (8006664 <HAL_I2C_MemRxCpltCallback+0x38c>)
 80063de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063e2:	ee07 3a90 	vmov	s15, r3
 80063e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063ea:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80063ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80063f2:	4b9d      	ldr	r3, [pc, #628]	@ (8006668 <HAL_I2C_MemRxCpltCallback+0x390>)
 80063f4:	edc3 7a00 	vstr	s15, [r3]
			wanted_pitch = (float)wanted_pitch_rx/10;
 80063f8:	4b9c      	ldr	r3, [pc, #624]	@ (800666c <HAL_I2C_MemRxCpltCallback+0x394>)
 80063fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063fe:	ee07 3a90 	vmov	s15, r3
 8006402:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006406:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800640a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800640e:	4b98      	ldr	r3, [pc, #608]	@ (8006670 <HAL_I2C_MemRxCpltCallback+0x398>)
 8006410:	edc3 7a00 	vstr	s15, [r3]
			wanted_yaw = 0;//(float)wanted_yaw_rx/10;
 8006414:	4b97      	ldr	r3, [pc, #604]	@ (8006674 <HAL_I2C_MemRxCpltCallback+0x39c>)
 8006416:	f04f 0200 	mov.w	r2, #0
 800641a:	601a      	str	r2, [r3, #0]
				  			/*
				  				 * FDP
				  				 */
			wanted_rool = (wanted_rool * (FDP_FQ * looptime) / (1 + (FDP_FQ * looptime))) + (last_wanted_rool_rx * (1 / (1 + (FDP_FQ * looptime))));
 800641c:	eddf 7a96 	vldr	s15, [pc, #600]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 8006420:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006424:	4b90      	ldr	r3, [pc, #576]	@ (8006668 <HAL_I2C_MemRxCpltCallback+0x390>)
 8006426:	edd3 7a00 	vldr	s15, [r3]
 800642a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800642e:	eddf 7a92 	vldr	s15, [pc, #584]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 8006432:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006436:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800643a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800643e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006442:	eddf 7a8d 	vldr	s15, [pc, #564]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 8006446:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800644a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800644e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006452:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006456:	eec6 6a27 	vdiv.f32	s13, s12, s15
 800645a:	4b88      	ldr	r3, [pc, #544]	@ (800667c <HAL_I2C_MemRxCpltCallback+0x3a4>)
 800645c:	edd3 7a00 	vldr	s15, [r3]
 8006460:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006468:	4b7f      	ldr	r3, [pc, #508]	@ (8006668 <HAL_I2C_MemRxCpltCallback+0x390>)
 800646a:	edc3 7a00 	vstr	s15, [r3]
			wanted_pitch = (wanted_pitch * (FDP_FQ * looptime) / (1 + (FDP_FQ * looptime))) + (last_wanted_pitch_rx * (1 / (1 + (FDP_FQ * looptime))));
 800646e:	eddf 7a82 	vldr	s15, [pc, #520]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 8006472:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006476:	4b7e      	ldr	r3, [pc, #504]	@ (8006670 <HAL_I2C_MemRxCpltCallback+0x398>)
 8006478:	edd3 7a00 	vldr	s15, [r3]
 800647c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006480:	eddf 7a7d 	vldr	s15, [pc, #500]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 8006484:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006488:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800648c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006490:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006494:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 8006498:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800649c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064a4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80064a8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80064ac:	4b74      	ldr	r3, [pc, #464]	@ (8006680 <HAL_I2C_MemRxCpltCallback+0x3a8>)
 80064ae:	edd3 7a00 	vldr	s15, [r3]
 80064b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064ba:	4b6d      	ldr	r3, [pc, #436]	@ (8006670 <HAL_I2C_MemRxCpltCallback+0x398>)
 80064bc:	edc3 7a00 	vstr	s15, [r3]
			wanted_yaw = (wanted_yaw * (FDP_FQ * looptime) / (1 + (FDP_FQ * looptime))) + (last_wanted_yaw_rx * (1 / (1 + (FDP_FQ * looptime))));
 80064c0:	eddf 7a6d 	vldr	s15, [pc, #436]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 80064c4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80064c8:	4b6a      	ldr	r3, [pc, #424]	@ (8006674 <HAL_I2C_MemRxCpltCallback+0x39c>)
 80064ca:	edd3 7a00 	vldr	s15, [r3]
 80064ce:	ee67 6a27 	vmul.f32	s13, s14, s15
 80064d2:	eddf 7a69 	vldr	s15, [pc, #420]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 80064d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80064da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064e6:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8006678 <HAL_I2C_MemRxCpltCallback+0x3a0>
 80064ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80064ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064f6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80064fa:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80064fe:	4b61      	ldr	r3, [pc, #388]	@ (8006684 <HAL_I2C_MemRxCpltCallback+0x3ac>)
 8006500:	edd3 7a00 	vldr	s15, [r3]
 8006504:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006508:	ee77 7a27 	vadd.f32	s15, s14, s15
 800650c:	4b59      	ldr	r3, [pc, #356]	@ (8006674 <HAL_I2C_MemRxCpltCallback+0x39c>)
 800650e:	edc3 7a00 	vstr	s15, [r3]


			last_wanted_rool_rx = wanted_rool;
 8006512:	4b55      	ldr	r3, [pc, #340]	@ (8006668 <HAL_I2C_MemRxCpltCallback+0x390>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a59      	ldr	r2, [pc, #356]	@ (800667c <HAL_I2C_MemRxCpltCallback+0x3a4>)
 8006518:	6013      	str	r3, [r2, #0]
			last_wanted_pitch_rx = wanted_pitch;
 800651a:	4b55      	ldr	r3, [pc, #340]	@ (8006670 <HAL_I2C_MemRxCpltCallback+0x398>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a58      	ldr	r2, [pc, #352]	@ (8006680 <HAL_I2C_MemRxCpltCallback+0x3a8>)
 8006520:	6013      	str	r3, [r2, #0]
			last_wanted_yaw_rx = wanted_yaw;
 8006522:	4b54      	ldr	r3, [pc, #336]	@ (8006674 <HAL_I2C_MemRxCpltCallback+0x39c>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a57      	ldr	r2, [pc, #348]	@ (8006684 <HAL_I2C_MemRxCpltCallback+0x3ac>)
 8006528:	6013      	str	r3, [r2, #0]


			error_sum_pitch = error_sum_pitch + (wanted_pitch - now_pitch);
 800652a:	4b57      	ldr	r3, [pc, #348]	@ (8006688 <HAL_I2C_MemRxCpltCallback+0x3b0>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	ee07 3a90 	vmov	s15, r3
 8006532:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006536:	4b4e      	ldr	r3, [pc, #312]	@ (8006670 <HAL_I2C_MemRxCpltCallback+0x398>)
 8006538:	edd3 6a00 	vldr	s13, [r3]
 800653c:	4b46      	ldr	r3, [pc, #280]	@ (8006658 <HAL_I2C_MemRxCpltCallback+0x380>)
 800653e:	edd3 7a00 	vldr	s15, [r3]
 8006542:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006546:	ee77 7a27 	vadd.f32	s15, s14, s15
 800654a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800654e:	ee17 2a90 	vmov	r2, s15
 8006552:	4b4d      	ldr	r3, [pc, #308]	@ (8006688 <HAL_I2C_MemRxCpltCallback+0x3b0>)
 8006554:	601a      	str	r2, [r3, #0]
			error_sum_rool = error_sum_rool + (wanted_rool - now_rool);
 8006556:	4b4d      	ldr	r3, [pc, #308]	@ (800668c <HAL_I2C_MemRxCpltCallback+0x3b4>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006562:	4b41      	ldr	r3, [pc, #260]	@ (8006668 <HAL_I2C_MemRxCpltCallback+0x390>)
 8006564:	edd3 6a00 	vldr	s13, [r3]
 8006568:	4b3c      	ldr	r3, [pc, #240]	@ (800665c <HAL_I2C_MemRxCpltCallback+0x384>)
 800656a:	edd3 7a00 	vldr	s15, [r3]
 800656e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006576:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800657a:	ee17 2a90 	vmov	r2, s15
 800657e:	4b43      	ldr	r3, [pc, #268]	@ (800668c <HAL_I2C_MemRxCpltCallback+0x3b4>)
 8006580:	601a      	str	r2, [r3, #0]
			error_sum_yaw = error_sum_yaw + (wanted_yaw - now_yaw);
 8006582:	4b43      	ldr	r3, [pc, #268]	@ (8006690 <HAL_I2C_MemRxCpltCallback+0x3b8>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800658e:	4b39      	ldr	r3, [pc, #228]	@ (8006674 <HAL_I2C_MemRxCpltCallback+0x39c>)
 8006590:	edd3 6a00 	vldr	s13, [r3]
 8006594:	4b32      	ldr	r3, [pc, #200]	@ (8006660 <HAL_I2C_MemRxCpltCallback+0x388>)
 8006596:	edd3 7a00 	vldr	s15, [r3]
 800659a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800659e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065a6:	ee17 2a90 	vmov	r2, s15
 80065aa:	4b39      	ldr	r3, [pc, #228]	@ (8006690 <HAL_I2C_MemRxCpltCallback+0x3b8>)
 80065ac:	601a      	str	r2, [r3, #0]

			error_sum_angular_rate_pitch = error_sum_angular_rate_pitch + (pid_pitch - gx);
 80065ae:	4b39      	ldr	r3, [pc, #228]	@ (8006694 <HAL_I2C_MemRxCpltCallback+0x3bc>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	ee07 3a90 	vmov	s15, r3
 80065b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80065ba:	4b37      	ldr	r3, [pc, #220]	@ (8006698 <HAL_I2C_MemRxCpltCallback+0x3c0>)
 80065bc:	edd3 6a00 	vldr	s13, [r3]
 80065c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006638 <HAL_I2C_MemRxCpltCallback+0x360>)
 80065c2:	edd3 7a00 	vldr	s15, [r3]
 80065c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80065ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065d2:	ee17 2a90 	vmov	r2, s15
 80065d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006694 <HAL_I2C_MemRxCpltCallback+0x3bc>)
 80065d8:	601a      	str	r2, [r3, #0]
			error_sum_angular_rate_rool = error_sum_angular_rate_rool + (pid_rool - gy);
 80065da:	4b30      	ldr	r3, [pc, #192]	@ (800669c <HAL_I2C_MemRxCpltCallback+0x3c4>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	ee07 3a90 	vmov	s15, r3
 80065e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80065e6:	4b2e      	ldr	r3, [pc, #184]	@ (80066a0 <HAL_I2C_MemRxCpltCallback+0x3c8>)
 80065e8:	edd3 6a00 	vldr	s13, [r3]
 80065ec:	4b11      	ldr	r3, [pc, #68]	@ (8006634 <HAL_I2C_MemRxCpltCallback+0x35c>)
 80065ee:	edd3 7a00 	vldr	s15, [r3]
 80065f2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80065f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065fe:	ee17 2a90 	vmov	r2, s15
 8006602:	4b26      	ldr	r3, [pc, #152]	@ (800669c <HAL_I2C_MemRxCpltCallback+0x3c4>)
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	e04d      	b.n	80066a4 <HAL_I2C_MemRxCpltCallback+0x3cc>
 8006608:	000041bc 	.word	0x000041bc
 800660c:	58021000 	.word	0x58021000
 8006610:	00000030 	.word	0x00000030
 8006614:	00000034 	.word	0x00000034
 8006618:	00000038 	.word	0x00000038
 800661c:	0000003c 	.word	0x0000003c
 8006620:	00000040 	.word	0x00000040
 8006624:	00000044 	.word	0x00000044
 8006628:	42830000 	.word	0x42830000
 800662c:	46000000 	.word	0x46000000
 8006630:	00000014 	.word	0x00000014
 8006634:	00000010 	.word	0x00000010
 8006638:	0000000c 	.word	0x0000000c
 800663c:	00000008 	.word	0x00000008
 8006640:	00000004 	.word	0x00000004
 8006644:	00000000 	.word	0x00000000
 8006648:	0000001c 	.word	0x0000001c
 800664c:	00000018 	.word	0x00000018
 8006650:	00000048 	.word	0x00000048
 8006654:	00000064 	.word	0x00000064
 8006658:	00004060 	.word	0x00004060
 800665c:	00004064 	.word	0x00004064
 8006660:	00004068 	.word	0x00004068
 8006664:	00004032 	.word	0x00004032
 8006668:	00004054 	.word	0x00004054
 800666c:	00004030 	.word	0x00004030
 8006670:	00004050 	.word	0x00004050
 8006674:	00004058 	.word	0x00004058
 8006678:	3a83126f 	.word	0x3a83126f
 800667c:	0000403c 	.word	0x0000403c
 8006680:	00004038 	.word	0x00004038
 8006684:	00004040 	.word	0x00004040
 8006688:	00004084 	.word	0x00004084
 800668c:	00004088 	.word	0x00004088
 8006690:	0000408c 	.word	0x0000408c
 8006694:	00004090 	.word	0x00004090
 8006698:	0000409c 	.word	0x0000409c
 800669c:	00004094 	.word	0x00004094
 80066a0:	000040a4 	.word	0x000040a4
			error_sum_angular_rate_yaw = error_sum_angular_rate_yaw + (pid_yaw - gz);
 80066a4:	4ba4      	ldr	r3, [pc, #656]	@ (8006938 <HAL_I2C_MemRxCpltCallback+0x660>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	ee07 3a90 	vmov	s15, r3
 80066ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80066b0:	4ba2      	ldr	r3, [pc, #648]	@ (800693c <HAL_I2C_MemRxCpltCallback+0x664>)
 80066b2:	edd3 6a00 	vldr	s13, [r3]
 80066b6:	4ba2      	ldr	r3, [pc, #648]	@ (8006940 <HAL_I2C_MemRxCpltCallback+0x668>)
 80066b8:	edd3 7a00 	vldr	s15, [r3]
 80066bc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80066c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80066c8:	ee17 2a90 	vmov	r2, s15
 80066cc:	4b9a      	ldr	r3, [pc, #616]	@ (8006938 <HAL_I2C_MemRxCpltCallback+0x660>)
 80066ce:	601a      	str	r2, [r3, #0]


			PID_cal(&pid_pitch, PID_FAC_Pitch, 1);// angle control
 80066d0:	2201      	movs	r2, #1
 80066d2:	499c      	ldr	r1, [pc, #624]	@ (8006944 <HAL_I2C_MemRxCpltCallback+0x66c>)
 80066d4:	489c      	ldr	r0, [pc, #624]	@ (8006948 <HAL_I2C_MemRxCpltCallback+0x670>)
 80066d6:	f7fd f9b5 	bl	8003a44 <PID_cal>
			PID_cal(&pid_rool, PID_FAC_Rool, 2);
 80066da:	2202      	movs	r2, #2
 80066dc:	499b      	ldr	r1, [pc, #620]	@ (800694c <HAL_I2C_MemRxCpltCallback+0x674>)
 80066de:	489c      	ldr	r0, [pc, #624]	@ (8006950 <HAL_I2C_MemRxCpltCallback+0x678>)
 80066e0:	f7fd f9b0 	bl	8003a44 <PID_cal>
			PID_cal(&pid_yaw, PID_FAC_Yaw, 3);
 80066e4:	2203      	movs	r2, #3
 80066e6:	499b      	ldr	r1, [pc, #620]	@ (8006954 <HAL_I2C_MemRxCpltCallback+0x67c>)
 80066e8:	4894      	ldr	r0, [pc, #592]	@ (800693c <HAL_I2C_MemRxCpltCallback+0x664>)
 80066ea:	f7fd f9ab 	bl	8003a44 <PID_cal>

			PID_cal(&pid_angular_rate_pitch, PID_FAC_Angular_Rate_Pitch, 4);// angle rate control
 80066ee:	2204      	movs	r2, #4
 80066f0:	4999      	ldr	r1, [pc, #612]	@ (8006958 <HAL_I2C_MemRxCpltCallback+0x680>)
 80066f2:	489a      	ldr	r0, [pc, #616]	@ (800695c <HAL_I2C_MemRxCpltCallback+0x684>)
 80066f4:	f7fd f9a6 	bl	8003a44 <PID_cal>
			PID_cal(&pid_angular_rate_rool, PID_FAC_Angular_Rate_Rool, 5);
 80066f8:	2205      	movs	r2, #5
 80066fa:	4999      	ldr	r1, [pc, #612]	@ (8006960 <HAL_I2C_MemRxCpltCallback+0x688>)
 80066fc:	4899      	ldr	r0, [pc, #612]	@ (8006964 <HAL_I2C_MemRxCpltCallback+0x68c>)
 80066fe:	f7fd f9a1 	bl	8003a44 <PID_cal>
			PID_cal(&pid_angular_rate_yaw, PID_FAC_Angular_Rate_Yaw, 6);
 8006702:	2206      	movs	r2, #6
 8006704:	4998      	ldr	r1, [pc, #608]	@ (8006968 <HAL_I2C_MemRxCpltCallback+0x690>)
 8006706:	4899      	ldr	r0, [pc, #612]	@ (800696c <HAL_I2C_MemRxCpltCallback+0x694>)
 8006708:	f7fd f99c 	bl	8003a44 <PID_cal>


			old_error_pitch = (MYDRON.PITCH_STA != 0) ? old_error_pitch : wanted_pitch - now_pitch;
 800670c:	4b98      	ldr	r3, [pc, #608]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 800670e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006712:	2b00      	cmp	r3, #0
 8006714:	d108      	bne.n	8006728 <HAL_I2C_MemRxCpltCallback+0x450>
 8006716:	4b97      	ldr	r3, [pc, #604]	@ (8006974 <HAL_I2C_MemRxCpltCallback+0x69c>)
 8006718:	ed93 7a00 	vldr	s14, [r3]
 800671c:	4b96      	ldr	r3, [pc, #600]	@ (8006978 <HAL_I2C_MemRxCpltCallback+0x6a0>)
 800671e:	edd3 7a00 	vldr	s15, [r3]
 8006722:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006726:	e002      	b.n	800672e <HAL_I2C_MemRxCpltCallback+0x456>
 8006728:	4b94      	ldr	r3, [pc, #592]	@ (800697c <HAL_I2C_MemRxCpltCallback+0x6a4>)
 800672a:	edd3 7a00 	vldr	s15, [r3]
 800672e:	4b93      	ldr	r3, [pc, #588]	@ (800697c <HAL_I2C_MemRxCpltCallback+0x6a4>)
 8006730:	edc3 7a00 	vstr	s15, [r3]
			old_error_rool = (MYDRON.ROOL_STA != 0) ? old_error_rool : wanted_rool - now_rool;
 8006734:	4b8e      	ldr	r3, [pc, #568]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 8006736:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800673a:	2b00      	cmp	r3, #0
 800673c:	d108      	bne.n	8006750 <HAL_I2C_MemRxCpltCallback+0x478>
 800673e:	4b90      	ldr	r3, [pc, #576]	@ (8006980 <HAL_I2C_MemRxCpltCallback+0x6a8>)
 8006740:	ed93 7a00 	vldr	s14, [r3]
 8006744:	4b8f      	ldr	r3, [pc, #572]	@ (8006984 <HAL_I2C_MemRxCpltCallback+0x6ac>)
 8006746:	edd3 7a00 	vldr	s15, [r3]
 800674a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800674e:	e002      	b.n	8006756 <HAL_I2C_MemRxCpltCallback+0x47e>
 8006750:	4b8d      	ldr	r3, [pc, #564]	@ (8006988 <HAL_I2C_MemRxCpltCallback+0x6b0>)
 8006752:	edd3 7a00 	vldr	s15, [r3]
 8006756:	4b8c      	ldr	r3, [pc, #560]	@ (8006988 <HAL_I2C_MemRxCpltCallback+0x6b0>)
 8006758:	edc3 7a00 	vstr	s15, [r3]
			old_error_yaw = (MYDRON.YAW_STA != 0) ? old_error_yaw : wanted_yaw - now_yaw;
 800675c:	4b84      	ldr	r3, [pc, #528]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 800675e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8006762:	2b00      	cmp	r3, #0
 8006764:	d108      	bne.n	8006778 <HAL_I2C_MemRxCpltCallback+0x4a0>
 8006766:	4b89      	ldr	r3, [pc, #548]	@ (800698c <HAL_I2C_MemRxCpltCallback+0x6b4>)
 8006768:	ed93 7a00 	vldr	s14, [r3]
 800676c:	4b88      	ldr	r3, [pc, #544]	@ (8006990 <HAL_I2C_MemRxCpltCallback+0x6b8>)
 800676e:	edd3 7a00 	vldr	s15, [r3]
 8006772:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006776:	e002      	b.n	800677e <HAL_I2C_MemRxCpltCallback+0x4a6>
 8006778:	4b86      	ldr	r3, [pc, #536]	@ (8006994 <HAL_I2C_MemRxCpltCallback+0x6bc>)
 800677a:	edd3 7a00 	vldr	s15, [r3]
 800677e:	4b85      	ldr	r3, [pc, #532]	@ (8006994 <HAL_I2C_MemRxCpltCallback+0x6bc>)
 8006780:	edc3 7a00 	vstr	s15, [r3]

			old_error_angular_rate_pitch = (MYDRON.PITCH_STA != 0) ? old_error_angular_rate_pitch : pid_pitch - gx;
 8006784:	4b7a      	ldr	r3, [pc, #488]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 8006786:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800678a:	2b00      	cmp	r3, #0
 800678c:	d108      	bne.n	80067a0 <HAL_I2C_MemRxCpltCallback+0x4c8>
 800678e:	4b6e      	ldr	r3, [pc, #440]	@ (8006948 <HAL_I2C_MemRxCpltCallback+0x670>)
 8006790:	ed93 7a00 	vldr	s14, [r3]
 8006794:	4b80      	ldr	r3, [pc, #512]	@ (8006998 <HAL_I2C_MemRxCpltCallback+0x6c0>)
 8006796:	edd3 7a00 	vldr	s15, [r3]
 800679a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800679e:	e002      	b.n	80067a6 <HAL_I2C_MemRxCpltCallback+0x4ce>
 80067a0:	4b7e      	ldr	r3, [pc, #504]	@ (800699c <HAL_I2C_MemRxCpltCallback+0x6c4>)
 80067a2:	edd3 7a00 	vldr	s15, [r3]
 80067a6:	4b7d      	ldr	r3, [pc, #500]	@ (800699c <HAL_I2C_MemRxCpltCallback+0x6c4>)
 80067a8:	edc3 7a00 	vstr	s15, [r3]
			old_error_angular_rate_rool = (MYDRON.ROOL_STA != 0) ? old_error_angular_rate_rool : pid_rool - gy;
 80067ac:	4b70      	ldr	r3, [pc, #448]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 80067ae:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d108      	bne.n	80067c8 <HAL_I2C_MemRxCpltCallback+0x4f0>
 80067b6:	4b66      	ldr	r3, [pc, #408]	@ (8006950 <HAL_I2C_MemRxCpltCallback+0x678>)
 80067b8:	ed93 7a00 	vldr	s14, [r3]
 80067bc:	4b78      	ldr	r3, [pc, #480]	@ (80069a0 <HAL_I2C_MemRxCpltCallback+0x6c8>)
 80067be:	edd3 7a00 	vldr	s15, [r3]
 80067c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067c6:	e002      	b.n	80067ce <HAL_I2C_MemRxCpltCallback+0x4f6>
 80067c8:	4b76      	ldr	r3, [pc, #472]	@ (80069a4 <HAL_I2C_MemRxCpltCallback+0x6cc>)
 80067ca:	edd3 7a00 	vldr	s15, [r3]
 80067ce:	4b75      	ldr	r3, [pc, #468]	@ (80069a4 <HAL_I2C_MemRxCpltCallback+0x6cc>)
 80067d0:	edc3 7a00 	vstr	s15, [r3]
			old_error_angular_rate_yaw = (MYDRON.YAW_STA != 0) ? old_error_angular_rate_yaw : wanted_yaw - gz;
 80067d4:	4b66      	ldr	r3, [pc, #408]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 80067d6:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d108      	bne.n	80067f0 <HAL_I2C_MemRxCpltCallback+0x518>
 80067de:	4b6b      	ldr	r3, [pc, #428]	@ (800698c <HAL_I2C_MemRxCpltCallback+0x6b4>)
 80067e0:	ed93 7a00 	vldr	s14, [r3]
 80067e4:	4b56      	ldr	r3, [pc, #344]	@ (8006940 <HAL_I2C_MemRxCpltCallback+0x668>)
 80067e6:	edd3 7a00 	vldr	s15, [r3]
 80067ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067ee:	e002      	b.n	80067f6 <HAL_I2C_MemRxCpltCallback+0x51e>
 80067f0:	4b6d      	ldr	r3, [pc, #436]	@ (80069a8 <HAL_I2C_MemRxCpltCallback+0x6d0>)
 80067f2:	edd3 7a00 	vldr	s15, [r3]
 80067f6:	4b6c      	ldr	r3, [pc, #432]	@ (80069a8 <HAL_I2C_MemRxCpltCallback+0x6d0>)
 80067f8:	edc3 7a00 	vstr	s15, [r3]


			//MYDRON.ROOL 	= ((pid_angular_rate_rool > -5000) && (pid_angular_rate_rool < 5000)) ? pid_angular_rate_rool: (pid_angular_rate_rool > 0) ? 5000: -5000;
			MYDRON.ROOL 	= (pid_angular_rate_rool > 5000) ? ROOL_MAX_VAL(): (pid_angular_rate_rool < -5000) ? ROOL_MIN_VAL(): pid_angular_rate_rool;
 80067fc:	4b59      	ldr	r3, [pc, #356]	@ (8006964 <HAL_I2C_MemRxCpltCallback+0x68c>)
 80067fe:	edd3 7a00 	vldr	s15, [r3]
 8006802:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80069ac <HAL_I2C_MemRxCpltCallback+0x6d4>
 8006806:	eef4 7ac7 	vcmpe.f32	s15, s14
 800680a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800680e:	dd0c      	ble.n	800682a <HAL_I2C_MemRxCpltCallback+0x552>
 8006810:	f001 f8b2 	bl	8007978 <ROOL_MAX_VAL>
 8006814:	4603      	mov	r3, r0
 8006816:	ee07 3a90 	vmov	s15, r3
 800681a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800681e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006822:	ee17 3a90 	vmov	r3, s15
 8006826:	b21b      	sxth	r3, r3
 8006828:	e01e      	b.n	8006868 <HAL_I2C_MemRxCpltCallback+0x590>
 800682a:	4b4e      	ldr	r3, [pc, #312]	@ (8006964 <HAL_I2C_MemRxCpltCallback+0x68c>)
 800682c:	edd3 7a00 	vldr	s15, [r3]
 8006830:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 80069b0 <HAL_I2C_MemRxCpltCallback+0x6d8>
 8006834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683c:	d50c      	bpl.n	8006858 <HAL_I2C_MemRxCpltCallback+0x580>
 800683e:	f001 f8ab 	bl	8007998 <ROOL_MIN_VAL>
 8006842:	4603      	mov	r3, r0
 8006844:	ee07 3a90 	vmov	s15, r3
 8006848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800684c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006850:	ee17 3a90 	vmov	r3, s15
 8006854:	b21b      	sxth	r3, r3
 8006856:	e007      	b.n	8006868 <HAL_I2C_MemRxCpltCallback+0x590>
 8006858:	4b42      	ldr	r3, [pc, #264]	@ (8006964 <HAL_I2C_MemRxCpltCallback+0x68c>)
 800685a:	edd3 7a00 	vldr	s15, [r3]
 800685e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006862:	ee17 3a90 	vmov	r3, s15
 8006866:	b21b      	sxth	r3, r3
 8006868:	4a41      	ldr	r2, [pc, #260]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 800686a:	80d3      	strh	r3, [r2, #6]
			MYDRON.PITCH 	= (pid_angular_rate_pitch > 5000) ? PITCH_MAX_VAL(): (pid_angular_rate_pitch < -5000) ? PITCH_MIN_VAL(): pid_angular_rate_pitch;
 800686c:	4b3b      	ldr	r3, [pc, #236]	@ (800695c <HAL_I2C_MemRxCpltCallback+0x684>)
 800686e:	edd3 7a00 	vldr	s15, [r3]
 8006872:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80069ac <HAL_I2C_MemRxCpltCallback+0x6d4>
 8006876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800687a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800687e:	dd0c      	ble.n	800689a <HAL_I2C_MemRxCpltCallback+0x5c2>
 8006880:	f001 f89a 	bl	80079b8 <PITCH_MAX_VAL>
 8006884:	4603      	mov	r3, r0
 8006886:	ee07 3a90 	vmov	s15, r3
 800688a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800688e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006892:	ee17 3a90 	vmov	r3, s15
 8006896:	b21b      	sxth	r3, r3
 8006898:	e01e      	b.n	80068d8 <HAL_I2C_MemRxCpltCallback+0x600>
 800689a:	4b30      	ldr	r3, [pc, #192]	@ (800695c <HAL_I2C_MemRxCpltCallback+0x684>)
 800689c:	edd3 7a00 	vldr	s15, [r3]
 80068a0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80069b0 <HAL_I2C_MemRxCpltCallback+0x6d8>
 80068a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ac:	d50c      	bpl.n	80068c8 <HAL_I2C_MemRxCpltCallback+0x5f0>
 80068ae:	f001 f893 	bl	80079d8 <PITCH_MIN_VAL>
 80068b2:	4603      	mov	r3, r0
 80068b4:	ee07 3a90 	vmov	s15, r3
 80068b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80068c0:	ee17 3a90 	vmov	r3, s15
 80068c4:	b21b      	sxth	r3, r3
 80068c6:	e007      	b.n	80068d8 <HAL_I2C_MemRxCpltCallback+0x600>
 80068c8:	4b24      	ldr	r3, [pc, #144]	@ (800695c <HAL_I2C_MemRxCpltCallback+0x684>)
 80068ca:	edd3 7a00 	vldr	s15, [r3]
 80068ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80068d2:	ee17 3a90 	vmov	r3, s15
 80068d6:	b21b      	sxth	r3, r3
 80068d8:	4a25      	ldr	r2, [pc, #148]	@ (8006970 <HAL_I2C_MemRxCpltCallback+0x698>)
 80068da:	8093      	strh	r3, [r2, #4]
			MYDRON.YAW 		= (pid_angular_rate_yaw > 5000) ? YAW_MAX_VAL(): (pid_angular_rate_yaw < -5000) ? YAW_MIN_VAL(): pid_angular_rate_yaw;
 80068dc:	4b23      	ldr	r3, [pc, #140]	@ (800696c <HAL_I2C_MemRxCpltCallback+0x694>)
 80068de:	edd3 7a00 	vldr	s15, [r3]
 80068e2:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80069ac <HAL_I2C_MemRxCpltCallback+0x6d4>
 80068e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ee:	dd0c      	ble.n	800690a <HAL_I2C_MemRxCpltCallback+0x632>
 80068f0:	f001 f882 	bl	80079f8 <YAW_MAX_VAL>
 80068f4:	4603      	mov	r3, r0
 80068f6:	ee07 3a90 	vmov	s15, r3
 80068fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006902:	ee17 3a90 	vmov	r3, s15
 8006906:	b21b      	sxth	r3, r3
 8006908:	e05c      	b.n	80069c4 <HAL_I2C_MemRxCpltCallback+0x6ec>
 800690a:	4b18      	ldr	r3, [pc, #96]	@ (800696c <HAL_I2C_MemRxCpltCallback+0x694>)
 800690c:	edd3 7a00 	vldr	s15, [r3]
 8006910:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80069b0 <HAL_I2C_MemRxCpltCallback+0x6d8>
 8006914:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800691c:	d54a      	bpl.n	80069b4 <HAL_I2C_MemRxCpltCallback+0x6dc>
 800691e:	f001 f87b 	bl	8007a18 <YAW_MIN_VAL>
 8006922:	4603      	mov	r3, r0
 8006924:	ee07 3a90 	vmov	s15, r3
 8006928:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800692c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006930:	ee17 3a90 	vmov	r3, s15
 8006934:	b21b      	sxth	r3, r3
 8006936:	e045      	b.n	80069c4 <HAL_I2C_MemRxCpltCallback+0x6ec>
 8006938:	00004098 	.word	0x00004098
 800693c:	000040a0 	.word	0x000040a0
 8006940:	00000014 	.word	0x00000014
 8006944:	000040d8 	.word	0x000040d8
 8006948:	0000409c 	.word	0x0000409c
 800694c:	000040ec 	.word	0x000040ec
 8006950:	000040a4 	.word	0x000040a4
 8006954:	00004100 	.word	0x00004100
 8006958:	00004138 	.word	0x00004138
 800695c:	000040a8 	.word	0x000040a8
 8006960:	0000414c 	.word	0x0000414c
 8006964:	000040b0 	.word	0x000040b0
 8006968:	00004160 	.word	0x00004160
 800696c:	000040ac 	.word	0x000040ac
 8006970:	00000160 	.word	0x00000160
 8006974:	00004050 	.word	0x00004050
 8006978:	00004060 	.word	0x00004060
 800697c:	0000406c 	.word	0x0000406c
 8006980:	00004054 	.word	0x00004054
 8006984:	00004064 	.word	0x00004064
 8006988:	00004070 	.word	0x00004070
 800698c:	00004058 	.word	0x00004058
 8006990:	00004068 	.word	0x00004068
 8006994:	00004074 	.word	0x00004074
 8006998:	0000000c 	.word	0x0000000c
 800699c:	00004078 	.word	0x00004078
 80069a0:	00000010 	.word	0x00000010
 80069a4:	0000407c 	.word	0x0000407c
 80069a8:	00004080 	.word	0x00004080
 80069ac:	459c4000 	.word	0x459c4000
 80069b0:	c59c4000 	.word	0xc59c4000
 80069b4:	4bc8      	ldr	r3, [pc, #800]	@ (8006cd8 <HAL_I2C_MemRxCpltCallback+0xa00>)
 80069b6:	edd3 7a00 	vldr	s15, [r3]
 80069ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80069be:	ee17 3a90 	vmov	r3, s15
 80069c2:	b21b      	sxth	r3, r3
 80069c4:	4ac5      	ldr	r2, [pc, #788]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 80069c6:	8113      	strh	r3, [r2, #8]
//				wanted_thrust = MYDRON.THRUST/wobble_strenght;
//				Wobble_handler();
//			}


			Thrust_filter(1);
 80069c8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80069cc:	f7fc ff04 	bl	80037d8 <Thrust_filter>
			if(MYDRON.THRUST > thrust_limit){
 80069d0:	4bc2      	ldr	r3, [pc, #776]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 80069d2:	885b      	ldrh	r3, [r3, #2]
 80069d4:	461a      	mov	r2, r3
 80069d6:	4bc2      	ldr	r3, [pc, #776]	@ (8006ce0 <HAL_I2C_MemRxCpltCallback+0xa08>)
 80069d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069dc:	429a      	cmp	r2, r3
 80069de:	dd05      	ble.n	80069ec <HAL_I2C_MemRxCpltCallback+0x714>
				MYDRON.THRUST = thrust_limit;
 80069e0:	4bbf      	ldr	r3, [pc, #764]	@ (8006ce0 <HAL_I2C_MemRxCpltCallback+0xa08>)
 80069e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	4bbc      	ldr	r3, [pc, #752]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 80069ea:	805a      	strh	r2, [r3, #2]
			}


			Stack_Push(WartoscBezwgledna(PID_FAC_Pitch[4]));
 80069ec:	4bbd      	ldr	r3, [pc, #756]	@ (8006ce4 <HAL_I2C_MemRxCpltCallback+0xa0c>)
 80069ee:	edd3 7a04 	vldr	s15, [r3, #16]
 80069f2:	eeb0 0a67 	vmov.f32	s0, s15
 80069f6:	f000 fbcd 	bl	8007194 <WartoscBezwgledna>
 80069fa:	eef0 7a40 	vmov.f32	s15, s0
 80069fe:	eeb0 0a67 	vmov.f32	s0, s15
 8006a02:	f000 ff6d 	bl	80078e0 <Stack_Push>
			Stack_Push(WartoscBezwgledna(PID_FAC_Rool[4]));
 8006a06:	4bb8      	ldr	r3, [pc, #736]	@ (8006ce8 <HAL_I2C_MemRxCpltCallback+0xa10>)
 8006a08:	edd3 7a04 	vldr	s15, [r3, #16]
 8006a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8006a10:	f000 fbc0 	bl	8007194 <WartoscBezwgledna>
 8006a14:	eef0 7a40 	vmov.f32	s15, s0
 8006a18:	eeb0 0a67 	vmov.f32	s0, s15
 8006a1c:	f000 ff60 	bl	80078e0 <Stack_Push>
			Stack_Push(now_pitch);
 8006a20:	4bb2      	ldr	r3, [pc, #712]	@ (8006cec <HAL_I2C_MemRxCpltCallback+0xa14>)
 8006a22:	edd3 7a00 	vldr	s15, [r3]
 8006a26:	eeb0 0a67 	vmov.f32	s0, s15
 8006a2a:	f000 ff59 	bl	80078e0 <Stack_Push>
			Stack_Push(now_rool);
 8006a2e:	4bb0      	ldr	r3, [pc, #704]	@ (8006cf0 <HAL_I2C_MemRxCpltCallback+0xa18>)
 8006a30:	edd3 7a00 	vldr	s15, [r3]
 8006a34:	eeb0 0a67 	vmov.f32	s0, s15
 8006a38:	f000 ff52 	bl	80078e0 <Stack_Push>


			SPEED1 = (((uint32_t)((MYDRON.THRUST*0.7) + MYDRON.ROOL - MYDRON.PITCH + MYDRON.YAW + min_speed + 500)) < 20000) ? ((MYDRON.THRUST*0.7) + MYDRON.ROOL - MYDRON.PITCH + MYDRON.YAW + min_speed + 500) : 20000;//trust 7000 max
 8006a3c:	4ba7      	ldr	r3, [pc, #668]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006a3e:	885b      	ldrh	r3, [r3, #2]
 8006a40:	ee07 3a90 	vmov	s15, r3
 8006a44:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a48:	ed9f 6b9d 	vldr	d6, [pc, #628]	@ 8006cc0 <HAL_I2C_MemRxCpltCallback+0x9e8>
 8006a4c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006a50:	4ba2      	ldr	r3, [pc, #648]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006a52:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006a56:	ee07 3a90 	vmov	s15, r3
 8006a5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a5e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006a62:	4b9e      	ldr	r3, [pc, #632]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006a64:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006a68:	ee07 3a90 	vmov	s15, r3
 8006a6c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a70:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006a74:	4b99      	ldr	r3, [pc, #612]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006a76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a82:	ee36 7b07 	vadd.f64	d7, d6, d7
 8006a86:	ed9f 6b90 	vldr	d6, [pc, #576]	@ 8006cc8 <HAL_I2C_MemRxCpltCallback+0x9f0>
 8006a8a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006a8e:	ed9f 6b90 	vldr	d6, [pc, #576]	@ 8006cd0 <HAL_I2C_MemRxCpltCallback+0x9f8>
 8006a92:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006a96:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006a9a:	ee17 2a90 	vmov	r2, s15
 8006a9e:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d832      	bhi.n	8006b0c <HAL_I2C_MemRxCpltCallback+0x834>
 8006aa6:	4b8d      	ldr	r3, [pc, #564]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006aa8:	885b      	ldrh	r3, [r3, #2]
 8006aaa:	ee07 3a90 	vmov	s15, r3
 8006aae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006ab2:	ed9f 6b83 	vldr	d6, [pc, #524]	@ 8006cc0 <HAL_I2C_MemRxCpltCallback+0x9e8>
 8006ab6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006aba:	4b88      	ldr	r3, [pc, #544]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006abc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006ac0:	ee07 3a90 	vmov	s15, r3
 8006ac4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006ac8:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006acc:	4b83      	ldr	r3, [pc, #524]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006ace:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006ad2:	ee07 3a90 	vmov	s15, r3
 8006ad6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006ada:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006ade:	4b7f      	ldr	r3, [pc, #508]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006ae0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006ae4:	ee07 3a90 	vmov	s15, r3
 8006ae8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006aec:	ee36 7b07 	vadd.f64	d7, d6, d7
 8006af0:	ed9f 6b75 	vldr	d6, [pc, #468]	@ 8006cc8 <HAL_I2C_MemRxCpltCallback+0x9f0>
 8006af4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006af8:	ed9f 6b75 	vldr	d6, [pc, #468]	@ 8006cd0 <HAL_I2C_MemRxCpltCallback+0x9f8>
 8006afc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006b00:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006b04:	ee17 3a90 	vmov	r3, s15
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	e001      	b.n	8006b10 <HAL_I2C_MemRxCpltCallback+0x838>
 8006b0c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006b10:	4a78      	ldr	r2, [pc, #480]	@ (8006cf4 <HAL_I2C_MemRxCpltCallback+0xa1c>)
 8006b12:	8013      	strh	r3, [r2, #0]
			SPEED2 = (((uint32_t)((MYDRON.THRUST*0.7) - MYDRON.ROOL - MYDRON.PITCH - MYDRON.YAW + min_speed + 500)) < 20000) ? ((MYDRON.THRUST*0.7) - MYDRON.ROOL - MYDRON.PITCH - MYDRON.YAW + min_speed + 500) : 20000;//
 8006b14:	4b71      	ldr	r3, [pc, #452]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006b16:	885b      	ldrh	r3, [r3, #2]
 8006b18:	ee07 3a90 	vmov	s15, r3
 8006b1c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006b20:	ed9f 6b67 	vldr	d6, [pc, #412]	@ 8006cc0 <HAL_I2C_MemRxCpltCallback+0x9e8>
 8006b24:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006b28:	4b6c      	ldr	r3, [pc, #432]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006b2a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006b2e:	ee07 3a90 	vmov	s15, r3
 8006b32:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006b36:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006b3a:	4b68      	ldr	r3, [pc, #416]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006b3c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006b40:	ee07 3a90 	vmov	s15, r3
 8006b44:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006b48:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006b4c:	4b63      	ldr	r3, [pc, #396]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006b4e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006b52:	ee07 3a90 	vmov	s15, r3
 8006b56:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006b5a:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006b5e:	ed9f 6b5a 	vldr	d6, [pc, #360]	@ 8006cc8 <HAL_I2C_MemRxCpltCallback+0x9f0>
 8006b62:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006b66:	ed9f 6b5a 	vldr	d6, [pc, #360]	@ 8006cd0 <HAL_I2C_MemRxCpltCallback+0x9f8>
 8006b6a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006b6e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006b72:	ee17 2a90 	vmov	r2, s15
 8006b76:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d832      	bhi.n	8006be4 <HAL_I2C_MemRxCpltCallback+0x90c>
 8006b7e:	4b57      	ldr	r3, [pc, #348]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006b80:	885b      	ldrh	r3, [r3, #2]
 8006b82:	ee07 3a90 	vmov	s15, r3
 8006b86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006b8a:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8006cc0 <HAL_I2C_MemRxCpltCallback+0x9e8>
 8006b8e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006b92:	4b52      	ldr	r3, [pc, #328]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006b94:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006b98:	ee07 3a90 	vmov	s15, r3
 8006b9c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006ba0:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006ba4:	4b4d      	ldr	r3, [pc, #308]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006ba6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006baa:	ee07 3a90 	vmov	s15, r3
 8006bae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006bb2:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006bb6:	4b49      	ldr	r3, [pc, #292]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006bb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006bbc:	ee07 3a90 	vmov	s15, r3
 8006bc0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006bc4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006bc8:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8006cc8 <HAL_I2C_MemRxCpltCallback+0x9f0>
 8006bcc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006bd0:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8006cd0 <HAL_I2C_MemRxCpltCallback+0x9f8>
 8006bd4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006bd8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006bdc:	ee17 3a90 	vmov	r3, s15
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	e001      	b.n	8006be8 <HAL_I2C_MemRxCpltCallback+0x910>
 8006be4:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006be8:	4a43      	ldr	r2, [pc, #268]	@ (8006cf8 <HAL_I2C_MemRxCpltCallback+0xa20>)
 8006bea:	8013      	strh	r3, [r2, #0]
			SPEED3 = (((uint32_t)((MYDRON.THRUST*0.7) + MYDRON.ROOL + MYDRON.PITCH - MYDRON.YAW + min_speed + 500)) < 20000) ? ((MYDRON.THRUST*0.7) + MYDRON.ROOL + MYDRON.PITCH - MYDRON.YAW + min_speed + 500) : 20000;//
 8006bec:	4b3b      	ldr	r3, [pc, #236]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006bee:	885b      	ldrh	r3, [r3, #2]
 8006bf0:	ee07 3a90 	vmov	s15, r3
 8006bf4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006bf8:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 8006cc0 <HAL_I2C_MemRxCpltCallback+0x9e8>
 8006bfc:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006c00:	4b36      	ldr	r3, [pc, #216]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c02:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006c06:	ee07 3a90 	vmov	s15, r3
 8006c0a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c0e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006c12:	4b32      	ldr	r3, [pc, #200]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c14:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006c18:	ee07 3a90 	vmov	s15, r3
 8006c1c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c20:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006c24:	4b2d      	ldr	r3, [pc, #180]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006c2a:	ee07 3a90 	vmov	s15, r3
 8006c2e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c32:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006c36:	ed9f 6b24 	vldr	d6, [pc, #144]	@ 8006cc8 <HAL_I2C_MemRxCpltCallback+0x9f0>
 8006c3a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006c3e:	ed9f 6b24 	vldr	d6, [pc, #144]	@ 8006cd0 <HAL_I2C_MemRxCpltCallback+0x9f8>
 8006c42:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006c46:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006c4a:	ee17 2a90 	vmov	r2, s15
 8006c4e:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d852      	bhi.n	8006cfc <HAL_I2C_MemRxCpltCallback+0xa24>
 8006c56:	4b21      	ldr	r3, [pc, #132]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c58:	885b      	ldrh	r3, [r3, #2]
 8006c5a:	ee07 3a90 	vmov	s15, r3
 8006c5e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c62:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8006cc0 <HAL_I2C_MemRxCpltCallback+0x9e8>
 8006c66:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c6c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006c70:	ee07 3a90 	vmov	s15, r3
 8006c74:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c78:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006c7c:	4b17      	ldr	r3, [pc, #92]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c7e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006c82:	ee07 3a90 	vmov	s15, r3
 8006c86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c8a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006c8e:	4b13      	ldr	r3, [pc, #76]	@ (8006cdc <HAL_I2C_MemRxCpltCallback+0xa04>)
 8006c90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006c94:	ee07 3a90 	vmov	s15, r3
 8006c98:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c9c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006ca0:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8006cc8 <HAL_I2C_MemRxCpltCallback+0x9f0>
 8006ca4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006ca8:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8006cd0 <HAL_I2C_MemRxCpltCallback+0x9f8>
 8006cac:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006cb0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006cb4:	ee17 3a90 	vmov	r3, s15
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	e021      	b.n	8006d00 <HAL_I2C_MemRxCpltCallback+0xa28>
 8006cbc:	f3af 8000 	nop.w
 8006cc0:	66666666 	.word	0x66666666
 8006cc4:	3fe66666 	.word	0x3fe66666
 8006cc8:	00000000 	.word	0x00000000
 8006ccc:	40c48200 	.word	0x40c48200
 8006cd0:	00000000 	.word	0x00000000
 8006cd4:	407f4000 	.word	0x407f4000
 8006cd8:	000040ac 	.word	0x000040ac
 8006cdc:	00000160 	.word	0x00000160
 8006ce0:	00004046 	.word	0x00004046
 8006ce4:	000040d8 	.word	0x000040d8
 8006ce8:	000040ec 	.word	0x000040ec
 8006cec:	00004060 	.word	0x00004060
 8006cf0:	00004064 	.word	0x00004064
 8006cf4:	00004174 	.word	0x00004174
 8006cf8:	00004176 	.word	0x00004176
 8006cfc:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006d00:	4a99      	ldr	r2, [pc, #612]	@ (8006f68 <HAL_I2C_MemRxCpltCallback+0xc90>)
 8006d02:	8013      	strh	r3, [r2, #0]
			SPEED4 = (((uint32_t)((MYDRON.THRUST*0.7) - MYDRON.ROOL + MYDRON.PITCH + MYDRON.YAW + min_speed + 500)) < 20000) ? ((MYDRON.THRUST*0.7) - MYDRON.ROOL + MYDRON.PITCH + MYDRON.YAW + min_speed + 500) : 20000;//
 8006d04:	4b99      	ldr	r3, [pc, #612]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d06:	885b      	ldrh	r3, [r3, #2]
 8006d08:	ee07 3a90 	vmov	s15, r3
 8006d0c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d10:	ed9f 6b89 	vldr	d6, [pc, #548]	@ 8006f38 <HAL_I2C_MemRxCpltCallback+0xc60>
 8006d14:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006d18:	4b94      	ldr	r3, [pc, #592]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d1a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006d1e:	ee07 3a90 	vmov	s15, r3
 8006d22:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d26:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006d2a:	4b90      	ldr	r3, [pc, #576]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d2c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006d30:	ee07 3a90 	vmov	s15, r3
 8006d34:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d38:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006d3c:	4b8b      	ldr	r3, [pc, #556]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d3e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006d42:	ee07 3a90 	vmov	s15, r3
 8006d46:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d4a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8006d4e:	ed9f 6b7c 	vldr	d6, [pc, #496]	@ 8006f40 <HAL_I2C_MemRxCpltCallback+0xc68>
 8006d52:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006d56:	ed9f 6b7c 	vldr	d6, [pc, #496]	@ 8006f48 <HAL_I2C_MemRxCpltCallback+0xc70>
 8006d5a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006d5e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006d62:	ee17 2a90 	vmov	r2, s15
 8006d66:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d832      	bhi.n	8006dd4 <HAL_I2C_MemRxCpltCallback+0xafc>
 8006d6e:	4b7f      	ldr	r3, [pc, #508]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d70:	885b      	ldrh	r3, [r3, #2]
 8006d72:	ee07 3a90 	vmov	s15, r3
 8006d76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d7a:	ed9f 6b6f 	vldr	d6, [pc, #444]	@ 8006f38 <HAL_I2C_MemRxCpltCallback+0xc60>
 8006d7e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8006d82:	4b7a      	ldr	r3, [pc, #488]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d84:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006d88:	ee07 3a90 	vmov	s15, r3
 8006d8c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d90:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006d94:	4b75      	ldr	r3, [pc, #468]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006d96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006d9a:	ee07 3a90 	vmov	s15, r3
 8006d9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006da2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006da6:	4b71      	ldr	r3, [pc, #452]	@ (8006f6c <HAL_I2C_MemRxCpltCallback+0xc94>)
 8006da8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006dac:	ee07 3a90 	vmov	s15, r3
 8006db0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006db4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8006db8:	ed9f 6b61 	vldr	d6, [pc, #388]	@ 8006f40 <HAL_I2C_MemRxCpltCallback+0xc68>
 8006dbc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006dc0:	ed9f 6b61 	vldr	d6, [pc, #388]	@ 8006f48 <HAL_I2C_MemRxCpltCallback+0xc70>
 8006dc4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006dc8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006dcc:	ee17 3a90 	vmov	r3, s15
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	e001      	b.n	8006dd8 <HAL_I2C_MemRxCpltCallback+0xb00>
 8006dd4:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006dd8:	4a65      	ldr	r2, [pc, #404]	@ (8006f70 <HAL_I2C_MemRxCpltCallback+0xc98>)
 8006dda:	8013      	strh	r3, [r2, #0]

			if(SPEED1 != OLD_SPEED1){
 8006ddc:	4b65      	ldr	r3, [pc, #404]	@ (8006f74 <HAL_I2C_MemRxCpltCallback+0xc9c>)
 8006dde:	881a      	ldrh	r2, [r3, #0]
 8006de0:	4b65      	ldr	r3, [pc, #404]	@ (8006f78 <HAL_I2C_MemRxCpltCallback+0xca0>)
 8006de2:	881b      	ldrh	r3, [r3, #0]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d004      	beq.n	8006df2 <HAL_I2C_MemRxCpltCallback+0xb1a>
				ESC_1_SPEED(SPEED1);
 8006de8:	4b62      	ldr	r3, [pc, #392]	@ (8006f74 <HAL_I2C_MemRxCpltCallback+0xc9c>)
 8006dea:	881b      	ldrh	r3, [r3, #0]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7fa f821 	bl	8000e34 <ESC_1_SPEED>
			}
			if(SPEED2 != OLD_SPEED2){
 8006df2:	4b62      	ldr	r3, [pc, #392]	@ (8006f7c <HAL_I2C_MemRxCpltCallback+0xca4>)
 8006df4:	881a      	ldrh	r2, [r3, #0]
 8006df6:	4b62      	ldr	r3, [pc, #392]	@ (8006f80 <HAL_I2C_MemRxCpltCallback+0xca8>)
 8006df8:	881b      	ldrh	r3, [r3, #0]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d004      	beq.n	8006e08 <HAL_I2C_MemRxCpltCallback+0xb30>
				ESC_2_SPEED(SPEED2);
 8006dfe:	4b5f      	ldr	r3, [pc, #380]	@ (8006f7c <HAL_I2C_MemRxCpltCallback+0xca4>)
 8006e00:	881b      	ldrh	r3, [r3, #0]
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7fa f838 	bl	8000e78 <ESC_2_SPEED>
			}
			if(SPEED3 != OLD_SPEED3){
 8006e08:	4b57      	ldr	r3, [pc, #348]	@ (8006f68 <HAL_I2C_MemRxCpltCallback+0xc90>)
 8006e0a:	881a      	ldrh	r2, [r3, #0]
 8006e0c:	4b5d      	ldr	r3, [pc, #372]	@ (8006f84 <HAL_I2C_MemRxCpltCallback+0xcac>)
 8006e0e:	881b      	ldrh	r3, [r3, #0]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d004      	beq.n	8006e1e <HAL_I2C_MemRxCpltCallback+0xb46>
				ESC_3_SPEED(SPEED3);
 8006e14:	4b54      	ldr	r3, [pc, #336]	@ (8006f68 <HAL_I2C_MemRxCpltCallback+0xc90>)
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f7fa f84f 	bl	8000ebc <ESC_3_SPEED>
			}
			if(SPEED4 != OLD_SPEED4){
 8006e1e:	4b54      	ldr	r3, [pc, #336]	@ (8006f70 <HAL_I2C_MemRxCpltCallback+0xc98>)
 8006e20:	881a      	ldrh	r2, [r3, #0]
 8006e22:	4b59      	ldr	r3, [pc, #356]	@ (8006f88 <HAL_I2C_MemRxCpltCallback+0xcb0>)
 8006e24:	881b      	ldrh	r3, [r3, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d004      	beq.n	8006e34 <HAL_I2C_MemRxCpltCallback+0xb5c>
				ESC_4_SPEED(SPEED4);
 8006e2a:	4b51      	ldr	r3, [pc, #324]	@ (8006f70 <HAL_I2C_MemRxCpltCallback+0xc98>)
 8006e2c:	881b      	ldrh	r3, [r3, #0]
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fa f866 	bl	8000f00 <ESC_4_SPEED>
			}

			OLD_SPEED1 = SPEED1;
 8006e34:	4b4f      	ldr	r3, [pc, #316]	@ (8006f74 <HAL_I2C_MemRxCpltCallback+0xc9c>)
 8006e36:	881a      	ldrh	r2, [r3, #0]
 8006e38:	4b4f      	ldr	r3, [pc, #316]	@ (8006f78 <HAL_I2C_MemRxCpltCallback+0xca0>)
 8006e3a:	801a      	strh	r2, [r3, #0]
			OLD_SPEED2 = SPEED2;
 8006e3c:	4b4f      	ldr	r3, [pc, #316]	@ (8006f7c <HAL_I2C_MemRxCpltCallback+0xca4>)
 8006e3e:	881a      	ldrh	r2, [r3, #0]
 8006e40:	4b4f      	ldr	r3, [pc, #316]	@ (8006f80 <HAL_I2C_MemRxCpltCallback+0xca8>)
 8006e42:	801a      	strh	r2, [r3, #0]
			OLD_SPEED3 = SPEED3;
 8006e44:	4b48      	ldr	r3, [pc, #288]	@ (8006f68 <HAL_I2C_MemRxCpltCallback+0xc90>)
 8006e46:	881a      	ldrh	r2, [r3, #0]
 8006e48:	4b4e      	ldr	r3, [pc, #312]	@ (8006f84 <HAL_I2C_MemRxCpltCallback+0xcac>)
 8006e4a:	801a      	strh	r2, [r3, #0]
			OLD_SPEED4 = SPEED4;
 8006e4c:	4b48      	ldr	r3, [pc, #288]	@ (8006f70 <HAL_I2C_MemRxCpltCallback+0xc98>)
 8006e4e:	881a      	ldrh	r2, [r3, #0]
 8006e50:	4b4d      	ldr	r3, [pc, #308]	@ (8006f88 <HAL_I2C_MemRxCpltCallback+0xcb0>)
 8006e52:	801a      	strh	r2, [r3, #0]

			LED_G_0;
 8006e54:	2200      	movs	r2, #0
 8006e56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006e5a:	484c      	ldr	r0, [pc, #304]	@ (8006f8c <HAL_I2C_MemRxCpltCallback+0xcb4>)
 8006e5c:	f007 fae0 	bl	800e420 <HAL_GPIO_WritePin>
	}
	if(HMC583L_IRQ == 1){
 8006e60:	4b4b      	ldr	r3, [pc, #300]	@ (8006f90 <HAL_I2C_MemRxCpltCallback+0xcb8>)
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d132      	bne.n	8006ece <HAL_I2C_MemRxCpltCallback+0xbf6>
		HMC583L_IRQ = 0;
 8006e68:	4b49      	ldr	r3, [pc, #292]	@ (8006f90 <HAL_I2C_MemRxCpltCallback+0xcb8>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	701a      	strb	r2, [r3, #0]
		Mag_Z = (float)(HMC5883L_Get_Z_End_IT() - Mag_Offset_val);
 8006e6e:	f7fa f94b 	bl	8001108 <HMC5883L_Get_Z_End_IT>
 8006e72:	4603      	mov	r3, r0
 8006e74:	461a      	mov	r2, r3
 8006e76:	4b47      	ldr	r3, [pc, #284]	@ (8006f94 <HAL_I2C_MemRxCpltCallback+0xcbc>)
 8006e78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	ee07 3a90 	vmov	s15, r3
 8006e82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e86:	4b44      	ldr	r3, [pc, #272]	@ (8006f98 <HAL_I2C_MemRxCpltCallback+0xcc0>)
 8006e88:	edc3 7a00 	vstr	s15, [r3]
		Mag_Z = (Mag_Z * (FDP_Mag_Z_FQ * 0.1) / (1 + (FDP_Mag_Z_FQ * 0.1))) + (Old_Mag_Z * (1 / (1 + (FDP_Mag_Z_FQ * 0.1)))); // 0.1 to looptime, co 100ms odczyt
 8006e8c:	4b42      	ldr	r3, [pc, #264]	@ (8006f98 <HAL_I2C_MemRxCpltCallback+0xcc0>)
 8006e8e:	edd3 7a00 	vldr	s15, [r3]
 8006e92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006e96:	ed9f 6b2e 	vldr	d6, [pc, #184]	@ 8006f50 <HAL_I2C_MemRxCpltCallback+0xc78>
 8006e9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e9e:	ed9f 5b2e 	vldr	d5, [pc, #184]	@ 8006f58 <HAL_I2C_MemRxCpltCallback+0xc80>
 8006ea2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8006ea6:	4b3d      	ldr	r3, [pc, #244]	@ (8006f9c <HAL_I2C_MemRxCpltCallback+0xcc4>)
 8006ea8:	edd3 7a00 	vldr	s15, [r3]
 8006eac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006eb0:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8006f60 <HAL_I2C_MemRxCpltCallback+0xc88>
 8006eb4:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006eb8:	ee36 7b07 	vadd.f64	d7, d6, d7
 8006ebc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8006ec0:	4b35      	ldr	r3, [pc, #212]	@ (8006f98 <HAL_I2C_MemRxCpltCallback+0xcc0>)
 8006ec2:	edc3 7a00 	vstr	s15, [r3]
		Old_Mag_Z = Mag_Z;
 8006ec6:	4b34      	ldr	r3, [pc, #208]	@ (8006f98 <HAL_I2C_MemRxCpltCallback+0xcc0>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a34      	ldr	r2, [pc, #208]	@ (8006f9c <HAL_I2C_MemRxCpltCallback+0xcc4>)
 8006ecc:	6013      	str	r3, [r2, #0]
	}
	if(BMP180_IRQ == 1){
 8006ece:	4b34      	ldr	r3, [pc, #208]	@ (8006fa0 <HAL_I2C_MemRxCpltCallback+0xcc8>)
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d113      	bne.n	8006efe <HAL_I2C_MemRxCpltCallback+0xc26>
		temperature = BMP180_GET_temp_IT();
 8006ed6:	f7f9 fc5b 	bl	8000790 <BMP180_GET_temp_IT>
 8006eda:	4603      	mov	r3, r0
 8006edc:	461a      	mov	r2, r3
 8006ede:	4b31      	ldr	r3, [pc, #196]	@ (8006fa4 <HAL_I2C_MemRxCpltCallback+0xccc>)
 8006ee0:	601a      	str	r2, [r3, #0]
		temp = BMP180_GET_temp(temperature);
 8006ee2:	4b30      	ldr	r3, [pc, #192]	@ (8006fa4 <HAL_I2C_MemRxCpltCallback+0xccc>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7f9 fd75 	bl	80009d8 <BMP180_GET_temp>
 8006eee:	eef0 7a40 	vmov.f32	s15, s0
 8006ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8006fa8 <HAL_I2C_MemRxCpltCallback+0xcd0>)
 8006ef4:	edc3 7a00 	vstr	s15, [r3]
		BMP180_IRQ = 0;
 8006ef8:	4b29      	ldr	r3, [pc, #164]	@ (8006fa0 <HAL_I2C_MemRxCpltCallback+0xcc8>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	701a      	strb	r2, [r3, #0]
	}
	if(BMP180_IRQ == 2){
 8006efe:	4b28      	ldr	r3, [pc, #160]	@ (8006fa0 <HAL_I2C_MemRxCpltCallback+0xcc8>)
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	2b02      	cmp	r3, #2
 8006f04:	d113      	bne.n	8006f2e <HAL_I2C_MemRxCpltCallback+0xc56>
		pressure = BMP180_GET_pres_IT();
 8006f06:	f7f9 fc59 	bl	80007bc <BMP180_GET_pres_IT>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	4b27      	ldr	r3, [pc, #156]	@ (8006fac <HAL_I2C_MemRxCpltCallback+0xcd4>)
 8006f10:	601a      	str	r2, [r3, #0]
		pres = BMP180_GET_pres(pressure);
 8006f12:	4b26      	ldr	r3, [pc, #152]	@ (8006fac <HAL_I2C_MemRxCpltCallback+0xcd4>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7f9 fdb9 	bl	8000a90 <BMP180_GET_pres>
 8006f1e:	eef0 7a40 	vmov.f32	s15, s0
 8006f22:	4b23      	ldr	r3, [pc, #140]	@ (8006fb0 <HAL_I2C_MemRxCpltCallback+0xcd8>)
 8006f24:	edc3 7a00 	vstr	s15, [r3]
		BMP180_IRQ = 0;
 8006f28:	4b1d      	ldr	r3, [pc, #116]	@ (8006fa0 <HAL_I2C_MemRxCpltCallback+0xcc8>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	701a      	strb	r2, [r3, #0]
	}
}
 8006f2e:	bf00      	nop
 8006f30:	3708      	adds	r7, #8
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	66666666 	.word	0x66666666
 8006f3c:	3fe66666 	.word	0x3fe66666
 8006f40:	00000000 	.word	0x00000000
 8006f44:	40c48200 	.word	0x40c48200
 8006f48:	00000000 	.word	0x00000000
 8006f4c:	407f4000 	.word	0x407f4000
 8006f50:	9999999a 	.word	0x9999999a
 8006f54:	3fc99999 	.word	0x3fc99999
 8006f58:	33333333 	.word	0x33333333
 8006f5c:	3ff33333 	.word	0x3ff33333
 8006f60:	aaaaaaab 	.word	0xaaaaaaab
 8006f64:	3feaaaaa 	.word	0x3feaaaaa
 8006f68:	00004178 	.word	0x00004178
 8006f6c:	00000160 	.word	0x00000160
 8006f70:	0000417a 	.word	0x0000417a
 8006f74:	00004174 	.word	0x00004174
 8006f78:	0000417c 	.word	0x0000417c
 8006f7c:	00004176 	.word	0x00004176
 8006f80:	0000417e 	.word	0x0000417e
 8006f84:	00004180 	.word	0x00004180
 8006f88:	00004182 	.word	0x00004182
 8006f8c:	58021000 	.word	0x58021000
 8006f90:	000041bd 	.word	0x000041bd
 8006f94:	00000050 	.word	0x00000050
 8006f98:	00000048 	.word	0x00000048
 8006f9c:	0000004c 	.word	0x0000004c
 8006fa0:	000041be 	.word	0x000041be
 8006fa4:	000000a0 	.word	0x000000a0
 8006fa8:	000000c4 	.word	0x000000c4
 8006fac:	000000a4 	.word	0x000000a4
 8006fb0:	000000c8 	.word	0x000000c8

08006fb4 <convert_array_to_value>:


void convert_array_to_value(uint8_t arrayfrom[], int16_t *value , uint8_t rangebegin, uint8_t rangeend){
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	ed2d 8b04 	vpush	{d8-d9}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	4611      	mov	r1, r2
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	71fb      	strb	r3, [r7, #7]
 8006fca:	4613      	mov	r3, r2
 8006fcc:	71bb      	strb	r3, [r7, #6]
	*value = 0;
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	801a      	strh	r2, [r3, #0]
	int range = rangeend - rangebegin;
 8006fd4:	79ba      	ldrb	r2, [r7, #6]
 8006fd6:	79fb      	ldrb	r3, [r7, #7]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	613b      	str	r3, [r7, #16]

	for(int y = 0; y < range+1; y++){
 8006fdc:	2300      	movs	r3, #0
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	e02e      	b.n	8007040 <convert_array_to_value+0x8c>
		*value = *value + arrayfrom[rangebegin+y]*pow(10, range - y);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fe8:	ee07 3a90 	vmov	s15, r3
 8006fec:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8006ff0:	79fa      	ldrb	r2, [r7, #7]
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	ee07 3a90 	vmov	s15, r3
 8007002:	eeb8 9be7 	vcvt.f64.s32	d9, s15
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	ee07 3a90 	vmov	s15, r3
 8007010:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007014:	eeb0 1b47 	vmov.f64	d1, d7
 8007018:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 800701c:	f016 ff04 	bl	801de28 <pow>
 8007020:	eeb0 7b40 	vmov.f64	d7, d0
 8007024:	ee29 7b07 	vmul.f64	d7, d9, d7
 8007028:	ee38 7b07 	vadd.f64	d7, d8, d7
 800702c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8007030:	ee17 3a90 	vmov	r3, s15
 8007034:	b21a      	sxth	r2, r3
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	801a      	strh	r2, [r3, #0]
	for(int y = 0; y < range+1; y++){
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	3301      	adds	r3, #1
 800703e:	617b      	str	r3, [r7, #20]
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	429a      	cmp	r2, r3
 8007046:	dacc      	bge.n	8006fe2 <convert_array_to_value+0x2e>
	}

}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	3718      	adds	r7, #24
 800704e:	46bd      	mov	sp, r7
 8007050:	ecbd 8b04 	vpop	{d8-d9}
 8007054:	bd80      	pop	{r7, pc}

08007056 <convert_value_to_array>:


void convert_value_to_array(int16_t value, uint8_t *arraytoputin, uint8_t rangebegin, uint8_t rangeend){
 8007056:	b590      	push	{r4, r7, lr}
 8007058:	b087      	sub	sp, #28
 800705a:	af00      	add	r7, sp, #0
 800705c:	6039      	str	r1, [r7, #0]
 800705e:	4611      	mov	r1, r2
 8007060:	461a      	mov	r2, r3
 8007062:	4603      	mov	r3, r0
 8007064:	80fb      	strh	r3, [r7, #6]
 8007066:	460b      	mov	r3, r1
 8007068:	717b      	strb	r3, [r7, #5]
 800706a:	4613      	mov	r3, r2
 800706c:	713b      	strb	r3, [r7, #4]
	int x = 0;
 800706e:	2300      	movs	r3, #0
 8007070:	617b      	str	r3, [r7, #20]
	int loopnum = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	613b      	str	r3, [r7, #16]
	int range = rangeend - rangebegin;
 8007076:	793a      	ldrb	r2, [r7, #4]
 8007078:	797b      	ldrb	r3, [r7, #5]
 800707a:	1ad3      	subs	r3, r2, r3
 800707c:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < range+1; i++){// 3
 800707e:	2300      	movs	r3, #0
 8007080:	60fb      	str	r3, [r7, #12]
 8007082:	e03e      	b.n	8007102 <convert_value_to_array+0xac>
		while(value >= (uint16_t)pow(10,range - i)){
			if(value == 0){
 8007084:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d028      	beq.n	80070de <convert_value_to_array+0x88>
				break;
			}
			value -= (uint16_t)potenga(10,range - i);
 800708c:	68ba      	ldr	r2, [r7, #8]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	4619      	mov	r1, r3
 8007094:	200a      	movs	r0, #10
 8007096:	f000 f83d 	bl	8007114 <potenga>
 800709a:	4603      	mov	r3, r0
 800709c:	b29b      	uxth	r3, r3
 800709e:	88fa      	ldrh	r2, [r7, #6]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	80fb      	strh	r3, [r7, #6]
			x++;
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	3301      	adds	r3, #1
 80070aa:	617b      	str	r3, [r7, #20]
		while(value >= (uint16_t)pow(10,range - i)){
 80070ac:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 80070b0:	68ba      	ldr	r2, [r7, #8]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	ee07 3a90 	vmov	s15, r3
 80070ba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80070be:	eeb0 1b47 	vmov.f64	d1, d7
 80070c2:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 80070c6:	f016 feaf 	bl	801de28 <pow>
 80070ca:	eeb0 7b40 	vmov.f64	d7, d0
 80070ce:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80070d2:	ee17 3a90 	vmov	r3, s15
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	429c      	cmp	r4, r3
 80070da:	dad3      	bge.n	8007084 <convert_value_to_array+0x2e>
 80070dc:	e000      	b.n	80070e0 <convert_value_to_array+0x8a>
				break;
 80070de:	bf00      	nop
		}
		arraytoputin[rangebegin+loopnum] = (uint8_t)x;
 80070e0:	797a      	ldrb	r2, [r7, #5]
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	4413      	add	r3, r2
 80070e6:	461a      	mov	r2, r3
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	4413      	add	r3, r2
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	b2d2      	uxtb	r2, r2
 80070f0:	701a      	strb	r2, [r3, #0]
		loopnum++;
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	3301      	adds	r3, #1
 80070f6:	613b      	str	r3, [r7, #16]
		x = 0;
 80070f8:	2300      	movs	r3, #0
 80070fa:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < range+1; i++){// 3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	3301      	adds	r3, #1
 8007100:	60fb      	str	r3, [r7, #12]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	429a      	cmp	r2, r3
 8007108:	dad0      	bge.n	80070ac <convert_value_to_array+0x56>
	}
}
 800710a:	bf00      	nop
 800710c:	bf00      	nop
 800710e:	371c      	adds	r7, #28
 8007110:	46bd      	mov	sp, r7
 8007112:	bd90      	pop	{r4, r7, pc}

08007114 <potenga>:
uint32_t potenga(int a, int b){
 8007114:	b480      	push	{r7}
 8007116:	b087      	sub	sp, #28
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
	int32_t c = a;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	60fb      	str	r3, [r7, #12]
	if(b == 0){
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d101      	bne.n	800712c <potenga+0x18>
		return 1;
 8007128:	2301      	movs	r3, #1
 800712a:	e02d      	b.n	8007188 <potenga+0x74>
	}
	if(b == 1){
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	2b01      	cmp	r3, #1
 8007130:	d101      	bne.n	8007136 <potenga+0x22>
		return a;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	e028      	b.n	8007188 <potenga+0x74>
	}
	if(b > 1){
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	2b01      	cmp	r3, #1
 800713a:	dd10      	ble.n	800715e <potenga+0x4a>
			for(int i = 1; i < b; i++){
 800713c:	2301      	movs	r3, #1
 800713e:	617b      	str	r3, [r7, #20]
 8007140:	e007      	b.n	8007152 <potenga+0x3e>
			a = a*c;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	fb02 f303 	mul.w	r3, r2, r3
 800714a:	607b      	str	r3, [r7, #4]
			for(int i = 1; i < b; i++){
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	3301      	adds	r3, #1
 8007150:	617b      	str	r3, [r7, #20]
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	429a      	cmp	r2, r3
 8007158:	dbf3      	blt.n	8007142 <potenga+0x2e>
		}
		return a;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	e014      	b.n	8007188 <potenga+0x74>
	}
	if(b < 0){
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	da10      	bge.n	8007186 <potenga+0x72>
		for(int i = 0; i < b; i++){
 8007164:	2300      	movs	r3, #0
 8007166:	613b      	str	r3, [r7, #16]
 8007168:	e007      	b.n	800717a <potenga+0x66>
			a = a/c;
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	fb92 f3f3 	sdiv	r3, r2, r3
 8007172:	607b      	str	r3, [r7, #4]
		for(int i = 0; i < b; i++){
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	3301      	adds	r3, #1
 8007178:	613b      	str	r3, [r7, #16]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	429a      	cmp	r2, r3
 8007180:	dbf3      	blt.n	800716a <potenga+0x56>
		}
		return a;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	e000      	b.n	8007188 <potenga+0x74>
	}
	return a;
 8007186:	687b      	ldr	r3, [r7, #4]
}
 8007188:	4618      	mov	r0, r3
 800718a:	371c      	adds	r7, #28
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <WartoscBezwgledna>:
void valswitch(uint8_t x){
	if(x == 2){
		x = 0;
	}
}
float WartoscBezwgledna(float a){
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	ed87 0a01 	vstr	s0, [r7, #4]
	if(a < 0){
 800719e:	edd7 7a01 	vldr	s15, [r7, #4]
 80071a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80071a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071aa:	d504      	bpl.n	80071b6 <WartoscBezwgledna+0x22>
		return a*(-1);
 80071ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80071b0:	eef1 7a67 	vneg.f32	s15, s15
 80071b4:	e001      	b.n	80071ba <WartoscBezwgledna+0x26>
	}
	else{
		return a;
 80071b6:	edd7 7a01 	vldr	s15, [r7, #4]
	}
}
 80071ba:	eeb0 0a67 	vmov.f32	s0, s15
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <RGB_LED_Set_color>:
    ITM_SendChar(*ptr++);
  }
  return len;
}

void RGB_LED_Set_color(uint8_t R, uint8_t G, uint8_t B){
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	4603      	mov	r3, r0
 80071d0:	71fb      	strb	r3, [r7, #7]
 80071d2:	460b      	mov	r3, r1
 80071d4:	71bb      	strb	r3, [r7, #6]
 80071d6:	4613      	mov	r3, r2
 80071d8:	717b      	strb	r3, [r7, #5]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, B);
 80071da:	4b09      	ldr	r3, [pc, #36]	@ (8007200 <RGB_LED_Set_color+0x38>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	797a      	ldrb	r2, [r7, #5]
 80071e0:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, R);
 80071e2:	4b07      	ldr	r3, [pc, #28]	@ (8007200 <RGB_LED_Set_color+0x38>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	79fa      	ldrb	r2, [r7, #7]
 80071e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, G);
 80071ea:	4b05      	ldr	r3, [pc, #20]	@ (8007200 <RGB_LED_Set_color+0x38>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	79ba      	ldrb	r2, [r7, #6]
 80071f0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80071f2:	bf00      	nop
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	24000380 	.word	0x24000380
 8007204:	00000000 	.word	0x00000000

08007208 <RGB_LED_For_BAT>:

void RGB_LED_For_BAT(uint8_t batval){
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	4603      	mov	r3, r0
 8007210:	71fb      	strb	r3, [r7, #7]
 * batval == 75	  r = 128 g = 128 b = 0
 * batval == 0    r = 255 g = 0 b = 0
 *
 *   r + g = 255
 */
	RGB_LED_Set_color((255 - ((float)batval*2.55)), ((float)batval*2.55), 0);
 8007212:	79fb      	ldrb	r3, [r7, #7]
 8007214:	ee07 3a90 	vmov	s15, r3
 8007218:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800721c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8007220:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8007270 <RGB_LED_For_BAT+0x68>
 8007224:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007228:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8007278 <RGB_LED_For_BAT+0x70>
 800722c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8007230:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8007234:	edc7 7a00 	vstr	s15, [r7]
 8007238:	783b      	ldrb	r3, [r7, #0]
 800723a:	b2db      	uxtb	r3, r3
 800723c:	79fa      	ldrb	r2, [r7, #7]
 800723e:	ee07 2a90 	vmov	s15, r2
 8007242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007246:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800724a:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8007270 <RGB_LED_For_BAT+0x68>
 800724e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007252:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8007256:	edc7 7a00 	vstr	s15, [r7]
 800725a:	783a      	ldrb	r2, [r7, #0]
 800725c:	b2d1      	uxtb	r1, r2
 800725e:	2200      	movs	r2, #0
 8007260:	4618      	mov	r0, r3
 8007262:	f7ff ffb1 	bl	80071c8 <RGB_LED_Set_color>
}
 8007266:	bf00      	nop
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	66666666 	.word	0x66666666
 8007274:	40046666 	.word	0x40046666
 8007278:	00000000 	.word	0x00000000
 800727c:	406fe000 	.word	0x406fe000

08007280 <convert_value_to_array2>:
 *	[0] -
 *	[1] 2
 *	[2] 2
 */

void convert_value_to_array2(int16_t value, uint8_t *arraytoputin, uint8_t rangebegin, uint8_t rangeend){
 8007280:	b590      	push	{r4, r7, lr}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6039      	str	r1, [r7, #0]
 8007288:	4611      	mov	r1, r2
 800728a:	461a      	mov	r2, r3
 800728c:	4603      	mov	r3, r0
 800728e:	80fb      	strh	r3, [r7, #6]
 8007290:	460b      	mov	r3, r1
 8007292:	717b      	strb	r3, [r7, #5]
 8007294:	4613      	mov	r3, r2
 8007296:	713b      	strb	r3, [r7, #4]
	int x = 0;
 8007298:	2300      	movs	r3, #0
 800729a:	617b      	str	r3, [r7, #20]
	int loopnum = 0;
 800729c:	2300      	movs	r3, #0
 800729e:	613b      	str	r3, [r7, #16]
	int range = rangeend - rangebegin;
 80072a0:	793a      	ldrb	r2, [r7, #4]
 80072a2:	797b      	ldrb	r3, [r7, #5]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	60bb      	str	r3, [r7, #8]

	if(value < 0){
 80072a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	da04      	bge.n	80072ba <convert_value_to_array2+0x3a>
		arraytoputin[rangebegin] = '-';
 80072b0:	797b      	ldrb	r3, [r7, #5]
 80072b2:	683a      	ldr	r2, [r7, #0]
 80072b4:	4413      	add	r3, r2
 80072b6:	222d      	movs	r2, #45	@ 0x2d
 80072b8:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 1; i < range+1; i++){// 3
 80072ba:	2301      	movs	r3, #1
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	e035      	b.n	800732c <convert_value_to_array2+0xac>
		while(value >= (uint16_t)potenga(10,range - i)){
			if(value == 0){
 80072c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d01d      	beq.n	8007304 <convert_value_to_array2+0x84>
				break;
			}
			value -= (uint16_t)potenga(10,range - i);
 80072c8:	68ba      	ldr	r2, [r7, #8]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	4619      	mov	r1, r3
 80072d0:	200a      	movs	r0, #10
 80072d2:	f7ff ff1f 	bl	8007114 <potenga>
 80072d6:	4603      	mov	r3, r0
 80072d8:	b29b      	uxth	r3, r3
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	b29b      	uxth	r3, r3
 80072e0:	80fb      	strh	r3, [r7, #6]
			x++;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	3301      	adds	r3, #1
 80072e6:	617b      	str	r3, [r7, #20]
		while(value >= (uint16_t)potenga(10,range - i)){
 80072e8:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	4619      	mov	r1, r3
 80072f4:	200a      	movs	r0, #10
 80072f6:	f7ff ff0d 	bl	8007114 <potenga>
 80072fa:	4603      	mov	r3, r0
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	429c      	cmp	r4, r3
 8007300:	dade      	bge.n	80072c0 <convert_value_to_array2+0x40>
 8007302:	e000      	b.n	8007306 <convert_value_to_array2+0x86>
				break;
 8007304:	bf00      	nop
		}
		arraytoputin[rangebegin + loopnum] = (uint8_t)x + 48;//zamiana na ASCII
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	b2da      	uxtb	r2, r3
 800730a:	7979      	ldrb	r1, [r7, #5]
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	440b      	add	r3, r1
 8007310:	4619      	mov	r1, r3
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	440b      	add	r3, r1
 8007316:	3230      	adds	r2, #48	@ 0x30
 8007318:	b2d2      	uxtb	r2, r2
 800731a:	701a      	strb	r2, [r3, #0]
		loopnum++;
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	3301      	adds	r3, #1
 8007320:	613b      	str	r3, [r7, #16]
		x = 0;
 8007322:	2300      	movs	r3, #0
 8007324:	617b      	str	r3, [r7, #20]
	for(int i = 1; i < range+1; i++){// 3
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	3301      	adds	r3, #1
 800732a:	60fb      	str	r3, [r7, #12]
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	429a      	cmp	r2, r3
 8007332:	dad9      	bge.n	80072e8 <convert_value_to_array2+0x68>
	}
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop
 8007338:	371c      	adds	r7, #28
 800733a:	46bd      	mov	sp, r7
 800733c:	bd90      	pop	{r4, r7, pc}

0800733e <convert_value_to_array3>:
 *	1000.1
 *
 *	range = 5
 *
 */
void convert_value_to_array3(float value, uint8_t *arraytoputin, uint8_t rangebegin, uint8_t rangeend){
 800733e:	b580      	push	{r7, lr}
 8007340:	ed2d 8b02 	vpush	{d8}
 8007344:	b08c      	sub	sp, #48	@ 0x30
 8007346:	af00      	add	r7, sp, #0
 8007348:	ed87 0a03 	vstr	s0, [r7, #12]
 800734c:	60b8      	str	r0, [r7, #8]
 800734e:	460b      	mov	r3, r1
 8007350:	71fb      	strb	r3, [r7, #7]
 8007352:	4613      	mov	r3, r2
 8007354:	71bb      	strb	r3, [r7, #6]
	int x = 0;
 8007356:	2300      	movs	r3, #0
 8007358:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int loopnum = 0;
 800735a:	2300      	movs	r3, #0
 800735c:	62bb      	str	r3, [r7, #40]	@ 0x28
	int range = rangeend - rangebegin;
 800735e:	79ba      	ldrb	r2, [r7, #6]
 8007360:	79fb      	ldrb	r3, [r7, #7]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	617b      	str	r3, [r7, #20]
	int power_of_value = 0;
 8007366:	2300      	movs	r3, #0
 8007368:	627b      	str	r3, [r7, #36]	@ 0x24
	float a;
	int kropka;


	if(value < 0){
 800736a:	edd7 7a03 	vldr	s15, [r7, #12]
 800736e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007376:	d50a      	bpl.n	800738e <convert_value_to_array3+0x50>
		arraytoputin[rangebegin] = '-';
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	4413      	add	r3, r2
 800737e:	222d      	movs	r2, #45	@ 0x2d
 8007380:	701a      	strb	r2, [r3, #0]
		value = value * -1;
 8007382:	edd7 7a03 	vldr	s15, [r7, #12]
 8007386:	eef1 7a67 	vneg.f32	s15, s15
 800738a:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	//sprawdzenie wagi pierwsazej liczby znaczcej
	//potrzebne do dzielenia
	for(int i = 1; i < range*2; i++){
 800738e:	2301      	movs	r3, #1
 8007390:	61fb      	str	r3, [r7, #28]
 8007392:	e021      	b.n	80073d8 <convert_value_to_array3+0x9a>
		a = pow(10,range - i);
 8007394:	697a      	ldr	r2, [r7, #20]
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	ee07 3a90 	vmov	s15, r3
 800739e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80073a2:	eeb0 1b47 	vmov.f64	d1, d7
 80073a6:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 80073aa:	f016 fd3d 	bl	801de28 <pow>
 80073ae:	eeb0 7b40 	vmov.f64	d7, d0
 80073b2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80073b6:	edc7 7a04 	vstr	s15, [r7, #16]
		if(value >= a){
 80073ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80073be:	edd7 7a04 	vldr	s15, [r7, #16]
 80073c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80073c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ca:	da0b      	bge.n	80073e4 <convert_value_to_array3+0xa6>
			break;
		}
		power_of_value++;
 80073cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ce:	3301      	adds	r3, #1
 80073d0:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i = 1; i < range*2; i++){
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	3301      	adds	r3, #1
 80073d6:	61fb      	str	r3, [r7, #28]
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	69fa      	ldr	r2, [r7, #28]
 80073de:	429a      	cmp	r2, r3
 80073e0:	dbd8      	blt.n	8007394 <convert_value_to_array3+0x56>
 80073e2:	e000      	b.n	80073e6 <convert_value_to_array3+0xa8>
			break;
 80073e4:	bf00      	nop
	}

	power_of_value = range - power_of_value - 1;
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	3b01      	subs	r3, #1
 80073ee:	627b      	str	r3, [r7, #36]	@ 0x24

	//		Sprawdzic gdzie jest kropka 0.00123 123.01 12.12
	if(power_of_value <= 0){
 80073f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	dc07      	bgt.n	8007406 <convert_value_to_array3+0xc8>
		arraytoputin[rangebegin + 1] = '.';
 80073f6:	79fb      	ldrb	r3, [r7, #7]
 80073f8:	3301      	adds	r3, #1
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	4413      	add	r3, r2
 80073fe:	222e      	movs	r2, #46	@ 0x2e
 8007400:	701a      	strb	r2, [r3, #0]
		kropka = 1;
 8007402:	2301      	movs	r3, #1
 8007404:	623b      	str	r3, [r7, #32]
	}
	if(power_of_value > 0){
 8007406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007408:	2b00      	cmp	r3, #0
 800740a:	dd0a      	ble.n	8007422 <convert_value_to_array3+0xe4>
		arraytoputin[rangebegin + power_of_value + 1] = '.';
 800740c:	79fa      	ldrb	r2, [r7, #7]
 800740e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007410:	4413      	add	r3, r2
 8007412:	3301      	adds	r3, #1
 8007414:	68ba      	ldr	r2, [r7, #8]
 8007416:	4413      	add	r3, r2
 8007418:	222e      	movs	r2, #46	@ 0x2e
 800741a:	701a      	strb	r2, [r3, #0]
		kropka = power_of_value + 1;
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	3301      	adds	r3, #1
 8007420:	623b      	str	r3, [r7, #32]
	}


	value = value*pow(10,(range-1) - power_of_value);
 8007422:	edd7 7a03 	vldr	s15, [r7, #12]
 8007426:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	1e5a      	subs	r2, r3, #1
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	1ad3      	subs	r3, r2, r3
 8007432:	ee07 3a90 	vmov	s15, r3
 8007436:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800743a:	eeb0 1b47 	vmov.f64	d1, d7
 800743e:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 8007442:	f016 fcf1 	bl	801de28 <pow>
 8007446:	eeb0 7b40 	vmov.f64	d7, d0
 800744a:	ee28 7b07 	vmul.f64	d7, d8, d7
 800744e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8007452:	edc7 7a03 	vstr	s15, [r7, #12]


	for(int i = 0; i < range-2; i++){// range-2 poniewaz jest znak kropki i ewentualny znak minusa na pocztku
 8007456:	2300      	movs	r3, #0
 8007458:	61bb      	str	r3, [r7, #24]
 800745a:	e05f      	b.n	800751c <convert_value_to_array3+0x1de>
		while(value >= (uint16_t)pow(10,(range-1) - i)){
			if(value <= 0){
 800745c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007460:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007468:	d93d      	bls.n	80074e6 <convert_value_to_array3+0x1a8>
				break;
			}
			value = value - pow(10,(range-1) - i);
 800746a:	edd7 7a03 	vldr	s15, [r7, #12]
 800746e:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	1e5a      	subs	r2, r3, #1
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	ee07 3a90 	vmov	s15, r3
 800747e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007482:	eeb0 1b47 	vmov.f64	d1, d7
 8007486:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 800748a:	f016 fccd 	bl	801de28 <pow>
 800748e:	eeb0 7b40 	vmov.f64	d7, d0
 8007492:	ee38 7b47 	vsub.f64	d7, d8, d7
 8007496:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800749a:	edc7 7a03 	vstr	s15, [r7, #12]
			x++;
 800749e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074a0:	3301      	adds	r3, #1
 80074a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while(value >= (uint16_t)pow(10,(range-1) - i)){
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	1e5a      	subs	r2, r3, #1
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	ee07 3a90 	vmov	s15, r3
 80074b0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80074b4:	eeb0 1b47 	vmov.f64	d1, d7
 80074b8:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 80074bc:	f016 fcb4 	bl	801de28 <pow>
 80074c0:	eeb0 7b40 	vmov.f64	d7, d0
 80074c4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80074c8:	ee17 3a90 	vmov	r3, s15
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	ee07 3a90 	vmov	s15, r3
 80074d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80074da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80074de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e2:	dabb      	bge.n	800745c <convert_value_to_array3+0x11e>
 80074e4:	e000      	b.n	80074e8 <convert_value_to_array3+0x1aa>
				break;
 80074e6:	bf00      	nop
		}

        if(loopnum == kropka){
 80074e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074ea:	6a3b      	ldr	r3, [r7, #32]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d102      	bne.n	80074f6 <convert_value_to_array3+0x1b8>
            loopnum++;
 80074f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f2:	3301      	adds	r3, #1
 80074f4:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
		arraytoputin[rangebegin + loopnum] = (uint8_t)x + 48;//zamiana na ASCII
 80074f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f8:	b2da      	uxtb	r2, r3
 80074fa:	79f9      	ldrb	r1, [r7, #7]
 80074fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fe:	440b      	add	r3, r1
 8007500:	4619      	mov	r1, r3
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	440b      	add	r3, r1
 8007506:	3230      	adds	r2, #48	@ 0x30
 8007508:	b2d2      	uxtb	r2, r2
 800750a:	701a      	strb	r2, [r3, #0]
		loopnum++;
 800750c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750e:	3301      	adds	r3, #1
 8007510:	62bb      	str	r3, [r7, #40]	@ 0x28
		x = 0;
 8007512:	2300      	movs	r3, #0
 8007514:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for(int i = 0; i < range-2; i++){// range-2 poniewaz jest znak kropki i ewentualny znak minusa na pocztku
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	3301      	adds	r3, #1
 800751a:	61bb      	str	r3, [r7, #24]
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	3b02      	subs	r3, #2
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	429a      	cmp	r2, r3
 8007524:	dbbe      	blt.n	80074a4 <convert_value_to_array3+0x166>
	}
}
 8007526:	bf00      	nop
 8007528:	bf00      	nop
 800752a:	3730      	adds	r7, #48	@ 0x30
 800752c:	46bd      	mov	sp, r7
 800752e:	ecbd 8b02 	vpop	{d8}
 8007532:	bd80      	pop	{r7, pc}

08007534 <uSD_Card_SendData_To_Buffer>:
 *
 * Numer pentli 7 8
 *
 * Mag_Z 3
 */
void uSD_Card_SendData_To_Buffer(uint32_t a){
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
	convert_value_to_array2(Mainloop_Number, DataToSendBuffer, (0 + (128*a)), (8 + (128*a)));
 800753c:	4ba6      	ldr	r3, [pc, #664]	@ (80077d8 <uSD_Card_SendData_To_Buffer+0x2a4>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	b218      	sxth	r0, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	b2db      	uxtb	r3, r3
 8007546:	01db      	lsls	r3, r3, #7
 8007548:	b2da      	uxtb	r2, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	b2db      	uxtb	r3, r3
 800754e:	01db      	lsls	r3, r3, #7
 8007550:	b2db      	uxtb	r3, r3
 8007552:	3308      	adds	r3, #8
 8007554:	b2db      	uxtb	r3, r3
 8007556:	49a1      	ldr	r1, [pc, #644]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007558:	f7ff fe92 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(8 + (128*a))] = ' ';
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	01db      	lsls	r3, r3, #7
 8007560:	3308      	adds	r3, #8
 8007562:	4a9e      	ldr	r2, [pc, #632]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007564:	2120      	movs	r1, #32
 8007566:	54d1      	strb	r1, [r2, r3]


	convert_value_to_array2(SPEED1, DataToSendBuffer, (9 + (128*a)), (15 + (128*a)));
 8007568:	4b9d      	ldr	r3, [pc, #628]	@ (80077e0 <uSD_Card_SendData_To_Buffer+0x2ac>)
 800756a:	881b      	ldrh	r3, [r3, #0]
 800756c:	b218      	sxth	r0, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	b2db      	uxtb	r3, r3
 8007572:	01db      	lsls	r3, r3, #7
 8007574:	b2db      	uxtb	r3, r3
 8007576:	3309      	adds	r3, #9
 8007578:	b2da      	uxtb	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	b2db      	uxtb	r3, r3
 800757e:	01db      	lsls	r3, r3, #7
 8007580:	b2db      	uxtb	r3, r3
 8007582:	330f      	adds	r3, #15
 8007584:	b2db      	uxtb	r3, r3
 8007586:	4995      	ldr	r1, [pc, #596]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007588:	f7ff fe7a 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(15 + (128*a))] = ' ';
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	01db      	lsls	r3, r3, #7
 8007590:	330f      	adds	r3, #15
 8007592:	4a92      	ldr	r2, [pc, #584]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007594:	2120      	movs	r1, #32
 8007596:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(SPEED2, DataToSendBuffer, (16 + (128*a)), (22 + (128*a)));
 8007598:	4b92      	ldr	r3, [pc, #584]	@ (80077e4 <uSD_Card_SendData_To_Buffer+0x2b0>)
 800759a:	881b      	ldrh	r3, [r3, #0]
 800759c:	b218      	sxth	r0, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	01db      	lsls	r3, r3, #7
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	3310      	adds	r3, #16
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	01db      	lsls	r3, r3, #7
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	3316      	adds	r3, #22
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	4989      	ldr	r1, [pc, #548]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80075b8:	f7ff fe62 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(22 + (128*a))] = ' ';
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	01db      	lsls	r3, r3, #7
 80075c0:	3316      	adds	r3, #22
 80075c2:	4a86      	ldr	r2, [pc, #536]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80075c4:	2120      	movs	r1, #32
 80075c6:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(SPEED3, DataToSendBuffer, (23 + (128*a)), (29 + (128*a)));
 80075c8:	4b87      	ldr	r3, [pc, #540]	@ (80077e8 <uSD_Card_SendData_To_Buffer+0x2b4>)
 80075ca:	881b      	ldrh	r3, [r3, #0]
 80075cc:	b218      	sxth	r0, r3
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	01db      	lsls	r3, r3, #7
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	3317      	adds	r3, #23
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	01db      	lsls	r3, r3, #7
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	331d      	adds	r3, #29
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	497d      	ldr	r1, [pc, #500]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80075e8:	f7ff fe4a 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(29 + (128*a))] = ' ';
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	01db      	lsls	r3, r3, #7
 80075f0:	331d      	adds	r3, #29
 80075f2:	4a7a      	ldr	r2, [pc, #488]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80075f4:	2120      	movs	r1, #32
 80075f6:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(SPEED4, DataToSendBuffer, (30 + (128*a)), (36 + (128*a)));
 80075f8:	4b7c      	ldr	r3, [pc, #496]	@ (80077ec <uSD_Card_SendData_To_Buffer+0x2b8>)
 80075fa:	881b      	ldrh	r3, [r3, #0]
 80075fc:	b218      	sxth	r0, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	b2db      	uxtb	r3, r3
 8007602:	01db      	lsls	r3, r3, #7
 8007604:	b2db      	uxtb	r3, r3
 8007606:	331e      	adds	r3, #30
 8007608:	b2da      	uxtb	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	b2db      	uxtb	r3, r3
 800760e:	01db      	lsls	r3, r3, #7
 8007610:	b2db      	uxtb	r3, r3
 8007612:	3324      	adds	r3, #36	@ 0x24
 8007614:	b2db      	uxtb	r3, r3
 8007616:	4971      	ldr	r1, [pc, #452]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007618:	f7ff fe32 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(36 + (128*a))] = ' ';
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	01db      	lsls	r3, r3, #7
 8007620:	3324      	adds	r3, #36	@ 0x24
 8007622:	4a6e      	ldr	r2, [pc, #440]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007624:	2120      	movs	r1, #32
 8007626:	54d1      	strb	r1, [r2, r3]

	convert_value_to_array3(wanted_rool, DataToSendBuffer, (37 + (128*a)), (45 + (128*a)));
 8007628:	4b71      	ldr	r3, [pc, #452]	@ (80077f0 <uSD_Card_SendData_To_Buffer+0x2bc>)
 800762a:	edd3 7a00 	vldr	s15, [r3]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	b2db      	uxtb	r3, r3
 8007632:	01db      	lsls	r3, r3, #7
 8007634:	b2db      	uxtb	r3, r3
 8007636:	3325      	adds	r3, #37	@ 0x25
 8007638:	b2d9      	uxtb	r1, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	b2db      	uxtb	r3, r3
 800763e:	01db      	lsls	r3, r3, #7
 8007640:	b2db      	uxtb	r3, r3
 8007642:	332d      	adds	r3, #45	@ 0x2d
 8007644:	b2db      	uxtb	r3, r3
 8007646:	461a      	mov	r2, r3
 8007648:	4864      	ldr	r0, [pc, #400]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 800764a:	eeb0 0a67 	vmov.f32	s0, s15
 800764e:	f7ff fe76 	bl	800733e <convert_value_to_array3>
	 DataToSendBuffer[(45 + (128*a))] = ' ';
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	01db      	lsls	r3, r3, #7
 8007656:	332d      	adds	r3, #45	@ 0x2d
 8007658:	4a60      	ldr	r2, [pc, #384]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 800765a:	2120      	movs	r1, #32
 800765c:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array3(wanted_pitch, DataToSendBuffer, (46 + (128*a)), (54 + (128*a)));
 800765e:	4b65      	ldr	r3, [pc, #404]	@ (80077f4 <uSD_Card_SendData_To_Buffer+0x2c0>)
 8007660:	edd3 7a00 	vldr	s15, [r3]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	b2db      	uxtb	r3, r3
 8007668:	01db      	lsls	r3, r3, #7
 800766a:	b2db      	uxtb	r3, r3
 800766c:	332e      	adds	r3, #46	@ 0x2e
 800766e:	b2d9      	uxtb	r1, r3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	b2db      	uxtb	r3, r3
 8007674:	01db      	lsls	r3, r3, #7
 8007676:	b2db      	uxtb	r3, r3
 8007678:	3336      	adds	r3, #54	@ 0x36
 800767a:	b2db      	uxtb	r3, r3
 800767c:	461a      	mov	r2, r3
 800767e:	4857      	ldr	r0, [pc, #348]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007680:	eeb0 0a67 	vmov.f32	s0, s15
 8007684:	f7ff fe5b 	bl	800733e <convert_value_to_array3>
	 DataToSendBuffer[(54 + (128*a))] = ' ';
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	01db      	lsls	r3, r3, #7
 800768c:	3336      	adds	r3, #54	@ 0x36
 800768e:	4a53      	ldr	r2, [pc, #332]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007690:	2120      	movs	r1, #32
 8007692:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array3(wanted_yaw, DataToSendBuffer, (55 + (128*a)), (63 + (128*a)));
 8007694:	4b58      	ldr	r3, [pc, #352]	@ (80077f8 <uSD_Card_SendData_To_Buffer+0x2c4>)
 8007696:	edd3 7a00 	vldr	s15, [r3]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	b2db      	uxtb	r3, r3
 800769e:	01db      	lsls	r3, r3, #7
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	3337      	adds	r3, #55	@ 0x37
 80076a4:	b2d9      	uxtb	r1, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	01db      	lsls	r3, r3, #7
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	333f      	adds	r3, #63	@ 0x3f
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	461a      	mov	r2, r3
 80076b4:	4849      	ldr	r0, [pc, #292]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80076b6:	eeb0 0a67 	vmov.f32	s0, s15
 80076ba:	f7ff fe40 	bl	800733e <convert_value_to_array3>
	 DataToSendBuffer[(63 + (128*a))] = ' ';
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	01db      	lsls	r3, r3, #7
 80076c2:	333f      	adds	r3, #63	@ 0x3f
 80076c4:	4a45      	ldr	r2, [pc, #276]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80076c6:	2120      	movs	r1, #32
 80076c8:	54d1      	strb	r1, [r2, r3]

	convert_value_to_array2(error_sum_pitch, DataToSendBuffer, (64 + (128*a)), (72 + (128*a)));
 80076ca:	4b4c      	ldr	r3, [pc, #304]	@ (80077fc <uSD_Card_SendData_To_Buffer+0x2c8>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	b218      	sxth	r0, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	01db      	lsls	r3, r3, #7
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	3340      	adds	r3, #64	@ 0x40
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	01db      	lsls	r3, r3, #7
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	3348      	adds	r3, #72	@ 0x48
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	493c      	ldr	r1, [pc, #240]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80076ea:	f7ff fdc9 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(72 + (128*a))] = ' ';
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	01db      	lsls	r3, r3, #7
 80076f2:	3348      	adds	r3, #72	@ 0x48
 80076f4:	4a39      	ldr	r2, [pc, #228]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80076f6:	2120      	movs	r1, #32
 80076f8:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(error_sum_rool, DataToSendBuffer, (73 + (128*a)), (81 + (128*a)));
 80076fa:	4b41      	ldr	r3, [pc, #260]	@ (8007800 <uSD_Card_SendData_To_Buffer+0x2cc>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	b218      	sxth	r0, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	b2db      	uxtb	r3, r3
 8007704:	01db      	lsls	r3, r3, #7
 8007706:	b2db      	uxtb	r3, r3
 8007708:	3349      	adds	r3, #73	@ 0x49
 800770a:	b2da      	uxtb	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	b2db      	uxtb	r3, r3
 8007710:	01db      	lsls	r3, r3, #7
 8007712:	b2db      	uxtb	r3, r3
 8007714:	3351      	adds	r3, #81	@ 0x51
 8007716:	b2db      	uxtb	r3, r3
 8007718:	4930      	ldr	r1, [pc, #192]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 800771a:	f7ff fdb1 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(81 + (128*a))] = ' ';
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	01db      	lsls	r3, r3, #7
 8007722:	3351      	adds	r3, #81	@ 0x51
 8007724:	4a2d      	ldr	r2, [pc, #180]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007726:	2120      	movs	r1, #32
 8007728:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(error_sum_yaw, DataToSendBuffer, (82 + (128*a)), (90 + (128*a)));
 800772a:	4b36      	ldr	r3, [pc, #216]	@ (8007804 <uSD_Card_SendData_To_Buffer+0x2d0>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	b218      	sxth	r0, r3
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	b2db      	uxtb	r3, r3
 8007734:	01db      	lsls	r3, r3, #7
 8007736:	b2db      	uxtb	r3, r3
 8007738:	3352      	adds	r3, #82	@ 0x52
 800773a:	b2da      	uxtb	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	b2db      	uxtb	r3, r3
 8007740:	01db      	lsls	r3, r3, #7
 8007742:	b2db      	uxtb	r3, r3
 8007744:	335a      	adds	r3, #90	@ 0x5a
 8007746:	b2db      	uxtb	r3, r3
 8007748:	4924      	ldr	r1, [pc, #144]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 800774a:	f7ff fd99 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(90 + (128*a))] = ' ';
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	01db      	lsls	r3, r3, #7
 8007752:	335a      	adds	r3, #90	@ 0x5a
 8007754:	4a21      	ldr	r2, [pc, #132]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 8007756:	2120      	movs	r1, #32
 8007758:	54d1      	strb	r1, [r2, r3]

	convert_value_to_array3(data.x, DataToSendBuffer, (91 + (128*a)), (98 + (128*a)));
 800775a:	4b2b      	ldr	r3, [pc, #172]	@ (8007808 <uSD_Card_SendData_To_Buffer+0x2d4>)
 800775c:	edd3 7a00 	vldr	s15, [r3]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	b2db      	uxtb	r3, r3
 8007764:	01db      	lsls	r3, r3, #7
 8007766:	b2db      	uxtb	r3, r3
 8007768:	335b      	adds	r3, #91	@ 0x5b
 800776a:	b2d9      	uxtb	r1, r3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	b2db      	uxtb	r3, r3
 8007770:	01db      	lsls	r3, r3, #7
 8007772:	b2db      	uxtb	r3, r3
 8007774:	3362      	adds	r3, #98	@ 0x62
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	4818      	ldr	r0, [pc, #96]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 800777c:	eeb0 0a67 	vmov.f32	s0, s15
 8007780:	f7ff fddd 	bl	800733e <convert_value_to_array3>
	 DataToSendBuffer[(98 + (128*a))] = ' ';
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	01db      	lsls	r3, r3, #7
 8007788:	3362      	adds	r3, #98	@ 0x62
 800778a:	4a14      	ldr	r2, [pc, #80]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 800778c:	2120      	movs	r1, #32
 800778e:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array3(data.y, DataToSendBuffer, (99 + (128*a)), (106 + (128*a)));
 8007790:	4b1d      	ldr	r3, [pc, #116]	@ (8007808 <uSD_Card_SendData_To_Buffer+0x2d4>)
 8007792:	edd3 7a01 	vldr	s15, [r3, #4]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	b2db      	uxtb	r3, r3
 800779a:	01db      	lsls	r3, r3, #7
 800779c:	b2db      	uxtb	r3, r3
 800779e:	3363      	adds	r3, #99	@ 0x63
 80077a0:	b2d9      	uxtb	r1, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	01db      	lsls	r3, r3, #7
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	336a      	adds	r3, #106	@ 0x6a
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	461a      	mov	r2, r3
 80077b0:	480a      	ldr	r0, [pc, #40]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80077b2:	eeb0 0a67 	vmov.f32	s0, s15
 80077b6:	f7ff fdc2 	bl	800733e <convert_value_to_array3>
	 DataToSendBuffer[(106 + (128*a))] = ' ';
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	01db      	lsls	r3, r3, #7
 80077be:	336a      	adds	r3, #106	@ 0x6a
 80077c0:	4a06      	ldr	r2, [pc, #24]	@ (80077dc <uSD_Card_SendData_To_Buffer+0x2a8>)
 80077c2:	2120      	movs	r1, #32
 80077c4:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array3(data.z, DataToSendBuffer, (107 + (128*a)), (114 + (128*a)));
 80077c6:	4b10      	ldr	r3, [pc, #64]	@ (8007808 <uSD_Card_SendData_To_Buffer+0x2d4>)
 80077c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	01db      	lsls	r3, r3, #7
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	336b      	adds	r3, #107	@ 0x6b
 80077d6:	e019      	b.n	800780c <uSD_Card_SendData_To_Buffer+0x2d8>
 80077d8:	000041ac 	.word	0x000041ac
 80077dc:	24002f48 	.word	0x24002f48
 80077e0:	00004174 	.word	0x00004174
 80077e4:	00004176 	.word	0x00004176
 80077e8:	00004178 	.word	0x00004178
 80077ec:	0000417a 	.word	0x0000417a
 80077f0:	00004054 	.word	0x00004054
 80077f4:	00004050 	.word	0x00004050
 80077f8:	00004058 	.word	0x00004058
 80077fc:	00004084 	.word	0x00004084
 8007800:	00004088 	.word	0x00004088
 8007804:	0000408c 	.word	0x0000408c
 8007808:	00000064 	.word	0x00000064
 800780c:	b2d9      	uxtb	r1, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	b2db      	uxtb	r3, r3
 8007812:	01db      	lsls	r3, r3, #7
 8007814:	b2db      	uxtb	r3, r3
 8007816:	3372      	adds	r3, #114	@ 0x72
 8007818:	b2db      	uxtb	r3, r3
 800781a:	461a      	mov	r2, r3
 800781c:	482d      	ldr	r0, [pc, #180]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 800781e:	eeb0 0a67 	vmov.f32	s0, s15
 8007822:	f7ff fd8c 	bl	800733e <convert_value_to_array3>
	 DataToSendBuffer[(114 + (128*a))] = ' ';
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	01db      	lsls	r3, r3, #7
 800782a:	3372      	adds	r3, #114	@ 0x72
 800782c:	4a29      	ldr	r2, [pc, #164]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 800782e:	2120      	movs	r1, #32
 8007830:	54d1      	strb	r1, [r2, r3]


	convert_value_to_array2(MYDRON.batterysize, DataToSendBuffer, (115 + (128*a)), (119 + (128*a)));
 8007832:	4b29      	ldr	r3, [pc, #164]	@ (80078d8 <uSD_Card_SendData_To_Buffer+0x3a4>)
 8007834:	881b      	ldrh	r3, [r3, #0]
 8007836:	b218      	sxth	r0, r3
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	b2db      	uxtb	r3, r3
 800783c:	01db      	lsls	r3, r3, #7
 800783e:	b2db      	uxtb	r3, r3
 8007840:	3373      	adds	r3, #115	@ 0x73
 8007842:	b2da      	uxtb	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	b2db      	uxtb	r3, r3
 8007848:	01db      	lsls	r3, r3, #7
 800784a:	b2db      	uxtb	r3, r3
 800784c:	3377      	adds	r3, #119	@ 0x77
 800784e:	b2db      	uxtb	r3, r3
 8007850:	4920      	ldr	r1, [pc, #128]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 8007852:	f7ff fd15 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(119 + (128*a))] = ' ';
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	01db      	lsls	r3, r3, #7
 800785a:	3377      	adds	r3, #119	@ 0x77
 800785c:	4a1d      	ldr	r2, [pc, #116]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 800785e:	2120      	movs	r1, #32
 8007860:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(MYDRON.dron_status.Connection, DataToSendBuffer, (120 + (128*a)), (122 + (128*a)));
 8007862:	4b1d      	ldr	r3, [pc, #116]	@ (80078d8 <uSD_Card_SendData_To_Buffer+0x3a4>)
 8007864:	8a5b      	ldrh	r3, [r3, #18]
 8007866:	b218      	sxth	r0, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	b2db      	uxtb	r3, r3
 800786c:	01db      	lsls	r3, r3, #7
 800786e:	b2db      	uxtb	r3, r3
 8007870:	3378      	adds	r3, #120	@ 0x78
 8007872:	b2da      	uxtb	r2, r3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	b2db      	uxtb	r3, r3
 8007878:	01db      	lsls	r3, r3, #7
 800787a:	b2db      	uxtb	r3, r3
 800787c:	337a      	adds	r3, #122	@ 0x7a
 800787e:	b2db      	uxtb	r3, r3
 8007880:	4914      	ldr	r1, [pc, #80]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 8007882:	f7ff fcfd 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(122 + (128*a))] = ' ';
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	01db      	lsls	r3, r3, #7
 800788a:	337a      	adds	r3, #122	@ 0x7a
 800788c:	4a11      	ldr	r2, [pc, #68]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 800788e:	2120      	movs	r1, #32
 8007890:	54d1      	strb	r1, [r2, r3]
	convert_value_to_array2(Mag_Z, DataToSendBuffer, (123 + (128*a)), (127 + (128*a)));
 8007892:	4b12      	ldr	r3, [pc, #72]	@ (80078dc <uSD_Card_SendData_To_Buffer+0x3a8>)
 8007894:	edd3 7a00 	vldr	s15, [r3]
 8007898:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800789c:	ee17 3a90 	vmov	r3, s15
 80078a0:	b218      	sxth	r0, r3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	01db      	lsls	r3, r3, #7
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	337b      	adds	r3, #123	@ 0x7b
 80078ac:	b2da      	uxtb	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	01db      	lsls	r3, r3, #7
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	337f      	adds	r3, #127	@ 0x7f
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	4906      	ldr	r1, [pc, #24]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 80078bc:	f7ff fce0 	bl	8007280 <convert_value_to_array2>
	 DataToSendBuffer[(128 + (128*a))] = '\n';
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	3301      	adds	r3, #1
 80078c4:	01db      	lsls	r3, r3, #7
 80078c6:	4a03      	ldr	r2, [pc, #12]	@ (80078d4 <uSD_Card_SendData_To_Buffer+0x3a0>)
 80078c8:	210a      	movs	r1, #10
 80078ca:	54d1      	strb	r1, [r2, r3]
}
 80078cc:	bf00      	nop
 80078ce:	3708      	adds	r7, #8
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	24002f48 	.word	0x24002f48
 80078d8:	00000160 	.word	0x00000160
 80078dc:	00000048 	.word	0x00000048

080078e0 <Stack_Push>:

void Stack_Push(float data){
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	ed87 0a01 	vstr	s0, [r7, #4]
	Old_Data_stack.start_pointer++;
 80078ea:	4b22      	ldr	r3, [pc, #136]	@ (8007974 <Stack_Push+0x94>)
 80078ec:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80078f0:	f8b3 3ea8 	ldrh.w	r3, [r3, #3752]	@ 0xea8
 80078f4:	3301      	adds	r3, #1
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	4b1e      	ldr	r3, [pc, #120]	@ (8007974 <Stack_Push+0x94>)
 80078fa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80078fe:	f8a3 2ea8 	strh.w	r2, [r3, #3752]	@ 0xea8
	if(Old_Data_stack.start_pointer == 4000){
 8007902:	4b1c      	ldr	r3, [pc, #112]	@ (8007974 <Stack_Push+0x94>)
 8007904:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007908:	f8b3 3ea8 	ldrh.w	r3, [r3, #3752]	@ 0xea8
 800790c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8007910:	d105      	bne.n	800791e <Stack_Push+0x3e>
		Old_Data_stack.start_pointer = 0;
 8007912:	4b18      	ldr	r3, [pc, #96]	@ (8007974 <Stack_Push+0x94>)
 8007914:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007918:	2200      	movs	r2, #0
 800791a:	f8a3 2ea8 	strh.w	r2, [r3, #3752]	@ 0xea8
	}
	Old_Data_stack.olddata[Old_Data_stack.start_pointer] = data;
 800791e:	4b15      	ldr	r3, [pc, #84]	@ (8007974 <Stack_Push+0x94>)
 8007920:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007924:	f8b3 3ea8 	ldrh.w	r3, [r3, #3752]	@ 0xea8
 8007928:	4a12      	ldr	r2, [pc, #72]	@ (8007974 <Stack_Push+0x94>)
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	4413      	add	r3, r2
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	601a      	str	r2, [r3, #0]

	Old_Data_stack.end_pointer++;
 8007932:	4b10      	ldr	r3, [pc, #64]	@ (8007974 <Stack_Push+0x94>)
 8007934:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007938:	f8b3 3eaa 	ldrh.w	r3, [r3, #3754]	@ 0xeaa
 800793c:	3301      	adds	r3, #1
 800793e:	b29a      	uxth	r2, r3
 8007940:	4b0c      	ldr	r3, [pc, #48]	@ (8007974 <Stack_Push+0x94>)
 8007942:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007946:	f8a3 2eaa 	strh.w	r2, [r3, #3754]	@ 0xeaa
	if(Old_Data_stack.start_pointer == 4000){
 800794a:	4b0a      	ldr	r3, [pc, #40]	@ (8007974 <Stack_Push+0x94>)
 800794c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007950:	f8b3 3ea8 	ldrh.w	r3, [r3, #3752]	@ 0xea8
 8007954:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8007958:	d105      	bne.n	8007966 <Stack_Push+0x86>
		Old_Data_stack.start_pointer = 0;
 800795a:	4b06      	ldr	r3, [pc, #24]	@ (8007974 <Stack_Push+0x94>)
 800795c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007960:	2200      	movs	r2, #0
 8007962:	f8a3 2ea8 	strh.w	r2, [r3, #3752]	@ 0xea8
	}
}
 8007966:	bf00      	nop
 8007968:	370c      	adds	r7, #12
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	00000184 	.word	0x00000184

08007978 <ROOL_MAX_VAL>:

int16_t ROOL_MAX_VAL(void){
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0
	MYDRON.ROOL_STA = 2;
 800797c:	4b05      	ldr	r3, [pc, #20]	@ (8007994 <ROOL_MAX_VAL+0x1c>)
 800797e:	2202      	movs	r2, #2
 8007980:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	return 5000;
 8007984:	f241 3388 	movw	r3, #5000	@ 0x1388
}
 8007988:	4618      	mov	r0, r3
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	00000160 	.word	0x00000160

08007998 <ROOL_MIN_VAL>:
int16_t ROOL_MIN_VAL(void){
 8007998:	b480      	push	{r7}
 800799a:	af00      	add	r7, sp, #0
	MYDRON.ROOL_STA = 1;
 800799c:	4b04      	ldr	r3, [pc, #16]	@ (80079b0 <ROOL_MIN_VAL+0x18>)
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	return -5000;
 80079a4:	4b03      	ldr	r3, [pc, #12]	@ (80079b4 <ROOL_MIN_VAL+0x1c>)
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	00000160 	.word	0x00000160
 80079b4:	ffffec78 	.word	0xffffec78

080079b8 <PITCH_MAX_VAL>:
int16_t PITCH_MAX_VAL(void){
 80079b8:	b480      	push	{r7}
 80079ba:	af00      	add	r7, sp, #0
	MYDRON.PITCH_STA = 2;
 80079bc:	4b05      	ldr	r3, [pc, #20]	@ (80079d4 <PITCH_MAX_VAL+0x1c>)
 80079be:	2202      	movs	r2, #2
 80079c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	return 5000;
 80079c4:	f241 3388 	movw	r3, #5000	@ 0x1388
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	00000160 	.word	0x00000160

080079d8 <PITCH_MIN_VAL>:
int16_t PITCH_MIN_VAL(void){
 80079d8:	b480      	push	{r7}
 80079da:	af00      	add	r7, sp, #0
	MYDRON.PITCH_STA = 1;
 80079dc:	4b04      	ldr	r3, [pc, #16]	@ (80079f0 <PITCH_MIN_VAL+0x18>)
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	return -5000;
 80079e4:	4b03      	ldr	r3, [pc, #12]	@ (80079f4 <PITCH_MIN_VAL+0x1c>)
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr
 80079f0:	00000160 	.word	0x00000160
 80079f4:	ffffec78 	.word	0xffffec78

080079f8 <YAW_MAX_VAL>:
int16_t YAW_MAX_VAL(void){
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
	MYDRON.YAW_STA = 2;
 80079fc:	4b05      	ldr	r3, [pc, #20]	@ (8007a14 <YAW_MAX_VAL+0x1c>)
 80079fe:	2202      	movs	r2, #2
 8007a00:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	return 5000;
 8007a04:	f241 3388 	movw	r3, #5000	@ 0x1388
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr
 8007a12:	bf00      	nop
 8007a14:	00000160 	.word	0x00000160

08007a18 <YAW_MIN_VAL>:
int16_t YAW_MIN_VAL(void){
 8007a18:	b480      	push	{r7}
 8007a1a:	af00      	add	r7, sp, #0
	MYDRON.YAW_STA = 1;
 8007a1c:	4b04      	ldr	r3, [pc, #16]	@ (8007a30 <YAW_MIN_VAL+0x18>)
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	return -5000;
 8007a24:	4b03      	ldr	r3, [pc, #12]	@ (8007a34 <YAW_MIN_VAL+0x1c>)
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	00000160 	.word	0x00000160
 8007a34:	ffffec78 	.word	0xffffec78

08007a38 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8007a3e:	463b      	mov	r3, r7
 8007a40:	2200      	movs	r2, #0
 8007a42:	601a      	str	r2, [r3, #0]
 8007a44:	605a      	str	r2, [r3, #4]
 8007a46:	609a      	str	r2, [r3, #8]
 8007a48:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8007a4a:	f003 fc5f 	bl	800b30c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8007a52:	2300      	movs	r3, #0
 8007a54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8007a56:	2300      	movs	r3, #0
 8007a58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8007a5a:	231f      	movs	r3, #31
 8007a5c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8007a5e:	2387      	movs	r3, #135	@ 0x87
 8007a60:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8007a62:	2300      	movs	r3, #0
 8007a64:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8007a66:	2300      	movs	r3, #0
 8007a68:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8007a72:	2300      	movs	r3, #0
 8007a74:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8007a76:	2300      	movs	r3, #0
 8007a78:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8007a7a:	463b      	mov	r3, r7
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f003 fc7d 	bl	800b37c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8007a82:	2004      	movs	r0, #4
 8007a84:	f003 fc5a 	bl	800b33c <HAL_MPU_Enable>

}
 8007a88:	bf00      	nop
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a90:	b480      	push	{r7}
 8007a92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007a94:	b672      	cpsid	i
}
 8007a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007a98:	bf00      	nop
 8007a9a:	e7fd      	b.n	8007a98 <Error_Handler+0x8>

08007a9c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi6;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007aa0:	4b27      	ldr	r3, [pc, #156]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007aa2:	4a28      	ldr	r2, [pc, #160]	@ (8007b44 <MX_SPI2_Init+0xa8>)
 8007aa4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007aa6:	4b26      	ldr	r3, [pc, #152]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007aa8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007aac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007aae:	4b24      	ldr	r3, [pc, #144]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007ab4:	4b22      	ldr	r3, [pc, #136]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ab6:	2207      	movs	r2, #7
 8007ab8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007aba:	4b21      	ldr	r3, [pc, #132]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ac8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007acc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ace:	4b1c      	ldr	r3, [pc, #112]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007ada:	4b19      	ldr	r3, [pc, #100]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ae0:	4b17      	ldr	r3, [pc, #92]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8007ae6:	4b16      	ldr	r3, [pc, #88]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007aec:	4b14      	ldr	r3, [pc, #80]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007aee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007af2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8007af4:	4b12      	ldr	r3, [pc, #72]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8007afa:	4b11      	ldr	r3, [pc, #68]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007afc:	2200      	movs	r2, #0
 8007afe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8007b00:	4b0f      	ldr	r3, [pc, #60]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8007b06:	4b0e      	ldr	r3, [pc, #56]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8007b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8007b12:	4b0b      	ldr	r3, [pc, #44]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8007b18:	4b09      	ldr	r3, [pc, #36]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8007b1e:	4b08      	ldr	r3, [pc, #32]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8007b24:	4b06      	ldr	r3, [pc, #24]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007b2a:	4805      	ldr	r0, [pc, #20]	@ (8007b40 <MX_SPI2_Init+0xa4>)
 8007b2c:	f00c fcb0 	bl	8014490 <HAL_SPI_Init>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d001      	beq.n	8007b3a <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8007b36:	f7ff ffab 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007b3a:	bf00      	nop
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	240001ec 	.word	0x240001ec
 8007b44:	40003800 	.word	0x40003800

08007b48 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI6_Init 0 */

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  hspi6.Instance = SPI6;
 8007b4c:	4b27      	ldr	r3, [pc, #156]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b4e:	4a28      	ldr	r2, [pc, #160]	@ (8007bf0 <MX_SPI6_Init+0xa8>)
 8007b50:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8007b52:	4b26      	ldr	r3, [pc, #152]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b54:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007b58:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8007b5a:	4b24      	ldr	r3, [pc, #144]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8007b60:	4b22      	ldr	r3, [pc, #136]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b62:	2207      	movs	r2, #7
 8007b64:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b66:	4b21      	ldr	r3, [pc, #132]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b68:	2200      	movs	r2, #0
 8007b6a:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b6e:	2200      	movs	r2, #0
 8007b70:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8007b72:	4b1e      	ldr	r3, [pc, #120]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b74:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007b78:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007b80:	4b1a      	ldr	r3, [pc, #104]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8007b86:	4b19      	ldr	r3, [pc, #100]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b8c:	4b17      	ldr	r3, [pc, #92]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b8e:	2200      	movs	r2, #0
 8007b90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8007b92:	4b16      	ldr	r3, [pc, #88]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007b98:	4b14      	ldr	r3, [pc, #80]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007b9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007b9e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8007ba0:	4b12      	ldr	r3, [pc, #72]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8007ba6:	4b11      	ldr	r3, [pc, #68]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8007bac:	4b0f      	ldr	r3, [pc, #60]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bae:	2200      	movs	r2, #0
 8007bb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8007bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8007bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8007bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8007bc4:	4b09      	ldr	r3, [pc, #36]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8007bca:	4b08      	ldr	r3, [pc, #32]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8007bd0:	4b06      	ldr	r3, [pc, #24]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8007bd6:	4805      	ldr	r0, [pc, #20]	@ (8007bec <MX_SPI6_Init+0xa4>)
 8007bd8:	f00c fc5a 	bl	8014490 <HAL_SPI_Init>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <MX_SPI6_Init+0x9e>
  {
    Error_Handler();
 8007be2:	f7ff ff55 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8007be6:	bf00      	nop
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	24000274 	.word	0x24000274
 8007bf0:	58001400 	.word	0x58001400

08007bf4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b0ba      	sub	sp, #232	@ 0xe8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bfc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8007c00:	2200      	movs	r2, #0
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	605a      	str	r2, [r3, #4]
 8007c06:	609a      	str	r2, [r3, #8]
 8007c08:	60da      	str	r2, [r3, #12]
 8007c0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007c0c:	f107 0318 	add.w	r3, r7, #24
 8007c10:	22b8      	movs	r2, #184	@ 0xb8
 8007c12:	2100      	movs	r1, #0
 8007c14:	4618      	mov	r0, r3
 8007c16:	f016 f87d 	bl	801dd14 <memset>
  if(spiHandle->Instance==SPI2)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a77      	ldr	r2, [pc, #476]	@ (8007dfc <HAL_SPI_MspInit+0x208>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	f040 8089 	bne.w	8007d38 <HAL_SPI_MspInit+0x144>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007c26:	4b76      	ldr	r3, [pc, #472]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007c28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c2c:	4a74      	ldr	r2, [pc, #464]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007c2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007c32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007c36:	4b72      	ldr	r3, [pc, #456]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007c38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c40:	617b      	str	r3, [r7, #20]
 8007c42:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c44:	4b6e      	ldr	r3, [pc, #440]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c4a:	4a6d      	ldr	r2, [pc, #436]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007c4c:	f043 0302 	orr.w	r3, r3, #2
 8007c50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007c54:	4b6a      	ldr	r3, [pc, #424]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c5a:	f003 0302 	and.w	r3, r3, #2
 8007c5e:	613b      	str	r3, [r7, #16]
 8007c60:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007c62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007c66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c70:	2300      	movs	r3, #0
 8007c72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007c76:	2301      	movs	r3, #1
 8007c78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007c7c:	2305      	movs	r3, #5
 8007c7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c82:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8007c86:	4619      	mov	r1, r3
 8007c88:	485e      	ldr	r0, [pc, #376]	@ (8007e04 <HAL_SPI_MspInit+0x210>)
 8007c8a:	f006 fa09 	bl	800e0a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8007c8e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8007c92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c96:	2302      	movs	r3, #2
 8007c98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007ca8:	2305      	movs	r3, #5
 8007caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007cae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4853      	ldr	r0, [pc, #332]	@ (8007e04 <HAL_SPI_MspInit+0x210>)
 8007cb6:	f006 f9f3 	bl	800e0a0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream0;
 8007cba:	4b53      	ldr	r3, [pc, #332]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cbc:	4a53      	ldr	r2, [pc, #332]	@ (8007e0c <HAL_SPI_MspInit+0x218>)
 8007cbe:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8007cc0:	4b51      	ldr	r3, [pc, #324]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cc2:	2228      	movs	r2, #40	@ 0x28
 8007cc4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007cc6:	4b50      	ldr	r3, [pc, #320]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cc8:	2240      	movs	r2, #64	@ 0x40
 8007cca:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007ccc:	4b4e      	ldr	r3, [pc, #312]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007cd2:	4b4d      	ldr	r3, [pc, #308]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cd4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007cd8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007cda:	4b4b      	ldr	r3, [pc, #300]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cdc:	2200      	movs	r2, #0
 8007cde:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007ce0:	4b49      	ldr	r3, [pc, #292]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8007ce6:	4b48      	ldr	r3, [pc, #288]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007cec:	4b46      	ldr	r3, [pc, #280]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cee:	2200      	movs	r2, #0
 8007cf0:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007cf2:	4b45      	ldr	r3, [pc, #276]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cf4:	2204      	movs	r2, #4
 8007cf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8007cf8:	4b43      	ldr	r3, [pc, #268]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007cfa:	2203      	movs	r2, #3
 8007cfc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8007cfe:	4b42      	ldr	r3, [pc, #264]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8007d04:	4b40      	ldr	r3, [pc, #256]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007d06:	2200      	movs	r2, #0
 8007d08:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007d0a:	483f      	ldr	r0, [pc, #252]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007d0c:	f003 fb76 	bl	800b3fc <HAL_DMA_Init>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d001      	beq.n	8007d1a <HAL_SPI_MspInit+0x126>
    {
      Error_Handler();
 8007d16:	f7ff febb 	bl	8007a90 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a3a      	ldr	r2, [pc, #232]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007d1e:	679a      	str	r2, [r3, #120]	@ 0x78
 8007d20:	4a39      	ldr	r2, [pc, #228]	@ (8007e08 <HAL_SPI_MspInit+0x214>)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8007d26:	2200      	movs	r2, #0
 8007d28:	2100      	movs	r1, #0
 8007d2a:	2024      	movs	r0, #36	@ 0x24
 8007d2c:	f003 fab9 	bl	800b2a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8007d30:	2024      	movs	r0, #36	@ 0x24
 8007d32:	f003 fad0 	bl	800b2d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8007d36:	e05c      	b.n	8007df2 <HAL_SPI_MspInit+0x1fe>
  else if(spiHandle->Instance==SPI6)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a34      	ldr	r2, [pc, #208]	@ (8007e10 <HAL_SPI_MspInit+0x21c>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d157      	bne.n	8007df2 <HAL_SPI_MspInit+0x1fe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8007d42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007d46:	f04f 0300 	mov.w	r3, #0
 8007d4a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL3.PLL3M = 24;
 8007d4e:	2318      	movs	r3, #24
 8007d50:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3N = 200;
 8007d52:	23c8      	movs	r3, #200	@ 0xc8
 8007d54:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3P = 1;
 8007d56:	2301      	movs	r3, #1
 8007d58:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 8007d5a:	230a      	movs	r3, #10
 8007d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8007d5e:	2302      	movs	r3, #2
 8007d60:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8007d62:	2300      	movs	r3, #0
 8007d64:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8007d66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d6a:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_PLL3;
 8007d70:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007d74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007d78:	f107 0318 	add.w	r3, r7, #24
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f009 ffa1 	bl	8011cc4 <HAL_RCCEx_PeriphCLKConfig>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <HAL_SPI_MspInit+0x198>
      Error_Handler();
 8007d88:	f7ff fe82 	bl	8007a90 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8007d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007d8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d92:	4a1b      	ldr	r2, [pc, #108]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007d94:	f043 0320 	orr.w	r3, r3, #32
 8007d98:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007d9c:	4b18      	ldr	r3, [pc, #96]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007d9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007da2:	f003 0320 	and.w	r3, r3, #32
 8007da6:	60fb      	str	r3, [r7, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007daa:	4b15      	ldr	r3, [pc, #84]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007db0:	4a13      	ldr	r2, [pc, #76]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007db2:	f043 0302 	orr.w	r3, r3, #2
 8007db6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007dba:	4b11      	ldr	r3, [pc, #68]	@ (8007e00 <HAL_SPI_MspInit+0x20c>)
 8007dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dc0:	f003 0302 	and.w	r3, r3, #2
 8007dc4:	60bb      	str	r3, [r7, #8]
 8007dc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8007dc8:	2338      	movs	r3, #56	@ 0x38
 8007dca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dce:	2302      	movs	r3, #2
 8007dd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8007de0:	2308      	movs	r3, #8
 8007de2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007de6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8007dea:	4619      	mov	r1, r3
 8007dec:	4805      	ldr	r0, [pc, #20]	@ (8007e04 <HAL_SPI_MspInit+0x210>)
 8007dee:	f006 f957 	bl	800e0a0 <HAL_GPIO_Init>
}
 8007df2:	bf00      	nop
 8007df4:	37e8      	adds	r7, #232	@ 0xe8
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	40003800 	.word	0x40003800
 8007e00:	58024400 	.word	0x58024400
 8007e04:	58020400 	.word	0x58020400
 8007e08:	240002fc 	.word	0x240002fc
 8007e0c:	40020010 	.word	0x40020010
 8007e10:	58001400 	.word	0x58001400

08007e14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8007e44 <HAL_MspInit+0x30>)
 8007e1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e20:	4a08      	ldr	r2, [pc, #32]	@ (8007e44 <HAL_MspInit+0x30>)
 8007e22:	f043 0302 	orr.w	r3, r3, #2
 8007e26:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007e2a:	4b06      	ldr	r3, [pc, #24]	@ (8007e44 <HAL_MspInit+0x30>)
 8007e2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e30:	f003 0302 	and.w	r3, r3, #2
 8007e34:	607b      	str	r3, [r7, #4]
 8007e36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007e38:	bf00      	nop
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr
 8007e44:	58024400 	.word	0x58024400

08007e48 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint32_t FatFsCnt = 0;
volatile uint32_t Timer1, Timer2;

void SDTimer_Handler(void)//1ms
{
 8007e48:	b480      	push	{r7}
 8007e4a:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8007e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e7c <SDTimer_Handler+0x34>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d004      	beq.n	8007e5e <SDTimer_Handler+0x16>
    Timer1--;
 8007e54:	4b09      	ldr	r3, [pc, #36]	@ (8007e7c <SDTimer_Handler+0x34>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	4a08      	ldr	r2, [pc, #32]	@ (8007e7c <SDTimer_Handler+0x34>)
 8007e5c:	6013      	str	r3, [r2, #0]

  if(Timer2 > 0)
 8007e5e:	4b08      	ldr	r3, [pc, #32]	@ (8007e80 <SDTimer_Handler+0x38>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d004      	beq.n	8007e70 <SDTimer_Handler+0x28>
    Timer2--;
 8007e66:	4b06      	ldr	r3, [pc, #24]	@ (8007e80 <SDTimer_Handler+0x38>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	4a04      	ldr	r2, [pc, #16]	@ (8007e80 <SDTimer_Handler+0x38>)
 8007e6e:	6013      	str	r3, [r2, #0]
}
 8007e70:	bf00      	nop
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	24000378 	.word	0x24000378
 8007e80:	2400037c 	.word	0x2400037c
 8007e84:	00000000 	.word	0x00000000

08007e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */


	LED_G_0;
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007e94:	48bc      	ldr	r0, [pc, #752]	@ (8008188 <NMI_Handler+0x300>)
 8007e96:	f006 fac3 	bl	800e420 <HAL_GPIO_WritePin>
	LED_Y_0;
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007ea0:	48ba      	ldr	r0, [pc, #744]	@ (800818c <NMI_Handler+0x304>)
 8007ea2:	f006 fabd 	bl	800e420 <HAL_GPIO_WritePin>
	LED_R_1;
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007eac:	48b7      	ldr	r0, [pc, #732]	@ (800818c <NMI_Handler+0x304>)
 8007eae:	f006 fab7 	bl	800e420 <HAL_GPIO_WritePin>
//todo create crash log
	f_close(&fil);
 8007eb2:	48b7      	ldr	r0, [pc, #732]	@ (8008190 <NMI_Handler+0x308>)
 8007eb4:	f015 fd36 	bl	801d924 <f_close>

	wanted_rool = 0;
 8007eb8:	4bb6      	ldr	r3, [pc, #728]	@ (8008194 <NMI_Handler+0x30c>)
 8007eba:	f04f 0200 	mov.w	r2, #0
 8007ebe:	601a      	str	r2, [r3, #0]
	wanted_pitch = 0;
 8007ec0:	4bb5      	ldr	r3, [pc, #724]	@ (8008198 <NMI_Handler+0x310>)
 8007ec2:	f04f 0200 	mov.w	r2, #0
 8007ec6:	601a      	str	r2, [r3, #0]
	wanted_yaw = 0;
 8007ec8:	4bb4      	ldr	r3, [pc, #720]	@ (800819c <NMI_Handler+0x314>)
 8007eca:	f04f 0200 	mov.w	r2, #0
 8007ece:	601a      	str	r2, [r3, #0]
	wanted_thrust = DRON_SLOWFALING;
 8007ed0:	4bb3      	ldr	r3, [pc, #716]	@ (80081a0 <NMI_Handler+0x318>)
 8007ed2:	881b      	ldrh	r3, [r3, #0]
 8007ed4:	b21a      	sxth	r2, r3
 8007ed6:	4bb3      	ldr	r3, [pc, #716]	@ (80081a4 <NMI_Handler+0x31c>)
 8007ed8:	801a      	strh	r2, [r3, #0]
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   	HAL_Delay(1);
 8007eda:	2001      	movs	r0, #1
 8007edc:	f001 f942 	bl	8009164 <HAL_Delay>
		MPU6050_GET_ACCANDGYR_CALANDSCL(&ax, &ay, &az, &gx, &gy, &gz, accelx_cal, accely_cal, accelz_cal, gyrox_cal, gyroy_cal, gyroz_cal, Gyr_Scale, Acc_Scale);
 8007ee0:	4bb1      	ldr	r3, [pc, #708]	@ (80081a8 <NMI_Handler+0x320>)
 8007ee2:	edd3 7a00 	vldr	s15, [r3]
 8007ee6:	4bb1      	ldr	r3, [pc, #708]	@ (80081ac <NMI_Handler+0x324>)
 8007ee8:	ed93 7a00 	vldr	s14, [r3]
 8007eec:	4bb0      	ldr	r3, [pc, #704]	@ (80081b0 <NMI_Handler+0x328>)
 8007eee:	edd3 6a00 	vldr	s13, [r3]
 8007ef2:	4bb0      	ldr	r3, [pc, #704]	@ (80081b4 <NMI_Handler+0x32c>)
 8007ef4:	ed93 6a00 	vldr	s12, [r3]
 8007ef8:	4baf      	ldr	r3, [pc, #700]	@ (80081b8 <NMI_Handler+0x330>)
 8007efa:	edd3 5a00 	vldr	s11, [r3]
 8007efe:	4baf      	ldr	r3, [pc, #700]	@ (80081bc <NMI_Handler+0x334>)
 8007f00:	ed93 5a00 	vldr	s10, [r3]
 8007f04:	4bae      	ldr	r3, [pc, #696]	@ (80081c0 <NMI_Handler+0x338>)
 8007f06:	edd3 4a00 	vldr	s9, [r3]
 8007f0a:	4bae      	ldr	r3, [pc, #696]	@ (80081c4 <NMI_Handler+0x33c>)
 8007f0c:	ed93 4a00 	vldr	s8, [r3]
 8007f10:	4bad      	ldr	r3, [pc, #692]	@ (80081c8 <NMI_Handler+0x340>)
 8007f12:	9301      	str	r3, [sp, #4]
 8007f14:	4bad      	ldr	r3, [pc, #692]	@ (80081cc <NMI_Handler+0x344>)
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	eef0 3a44 	vmov.f32	s7, s8
 8007f1c:	eeb0 3a64 	vmov.f32	s6, s9
 8007f20:	eef0 2a45 	vmov.f32	s5, s10
 8007f24:	eeb0 2a65 	vmov.f32	s4, s11
 8007f28:	eef0 1a46 	vmov.f32	s3, s12
 8007f2c:	eeb0 1a66 	vmov.f32	s2, s13
 8007f30:	eef0 0a47 	vmov.f32	s1, s14
 8007f34:	eeb0 0a67 	vmov.f32	s0, s15
 8007f38:	4ba5      	ldr	r3, [pc, #660]	@ (80081d0 <NMI_Handler+0x348>)
 8007f3a:	4aa6      	ldr	r2, [pc, #664]	@ (80081d4 <NMI_Handler+0x34c>)
 8007f3c:	49a6      	ldr	r1, [pc, #664]	@ (80081d8 <NMI_Handler+0x350>)
 8007f3e:	48a7      	ldr	r0, [pc, #668]	@ (80081dc <NMI_Handler+0x354>)
 8007f40:	f7f9 fb50 	bl	80015e4 <MPU6050_GET_ACCANDGYR_CALANDSCL>
		MPU6050_GET_ACCEL_TO_ANGLE(ax, ay, az, &ax_ang, &ay_ang/*, &az_ang*/);
 8007f44:	4ba5      	ldr	r3, [pc, #660]	@ (80081dc <NMI_Handler+0x354>)
 8007f46:	edd3 7a00 	vldr	s15, [r3]
 8007f4a:	4ba3      	ldr	r3, [pc, #652]	@ (80081d8 <NMI_Handler+0x350>)
 8007f4c:	ed93 7a00 	vldr	s14, [r3]
 8007f50:	4ba0      	ldr	r3, [pc, #640]	@ (80081d4 <NMI_Handler+0x34c>)
 8007f52:	edd3 6a00 	vldr	s13, [r3]
 8007f56:	49a2      	ldr	r1, [pc, #648]	@ (80081e0 <NMI_Handler+0x358>)
 8007f58:	48a2      	ldr	r0, [pc, #648]	@ (80081e4 <NMI_Handler+0x35c>)
 8007f5a:	eeb0 1a66 	vmov.f32	s2, s13
 8007f5e:	eef0 0a47 	vmov.f32	s1, s14
 8007f62:	eeb0 0a67 	vmov.f32	s0, s15
 8007f66:	f7f9 fabf 	bl	80014e8 <MPU6050_GET_ACCEL_TO_ANGLE>
		MPU6050_GET_ACCANDGYR_FILTRED(&data, ax_ang, ay_ang, Mag_Z, gx, gy, gz);
 8007f6a:	4b9e      	ldr	r3, [pc, #632]	@ (80081e4 <NMI_Handler+0x35c>)
 8007f6c:	edd3 7a00 	vldr	s15, [r3]
 8007f70:	4b9b      	ldr	r3, [pc, #620]	@ (80081e0 <NMI_Handler+0x358>)
 8007f72:	ed93 7a00 	vldr	s14, [r3]
 8007f76:	4b9c      	ldr	r3, [pc, #624]	@ (80081e8 <NMI_Handler+0x360>)
 8007f78:	edd3 6a00 	vldr	s13, [r3]
 8007f7c:	4b94      	ldr	r3, [pc, #592]	@ (80081d0 <NMI_Handler+0x348>)
 8007f7e:	ed93 6a00 	vldr	s12, [r3]
 8007f82:	4b92      	ldr	r3, [pc, #584]	@ (80081cc <NMI_Handler+0x344>)
 8007f84:	edd3 5a00 	vldr	s11, [r3]
 8007f88:	4b8f      	ldr	r3, [pc, #572]	@ (80081c8 <NMI_Handler+0x340>)
 8007f8a:	ed93 5a00 	vldr	s10, [r3]
 8007f8e:	eef0 2a45 	vmov.f32	s5, s10
 8007f92:	eeb0 2a65 	vmov.f32	s4, s11
 8007f96:	eef0 1a46 	vmov.f32	s3, s12
 8007f9a:	eeb0 1a66 	vmov.f32	s2, s13
 8007f9e:	eef0 0a47 	vmov.f32	s1, s14
 8007fa2:	eeb0 0a67 	vmov.f32	s0, s15
 8007fa6:	4891      	ldr	r0, [pc, #580]	@ (80081ec <NMI_Handler+0x364>)
 8007fa8:	f7f9 fc96 	bl	80018d8 <MPU6050_GET_ACCANDGYR_FILTRED>


		now_pitch = data.x;
 8007fac:	4b8f      	ldr	r3, [pc, #572]	@ (80081ec <NMI_Handler+0x364>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a8f      	ldr	r2, [pc, #572]	@ (80081f0 <NMI_Handler+0x368>)
 8007fb2:	6013      	str	r3, [r2, #0]
		now_rool = data.y;
 8007fb4:	4b8d      	ldr	r3, [pc, #564]	@ (80081ec <NMI_Handler+0x364>)
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	4a8e      	ldr	r2, [pc, #568]	@ (80081f4 <NMI_Handler+0x36c>)
 8007fba:	6013      	str	r3, [r2, #0]
		now_yaw = data.z;
 8007fbc:	4b8b      	ldr	r3, [pc, #556]	@ (80081ec <NMI_Handler+0x364>)
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	4a8d      	ldr	r2, [pc, #564]	@ (80081f8 <NMI_Handler+0x370>)
 8007fc2:	6013      	str	r3, [r2, #0]


		last_wanted_rool_rx = wanted_rool;
 8007fc4:	4b73      	ldr	r3, [pc, #460]	@ (8008194 <NMI_Handler+0x30c>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a8c      	ldr	r2, [pc, #560]	@ (80081fc <NMI_Handler+0x374>)
 8007fca:	6013      	str	r3, [r2, #0]
		last_wanted_pitch_rx = wanted_pitch;
 8007fcc:	4b72      	ldr	r3, [pc, #456]	@ (8008198 <NMI_Handler+0x310>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a8b      	ldr	r2, [pc, #556]	@ (8008200 <NMI_Handler+0x378>)
 8007fd2:	6013      	str	r3, [r2, #0]
		last_wanted_yaw_rx = wanted_yaw;
 8007fd4:	4b71      	ldr	r3, [pc, #452]	@ (800819c <NMI_Handler+0x314>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a8a      	ldr	r2, [pc, #552]	@ (8008204 <NMI_Handler+0x37c>)
 8007fda:	6013      	str	r3, [r2, #0]


		error_sum_pitch = error_sum_pitch + (wanted_pitch - now_pitch);
 8007fdc:	4b8a      	ldr	r3, [pc, #552]	@ (8008208 <NMI_Handler+0x380>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	ee07 3a90 	vmov	s15, r3
 8007fe4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fe8:	4b6b      	ldr	r3, [pc, #428]	@ (8008198 <NMI_Handler+0x310>)
 8007fea:	edd3 6a00 	vldr	s13, [r3]
 8007fee:	4b80      	ldr	r3, [pc, #512]	@ (80081f0 <NMI_Handler+0x368>)
 8007ff0:	edd3 7a00 	vldr	s15, [r3]
 8007ff4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ffc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008000:	ee17 2a90 	vmov	r2, s15
 8008004:	4b80      	ldr	r3, [pc, #512]	@ (8008208 <NMI_Handler+0x380>)
 8008006:	601a      	str	r2, [r3, #0]
		error_sum_rool = error_sum_rool + (wanted_rool - now_rool);
 8008008:	4b80      	ldr	r3, [pc, #512]	@ (800820c <NMI_Handler+0x384>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	ee07 3a90 	vmov	s15, r3
 8008010:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008014:	4b5f      	ldr	r3, [pc, #380]	@ (8008194 <NMI_Handler+0x30c>)
 8008016:	edd3 6a00 	vldr	s13, [r3]
 800801a:	4b76      	ldr	r3, [pc, #472]	@ (80081f4 <NMI_Handler+0x36c>)
 800801c:	edd3 7a00 	vldr	s15, [r3]
 8008020:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008028:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800802c:	ee17 2a90 	vmov	r2, s15
 8008030:	4b76      	ldr	r3, [pc, #472]	@ (800820c <NMI_Handler+0x384>)
 8008032:	601a      	str	r2, [r3, #0]
		error_sum_yaw = error_sum_yaw + (wanted_yaw - now_yaw);
 8008034:	4b76      	ldr	r3, [pc, #472]	@ (8008210 <NMI_Handler+0x388>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	ee07 3a90 	vmov	s15, r3
 800803c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008040:	4b56      	ldr	r3, [pc, #344]	@ (800819c <NMI_Handler+0x314>)
 8008042:	edd3 6a00 	vldr	s13, [r3]
 8008046:	4b6c      	ldr	r3, [pc, #432]	@ (80081f8 <NMI_Handler+0x370>)
 8008048:	edd3 7a00 	vldr	s15, [r3]
 800804c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008054:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008058:	ee17 2a90 	vmov	r2, s15
 800805c:	4b6c      	ldr	r3, [pc, #432]	@ (8008210 <NMI_Handler+0x388>)
 800805e:	601a      	str	r2, [r3, #0]

		error_sum_angular_rate_pitch = error_sum_angular_rate_pitch + (pid_pitch - gx);
 8008060:	4b6c      	ldr	r3, [pc, #432]	@ (8008214 <NMI_Handler+0x38c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	ee07 3a90 	vmov	s15, r3
 8008068:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800806c:	4b6a      	ldr	r3, [pc, #424]	@ (8008218 <NMI_Handler+0x390>)
 800806e:	edd3 6a00 	vldr	s13, [r3]
 8008072:	4b57      	ldr	r3, [pc, #348]	@ (80081d0 <NMI_Handler+0x348>)
 8008074:	edd3 7a00 	vldr	s15, [r3]
 8008078:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800807c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008084:	ee17 2a90 	vmov	r2, s15
 8008088:	4b62      	ldr	r3, [pc, #392]	@ (8008214 <NMI_Handler+0x38c>)
 800808a:	601a      	str	r2, [r3, #0]
		error_sum_angular_rate_rool = error_sum_angular_rate_rool + (pid_rool - gy);
 800808c:	4b63      	ldr	r3, [pc, #396]	@ (800821c <NMI_Handler+0x394>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	ee07 3a90 	vmov	s15, r3
 8008094:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008098:	4b61      	ldr	r3, [pc, #388]	@ (8008220 <NMI_Handler+0x398>)
 800809a:	edd3 6a00 	vldr	s13, [r3]
 800809e:	4b4b      	ldr	r3, [pc, #300]	@ (80081cc <NMI_Handler+0x344>)
 80080a0:	edd3 7a00 	vldr	s15, [r3]
 80080a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80080a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080b0:	ee17 2a90 	vmov	r2, s15
 80080b4:	4b59      	ldr	r3, [pc, #356]	@ (800821c <NMI_Handler+0x394>)
 80080b6:	601a      	str	r2, [r3, #0]
		error_sum_angular_rate_yaw = error_sum_angular_rate_yaw + (pid_yaw - gz);
 80080b8:	4b5a      	ldr	r3, [pc, #360]	@ (8008224 <NMI_Handler+0x39c>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	ee07 3a90 	vmov	s15, r3
 80080c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80080c4:	4b58      	ldr	r3, [pc, #352]	@ (8008228 <NMI_Handler+0x3a0>)
 80080c6:	edd3 6a00 	vldr	s13, [r3]
 80080ca:	4b3f      	ldr	r3, [pc, #252]	@ (80081c8 <NMI_Handler+0x340>)
 80080cc:	edd3 7a00 	vldr	s15, [r3]
 80080d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80080d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080dc:	ee17 2a90 	vmov	r2, s15
 80080e0:	4b50      	ldr	r3, [pc, #320]	@ (8008224 <NMI_Handler+0x39c>)
 80080e2:	601a      	str	r2, [r3, #0]


		PID_cal(&pid_pitch, PID_FAC_Pitch, 1);// angle control
 80080e4:	2201      	movs	r2, #1
 80080e6:	4951      	ldr	r1, [pc, #324]	@ (800822c <NMI_Handler+0x3a4>)
 80080e8:	484b      	ldr	r0, [pc, #300]	@ (8008218 <NMI_Handler+0x390>)
 80080ea:	f7fb fcab 	bl	8003a44 <PID_cal>
		PID_cal(&pid_rool, PID_FAC_Rool, 2);
 80080ee:	2202      	movs	r2, #2
 80080f0:	494f      	ldr	r1, [pc, #316]	@ (8008230 <NMI_Handler+0x3a8>)
 80080f2:	484b      	ldr	r0, [pc, #300]	@ (8008220 <NMI_Handler+0x398>)
 80080f4:	f7fb fca6 	bl	8003a44 <PID_cal>

		PID_cal(&pid_angular_rate_pitch, PID_FAC_Angular_Rate_Pitch, 4);// angle rate control
 80080f8:	2204      	movs	r2, #4
 80080fa:	494e      	ldr	r1, [pc, #312]	@ (8008234 <NMI_Handler+0x3ac>)
 80080fc:	484e      	ldr	r0, [pc, #312]	@ (8008238 <NMI_Handler+0x3b0>)
 80080fe:	f7fb fca1 	bl	8003a44 <PID_cal>
		PID_cal(&pid_angular_rate_rool, PID_FAC_Angular_Rate_Rool, 5);
 8008102:	2205      	movs	r2, #5
 8008104:	494d      	ldr	r1, [pc, #308]	@ (800823c <NMI_Handler+0x3b4>)
 8008106:	484e      	ldr	r0, [pc, #312]	@ (8008240 <NMI_Handler+0x3b8>)
 8008108:	f7fb fc9c 	bl	8003a44 <PID_cal>
		PID_cal(&pid_angular_rate_yaw, PID_FAC_Angular_Rate_Yaw, 6);
 800810c:	2206      	movs	r2, #6
 800810e:	494d      	ldr	r1, [pc, #308]	@ (8008244 <NMI_Handler+0x3bc>)
 8008110:	484d      	ldr	r0, [pc, #308]	@ (8008248 <NMI_Handler+0x3c0>)
 8008112:	f7fb fc97 	bl	8003a44 <PID_cal>


		old_error_pitch = wanted_pitch - now_pitch;
 8008116:	4b20      	ldr	r3, [pc, #128]	@ (8008198 <NMI_Handler+0x310>)
 8008118:	ed93 7a00 	vldr	s14, [r3]
 800811c:	4b34      	ldr	r3, [pc, #208]	@ (80081f0 <NMI_Handler+0x368>)
 800811e:	edd3 7a00 	vldr	s15, [r3]
 8008122:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008126:	4b49      	ldr	r3, [pc, #292]	@ (800824c <NMI_Handler+0x3c4>)
 8008128:	edc3 7a00 	vstr	s15, [r3]
		old_error_rool = wanted_rool - now_rool;
 800812c:	4b19      	ldr	r3, [pc, #100]	@ (8008194 <NMI_Handler+0x30c>)
 800812e:	ed93 7a00 	vldr	s14, [r3]
 8008132:	4b30      	ldr	r3, [pc, #192]	@ (80081f4 <NMI_Handler+0x36c>)
 8008134:	edd3 7a00 	vldr	s15, [r3]
 8008138:	ee77 7a67 	vsub.f32	s15, s14, s15
 800813c:	4b44      	ldr	r3, [pc, #272]	@ (8008250 <NMI_Handler+0x3c8>)
 800813e:	edc3 7a00 	vstr	s15, [r3]

		old_error_angular_rate_pitch = pid_pitch - gx;
 8008142:	4b35      	ldr	r3, [pc, #212]	@ (8008218 <NMI_Handler+0x390>)
 8008144:	ed93 7a00 	vldr	s14, [r3]
 8008148:	4b21      	ldr	r3, [pc, #132]	@ (80081d0 <NMI_Handler+0x348>)
 800814a:	edd3 7a00 	vldr	s15, [r3]
 800814e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008152:	4b40      	ldr	r3, [pc, #256]	@ (8008254 <NMI_Handler+0x3cc>)
 8008154:	edc3 7a00 	vstr	s15, [r3]
		old_error_angular_rate_rool = pid_rool - gy;
 8008158:	4b31      	ldr	r3, [pc, #196]	@ (8008220 <NMI_Handler+0x398>)
 800815a:	ed93 7a00 	vldr	s14, [r3]
 800815e:	4b1b      	ldr	r3, [pc, #108]	@ (80081cc <NMI_Handler+0x344>)
 8008160:	edd3 7a00 	vldr	s15, [r3]
 8008164:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008168:	4b3b      	ldr	r3, [pc, #236]	@ (8008258 <NMI_Handler+0x3d0>)
 800816a:	edc3 7a00 	vstr	s15, [r3]
		old_error_angular_rate_yaw = wanted_yaw - gz;
 800816e:	4b0b      	ldr	r3, [pc, #44]	@ (800819c <NMI_Handler+0x314>)
 8008170:	ed93 7a00 	vldr	s14, [r3]
 8008174:	4b14      	ldr	r3, [pc, #80]	@ (80081c8 <NMI_Handler+0x340>)
 8008176:	edd3 7a00 	vldr	s15, [r3]
 800817a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800817e:	4b37      	ldr	r3, [pc, #220]	@ (800825c <NMI_Handler+0x3d4>)
 8008180:	edc3 7a00 	vstr	s15, [r3]
 8008184:	e06c      	b.n	8008260 <NMI_Handler+0x3d8>
 8008186:	bf00      	nop
 8008188:	58021000 	.word	0x58021000
 800818c:	58020400 	.word	0x58020400
 8008190:	24001f10 	.word	0x24001f10
 8008194:	00004054 	.word	0x00004054
 8008198:	00004050 	.word	0x00004050
 800819c:	00004058 	.word	0x00004058
 80081a0:	0801e7d8 	.word	0x0801e7d8
 80081a4:	00004044 	.word	0x00004044
 80081a8:	00000030 	.word	0x00000030
 80081ac:	00000034 	.word	0x00000034
 80081b0:	00000038 	.word	0x00000038
 80081b4:	0000003c 	.word	0x0000003c
 80081b8:	00000040 	.word	0x00000040
 80081bc:	00000044 	.word	0x00000044
 80081c0:	0801e7cc 	.word	0x0801e7cc
 80081c4:	0801e7d0 	.word	0x0801e7d0
 80081c8:	00000014 	.word	0x00000014
 80081cc:	00000010 	.word	0x00000010
 80081d0:	0000000c 	.word	0x0000000c
 80081d4:	00000008 	.word	0x00000008
 80081d8:	00000004 	.word	0x00000004
 80081dc:	00000000 	.word	0x00000000
 80081e0:	0000001c 	.word	0x0000001c
 80081e4:	00000018 	.word	0x00000018
 80081e8:	00000048 	.word	0x00000048
 80081ec:	00000064 	.word	0x00000064
 80081f0:	00004060 	.word	0x00004060
 80081f4:	00004064 	.word	0x00004064
 80081f8:	00004068 	.word	0x00004068
 80081fc:	0000403c 	.word	0x0000403c
 8008200:	00004038 	.word	0x00004038
 8008204:	00004040 	.word	0x00004040
 8008208:	00004084 	.word	0x00004084
 800820c:	00004088 	.word	0x00004088
 8008210:	0000408c 	.word	0x0000408c
 8008214:	00004090 	.word	0x00004090
 8008218:	0000409c 	.word	0x0000409c
 800821c:	00004094 	.word	0x00004094
 8008220:	000040a4 	.word	0x000040a4
 8008224:	00004098 	.word	0x00004098
 8008228:	000040a0 	.word	0x000040a0
 800822c:	000040d8 	.word	0x000040d8
 8008230:	000040ec 	.word	0x000040ec
 8008234:	00004138 	.word	0x00004138
 8008238:	000040a8 	.word	0x000040a8
 800823c:	0000414c 	.word	0x0000414c
 8008240:	000040b0 	.word	0x000040b0
 8008244:	00004160 	.word	0x00004160
 8008248:	000040ac 	.word	0x000040ac
 800824c:	0000406c 	.word	0x0000406c
 8008250:	00004070 	.word	0x00004070
 8008254:	00004078 	.word	0x00004078
 8008258:	0000407c 	.word	0x0000407c
 800825c:	00004080 	.word	0x00004080


		MYDRON.ROOL = pid_angular_rate_rool;
 8008260:	4b99      	ldr	r3, [pc, #612]	@ (80084c8 <NMI_Handler+0x640>)
 8008262:	edd3 7a00 	vldr	s15, [r3]
 8008266:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800826a:	ee17 3a90 	vmov	r3, s15
 800826e:	b21a      	sxth	r2, r3
 8008270:	4b96      	ldr	r3, [pc, #600]	@ (80084cc <NMI_Handler+0x644>)
 8008272:	80da      	strh	r2, [r3, #6]
		MYDRON.PITCH = pid_angular_rate_pitch;
 8008274:	4b96      	ldr	r3, [pc, #600]	@ (80084d0 <NMI_Handler+0x648>)
 8008276:	edd3 7a00 	vldr	s15, [r3]
 800827a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800827e:	ee17 3a90 	vmov	r3, s15
 8008282:	b21a      	sxth	r2, r3
 8008284:	4b91      	ldr	r3, [pc, #580]	@ (80084cc <NMI_Handler+0x644>)
 8008286:	809a      	strh	r2, [r3, #4]
		MYDRON.YAW = pid_angular_rate_yaw;
 8008288:	4b92      	ldr	r3, [pc, #584]	@ (80084d4 <NMI_Handler+0x64c>)
 800828a:	edd3 7a00 	vldr	s15, [r3]
 800828e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008292:	ee17 3a90 	vmov	r3, s15
 8008296:	b21a      	sxth	r2, r3
 8008298:	4b8c      	ldr	r3, [pc, #560]	@ (80084cc <NMI_Handler+0x644>)
 800829a:	811a      	strh	r2, [r3, #8]



		Thrust_filter(1);
 800829c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80082a0:	f7fb fa9a 	bl	80037d8 <Thrust_filter>
		if(MYDRON.THRUST > thrust_limit){
 80082a4:	4b89      	ldr	r3, [pc, #548]	@ (80084cc <NMI_Handler+0x644>)
 80082a6:	885b      	ldrh	r3, [r3, #2]
 80082a8:	461a      	mov	r2, r3
 80082aa:	4b8b      	ldr	r3, [pc, #556]	@ (80084d8 <NMI_Handler+0x650>)
 80082ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082b0:	429a      	cmp	r2, r3
 80082b2:	dd05      	ble.n	80082c0 <NMI_Handler+0x438>
			MYDRON.THRUST = thrust_limit;
 80082b4:	4b88      	ldr	r3, [pc, #544]	@ (80084d8 <NMI_Handler+0x650>)
 80082b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082ba:	b29a      	uxth	r2, r3
 80082bc:	4b83      	ldr	r3, [pc, #524]	@ (80084cc <NMI_Handler+0x644>)
 80082be:	805a      	strh	r2, [r3, #2]
		}


		SPEED1 = (MYDRON.THRUST*0.7)+ MYDRON.ROOL - MYDRON.PITCH + MYDRON.YAW + min_speed + 500;//trust 7000 max
 80082c0:	4b82      	ldr	r3, [pc, #520]	@ (80084cc <NMI_Handler+0x644>)
 80082c2:	885b      	ldrh	r3, [r3, #2]
 80082c4:	ee07 3a90 	vmov	s15, r3
 80082c8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80082cc:	ed9f 6b78 	vldr	d6, [pc, #480]	@ 80084b0 <NMI_Handler+0x628>
 80082d0:	ee27 6b06 	vmul.f64	d6, d7, d6
 80082d4:	4b7d      	ldr	r3, [pc, #500]	@ (80084cc <NMI_Handler+0x644>)
 80082d6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80082da:	ee07 3a90 	vmov	s15, r3
 80082de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80082e2:	ee36 6b07 	vadd.f64	d6, d6, d7
 80082e6:	4b79      	ldr	r3, [pc, #484]	@ (80084cc <NMI_Handler+0x644>)
 80082e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80082ec:	ee07 3a90 	vmov	s15, r3
 80082f0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80082f4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80082f8:	4b74      	ldr	r3, [pc, #464]	@ (80084cc <NMI_Handler+0x644>)
 80082fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80082fe:	ee07 3a90 	vmov	s15, r3
 8008302:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008306:	ee36 7b07 	vadd.f64	d7, d6, d7
 800830a:	ed9f 6b6b 	vldr	d6, [pc, #428]	@ 80084b8 <NMI_Handler+0x630>
 800830e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8008312:	ed9f 6b6b 	vldr	d6, [pc, #428]	@ 80084c0 <NMI_Handler+0x638>
 8008316:	ee37 7b06 	vadd.f64	d7, d7, d6
 800831a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800831e:	ee17 3a90 	vmov	r3, s15
 8008322:	b29a      	uxth	r2, r3
 8008324:	4b6d      	ldr	r3, [pc, #436]	@ (80084dc <NMI_Handler+0x654>)
 8008326:	801a      	strh	r2, [r3, #0]
		SPEED2 = (MYDRON.THRUST*0.7)- MYDRON.ROOL - MYDRON.PITCH - MYDRON.YAW + min_speed + 500;//
 8008328:	4b68      	ldr	r3, [pc, #416]	@ (80084cc <NMI_Handler+0x644>)
 800832a:	885b      	ldrh	r3, [r3, #2]
 800832c:	ee07 3a90 	vmov	s15, r3
 8008330:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008334:	ed9f 6b5e 	vldr	d6, [pc, #376]	@ 80084b0 <NMI_Handler+0x628>
 8008338:	ee27 6b06 	vmul.f64	d6, d7, d6
 800833c:	4b63      	ldr	r3, [pc, #396]	@ (80084cc <NMI_Handler+0x644>)
 800833e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8008342:	ee07 3a90 	vmov	s15, r3
 8008346:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800834a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800834e:	4b5f      	ldr	r3, [pc, #380]	@ (80084cc <NMI_Handler+0x644>)
 8008350:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008354:	ee07 3a90 	vmov	s15, r3
 8008358:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800835c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008360:	4b5a      	ldr	r3, [pc, #360]	@ (80084cc <NMI_Handler+0x644>)
 8008362:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008366:	ee07 3a90 	vmov	s15, r3
 800836a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800836e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008372:	ed9f 6b51 	vldr	d6, [pc, #324]	@ 80084b8 <NMI_Handler+0x630>
 8008376:	ee37 7b06 	vadd.f64	d7, d7, d6
 800837a:	ed9f 6b51 	vldr	d6, [pc, #324]	@ 80084c0 <NMI_Handler+0x638>
 800837e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8008382:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8008386:	ee17 3a90 	vmov	r3, s15
 800838a:	b29a      	uxth	r2, r3
 800838c:	4b54      	ldr	r3, [pc, #336]	@ (80084e0 <NMI_Handler+0x658>)
 800838e:	801a      	strh	r2, [r3, #0]
		SPEED3 = (MYDRON.THRUST*0.7)+ MYDRON.ROOL + MYDRON.PITCH - MYDRON.YAW + min_speed + 500;//
 8008390:	4b4e      	ldr	r3, [pc, #312]	@ (80084cc <NMI_Handler+0x644>)
 8008392:	885b      	ldrh	r3, [r3, #2]
 8008394:	ee07 3a90 	vmov	s15, r3
 8008398:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800839c:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 80084b0 <NMI_Handler+0x628>
 80083a0:	ee27 6b06 	vmul.f64	d6, d7, d6
 80083a4:	4b49      	ldr	r3, [pc, #292]	@ (80084cc <NMI_Handler+0x644>)
 80083a6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80083aa:	ee07 3a90 	vmov	s15, r3
 80083ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80083b2:	ee36 6b07 	vadd.f64	d6, d6, d7
 80083b6:	4b45      	ldr	r3, [pc, #276]	@ (80084cc <NMI_Handler+0x644>)
 80083b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80083bc:	ee07 3a90 	vmov	s15, r3
 80083c0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80083c4:	ee36 6b07 	vadd.f64	d6, d6, d7
 80083c8:	4b40      	ldr	r3, [pc, #256]	@ (80084cc <NMI_Handler+0x644>)
 80083ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80083ce:	ee07 3a90 	vmov	s15, r3
 80083d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80083d6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80083da:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 80084b8 <NMI_Handler+0x630>
 80083de:	ee37 7b06 	vadd.f64	d7, d7, d6
 80083e2:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 80084c0 <NMI_Handler+0x638>
 80083e6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80083ea:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80083ee:	ee17 3a90 	vmov	r3, s15
 80083f2:	b29a      	uxth	r2, r3
 80083f4:	4b3b      	ldr	r3, [pc, #236]	@ (80084e4 <NMI_Handler+0x65c>)
 80083f6:	801a      	strh	r2, [r3, #0]
		SPEED4 = (MYDRON.THRUST*0.7)- MYDRON.ROOL + MYDRON.PITCH + MYDRON.YAW + min_speed + 500;//
 80083f8:	4b34      	ldr	r3, [pc, #208]	@ (80084cc <NMI_Handler+0x644>)
 80083fa:	885b      	ldrh	r3, [r3, #2]
 80083fc:	ee07 3a90 	vmov	s15, r3
 8008400:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008404:	ed9f 6b2a 	vldr	d6, [pc, #168]	@ 80084b0 <NMI_Handler+0x628>
 8008408:	ee27 6b06 	vmul.f64	d6, d7, d6
 800840c:	4b2f      	ldr	r3, [pc, #188]	@ (80084cc <NMI_Handler+0x644>)
 800840e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8008412:	ee07 3a90 	vmov	s15, r3
 8008416:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800841a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800841e:	4b2b      	ldr	r3, [pc, #172]	@ (80084cc <NMI_Handler+0x644>)
 8008420:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008424:	ee07 3a90 	vmov	s15, r3
 8008428:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800842c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8008430:	4b26      	ldr	r3, [pc, #152]	@ (80084cc <NMI_Handler+0x644>)
 8008432:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008436:	ee07 3a90 	vmov	s15, r3
 800843a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800843e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008442:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 80084b8 <NMI_Handler+0x630>
 8008446:	ee37 7b06 	vadd.f64	d7, d7, d6
 800844a:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 80084c0 <NMI_Handler+0x638>
 800844e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8008452:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8008456:	ee17 3a90 	vmov	r3, s15
 800845a:	b29a      	uxth	r2, r3
 800845c:	4b22      	ldr	r3, [pc, #136]	@ (80084e8 <NMI_Handler+0x660>)
 800845e:	801a      	strh	r2, [r3, #0]

		ESC_1_SPEED(SPEED1);
 8008460:	4b1e      	ldr	r3, [pc, #120]	@ (80084dc <NMI_Handler+0x654>)
 8008462:	881b      	ldrh	r3, [r3, #0]
 8008464:	4618      	mov	r0, r3
 8008466:	f7f8 fce5 	bl	8000e34 <ESC_1_SPEED>
		ESC_2_SPEED(SPEED2);
 800846a:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <NMI_Handler+0x658>)
 800846c:	881b      	ldrh	r3, [r3, #0]
 800846e:	4618      	mov	r0, r3
 8008470:	f7f8 fd02 	bl	8000e78 <ESC_2_SPEED>
		ESC_3_SPEED(SPEED3);
 8008474:	4b1b      	ldr	r3, [pc, #108]	@ (80084e4 <NMI_Handler+0x65c>)
 8008476:	881b      	ldrh	r3, [r3, #0]
 8008478:	4618      	mov	r0, r3
 800847a:	f7f8 fd1f 	bl	8000ebc <ESC_3_SPEED>
		ESC_4_SPEED(SPEED4);
 800847e:	4b1a      	ldr	r3, [pc, #104]	@ (80084e8 <NMI_Handler+0x660>)
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	4618      	mov	r0, r3
 8008484:	f7f8 fd3c 	bl	8000f00 <ESC_4_SPEED>


		OLD_SPEED1 = SPEED1;
 8008488:	4b14      	ldr	r3, [pc, #80]	@ (80084dc <NMI_Handler+0x654>)
 800848a:	881a      	ldrh	r2, [r3, #0]
 800848c:	4b17      	ldr	r3, [pc, #92]	@ (80084ec <NMI_Handler+0x664>)
 800848e:	801a      	strh	r2, [r3, #0]
		OLD_SPEED2 = SPEED2;
 8008490:	4b13      	ldr	r3, [pc, #76]	@ (80084e0 <NMI_Handler+0x658>)
 8008492:	881a      	ldrh	r2, [r3, #0]
 8008494:	4b16      	ldr	r3, [pc, #88]	@ (80084f0 <NMI_Handler+0x668>)
 8008496:	801a      	strh	r2, [r3, #0]
		OLD_SPEED3 = SPEED3;
 8008498:	4b12      	ldr	r3, [pc, #72]	@ (80084e4 <NMI_Handler+0x65c>)
 800849a:	881a      	ldrh	r2, [r3, #0]
 800849c:	4b15      	ldr	r3, [pc, #84]	@ (80084f4 <NMI_Handler+0x66c>)
 800849e:	801a      	strh	r2, [r3, #0]
		OLD_SPEED4 = SPEED4;
 80084a0:	4b11      	ldr	r3, [pc, #68]	@ (80084e8 <NMI_Handler+0x660>)
 80084a2:	881a      	ldrh	r2, [r3, #0]
 80084a4:	4b14      	ldr	r3, [pc, #80]	@ (80084f8 <NMI_Handler+0x670>)
 80084a6:	801a      	strh	r2, [r3, #0]
	   	HAL_Delay(1);
 80084a8:	e517      	b.n	8007eda <NMI_Handler+0x52>
 80084aa:	bf00      	nop
 80084ac:	f3af 8000 	nop.w
 80084b0:	66666666 	.word	0x66666666
 80084b4:	3fe66666 	.word	0x3fe66666
 80084b8:	00000000 	.word	0x00000000
 80084bc:	40c48200 	.word	0x40c48200
 80084c0:	00000000 	.word	0x00000000
 80084c4:	407f4000 	.word	0x407f4000
 80084c8:	000040b0 	.word	0x000040b0
 80084cc:	00000160 	.word	0x00000160
 80084d0:	000040a8 	.word	0x000040a8
 80084d4:	000040ac 	.word	0x000040ac
 80084d8:	00004046 	.word	0x00004046
 80084dc:	00004174 	.word	0x00004174
 80084e0:	00004176 	.word	0x00004176
 80084e4:	00004178 	.word	0x00004178
 80084e8:	0000417a 	.word	0x0000417a
 80084ec:	0000417c 	.word	0x0000417c
 80084f0:	0000417e 	.word	0x0000417e
 80084f4:	00004180 	.word	0x00004180
 80084f8:	00004182 	.word	0x00004182

080084fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	LED_G_1;
 8008500:	2201      	movs	r2, #1
 8008502:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008506:	4812      	ldr	r0, [pc, #72]	@ (8008550 <HardFault_Handler+0x54>)
 8008508:	f005 ff8a 	bl	800e420 <HAL_GPIO_WritePin>
	LED_Y_0;
 800850c:	2200      	movs	r2, #0
 800850e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008512:	4810      	ldr	r0, [pc, #64]	@ (8008554 <HardFault_Handler+0x58>)
 8008514:	f005 ff84 	bl	800e420 <HAL_GPIO_WritePin>
	LED_R_1;
 8008518:	2201      	movs	r2, #1
 800851a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800851e:	480d      	ldr	r0, [pc, #52]	@ (8008554 <HardFault_Handler+0x58>)
 8008520:	f005 ff7e 	bl	800e420 <HAL_GPIO_WritePin>
	//todo create crash log
	f_close(&fil);
 8008524:	480c      	ldr	r0, [pc, #48]	@ (8008558 <HardFault_Handler+0x5c>)
 8008526:	f015 f9fd 	bl	801d924 <f_close>
	wanted_rool = 0;
 800852a:	4b0c      	ldr	r3, [pc, #48]	@ (800855c <HardFault_Handler+0x60>)
 800852c:	f04f 0200 	mov.w	r2, #0
 8008530:	601a      	str	r2, [r3, #0]
	wanted_pitch = 0;
 8008532:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <HardFault_Handler+0x64>)
 8008534:	f04f 0200 	mov.w	r2, #0
 8008538:	601a      	str	r2, [r3, #0]
	wanted_yaw = 0;
 800853a:	4b0a      	ldr	r3, [pc, #40]	@ (8008564 <HardFault_Handler+0x68>)
 800853c:	f04f 0200 	mov.w	r2, #0
 8008540:	601a      	str	r2, [r3, #0]
	wanted_thrust = DRON_SLOWFALING;
 8008542:	4b09      	ldr	r3, [pc, #36]	@ (8008568 <HardFault_Handler+0x6c>)
 8008544:	881b      	ldrh	r3, [r3, #0]
 8008546:	b21a      	sxth	r2, r3
 8008548:	4b08      	ldr	r3, [pc, #32]	@ (800856c <HardFault_Handler+0x70>)
 800854a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800854c:	bf00      	nop
 800854e:	e7fd      	b.n	800854c <HardFault_Handler+0x50>
 8008550:	58021000 	.word	0x58021000
 8008554:	58020400 	.word	0x58020400
 8008558:	24001f10 	.word	0x24001f10
 800855c:	00004054 	.word	0x00004054
 8008560:	00004050 	.word	0x00004050
 8008564:	00004058 	.word	0x00004058
 8008568:	0801e7d8 	.word	0x0801e7d8
 800856c:	00004044 	.word	0x00004044

08008570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

	LED_G_0;
 8008574:	2200      	movs	r2, #0
 8008576:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800857a:	4812      	ldr	r0, [pc, #72]	@ (80085c4 <MemManage_Handler+0x54>)
 800857c:	f005 ff50 	bl	800e420 <HAL_GPIO_WritePin>
	LED_Y_0;
 8008580:	2200      	movs	r2, #0
 8008582:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008586:	4810      	ldr	r0, [pc, #64]	@ (80085c8 <MemManage_Handler+0x58>)
 8008588:	f005 ff4a 	bl	800e420 <HAL_GPIO_WritePin>
	LED_R_1;
 800858c:	2201      	movs	r2, #1
 800858e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008592:	480d      	ldr	r0, [pc, #52]	@ (80085c8 <MemManage_Handler+0x58>)
 8008594:	f005 ff44 	bl	800e420 <HAL_GPIO_WritePin>
	//todo create crash log
	f_close(&fil);
 8008598:	480c      	ldr	r0, [pc, #48]	@ (80085cc <MemManage_Handler+0x5c>)
 800859a:	f015 f9c3 	bl	801d924 <f_close>
	wanted_rool = 0;
 800859e:	4b0c      	ldr	r3, [pc, #48]	@ (80085d0 <MemManage_Handler+0x60>)
 80085a0:	f04f 0200 	mov.w	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
	wanted_pitch = 0;
 80085a6:	4b0b      	ldr	r3, [pc, #44]	@ (80085d4 <MemManage_Handler+0x64>)
 80085a8:	f04f 0200 	mov.w	r2, #0
 80085ac:	601a      	str	r2, [r3, #0]
	wanted_yaw = 0;
 80085ae:	4b0a      	ldr	r3, [pc, #40]	@ (80085d8 <MemManage_Handler+0x68>)
 80085b0:	f04f 0200 	mov.w	r2, #0
 80085b4:	601a      	str	r2, [r3, #0]
	wanted_thrust = DRON_SLOWFALING;
 80085b6:	4b09      	ldr	r3, [pc, #36]	@ (80085dc <MemManage_Handler+0x6c>)
 80085b8:	881b      	ldrh	r3, [r3, #0]
 80085ba:	b21a      	sxth	r2, r3
 80085bc:	4b08      	ldr	r3, [pc, #32]	@ (80085e0 <MemManage_Handler+0x70>)
 80085be:	801a      	strh	r2, [r3, #0]
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80085c0:	bf00      	nop
 80085c2:	e7fd      	b.n	80085c0 <MemManage_Handler+0x50>
 80085c4:	58021000 	.word	0x58021000
 80085c8:	58020400 	.word	0x58020400
 80085cc:	24001f10 	.word	0x24001f10
 80085d0:	00004054 	.word	0x00004054
 80085d4:	00004050 	.word	0x00004050
 80085d8:	00004058 	.word	0x00004058
 80085dc:	0801e7d8 	.word	0x0801e7d8
 80085e0:	00004044 	.word	0x00004044

080085e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

	LED_G_1;
 80085e8:	2201      	movs	r2, #1
 80085ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80085ee:	4812      	ldr	r0, [pc, #72]	@ (8008638 <BusFault_Handler+0x54>)
 80085f0:	f005 ff16 	bl	800e420 <HAL_GPIO_WritePin>
	LED_Y_1;
 80085f4:	2201      	movs	r2, #1
 80085f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80085fa:	4810      	ldr	r0, [pc, #64]	@ (800863c <BusFault_Handler+0x58>)
 80085fc:	f005 ff10 	bl	800e420 <HAL_GPIO_WritePin>
	LED_R_1;
 8008600:	2201      	movs	r2, #1
 8008602:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008606:	480d      	ldr	r0, [pc, #52]	@ (800863c <BusFault_Handler+0x58>)
 8008608:	f005 ff0a 	bl	800e420 <HAL_GPIO_WritePin>
	//todo create crash log
	f_close(&fil);
 800860c:	480c      	ldr	r0, [pc, #48]	@ (8008640 <BusFault_Handler+0x5c>)
 800860e:	f015 f989 	bl	801d924 <f_close>
	wanted_rool = 0;
 8008612:	4b0c      	ldr	r3, [pc, #48]	@ (8008644 <BusFault_Handler+0x60>)
 8008614:	f04f 0200 	mov.w	r2, #0
 8008618:	601a      	str	r2, [r3, #0]
	wanted_pitch = 0;
 800861a:	4b0b      	ldr	r3, [pc, #44]	@ (8008648 <BusFault_Handler+0x64>)
 800861c:	f04f 0200 	mov.w	r2, #0
 8008620:	601a      	str	r2, [r3, #0]
	wanted_yaw = 0;
 8008622:	4b0a      	ldr	r3, [pc, #40]	@ (800864c <BusFault_Handler+0x68>)
 8008624:	f04f 0200 	mov.w	r2, #0
 8008628:	601a      	str	r2, [r3, #0]
	wanted_thrust = DRON_SLOWFALING;
 800862a:	4b09      	ldr	r3, [pc, #36]	@ (8008650 <BusFault_Handler+0x6c>)
 800862c:	881b      	ldrh	r3, [r3, #0]
 800862e:	b21a      	sxth	r2, r3
 8008630:	4b08      	ldr	r3, [pc, #32]	@ (8008654 <BusFault_Handler+0x70>)
 8008632:	801a      	strh	r2, [r3, #0]
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008634:	bf00      	nop
 8008636:	e7fd      	b.n	8008634 <BusFault_Handler+0x50>
 8008638:	58021000 	.word	0x58021000
 800863c:	58020400 	.word	0x58020400
 8008640:	24001f10 	.word	0x24001f10
 8008644:	00004054 	.word	0x00004054
 8008648:	00004050 	.word	0x00004050
 800864c:	00004058 	.word	0x00004058
 8008650:	0801e7d8 	.word	0x0801e7d8
 8008654:	00004044 	.word	0x00004044

08008658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

	LED_G_0;
 800865c:	2200      	movs	r2, #0
 800865e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008662:	4812      	ldr	r0, [pc, #72]	@ (80086ac <UsageFault_Handler+0x54>)
 8008664:	f005 fedc 	bl	800e420 <HAL_GPIO_WritePin>
	LED_Y_1;
 8008668:	2201      	movs	r2, #1
 800866a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800866e:	4810      	ldr	r0, [pc, #64]	@ (80086b0 <UsageFault_Handler+0x58>)
 8008670:	f005 fed6 	bl	800e420 <HAL_GPIO_WritePin>
	LED_R_1;
 8008674:	2201      	movs	r2, #1
 8008676:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800867a:	480d      	ldr	r0, [pc, #52]	@ (80086b0 <UsageFault_Handler+0x58>)
 800867c:	f005 fed0 	bl	800e420 <HAL_GPIO_WritePin>
	//todo create crash log
	f_close(&fil);
 8008680:	480c      	ldr	r0, [pc, #48]	@ (80086b4 <UsageFault_Handler+0x5c>)
 8008682:	f015 f94f 	bl	801d924 <f_close>
	wanted_rool = 0;
 8008686:	4b0c      	ldr	r3, [pc, #48]	@ (80086b8 <UsageFault_Handler+0x60>)
 8008688:	f04f 0200 	mov.w	r2, #0
 800868c:	601a      	str	r2, [r3, #0]
	wanted_pitch = 0;
 800868e:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <UsageFault_Handler+0x64>)
 8008690:	f04f 0200 	mov.w	r2, #0
 8008694:	601a      	str	r2, [r3, #0]
	wanted_yaw = 0;
 8008696:	4b0a      	ldr	r3, [pc, #40]	@ (80086c0 <UsageFault_Handler+0x68>)
 8008698:	f04f 0200 	mov.w	r2, #0
 800869c:	601a      	str	r2, [r3, #0]
	wanted_thrust = DRON_SLOWFALING;
 800869e:	4b09      	ldr	r3, [pc, #36]	@ (80086c4 <UsageFault_Handler+0x6c>)
 80086a0:	881b      	ldrh	r3, [r3, #0]
 80086a2:	b21a      	sxth	r2, r3
 80086a4:	4b08      	ldr	r3, [pc, #32]	@ (80086c8 <UsageFault_Handler+0x70>)
 80086a6:	801a      	strh	r2, [r3, #0]
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <UsageFault_Handler+0x50>
 80086ac:	58021000 	.word	0x58021000
 80086b0:	58020400 	.word	0x58020400
 80086b4:	24001f10 	.word	0x24001f10
 80086b8:	00004054 	.word	0x00004054
 80086bc:	00004050 	.word	0x00004050
 80086c0:	00004058 	.word	0x00004058
 80086c4:	0801e7d8 	.word	0x0801e7d8
 80086c8:	00004044 	.word	0x00004044

080086cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80086cc:	b480      	push	{r7}
 80086ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80086d0:	bf00      	nop
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80086da:	b480      	push	{r7}
 80086dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80086de:	bf00      	nop
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80086e8:	b480      	push	{r7}
 80086ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80086ec:	bf00      	nop
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
	...

080086f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  FatFsCnt++;
 80086fc:	4b08      	ldr	r3, [pc, #32]	@ (8008720 <SysTick_Handler+0x28>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	3301      	adds	r3, #1
 8008702:	4a07      	ldr	r2, [pc, #28]	@ (8008720 <SysTick_Handler+0x28>)
 8008704:	6013      	str	r3, [r2, #0]
	  if(FatFsCnt >= 10)
 8008706:	4b06      	ldr	r3, [pc, #24]	@ (8008720 <SysTick_Handler+0x28>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	2b09      	cmp	r3, #9
 800870c:	d904      	bls.n	8008718 <SysTick_Handler+0x20>
	  {
	    FatFsCnt = 0;
 800870e:	4b04      	ldr	r3, [pc, #16]	@ (8008720 <SysTick_Handler+0x28>)
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]
	    SDTimer_Handler();
 8008714:	f7ff fb98 	bl	8007e48 <SDTimer_Handler>
	  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008718:	f000 fd04 	bl	8009124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800871c:	bf00      	nop
 800871e:	bd80      	pop	{r7, pc}
 8008720:	24000374 	.word	0x24000374

08008724 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8008728:	4802      	ldr	r0, [pc, #8]	@ (8008734 <DMA1_Stream0_IRQHandler+0x10>)
 800872a:	f004 f98d 	bl	800ca48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800872e:	bf00      	nop
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	240002fc 	.word	0x240002fc

08008738 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 800873c:	4802      	ldr	r0, [pc, #8]	@ (8008748 <ADC_IRQHandler+0x10>)
 800873e:	f001 fb05 	bl	8009d4c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8008742:	bf00      	nop
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	240000ac 	.word	0x240000ac

0800874c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008750:	4802      	ldr	r0, [pc, #8]	@ (800875c <TIM2_IRQHandler+0x10>)
 8008752:	f00d ff24 	bl	801659e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008756:	bf00      	nop
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	240003cc 	.word	0x240003cc

08008760 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8008764:	4802      	ldr	r0, [pc, #8]	@ (8008770 <SPI2_IRQHandler+0x10>)
 8008766:	f00d f893 	bl	8015890 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800876a:	bf00      	nop
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	240001ec 	.word	0x240001ec

08008774 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008778:	4802      	ldr	r0, [pc, #8]	@ (8008784 <USART1_IRQHandler+0x10>)
 800877a:	f00f fb6d 	bl	8017e58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800877e:	bf00      	nop
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	240004b0 	.word	0x240004b0

08008788 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 800878c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8008790:	f005 fe5f 	bl	800e452 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008794:	bf00      	nop
 8008796:	bd80      	pop	{r7, pc}

08008798 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800879c:	4802      	ldr	r0, [pc, #8]	@ (80087a8 <DMA2_Stream0_IRQHandler+0x10>)
 800879e:	f004 f953 	bl	800ca48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80087a2:	bf00      	nop
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	2400011c 	.word	0x2400011c

080087ac <I2C5_EV_IRQHandler>:

/**
  * @brief This function handles I2C5 event interrupt.
  */
void I2C5_EV_IRQHandler(void)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C5_EV_IRQn 0 */

  /* USER CODE END I2C5_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c5);
 80087b0:	4802      	ldr	r0, [pc, #8]	@ (80087bc <I2C5_EV_IRQHandler+0x10>)
 80087b2:	f006 fa43 	bl	800ec3c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C5_EV_IRQn 1 */

  /* USER CODE END I2C5_EV_IRQn 1 */
}
 80087b6:	bf00      	nop
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	24000198 	.word	0x24000198

080087c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80087c0:	b480      	push	{r7}
 80087c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80087c4:	4b32      	ldr	r3, [pc, #200]	@ (8008890 <SystemInit+0xd0>)
 80087c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087ca:	4a31      	ldr	r2, [pc, #196]	@ (8008890 <SystemInit+0xd0>)
 80087cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80087d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80087d4:	4b2f      	ldr	r3, [pc, #188]	@ (8008894 <SystemInit+0xd4>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f003 030f 	and.w	r3, r3, #15
 80087dc:	2b06      	cmp	r3, #6
 80087de:	d807      	bhi.n	80087f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80087e0:	4b2c      	ldr	r3, [pc, #176]	@ (8008894 <SystemInit+0xd4>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f023 030f 	bic.w	r3, r3, #15
 80087e8:	4a2a      	ldr	r2, [pc, #168]	@ (8008894 <SystemInit+0xd4>)
 80087ea:	f043 0307 	orr.w	r3, r3, #7
 80087ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80087f0:	4b29      	ldr	r3, [pc, #164]	@ (8008898 <SystemInit+0xd8>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a28      	ldr	r2, [pc, #160]	@ (8008898 <SystemInit+0xd8>)
 80087f6:	f043 0301 	orr.w	r3, r3, #1
 80087fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80087fc:	4b26      	ldr	r3, [pc, #152]	@ (8008898 <SystemInit+0xd8>)
 80087fe:	2200      	movs	r2, #0
 8008800:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8008802:	4b25      	ldr	r3, [pc, #148]	@ (8008898 <SystemInit+0xd8>)
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	4924      	ldr	r1, [pc, #144]	@ (8008898 <SystemInit+0xd8>)
 8008808:	4b24      	ldr	r3, [pc, #144]	@ (800889c <SystemInit+0xdc>)
 800880a:	4013      	ands	r3, r2
 800880c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800880e:	4b21      	ldr	r3, [pc, #132]	@ (8008894 <SystemInit+0xd4>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 0308 	and.w	r3, r3, #8
 8008816:	2b00      	cmp	r3, #0
 8008818:	d007      	beq.n	800882a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800881a:	4b1e      	ldr	r3, [pc, #120]	@ (8008894 <SystemInit+0xd4>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f023 030f 	bic.w	r3, r3, #15
 8008822:	4a1c      	ldr	r2, [pc, #112]	@ (8008894 <SystemInit+0xd4>)
 8008824:	f043 0307 	orr.w	r3, r3, #7
 8008828:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800882a:	4b1b      	ldr	r3, [pc, #108]	@ (8008898 <SystemInit+0xd8>)
 800882c:	2200      	movs	r2, #0
 800882e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8008830:	4b19      	ldr	r3, [pc, #100]	@ (8008898 <SystemInit+0xd8>)
 8008832:	2200      	movs	r2, #0
 8008834:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8008836:	4b18      	ldr	r3, [pc, #96]	@ (8008898 <SystemInit+0xd8>)
 8008838:	2200      	movs	r2, #0
 800883a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800883c:	4b16      	ldr	r3, [pc, #88]	@ (8008898 <SystemInit+0xd8>)
 800883e:	4a18      	ldr	r2, [pc, #96]	@ (80088a0 <SystemInit+0xe0>)
 8008840:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8008842:	4b15      	ldr	r3, [pc, #84]	@ (8008898 <SystemInit+0xd8>)
 8008844:	4a17      	ldr	r2, [pc, #92]	@ (80088a4 <SystemInit+0xe4>)
 8008846:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8008848:	4b13      	ldr	r3, [pc, #76]	@ (8008898 <SystemInit+0xd8>)
 800884a:	4a17      	ldr	r2, [pc, #92]	@ (80088a8 <SystemInit+0xe8>)
 800884c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800884e:	4b12      	ldr	r3, [pc, #72]	@ (8008898 <SystemInit+0xd8>)
 8008850:	2200      	movs	r2, #0
 8008852:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8008854:	4b10      	ldr	r3, [pc, #64]	@ (8008898 <SystemInit+0xd8>)
 8008856:	4a14      	ldr	r2, [pc, #80]	@ (80088a8 <SystemInit+0xe8>)
 8008858:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800885a:	4b0f      	ldr	r3, [pc, #60]	@ (8008898 <SystemInit+0xd8>)
 800885c:	2200      	movs	r2, #0
 800885e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8008860:	4b0d      	ldr	r3, [pc, #52]	@ (8008898 <SystemInit+0xd8>)
 8008862:	4a11      	ldr	r2, [pc, #68]	@ (80088a8 <SystemInit+0xe8>)
 8008864:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8008866:	4b0c      	ldr	r3, [pc, #48]	@ (8008898 <SystemInit+0xd8>)
 8008868:	2200      	movs	r2, #0
 800886a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800886c:	4b0a      	ldr	r3, [pc, #40]	@ (8008898 <SystemInit+0xd8>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a09      	ldr	r2, [pc, #36]	@ (8008898 <SystemInit+0xd8>)
 8008872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008876:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8008878:	4b07      	ldr	r3, [pc, #28]	@ (8008898 <SystemInit+0xd8>)
 800887a:	2200      	movs	r2, #0
 800887c:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800887e:	4b0b      	ldr	r3, [pc, #44]	@ (80088ac <SystemInit+0xec>)
 8008880:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8008884:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8008886:	bf00      	nop
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr
 8008890:	e000ed00 	.word	0xe000ed00
 8008894:	52002000 	.word	0x52002000
 8008898:	58024400 	.word	0x58024400
 800889c:	eaf6ed7f 	.word	0xeaf6ed7f
 80088a0:	02020200 	.word	0x02020200
 80088a4:	01ff0000 	.word	0x01ff0000
 80088a8:	01010280 	.word	0x01010280
 80088ac:	52004000 	.word	0x52004000

080088b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b098      	sub	sp, #96	@ 0x60
 80088b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80088b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80088ba:	2200      	movs	r2, #0
 80088bc:	601a      	str	r2, [r3, #0]
 80088be:	605a      	str	r2, [r3, #4]
 80088c0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80088c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80088c6:	2200      	movs	r2, #0
 80088c8:	601a      	str	r2, [r3, #0]
 80088ca:	605a      	str	r2, [r3, #4]
 80088cc:	609a      	str	r2, [r3, #8]
 80088ce:	60da      	str	r2, [r3, #12]
 80088d0:	611a      	str	r2, [r3, #16]
 80088d2:	615a      	str	r2, [r3, #20]
 80088d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80088d6:	1d3b      	adds	r3, r7, #4
 80088d8:	2234      	movs	r2, #52	@ 0x34
 80088da:	2100      	movs	r1, #0
 80088dc:	4618      	mov	r0, r3
 80088de:	f015 fa19 	bl	801dd14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80088e2:	4b45      	ldr	r3, [pc, #276]	@ (80089f8 <MX_TIM1_Init+0x148>)
 80088e4:	4a45      	ldr	r2, [pc, #276]	@ (80089fc <MX_TIM1_Init+0x14c>)
 80088e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 80088e8:	4b43      	ldr	r3, [pc, #268]	@ (80089f8 <MX_TIM1_Init+0x148>)
 80088ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80088ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088f0:	4b41      	ldr	r3, [pc, #260]	@ (80089f8 <MX_TIM1_Init+0x148>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256;
 80088f6:	4b40      	ldr	r3, [pc, #256]	@ (80089f8 <MX_TIM1_Init+0x148>)
 80088f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80088fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088fe:	4b3e      	ldr	r3, [pc, #248]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008900:	2200      	movs	r2, #0
 8008902:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008904:	4b3c      	ldr	r3, [pc, #240]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008906:	2200      	movs	r2, #0
 8008908:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800890a:	4b3b      	ldr	r3, [pc, #236]	@ (80089f8 <MX_TIM1_Init+0x148>)
 800890c:	2280      	movs	r2, #128	@ 0x80
 800890e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8008910:	4839      	ldr	r0, [pc, #228]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008912:	f00d fc79 	bl	8016208 <HAL_TIM_PWM_Init>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d001      	beq.n	8008920 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 800891c:	f7ff f8b8 	bl	8007a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008920:	2300      	movs	r3, #0
 8008922:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008924:	2300      	movs	r3, #0
 8008926:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008928:	2300      	movs	r3, #0
 800892a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800892c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008930:	4619      	mov	r1, r3
 8008932:	4831      	ldr	r0, [pc, #196]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008934:	f00e ff8c 	bl	8017850 <HAL_TIMEx_MasterConfigSynchronization>
 8008938:	4603      	mov	r3, r0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d001      	beq.n	8008942 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800893e:	f7ff f8a7 	bl	8007a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008942:	2360      	movs	r3, #96	@ 0x60
 8008944:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8008946:	2300      	movs	r3, #0
 8008948:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800894a:	2300      	movs	r3, #0
 800894c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800894e:	2300      	movs	r3, #0
 8008950:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008952:	2300      	movs	r3, #0
 8008954:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008956:	2300      	movs	r3, #0
 8008958:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800895a:	2300      	movs	r3, #0
 800895c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800895e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8008962:	2204      	movs	r2, #4
 8008964:	4619      	mov	r1, r3
 8008966:	4824      	ldr	r0, [pc, #144]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008968:	f00d ffbc 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	d001      	beq.n	8008976 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8008972:	f7ff f88d 	bl	8007a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008976:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800897a:	2208      	movs	r2, #8
 800897c:	4619      	mov	r1, r3
 800897e:	481e      	ldr	r0, [pc, #120]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008980:	f00d ffb0 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d001      	beq.n	800898e <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 800898a:	f7ff f881 	bl	8007a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800898e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8008992:	220c      	movs	r2, #12
 8008994:	4619      	mov	r1, r3
 8008996:	4818      	ldr	r0, [pc, #96]	@ (80089f8 <MX_TIM1_Init+0x148>)
 8008998:	f00d ffa4 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80089a2:	f7ff f875 	bl	8007a90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80089a6:	2300      	movs	r3, #0
 80089a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80089aa:	2300      	movs	r3, #0
 80089ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80089ae:	2300      	movs	r3, #0
 80089b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80089b2:	2300      	movs	r3, #0
 80089b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80089b6:	2300      	movs	r3, #0
 80089b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80089ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80089be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80089c0:	2300      	movs	r3, #0
 80089c2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80089c4:	2300      	movs	r3, #0
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80089c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80089cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80089ce:	2300      	movs	r3, #0
 80089d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80089d2:	2300      	movs	r3, #0
 80089d4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80089d6:	1d3b      	adds	r3, r7, #4
 80089d8:	4619      	mov	r1, r3
 80089da:	4807      	ldr	r0, [pc, #28]	@ (80089f8 <MX_TIM1_Init+0x148>)
 80089dc:	f00e ffd4 	bl	8017988 <HAL_TIMEx_ConfigBreakDeadTime>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d001      	beq.n	80089ea <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 80089e6:	f7ff f853 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80089ea:	4803      	ldr	r0, [pc, #12]	@ (80089f8 <MX_TIM1_Init+0x148>)
 80089ec:	f000 f9da 	bl	8008da4 <HAL_TIM_MspPostInit>

}
 80089f0:	bf00      	nop
 80089f2:	3760      	adds	r7, #96	@ 0x60
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	24000380 	.word	0x24000380
 80089fc:	40010000 	.word	0x40010000

08008a00 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b088      	sub	sp, #32
 8008a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008a06:	f107 0314 	add.w	r3, r7, #20
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	605a      	str	r2, [r3, #4]
 8008a10:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8008a12:	1d3b      	adds	r3, r7, #4
 8008a14:	2200      	movs	r2, #0
 8008a16:	601a      	str	r2, [r3, #0]
 8008a18:	605a      	str	r2, [r3, #4]
 8008a1a:	609a      	str	r2, [r3, #8]
 8008a1c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008a1e:	4b21      	ldr	r3, [pc, #132]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008a24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 274;
 8008a26:	4b1f      	ldr	r3, [pc, #124]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a28:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8008a2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a30:	2200      	movs	r2, #0
 8008a32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8008a34:	4b1b      	ldr	r3, [pc, #108]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a36:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008a3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a3c:	4b19      	ldr	r3, [pc, #100]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008a42:	4b18      	ldr	r3, [pc, #96]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a44:	2280      	movs	r2, #128	@ 0x80
 8008a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8008a48:	4816      	ldr	r0, [pc, #88]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a4a:	f00d fd51 	bl	80164f0 <HAL_TIM_IC_Init>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8008a54:	f7ff f81c 	bl	8007a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008a60:	f107 0314 	add.w	r3, r7, #20
 8008a64:	4619      	mov	r1, r3
 8008a66:	480f      	ldr	r0, [pc, #60]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a68:	f00e fef2 	bl	8017850 <HAL_TIMEx_MasterConfigSynchronization>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8008a72:	f7ff f80d 	bl	8007a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8008a76:	2300      	movs	r3, #0
 8008a78:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8008a82:	2300      	movs	r3, #0
 8008a84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8008a86:	1d3b      	adds	r3, r7, #4
 8008a88:	2200      	movs	r2, #0
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	4805      	ldr	r0, [pc, #20]	@ (8008aa4 <MX_TIM2_Init+0xa4>)
 8008a8e:	f00d fe8d 	bl	80167ac <HAL_TIM_IC_ConfigChannel>
 8008a92:	4603      	mov	r3, r0
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d001      	beq.n	8008a9c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8008a98:	f7fe fffa 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008a9c:	bf00      	nop
 8008a9e:	3720      	adds	r7, #32
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	240003cc 	.word	0x240003cc

08008aa8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b08a      	sub	sp, #40	@ 0x28
 8008aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008aae:	f107 031c 	add.w	r3, r7, #28
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	601a      	str	r2, [r3, #0]
 8008ab6:	605a      	str	r2, [r3, #4]
 8008ab8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008aba:	463b      	mov	r3, r7
 8008abc:	2200      	movs	r2, #0
 8008abe:	601a      	str	r2, [r3, #0]
 8008ac0:	605a      	str	r2, [r3, #4]
 8008ac2:	609a      	str	r2, [r3, #8]
 8008ac4:	60da      	str	r2, [r3, #12]
 8008ac6:	611a      	str	r2, [r3, #16]
 8008ac8:	615a      	str	r2, [r3, #20]
 8008aca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008acc:	4b32      	ldr	r3, [pc, #200]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008ace:	4a33      	ldr	r2, [pc, #204]	@ (8008b9c <MX_TIM3_Init+0xf4>)
 8008ad0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 28;
 8008ad2:	4b31      	ldr	r3, [pc, #196]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008ad4:	221c      	movs	r2, #28
 8008ad6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008ada:	2200      	movs	r2, #0
 8008adc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8008ade:	4b2e      	ldr	r3, [pc, #184]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008ae0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8008ae4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008ae8:	2200      	movs	r2, #0
 8008aea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008aec:	4b2a      	ldr	r3, [pc, #168]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008aee:	2200      	movs	r2, #0
 8008af0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008af2:	4829      	ldr	r0, [pc, #164]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008af4:	f00d fb88 	bl	8016208 <HAL_TIM_PWM_Init>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d001      	beq.n	8008b02 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8008afe:	f7fe ffc7 	bl	8007a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008b02:	2300      	movs	r3, #0
 8008b04:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008b06:	2300      	movs	r3, #0
 8008b08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008b0a:	f107 031c 	add.w	r3, r7, #28
 8008b0e:	4619      	mov	r1, r3
 8008b10:	4821      	ldr	r0, [pc, #132]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008b12:	f00e fe9d 	bl	8017850 <HAL_TIMEx_MasterConfigSynchronization>
 8008b16:	4603      	mov	r3, r0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d001      	beq.n	8008b20 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8008b1c:	f7fe ffb8 	bl	8007a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008b20:	2360      	movs	r3, #96	@ 0x60
 8008b22:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008b30:	463b      	mov	r3, r7
 8008b32:	2200      	movs	r2, #0
 8008b34:	4619      	mov	r1, r3
 8008b36:	4818      	ldr	r0, [pc, #96]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008b38:	f00d fed4 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d001      	beq.n	8008b46 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8008b42:	f7fe ffa5 	bl	8007a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008b46:	463b      	mov	r3, r7
 8008b48:	2204      	movs	r2, #4
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	4812      	ldr	r0, [pc, #72]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008b4e:	f00d fec9 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d001      	beq.n	8008b5c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8008b58:	f7fe ff9a 	bl	8007a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008b5c:	463b      	mov	r3, r7
 8008b5e:	2208      	movs	r2, #8
 8008b60:	4619      	mov	r1, r3
 8008b62:	480d      	ldr	r0, [pc, #52]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008b64:	f00d febe 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d001      	beq.n	8008b72 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8008b6e:	f7fe ff8f 	bl	8007a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008b72:	463b      	mov	r3, r7
 8008b74:	220c      	movs	r2, #12
 8008b76:	4619      	mov	r1, r3
 8008b78:	4807      	ldr	r0, [pc, #28]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008b7a:	f00d feb3 	bl	80168e4 <HAL_TIM_PWM_ConfigChannel>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8008b84:	f7fe ff84 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8008b88:	4803      	ldr	r0, [pc, #12]	@ (8008b98 <MX_TIM3_Init+0xf0>)
 8008b8a:	f000 f90b 	bl	8008da4 <HAL_TIM_MspPostInit>

}
 8008b8e:	bf00      	nop
 8008b90:	3728      	adds	r7, #40	@ 0x28
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	24000418 	.word	0x24000418
 8008b9c:	40000400 	.word	0x40000400

08008ba0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b088      	sub	sp, #32
 8008ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008ba6:	f107 0310 	add.w	r3, r7, #16
 8008baa:	2200      	movs	r2, #0
 8008bac:	601a      	str	r2, [r3, #0]
 8008bae:	605a      	str	r2, [r3, #4]
 8008bb0:	609a      	str	r2, [r3, #8]
 8008bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008bb4:	1d3b      	adds	r3, r7, #4
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	601a      	str	r2, [r3, #0]
 8008bba:	605a      	str	r2, [r3, #4]
 8008bbc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008bbe:	4b21      	ldr	r3, [pc, #132]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008bc0:	4a21      	ldr	r2, [pc, #132]	@ (8008c48 <MX_TIM8_Init+0xa8>)
 8008bc2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 5549;
 8008bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008bc6:	f241 52ad 	movw	r2, #5549	@ 0x15ad
 8008bca:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 9999;
 8008bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008bd4:	f242 720f 	movw	r2, #9999	@ 0x270f
 8008bd8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008bda:	4b1a      	ldr	r3, [pc, #104]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008bdc:	2200      	movs	r2, #0
 8008bde:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008be0:	4b18      	ldr	r3, [pc, #96]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008be2:	2200      	movs	r2, #0
 8008be4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008be6:	4b17      	ldr	r3, [pc, #92]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008be8:	2200      	movs	r2, #0
 8008bea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008bec:	4815      	ldr	r0, [pc, #84]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008bee:	f00d f9b0 	bl	8015f52 <HAL_TIM_Base_Init>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d001      	beq.n	8008bfc <MX_TIM8_Init+0x5c>
  {
    Error_Handler();
 8008bf8:	f7fe ff4a 	bl	8007a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008bfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c00:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008c02:	f107 0310 	add.w	r3, r7, #16
 8008c06:	4619      	mov	r1, r3
 8008c08:	480e      	ldr	r0, [pc, #56]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008c0a:	f00d ff7f 	bl	8016b0c <HAL_TIM_ConfigClockSource>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8008c14:	f7fe ff3c 	bl	8007a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008c18:	2320      	movs	r3, #32
 8008c1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8008c1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008c20:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c22:	2300      	movs	r3, #0
 8008c24:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008c26:	1d3b      	adds	r3, r7, #4
 8008c28:	4619      	mov	r1, r3
 8008c2a:	4806      	ldr	r0, [pc, #24]	@ (8008c44 <MX_TIM8_Init+0xa4>)
 8008c2c:	f00e fe10 	bl	8017850 <HAL_TIMEx_MasterConfigSynchronization>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d001      	beq.n	8008c3a <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8008c36:	f7fe ff2b 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8008c3a:	bf00      	nop
 8008c3c:	3720      	adds	r7, #32
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	24000464 	.word	0x24000464
 8008c48:	40010400 	.word	0x40010400

08008c4c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a16      	ldr	r2, [pc, #88]	@ (8008cb4 <HAL_TIM_PWM_MspInit+0x68>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d10f      	bne.n	8008c7e <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008c5e:	4b16      	ldr	r3, [pc, #88]	@ (8008cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8008c60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c64:	4a14      	ldr	r2, [pc, #80]	@ (8008cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8008c66:	f043 0301 	orr.w	r3, r3, #1
 8008c6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008c6e:	4b12      	ldr	r3, [pc, #72]	@ (8008cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8008c70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c74:	f003 0301 	and.w	r3, r3, #1
 8008c78:	60fb      	str	r3, [r7, #12]
 8008c7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008c7c:	e013      	b.n	8008ca6 <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM3)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a0e      	ldr	r2, [pc, #56]	@ (8008cbc <HAL_TIM_PWM_MspInit+0x70>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d10e      	bne.n	8008ca6 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008c88:	4b0b      	ldr	r3, [pc, #44]	@ (8008cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8008c8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8008cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8008c90:	f043 0302 	orr.w	r3, r3, #2
 8008c94:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008c98:	4b07      	ldr	r3, [pc, #28]	@ (8008cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8008c9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c9e:	f003 0302 	and.w	r3, r3, #2
 8008ca2:	60bb      	str	r3, [r7, #8]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
}
 8008ca6:	bf00      	nop
 8008ca8:	3714      	adds	r7, #20
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	40010000 	.word	0x40010000
 8008cb8:	58024400 	.word	0x58024400
 8008cbc:	40000400 	.word	0x40000400

08008cc0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b08a      	sub	sp, #40	@ 0x28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008cc8:	f107 0314 	add.w	r3, r7, #20
 8008ccc:	2200      	movs	r2, #0
 8008cce:	601a      	str	r2, [r3, #0]
 8008cd0:	605a      	str	r2, [r3, #4]
 8008cd2:	609a      	str	r2, [r3, #8]
 8008cd4:	60da      	str	r2, [r3, #12]
 8008cd6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ce0:	d135      	bne.n	8008d4e <HAL_TIM_IC_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8008d58 <HAL_TIM_IC_MspInit+0x98>)
 8008ce4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8008d58 <HAL_TIM_IC_MspInit+0x98>)
 8008cea:	f043 0301 	orr.w	r3, r3, #1
 8008cee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008cf2:	4b19      	ldr	r3, [pc, #100]	@ (8008d58 <HAL_TIM_IC_MspInit+0x98>)
 8008cf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008cf8:	f003 0301 	and.w	r3, r3, #1
 8008cfc:	613b      	str	r3, [r7, #16]
 8008cfe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d00:	4b15      	ldr	r3, [pc, #84]	@ (8008d58 <HAL_TIM_IC_MspInit+0x98>)
 8008d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d06:	4a14      	ldr	r2, [pc, #80]	@ (8008d58 <HAL_TIM_IC_MspInit+0x98>)
 8008d08:	f043 0301 	orr.w	r3, r3, #1
 8008d0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008d10:	4b11      	ldr	r3, [pc, #68]	@ (8008d58 <HAL_TIM_IC_MspInit+0x98>)
 8008d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d16:	f003 0301 	and.w	r3, r3, #1
 8008d1a:	60fb      	str	r3, [r7, #12]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d22:	2302      	movs	r3, #2
 8008d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d26:	2300      	movs	r3, #0
 8008d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d32:	f107 0314 	add.w	r3, r7, #20
 8008d36:	4619      	mov	r1, r3
 8008d38:	4808      	ldr	r0, [pc, #32]	@ (8008d5c <HAL_TIM_IC_MspInit+0x9c>)
 8008d3a:	f005 f9b1 	bl	800e0a0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2101      	movs	r1, #1
 8008d42:	201c      	movs	r0, #28
 8008d44:	f002 faad 	bl	800b2a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008d48:	201c      	movs	r0, #28
 8008d4a:	f002 fac4 	bl	800b2d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8008d4e:	bf00      	nop
 8008d50:	3728      	adds	r7, #40	@ 0x28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	58024400 	.word	0x58024400
 8008d5c:	58020000 	.word	0x58020000

08008d60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b085      	sub	sp, #20
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8008d9c <HAL_TIM_Base_MspInit+0x3c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d10e      	bne.n	8008d90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008d72:	4b0b      	ldr	r3, [pc, #44]	@ (8008da0 <HAL_TIM_Base_MspInit+0x40>)
 8008d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d78:	4a09      	ldr	r2, [pc, #36]	@ (8008da0 <HAL_TIM_Base_MspInit+0x40>)
 8008d7a:	f043 0302 	orr.w	r3, r3, #2
 8008d7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008d82:	4b07      	ldr	r3, [pc, #28]	@ (8008da0 <HAL_TIM_Base_MspInit+0x40>)
 8008d84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d88:	f003 0302 	and.w	r3, r3, #2
 8008d8c:	60fb      	str	r3, [r7, #12]
 8008d8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8008d90:	bf00      	nop
 8008d92:	3714      	adds	r7, #20
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr
 8008d9c:	40010400 	.word	0x40010400
 8008da0:	58024400 	.word	0x58024400

08008da4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b08a      	sub	sp, #40	@ 0x28
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008dac:	f107 0314 	add.w	r3, r7, #20
 8008db0:	2200      	movs	r2, #0
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	605a      	str	r2, [r3, #4]
 8008db6:	609a      	str	r2, [r3, #8]
 8008db8:	60da      	str	r2, [r3, #12]
 8008dba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a26      	ldr	r2, [pc, #152]	@ (8008e5c <HAL_TIM_MspPostInit+0xb8>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d120      	bne.n	8008e08 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008dc6:	4b26      	ldr	r3, [pc, #152]	@ (8008e60 <HAL_TIM_MspPostInit+0xbc>)
 8008dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008dcc:	4a24      	ldr	r2, [pc, #144]	@ (8008e60 <HAL_TIM_MspPostInit+0xbc>)
 8008dce:	f043 0310 	orr.w	r3, r3, #16
 8008dd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008dd6:	4b22      	ldr	r3, [pc, #136]	@ (8008e60 <HAL_TIM_MspPostInit+0xbc>)
 8008dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ddc:	f003 0310 	and.w	r3, r3, #16
 8008de0:	613b      	str	r3, [r7, #16]
 8008de2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8008de4:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8008de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dea:	2302      	movs	r3, #2
 8008dec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dee:	2300      	movs	r3, #0
 8008df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008df2:	2300      	movs	r3, #0
 8008df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008df6:	2301      	movs	r3, #1
 8008df8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008dfa:	f107 0314 	add.w	r3, r7, #20
 8008dfe:	4619      	mov	r1, r3
 8008e00:	4818      	ldr	r0, [pc, #96]	@ (8008e64 <HAL_TIM_MspPostInit+0xc0>)
 8008e02:	f005 f94d 	bl	800e0a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8008e06:	e024      	b.n	8008e52 <HAL_TIM_MspPostInit+0xae>
  else if(timHandle->Instance==TIM3)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4a16      	ldr	r2, [pc, #88]	@ (8008e68 <HAL_TIM_MspPostInit+0xc4>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d11f      	bne.n	8008e52 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e12:	4b13      	ldr	r3, [pc, #76]	@ (8008e60 <HAL_TIM_MspPostInit+0xbc>)
 8008e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e18:	4a11      	ldr	r2, [pc, #68]	@ (8008e60 <HAL_TIM_MspPostInit+0xbc>)
 8008e1a:	f043 0304 	orr.w	r3, r3, #4
 8008e1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008e22:	4b0f      	ldr	r3, [pc, #60]	@ (8008e60 <HAL_TIM_MspPostInit+0xbc>)
 8008e24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e28:	f003 0304 	and.w	r3, r3, #4
 8008e2c:	60fb      	str	r3, [r7, #12]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8008e30:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8008e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e36:	2302      	movs	r3, #2
 8008e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008e42:	2302      	movs	r3, #2
 8008e44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008e46:	f107 0314 	add.w	r3, r7, #20
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	4807      	ldr	r0, [pc, #28]	@ (8008e6c <HAL_TIM_MspPostInit+0xc8>)
 8008e4e:	f005 f927 	bl	800e0a0 <HAL_GPIO_Init>
}
 8008e52:	bf00      	nop
 8008e54:	3728      	adds	r7, #40	@ 0x28
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	40010000 	.word	0x40010000
 8008e60:	58024400 	.word	0x58024400
 8008e64:	58021000 	.word	0x58021000
 8008e68:	40000400 	.word	0x40000400
 8008e6c:	58020800 	.word	0x58020800

08008e70 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008e74:	4b22      	ldr	r3, [pc, #136]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e76:	4a23      	ldr	r2, [pc, #140]	@ (8008f04 <MX_USART1_UART_Init+0x94>)
 8008e78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008e7a:	4b21      	ldr	r3, [pc, #132]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008e80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008e82:	4b1f      	ldr	r3, [pc, #124]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e84:	2200      	movs	r2, #0
 8008e86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008e88:	4b1d      	ldr	r3, [pc, #116]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e90:	2200      	movs	r2, #0
 8008e92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008e94:	4b1a      	ldr	r3, [pc, #104]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e96:	220c      	movs	r2, #12
 8008e98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008e9a:	4b19      	ldr	r3, [pc, #100]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008ea0:	4b17      	ldr	r3, [pc, #92]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008ea6:	4b16      	ldr	r3, [pc, #88]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008eac:	4b14      	ldr	r3, [pc, #80]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008eb2:	4b13      	ldr	r3, [pc, #76]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008eb8:	4811      	ldr	r0, [pc, #68]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008eba:	f00e fe0f 	bl	8017adc <HAL_UART_Init>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d001      	beq.n	8008ec8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8008ec4:	f7fe fde4 	bl	8007a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008ec8:	2100      	movs	r1, #0
 8008eca:	480d      	ldr	r0, [pc, #52]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008ecc:	f011 fca3 	bl	801a816 <HAL_UARTEx_SetTxFifoThreshold>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d001      	beq.n	8008eda <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8008ed6:	f7fe fddb 	bl	8007a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008eda:	2100      	movs	r1, #0
 8008edc:	4808      	ldr	r0, [pc, #32]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008ede:	f011 fcd8 	bl	801a892 <HAL_UARTEx_SetRxFifoThreshold>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d001      	beq.n	8008eec <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8008ee8:	f7fe fdd2 	bl	8007a90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8008eec:	4804      	ldr	r0, [pc, #16]	@ (8008f00 <MX_USART1_UART_Init+0x90>)
 8008eee:	f011 fc59 	bl	801a7a4 <HAL_UARTEx_DisableFifoMode>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d001      	beq.n	8008efc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8008ef8:	f7fe fdca 	bl	8007a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8008efc:	bf00      	nop
 8008efe:	bd80      	pop	{r7, pc}
 8008f00:	240004b0 	.word	0x240004b0
 8008f04:	40011000 	.word	0x40011000

08008f08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b0b8      	sub	sp, #224	@ 0xe0
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f10:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8008f14:	2200      	movs	r2, #0
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	605a      	str	r2, [r3, #4]
 8008f1a:	609a      	str	r2, [r3, #8]
 8008f1c:	60da      	str	r2, [r3, #12]
 8008f1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008f20:	f107 0310 	add.w	r3, r7, #16
 8008f24:	22b8      	movs	r2, #184	@ 0xb8
 8008f26:	2100      	movs	r1, #0
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f014 fef3 	bl	801dd14 <memset>
  if(uartHandle->Instance==USART1)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a2b      	ldr	r2, [pc, #172]	@ (8008fe0 <HAL_UART_MspInit+0xd8>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d14e      	bne.n	8008fd6 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008f38:	f04f 0201 	mov.w	r2, #1
 8008f3c:	f04f 0300 	mov.w	r3, #0
 8008f40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8008f44:	2300      	movs	r3, #0
 8008f46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008f4a:	f107 0310 	add.w	r3, r7, #16
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f008 feb8 	bl	8011cc4 <HAL_RCCEx_PeriphCLKConfig>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d001      	beq.n	8008f5e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8008f5a:	f7fe fd99 	bl	8007a90 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008f5e:	4b21      	ldr	r3, [pc, #132]	@ (8008fe4 <HAL_UART_MspInit+0xdc>)
 8008f60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f64:	4a1f      	ldr	r2, [pc, #124]	@ (8008fe4 <HAL_UART_MspInit+0xdc>)
 8008f66:	f043 0310 	orr.w	r3, r3, #16
 8008f6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8008fe4 <HAL_UART_MspInit+0xdc>)
 8008f70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f74:	f003 0310 	and.w	r3, r3, #16
 8008f78:	60fb      	str	r3, [r7, #12]
 8008f7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f7c:	4b19      	ldr	r3, [pc, #100]	@ (8008fe4 <HAL_UART_MspInit+0xdc>)
 8008f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f82:	4a18      	ldr	r2, [pc, #96]	@ (8008fe4 <HAL_UART_MspInit+0xdc>)
 8008f84:	f043 0301 	orr.w	r3, r3, #1
 8008f88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008f8c:	4b15      	ldr	r3, [pc, #84]	@ (8008fe4 <HAL_UART_MspInit+0xdc>)
 8008f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f92:	f003 0301 	and.w	r3, r3, #1
 8008f96:	60bb      	str	r3, [r7, #8]
 8008f98:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8008f9a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8008f9e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008fb4:	2307      	movs	r3, #7
 8008fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fba:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	4809      	ldr	r0, [pc, #36]	@ (8008fe8 <HAL_UART_MspInit+0xe0>)
 8008fc2:	f005 f86d 	bl	800e0a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	2100      	movs	r1, #0
 8008fca:	2025      	movs	r0, #37	@ 0x25
 8008fcc:	f002 f969 	bl	800b2a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008fd0:	2025      	movs	r0, #37	@ 0x25
 8008fd2:	f002 f980 	bl	800b2d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8008fd6:	bf00      	nop
 8008fd8:	37e0      	adds	r7, #224	@ 0xe0
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	40011000 	.word	0x40011000
 8008fe4:	58024400 	.word	0x58024400
 8008fe8:	58020000 	.word	0x58020000

08008fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8008fec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009024 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008ff0:	f7ff fbe6 	bl	80087c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008ff4:	480c      	ldr	r0, [pc, #48]	@ (8009028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008ff6:	490d      	ldr	r1, [pc, #52]	@ (800902c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8009030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008ffc:	e002      	b.n	8009004 <LoopCopyDataInit>

08008ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009002:	3304      	adds	r3, #4

08009004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009008:	d3f9      	bcc.n	8008ffe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800900a:	4a0a      	ldr	r2, [pc, #40]	@ (8009034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800900c:	4c0a      	ldr	r4, [pc, #40]	@ (8009038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800900e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009010:	e001      	b.n	8009016 <LoopFillZerobss>

08009012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009014:	3204      	adds	r2, #4

08009016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009018:	d3fb      	bcc.n	8009012 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800901a:	f014 fe89 	bl	801dd30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800901e:	f7fb feb7 	bl	8004d90 <main>
  bx  lr
 8009022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8009024:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8009028:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800902c:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8009030:	08020598 	.word	0x08020598
  ldr r2, =_sbss
 8009034:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8009038:	240008ac 	.word	0x240008ac

0800903c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800903c:	e7fe      	b.n	800903c <ADC3_IRQHandler>
	...

08009040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009046:	2003      	movs	r0, #3
 8009048:	f002 f920 	bl	800b28c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800904c:	f008 fc64 	bl	8011918 <HAL_RCC_GetSysClockFreq>
 8009050:	4602      	mov	r2, r0
 8009052:	4b15      	ldr	r3, [pc, #84]	@ (80090a8 <HAL_Init+0x68>)
 8009054:	699b      	ldr	r3, [r3, #24]
 8009056:	0a1b      	lsrs	r3, r3, #8
 8009058:	f003 030f 	and.w	r3, r3, #15
 800905c:	4913      	ldr	r1, [pc, #76]	@ (80090ac <HAL_Init+0x6c>)
 800905e:	5ccb      	ldrb	r3, [r1, r3]
 8009060:	f003 031f 	and.w	r3, r3, #31
 8009064:	fa22 f303 	lsr.w	r3, r2, r3
 8009068:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800906a:	4b0f      	ldr	r3, [pc, #60]	@ (80090a8 <HAL_Init+0x68>)
 800906c:	699b      	ldr	r3, [r3, #24]
 800906e:	f003 030f 	and.w	r3, r3, #15
 8009072:	4a0e      	ldr	r2, [pc, #56]	@ (80090ac <HAL_Init+0x6c>)
 8009074:	5cd3      	ldrb	r3, [r2, r3]
 8009076:	f003 031f 	and.w	r3, r3, #31
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	fa22 f303 	lsr.w	r3, r2, r3
 8009080:	4a0b      	ldr	r2, [pc, #44]	@ (80090b0 <HAL_Init+0x70>)
 8009082:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009084:	4a0b      	ldr	r2, [pc, #44]	@ (80090b4 <HAL_Init+0x74>)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800908a:	200f      	movs	r0, #15
 800908c:	f000 f814 	bl	80090b8 <HAL_InitTick>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	e002      	b.n	80090a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800909a:	f7fe febb 	bl	8007e14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	58024400 	.word	0x58024400
 80090ac:	0801e7dc 	.word	0x0801e7dc
 80090b0:	24000008 	.word	0x24000008
 80090b4:	24000004 	.word	0x24000004

080090b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b082      	sub	sp, #8
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80090c0:	4b15      	ldr	r3, [pc, #84]	@ (8009118 <HAL_InitTick+0x60>)
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d101      	bne.n	80090cc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80090c8:	2301      	movs	r3, #1
 80090ca:	e021      	b.n	8009110 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80090cc:	4b13      	ldr	r3, [pc, #76]	@ (800911c <HAL_InitTick+0x64>)
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	4b11      	ldr	r3, [pc, #68]	@ (8009118 <HAL_InitTick+0x60>)
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	4619      	mov	r1, r3
 80090d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80090da:	fbb3 f3f1 	udiv	r3, r3, r1
 80090de:	fbb2 f3f3 	udiv	r3, r2, r3
 80090e2:	4618      	mov	r0, r3
 80090e4:	f002 f905 	bl	800b2f2 <HAL_SYSTICK_Config>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d001      	beq.n	80090f2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e00e      	b.n	8009110 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b0f      	cmp	r3, #15
 80090f6:	d80a      	bhi.n	800910e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80090f8:	2200      	movs	r2, #0
 80090fa:	6879      	ldr	r1, [r7, #4]
 80090fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009100:	f002 f8cf 	bl	800b2a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009104:	4a06      	ldr	r2, [pc, #24]	@ (8009120 <HAL_InitTick+0x68>)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	e000      	b.n	8009110 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800910e:	2301      	movs	r3, #1
}
 8009110:	4618      	mov	r0, r3
 8009112:	3708      	adds	r7, #8
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}
 8009118:	24000010 	.word	0x24000010
 800911c:	24000004 	.word	0x24000004
 8009120:	2400000c 	.word	0x2400000c

08009124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009124:	b480      	push	{r7}
 8009126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009128:	4b06      	ldr	r3, [pc, #24]	@ (8009144 <HAL_IncTick+0x20>)
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	461a      	mov	r2, r3
 800912e:	4b06      	ldr	r3, [pc, #24]	@ (8009148 <HAL_IncTick+0x24>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4413      	add	r3, r2
 8009134:	4a04      	ldr	r2, [pc, #16]	@ (8009148 <HAL_IncTick+0x24>)
 8009136:	6013      	str	r3, [r2, #0]
}
 8009138:	bf00      	nop
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	24000010 	.word	0x24000010
 8009148:	24000544 	.word	0x24000544

0800914c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800914c:	b480      	push	{r7}
 800914e:	af00      	add	r7, sp, #0
  return uwTick;
 8009150:	4b03      	ldr	r3, [pc, #12]	@ (8009160 <HAL_GetTick+0x14>)
 8009152:	681b      	ldr	r3, [r3, #0]
}
 8009154:	4618      	mov	r0, r3
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	24000544 	.word	0x24000544

08009164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800916c:	f7ff ffee 	bl	800914c <HAL_GetTick>
 8009170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917c:	d005      	beq.n	800918a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800917e:	4b0a      	ldr	r3, [pc, #40]	@ (80091a8 <HAL_Delay+0x44>)
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	461a      	mov	r2, r3
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	4413      	add	r3, r2
 8009188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800918a:	bf00      	nop
 800918c:	f7ff ffde 	bl	800914c <HAL_GetTick>
 8009190:	4602      	mov	r2, r0
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	1ad3      	subs	r3, r2, r3
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	429a      	cmp	r2, r3
 800919a:	d8f7      	bhi.n	800918c <HAL_Delay+0x28>
  {
  }
}
 800919c:	bf00      	nop
 800919e:	bf00      	nop
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	24000010 	.word	0x24000010

080091ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	431a      	orrs	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	609a      	str	r2, [r3, #8]
}
 80091c6:	bf00      	nop
 80091c8:	370c      	adds	r7, #12
 80091ca:	46bd      	mov	sp, r7
 80091cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d0:	4770      	bx	lr

080091d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b083      	sub	sp, #12
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	431a      	orrs	r2, r3
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	609a      	str	r2, [r3, #8]
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009208:	4618      	mov	r0, r3
 800920a:	370c      	adds	r7, #12
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr

08009214 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009214:	b480      	push	{r7}
 8009216:	b087      	sub	sp, #28
 8009218:	af00      	add	r7, sp, #0
 800921a:	60f8      	str	r0, [r7, #12]
 800921c:	60b9      	str	r1, [r7, #8]
 800921e:	607a      	str	r2, [r7, #4]
 8009220:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	3360      	adds	r3, #96	@ 0x60
 8009226:	461a      	mov	r2, r3
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	4413      	add	r3, r2
 800922e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	4a10      	ldr	r2, [pc, #64]	@ (8009274 <LL_ADC_SetOffset+0x60>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d10b      	bne.n	8009250 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	4313      	orrs	r3, r2
 8009246:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800924e:	e00b      	b.n	8009268 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	430b      	orrs	r3, r1
 8009262:	431a      	orrs	r2, r3
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	601a      	str	r2, [r3, #0]
}
 8009268:	bf00      	nop
 800926a:	371c      	adds	r7, #28
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr
 8009274:	58026000 	.word	0x58026000

08009278 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	3360      	adds	r3, #96	@ 0x60
 8009286:	461a      	mov	r2, r3
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	4413      	add	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8009298:	4618      	mov	r0, r3
 800929a:	3714      	adds	r7, #20
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	60b9      	str	r1, [r7, #8]
 80092ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	691b      	ldr	r3, [r3, #16]
 80092b4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	f003 031f 	and.w	r3, r3, #31
 80092be:	6879      	ldr	r1, [r7, #4]
 80092c0:	fa01 f303 	lsl.w	r3, r1, r3
 80092c4:	431a      	orrs	r2, r3
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	611a      	str	r2, [r3, #16]
}
 80092ca:	bf00      	nop
 80092cc:	3714      	adds	r7, #20
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr
	...

080092d8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80092d8:	b480      	push	{r7}
 80092da:	b087      	sub	sp, #28
 80092dc:	af00      	add	r7, sp, #0
 80092de:	60f8      	str	r0, [r7, #12]
 80092e0:	60b9      	str	r1, [r7, #8]
 80092e2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	4a0c      	ldr	r2, [pc, #48]	@ (8009318 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d00e      	beq.n	800930a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	3360      	adds	r3, #96	@ 0x60
 80092f0:	461a      	mov	r2, r3
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	4413      	add	r3, r2
 80092f8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	431a      	orrs	r2, r3
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	601a      	str	r2, [r3, #0]
  }
}
 800930a:	bf00      	nop
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	58026000 	.word	0x58026000

0800931c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	4a0c      	ldr	r2, [pc, #48]	@ (800935c <LL_ADC_SetOffsetSaturation+0x40>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d10e      	bne.n	800934e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	3360      	adds	r3, #96	@ 0x60
 8009334:	461a      	mov	r2, r3
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4413      	add	r3, r2
 800933c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	431a      	orrs	r2, r3
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800934e:	bf00      	nop
 8009350:	371c      	adds	r7, #28
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	58026000 	.word	0x58026000

08009360 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009360:	b480      	push	{r7}
 8009362:	b087      	sub	sp, #28
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4a0c      	ldr	r2, [pc, #48]	@ (80093a0 <LL_ADC_SetOffsetSign+0x40>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d10e      	bne.n	8009392 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	3360      	adds	r3, #96	@ 0x60
 8009378:	461a      	mov	r2, r3
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	4413      	add	r3, r2
 8009380:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	431a      	orrs	r2, r3
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8009392:	bf00      	nop
 8009394:	371c      	adds	r7, #28
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr
 800939e:	bf00      	nop
 80093a0:	58026000 	.word	0x58026000

080093a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b087      	sub	sp, #28
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	3360      	adds	r3, #96	@ 0x60
 80093b4:	461a      	mov	r2, r3
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	009b      	lsls	r3, r3, #2
 80093ba:	4413      	add	r3, r2
 80093bc:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	4a0c      	ldr	r2, [pc, #48]	@ (80093f4 <LL_ADC_SetOffsetState+0x50>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d108      	bne.n	80093d8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	431a      	orrs	r2, r3
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80093d6:	e007      	b.n	80093e8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	431a      	orrs	r2, r3
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	601a      	str	r2, [r3, #0]
}
 80093e8:	bf00      	nop
 80093ea:	371c      	adds	r7, #28
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr
 80093f4:	58026000 	.word	0x58026000

080093f8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009408:	2b00      	cmp	r3, #0
 800940a:	d101      	bne.n	8009410 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800940c:	2301      	movs	r3, #1
 800940e:	e000      	b.n	8009412 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009410:	2300      	movs	r3, #0
}
 8009412:	4618      	mov	r0, r3
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr

0800941e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800941e:	b480      	push	{r7}
 8009420:	b087      	sub	sp, #28
 8009422:	af00      	add	r7, sp, #0
 8009424:	60f8      	str	r0, [r7, #12]
 8009426:	60b9      	str	r1, [r7, #8]
 8009428:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	3330      	adds	r3, #48	@ 0x30
 800942e:	461a      	mov	r2, r3
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	0a1b      	lsrs	r3, r3, #8
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	f003 030c 	and.w	r3, r3, #12
 800943a:	4413      	add	r3, r2
 800943c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	f003 031f 	and.w	r3, r3, #31
 8009448:	211f      	movs	r1, #31
 800944a:	fa01 f303 	lsl.w	r3, r1, r3
 800944e:	43db      	mvns	r3, r3
 8009450:	401a      	ands	r2, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	0e9b      	lsrs	r3, r3, #26
 8009456:	f003 011f 	and.w	r1, r3, #31
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	f003 031f 	and.w	r3, r3, #31
 8009460:	fa01 f303 	lsl.w	r3, r1, r3
 8009464:	431a      	orrs	r2, r3
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800946a:	bf00      	nop
 800946c:	371c      	adds	r7, #28
 800946e:	46bd      	mov	sp, r7
 8009470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009474:	4770      	bx	lr

08009476 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8009476:	b480      	push	{r7}
 8009478:	b083      	sub	sp, #12
 800947a:	af00      	add	r7, sp, #0
 800947c:	6078      	str	r0, [r7, #4]
 800947e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	f023 0203 	bic.w	r2, r3, #3
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	431a      	orrs	r2, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	60da      	str	r2, [r3, #12]
}
 8009490:	bf00      	nop
 8009492:	370c      	adds	r7, #12
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr

0800949c <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	f043 0201 	orr.w	r2, r3, #1
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	60da      	str	r2, [r3, #12]
}
 80094b0:	bf00      	nop
 80094b2:	370c      	adds	r7, #12
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a08      	ldr	r2, [pc, #32]	@ (80094ec <LL_ADC_REG_SetDMATransferMode+0x30>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d107      	bne.n	80094de <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	f023 0203 	bic.w	r2, r3, #3
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	431a      	orrs	r2, r3
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	60da      	str	r2, [r3, #12]
  }
}
 80094de:	bf00      	nop
 80094e0:	370c      	adds	r7, #12
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr
 80094ea:	bf00      	nop
 80094ec:	58026000 	.word	0x58026000

080094f0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b083      	sub	sp, #12
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094fc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8009500:	2b00      	cmp	r3, #0
 8009502:	d101      	bne.n	8009508 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8009504:	2301      	movs	r3, #1
 8009506:	e000      	b.n	800950a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8009508:	2300      	movs	r3, #0
}
 800950a:	4618      	mov	r0, r3
 800950c:	370c      	adds	r7, #12
 800950e:	46bd      	mov	sp, r7
 8009510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009514:	4770      	bx	lr

08009516 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009516:	b480      	push	{r7}
 8009518:	b087      	sub	sp, #28
 800951a:	af00      	add	r7, sp, #0
 800951c:	60f8      	str	r0, [r7, #12]
 800951e:	60b9      	str	r1, [r7, #8]
 8009520:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	3314      	adds	r3, #20
 8009526:	461a      	mov	r2, r3
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	0e5b      	lsrs	r3, r3, #25
 800952c:	009b      	lsls	r3, r3, #2
 800952e:	f003 0304 	and.w	r3, r3, #4
 8009532:	4413      	add	r3, r2
 8009534:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	0d1b      	lsrs	r3, r3, #20
 800953e:	f003 031f 	and.w	r3, r3, #31
 8009542:	2107      	movs	r1, #7
 8009544:	fa01 f303 	lsl.w	r3, r1, r3
 8009548:	43db      	mvns	r3, r3
 800954a:	401a      	ands	r2, r3
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	0d1b      	lsrs	r3, r3, #20
 8009550:	f003 031f 	and.w	r3, r3, #31
 8009554:	6879      	ldr	r1, [r7, #4]
 8009556:	fa01 f303 	lsl.w	r3, r1, r3
 800955a:	431a      	orrs	r2, r3
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009560:	bf00      	nop
 8009562:	371c      	adds	r7, #28
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr

0800956c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800956c:	b480      	push	{r7}
 800956e:	b085      	sub	sp, #20
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	4a1a      	ldr	r2, [pc, #104]	@ (80095e4 <LL_ADC_SetChannelSingleDiff+0x78>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d115      	bne.n	80095ac <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800958c:	43db      	mvns	r3, r3
 800958e:	401a      	ands	r2, r3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f003 0318 	and.w	r3, r3, #24
 8009596:	4914      	ldr	r1, [pc, #80]	@ (80095e8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8009598:	40d9      	lsrs	r1, r3
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	400b      	ands	r3, r1
 800959e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095a2:	431a      	orrs	r2, r3
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80095aa:	e014      	b.n	80095d6 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095b8:	43db      	mvns	r3, r3
 80095ba:	401a      	ands	r2, r3
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f003 0318 	and.w	r3, r3, #24
 80095c2:	4909      	ldr	r1, [pc, #36]	@ (80095e8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80095c4:	40d9      	lsrs	r1, r3
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	400b      	ands	r3, r1
 80095ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095ce:	431a      	orrs	r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80095d6:	bf00      	nop
 80095d8:	3714      	adds	r7, #20
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr
 80095e2:	bf00      	nop
 80095e4:	58026000 	.word	0x58026000
 80095e8:	000fffff 	.word	0x000fffff

080095ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f003 031f 	and.w	r3, r3, #31
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8009618:	4618      	mov	r0, r3
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	689a      	ldr	r2, [r3, #8]
 8009630:	4b04      	ldr	r3, [pc, #16]	@ (8009644 <LL_ADC_DisableDeepPowerDown+0x20>)
 8009632:	4013      	ands	r3, r2
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	6093      	str	r3, [r2, #8]
}
 8009638:	bf00      	nop
 800963a:	370c      	adds	r7, #12
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr
 8009644:	5fffffc0 	.word	0x5fffffc0

08009648 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009658:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800965c:	d101      	bne.n	8009662 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800965e:	2301      	movs	r3, #1
 8009660:	e000      	b.n	8009664 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8009662:	2300      	movs	r3, #0
}
 8009664:	4618      	mov	r0, r3
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	689a      	ldr	r2, [r3, #8]
 800967c:	4b05      	ldr	r3, [pc, #20]	@ (8009694 <LL_ADC_EnableInternalRegulator+0x24>)
 800967e:	4013      	ands	r3, r2
 8009680:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009688:	bf00      	nop
 800968a:	370c      	adds	r7, #12
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr
 8009694:	6fffffc0 	.word	0x6fffffc0

08009698 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096ac:	d101      	bne.n	80096b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e000      	b.n	80096b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	370c      	adds	r7, #12
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	689a      	ldr	r2, [r3, #8]
 80096cc:	4b05      	ldr	r3, [pc, #20]	@ (80096e4 <LL_ADC_Enable+0x24>)
 80096ce:	4013      	ands	r3, r2
 80096d0:	f043 0201 	orr.w	r2, r3, #1
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr
 80096e4:	7fffffc0 	.word	0x7fffffc0

080096e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b083      	sub	sp, #12
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	f003 0301 	and.w	r3, r3, #1
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d101      	bne.n	8009700 <LL_ADC_IsEnabled+0x18>
 80096fc:	2301      	movs	r3, #1
 80096fe:	e000      	b.n	8009702 <LL_ADC_IsEnabled+0x1a>
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	370c      	adds	r7, #12
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
	...

08009710 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	689a      	ldr	r2, [r3, #8]
 800971c:	4b05      	ldr	r3, [pc, #20]	@ (8009734 <LL_ADC_REG_StartConversion+0x24>)
 800971e:	4013      	ands	r3, r2
 8009720:	f043 0204 	orr.w	r2, r3, #4
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009728:	bf00      	nop
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr
 8009734:	7fffffc0 	.word	0x7fffffc0

08009738 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	f003 0304 	and.w	r3, r3, #4
 8009748:	2b04      	cmp	r3, #4
 800974a:	d101      	bne.n	8009750 <LL_ADC_REG_IsConversionOngoing+0x18>
 800974c:	2301      	movs	r3, #1
 800974e:	e000      	b.n	8009752 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	370c      	adds	r7, #12
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr

0800975e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800975e:	b480      	push	{r7}
 8009760:	b083      	sub	sp, #12
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	f003 0308 	and.w	r3, r3, #8
 800976e:	2b08      	cmp	r3, #8
 8009770:	d101      	bne.n	8009776 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009772:	2301      	movs	r3, #1
 8009774:	e000      	b.n	8009778 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009776:	2300      	movs	r3, #0
}
 8009778:	4618      	mov	r0, r3
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009784:	b590      	push	{r4, r7, lr}
 8009786:	b089      	sub	sp, #36	@ 0x24
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800978c:	2300      	movs	r3, #0
 800978e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009790:	2300      	movs	r3, #0
 8009792:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800979a:	2301      	movs	r3, #1
 800979c:	e1ee      	b.n	8009b7c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	691b      	ldr	r3, [r3, #16]
 80097a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d109      	bne.n	80097c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f7f9 ff57 	bl	8003660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2200      	movs	r2, #0
 80097bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7ff ff3f 	bl	8009648 <LL_ADC_IsDeepPowerDownEnabled>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d004      	beq.n	80097da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7ff ff25 	bl	8009624 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4618      	mov	r0, r3
 80097e0:	f7ff ff5a 	bl	8009698 <LL_ADC_IsInternalRegulatorEnabled>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d114      	bne.n	8009814 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4618      	mov	r0, r3
 80097f0:	f7ff ff3e 	bl	8009670 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80097f4:	4b8e      	ldr	r3, [pc, #568]	@ (8009a30 <HAL_ADC_Init+0x2ac>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	099b      	lsrs	r3, r3, #6
 80097fa:	4a8e      	ldr	r2, [pc, #568]	@ (8009a34 <HAL_ADC_Init+0x2b0>)
 80097fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009800:	099b      	lsrs	r3, r3, #6
 8009802:	3301      	adds	r3, #1
 8009804:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009806:	e002      	b.n	800980e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	3b01      	subs	r3, #1
 800980c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1f9      	bne.n	8009808 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4618      	mov	r0, r3
 800981a:	f7ff ff3d 	bl	8009698 <LL_ADC_IsInternalRegulatorEnabled>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d10d      	bne.n	8009840 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009828:	f043 0210 	orr.w	r2, r3, #16
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009834:	f043 0201 	orr.w	r2, r3, #1
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800983c:	2301      	movs	r3, #1
 800983e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4618      	mov	r0, r3
 8009846:	f7ff ff77 	bl	8009738 <LL_ADC_REG_IsConversionOngoing>
 800984a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009850:	f003 0310 	and.w	r3, r3, #16
 8009854:	2b00      	cmp	r3, #0
 8009856:	f040 8188 	bne.w	8009b6a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	2b00      	cmp	r3, #0
 800985e:	f040 8184 	bne.w	8009b6a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009866:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800986a:	f043 0202 	orr.w	r2, r3, #2
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4618      	mov	r0, r3
 8009878:	f7ff ff36 	bl	80096e8 <LL_ADC_IsEnabled>
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d136      	bne.n	80098f0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a6c      	ldr	r2, [pc, #432]	@ (8009a38 <HAL_ADC_Init+0x2b4>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d004      	beq.n	8009896 <HAL_ADC_Init+0x112>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a6a      	ldr	r2, [pc, #424]	@ (8009a3c <HAL_ADC_Init+0x2b8>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d10e      	bne.n	80098b4 <HAL_ADC_Init+0x130>
 8009896:	4868      	ldr	r0, [pc, #416]	@ (8009a38 <HAL_ADC_Init+0x2b4>)
 8009898:	f7ff ff26 	bl	80096e8 <LL_ADC_IsEnabled>
 800989c:	4604      	mov	r4, r0
 800989e:	4867      	ldr	r0, [pc, #412]	@ (8009a3c <HAL_ADC_Init+0x2b8>)
 80098a0:	f7ff ff22 	bl	80096e8 <LL_ADC_IsEnabled>
 80098a4:	4603      	mov	r3, r0
 80098a6:	4323      	orrs	r3, r4
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	bf0c      	ite	eq
 80098ac:	2301      	moveq	r3, #1
 80098ae:	2300      	movne	r3, #0
 80098b0:	b2db      	uxtb	r3, r3
 80098b2:	e008      	b.n	80098c6 <HAL_ADC_Init+0x142>
 80098b4:	4862      	ldr	r0, [pc, #392]	@ (8009a40 <HAL_ADC_Init+0x2bc>)
 80098b6:	f7ff ff17 	bl	80096e8 <LL_ADC_IsEnabled>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	bf0c      	ite	eq
 80098c0:	2301      	moveq	r3, #1
 80098c2:	2300      	movne	r3, #0
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d012      	beq.n	80098f0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a5a      	ldr	r2, [pc, #360]	@ (8009a38 <HAL_ADC_Init+0x2b4>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d004      	beq.n	80098de <HAL_ADC_Init+0x15a>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a58      	ldr	r2, [pc, #352]	@ (8009a3c <HAL_ADC_Init+0x2b8>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d101      	bne.n	80098e2 <HAL_ADC_Init+0x15e>
 80098de:	4a59      	ldr	r2, [pc, #356]	@ (8009a44 <HAL_ADC_Init+0x2c0>)
 80098e0:	e000      	b.n	80098e4 <HAL_ADC_Init+0x160>
 80098e2:	4a59      	ldr	r2, [pc, #356]	@ (8009a48 <HAL_ADC_Init+0x2c4>)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	4619      	mov	r1, r3
 80098ea:	4610      	mov	r0, r2
 80098ec:	f7ff fc5e 	bl	80091ac <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a52      	ldr	r2, [pc, #328]	@ (8009a40 <HAL_ADC_Init+0x2bc>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d129      	bne.n	800994e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	7e5b      	ldrb	r3, [r3, #25]
 80098fe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8009904:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800990a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	2b08      	cmp	r3, #8
 8009912:	d013      	beq.n	800993c <HAL_ADC_Init+0x1b8>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	689b      	ldr	r3, [r3, #8]
 8009918:	2b0c      	cmp	r3, #12
 800991a:	d00d      	beq.n	8009938 <HAL_ADC_Init+0x1b4>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	2b1c      	cmp	r3, #28
 8009922:	d007      	beq.n	8009934 <HAL_ADC_Init+0x1b0>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	2b18      	cmp	r3, #24
 800992a:	d101      	bne.n	8009930 <HAL_ADC_Init+0x1ac>
 800992c:	2318      	movs	r3, #24
 800992e:	e006      	b.n	800993e <HAL_ADC_Init+0x1ba>
 8009930:	2300      	movs	r3, #0
 8009932:	e004      	b.n	800993e <HAL_ADC_Init+0x1ba>
 8009934:	2310      	movs	r3, #16
 8009936:	e002      	b.n	800993e <HAL_ADC_Init+0x1ba>
 8009938:	2308      	movs	r3, #8
 800993a:	e000      	b.n	800993e <HAL_ADC_Init+0x1ba>
 800993c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800993e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009946:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8009948:	4313      	orrs	r3, r2
 800994a:	61bb      	str	r3, [r7, #24]
 800994c:	e00e      	b.n	800996c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	7e5b      	ldrb	r3, [r3, #25]
 8009952:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8009958:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800995e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009966:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8009968:	4313      	orrs	r3, r2
 800996a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009972:	2b01      	cmp	r3, #1
 8009974:	d106      	bne.n	8009984 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800997a:	3b01      	subs	r3, #1
 800997c:	045b      	lsls	r3, r3, #17
 800997e:	69ba      	ldr	r2, [r7, #24]
 8009980:	4313      	orrs	r3, r2
 8009982:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009988:	2b00      	cmp	r3, #0
 800998a:	d009      	beq.n	80099a0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009990:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009998:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800999a:	69ba      	ldr	r2, [r7, #24]
 800999c:	4313      	orrs	r3, r2
 800999e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a26      	ldr	r2, [pc, #152]	@ (8009a40 <HAL_ADC_Init+0x2bc>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d115      	bne.n	80099d6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68da      	ldr	r2, [r3, #12]
 80099b0:	4b26      	ldr	r3, [pc, #152]	@ (8009a4c <HAL_ADC_Init+0x2c8>)
 80099b2:	4013      	ands	r3, r2
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	6812      	ldr	r2, [r2, #0]
 80099b8:	69b9      	ldr	r1, [r7, #24]
 80099ba:	430b      	orrs	r3, r1
 80099bc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	430a      	orrs	r2, r1
 80099d2:	611a      	str	r2, [r3, #16]
 80099d4:	e009      	b.n	80099ea <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68da      	ldr	r2, [r3, #12]
 80099dc:	4b1c      	ldr	r3, [pc, #112]	@ (8009a50 <HAL_ADC_Init+0x2cc>)
 80099de:	4013      	ands	r3, r2
 80099e0:	687a      	ldr	r2, [r7, #4]
 80099e2:	6812      	ldr	r2, [r2, #0]
 80099e4:	69b9      	ldr	r1, [r7, #24]
 80099e6:	430b      	orrs	r3, r1
 80099e8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7ff fea2 	bl	8009738 <LL_ADC_REG_IsConversionOngoing>
 80099f4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7ff feaf 	bl	800975e <LL_ADC_INJ_IsConversionOngoing>
 8009a00:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	f040 808e 	bne.w	8009b26 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f040 808a 	bne.w	8009b26 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a0a      	ldr	r2, [pc, #40]	@ (8009a40 <HAL_ADC_Init+0x2bc>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d11b      	bne.n	8009a54 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	7e1b      	ldrb	r3, [r3, #24]
 8009a20:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009a28:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	61bb      	str	r3, [r7, #24]
 8009a2e:	e018      	b.n	8009a62 <HAL_ADC_Init+0x2de>
 8009a30:	24000004 	.word	0x24000004
 8009a34:	053e2d63 	.word	0x053e2d63
 8009a38:	40022000 	.word	0x40022000
 8009a3c:	40022100 	.word	0x40022100
 8009a40:	58026000 	.word	0x58026000
 8009a44:	40022300 	.word	0x40022300
 8009a48:	58026300 	.word	0x58026300
 8009a4c:	fff04007 	.word	0xfff04007
 8009a50:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	7e1b      	ldrb	r3, [r3, #24]
 8009a58:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68da      	ldr	r2, [r3, #12]
 8009a68:	4b46      	ldr	r3, [pc, #280]	@ (8009b84 <HAL_ADC_Init+0x400>)
 8009a6a:	4013      	ands	r3, r2
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	6812      	ldr	r2, [r2, #0]
 8009a70:	69b9      	ldr	r1, [r7, #24]
 8009a72:	430b      	orrs	r3, r1
 8009a74:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	d137      	bne.n	8009af0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a84:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8009b88 <HAL_ADC_Init+0x404>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d116      	bne.n	8009abe <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	691a      	ldr	r2, [r3, #16]
 8009a96:	4b3d      	ldr	r3, [pc, #244]	@ (8009b8c <HAL_ADC_Init+0x408>)
 8009a98:	4013      	ands	r3, r2
 8009a9a:	687a      	ldr	r2, [r7, #4]
 8009a9c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8009a9e:	687a      	ldr	r2, [r7, #4]
 8009aa0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009aa2:	4311      	orrs	r1, r2
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009aa8:	4311      	orrs	r1, r2
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009aae:	430a      	orrs	r2, r1
 8009ab0:	431a      	orrs	r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f042 0201 	orr.w	r2, r2, #1
 8009aba:	611a      	str	r2, [r3, #16]
 8009abc:	e020      	b.n	8009b00 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	691a      	ldr	r2, [r3, #16]
 8009ac4:	4b32      	ldr	r3, [pc, #200]	@ (8009b90 <HAL_ADC_Init+0x40c>)
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009acc:	3a01      	subs	r2, #1
 8009ace:	0411      	lsls	r1, r2, #16
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009ad4:	4311      	orrs	r1, r2
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009ada:	4311      	orrs	r1, r2
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009ae0:	430a      	orrs	r2, r1
 8009ae2:	431a      	orrs	r2, r3
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f042 0201 	orr.w	r2, r2, #1
 8009aec:	611a      	str	r2, [r3, #16]
 8009aee:	e007      	b.n	8009b00 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	691a      	ldr	r2, [r3, #16]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f022 0201 	bic.w	r2, r2, #1
 8009afe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	430a      	orrs	r2, r1
 8009b14:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8009b88 <HAL_ADC_Init+0x404>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d002      	beq.n	8009b26 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f001 f9c3 	bl	800aeac <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	691b      	ldr	r3, [r3, #16]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d10c      	bne.n	8009b48 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b34:	f023 010f 	bic.w	r1, r3, #15
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	69db      	ldr	r3, [r3, #28]
 8009b3c:	1e5a      	subs	r2, r3, #1
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b46:	e007      	b.n	8009b58 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f022 020f 	bic.w	r2, r2, #15
 8009b56:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b5c:	f023 0303 	bic.w	r3, r3, #3
 8009b60:	f043 0201 	orr.w	r2, r3, #1
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	661a      	str	r2, [r3, #96]	@ 0x60
 8009b68:	e007      	b.n	8009b7a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b6e:	f043 0210 	orr.w	r2, r3, #16
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009b7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3724      	adds	r7, #36	@ 0x24
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd90      	pop	{r4, r7, pc}
 8009b84:	ffffbffc 	.word	0xffffbffc
 8009b88:	58026000 	.word	0x58026000
 8009b8c:	fc00f81f 	.word	0xfc00f81f
 8009b90:	fc00f81e 	.word	0xfc00f81e

08009b94 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	4a60      	ldr	r2, [pc, #384]	@ (8009d28 <HAL_ADC_Start_DMA+0x194>)
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d004      	beq.n	8009bb4 <HAL_ADC_Start_DMA+0x20>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a5f      	ldr	r2, [pc, #380]	@ (8009d2c <HAL_ADC_Start_DMA+0x198>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d101      	bne.n	8009bb8 <HAL_ADC_Start_DMA+0x24>
 8009bb4:	4b5e      	ldr	r3, [pc, #376]	@ (8009d30 <HAL_ADC_Start_DMA+0x19c>)
 8009bb6:	e000      	b.n	8009bba <HAL_ADC_Start_DMA+0x26>
 8009bb8:	4b5e      	ldr	r3, [pc, #376]	@ (8009d34 <HAL_ADC_Start_DMA+0x1a0>)
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7ff fd16 	bl	80095ec <LL_ADC_GetMultimode>
 8009bc0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7ff fdb6 	bl	8009738 <LL_ADC_REG_IsConversionOngoing>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	f040 80a2 	bne.w	8009d18 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d101      	bne.n	8009be2 <HAL_ADC_Start_DMA+0x4e>
 8009bde:	2302      	movs	r3, #2
 8009be0:	e09d      	b.n	8009d1e <HAL_ADC_Start_DMA+0x18a>
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2201      	movs	r2, #1
 8009be6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d006      	beq.n	8009bfe <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	2b05      	cmp	r3, #5
 8009bf4:	d003      	beq.n	8009bfe <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	2b09      	cmp	r3, #9
 8009bfa:	f040 8086 	bne.w	8009d0a <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8009bfe:	68f8      	ldr	r0, [r7, #12]
 8009c00:	f001 f836 	bl	800ac70 <ADC_Enable>
 8009c04:	4603      	mov	r3, r0
 8009c06:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8009c08:	7dfb      	ldrb	r3, [r7, #23]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d178      	bne.n	8009d00 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009c12:	4b49      	ldr	r3, [pc, #292]	@ (8009d38 <HAL_ADC_Start_DMA+0x1a4>)
 8009c14:	4013      	ands	r3, r2
 8009c16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a42      	ldr	r2, [pc, #264]	@ (8009d2c <HAL_ADC_Start_DMA+0x198>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d002      	beq.n	8009c2e <HAL_ADC_Start_DMA+0x9a>
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	e000      	b.n	8009c30 <HAL_ADC_Start_DMA+0x9c>
 8009c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8009d28 <HAL_ADC_Start_DMA+0x194>)
 8009c30:	68fa      	ldr	r2, [r7, #12]
 8009c32:	6812      	ldr	r2, [r2, #0]
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d002      	beq.n	8009c3e <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d105      	bne.n	8009c4a <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c42:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d006      	beq.n	8009c64 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c5a:	f023 0206 	bic.w	r2, r3, #6
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	665a      	str	r2, [r3, #100]	@ 0x64
 8009c62:	e002      	b.n	8009c6a <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2200      	movs	r2, #0
 8009c68:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c6e:	4a33      	ldr	r2, [pc, #204]	@ (8009d3c <HAL_ADC_Start_DMA+0x1a8>)
 8009c70:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c76:	4a32      	ldr	r2, [pc, #200]	@ (8009d40 <HAL_ADC_Start_DMA+0x1ac>)
 8009c78:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c7e:	4a31      	ldr	r2, [pc, #196]	@ (8009d44 <HAL_ADC_Start_DMA+0x1b0>)
 8009c80:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	221c      	movs	r2, #28
 8009c88:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	685a      	ldr	r2, [r3, #4]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f042 0210 	orr.w	r2, r2, #16
 8009ca0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4a28      	ldr	r2, [pc, #160]	@ (8009d48 <HAL_ADC_Start_DMA+0x1b4>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d10f      	bne.n	8009ccc <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009cb6:	005b      	lsls	r3, r3, #1
 8009cb8:	4619      	mov	r1, r3
 8009cba:	4610      	mov	r0, r2
 8009cbc:	f7ff fbfe 	bl	80094bc <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7ff fbe9 	bl	800949c <LL_ADC_EnableDMAReq>
 8009cca:	e007      	b.n	8009cdc <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	4610      	mov	r0, r2
 8009cd8:	f7ff fbcd 	bl	8009476 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	3340      	adds	r3, #64	@ 0x40
 8009ce6:	4619      	mov	r1, r3
 8009ce8:	68ba      	ldr	r2, [r7, #8]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f001 fede 	bl	800baac <HAL_DMA_Start_IT>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7ff fd09 	bl	8009710 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8009cfe:	e00d      	b.n	8009d1c <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8009d08:	e008      	b.n	8009d1c <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8009d16:	e001      	b.n	8009d1c <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009d18:	2302      	movs	r3, #2
 8009d1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3718      	adds	r7, #24
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}
 8009d26:	bf00      	nop
 8009d28:	40022000 	.word	0x40022000
 8009d2c:	40022100 	.word	0x40022100
 8009d30:	40022300 	.word	0x40022300
 8009d34:	58026300 	.word	0x58026300
 8009d38:	fffff0fe 	.word	0xfffff0fe
 8009d3c:	0800ad85 	.word	0x0800ad85
 8009d40:	0800ae5d 	.word	0x0800ae5d
 8009d44:	0800ae79 	.word	0x0800ae79
 8009d48:	58026000 	.word	0x58026000

08009d4c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b08a      	sub	sp, #40	@ 0x28
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8009d54:	2300      	movs	r3, #0
 8009d56:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a87      	ldr	r2, [pc, #540]	@ (8009f8c <HAL_ADC_IRQHandler+0x240>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d004      	beq.n	8009d7c <HAL_ADC_IRQHandler+0x30>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a86      	ldr	r2, [pc, #536]	@ (8009f90 <HAL_ADC_IRQHandler+0x244>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d101      	bne.n	8009d80 <HAL_ADC_IRQHandler+0x34>
 8009d7c:	4b85      	ldr	r3, [pc, #532]	@ (8009f94 <HAL_ADC_IRQHandler+0x248>)
 8009d7e:	e000      	b.n	8009d82 <HAL_ADC_IRQHandler+0x36>
 8009d80:	4b85      	ldr	r3, [pc, #532]	@ (8009f98 <HAL_ADC_IRQHandler+0x24c>)
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7ff fc32 	bl	80095ec <LL_ADC_GetMultimode>
 8009d88:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8009d8a:	69fb      	ldr	r3, [r7, #28]
 8009d8c:	f003 0302 	and.w	r3, r3, #2
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d017      	beq.n	8009dc4 <HAL_ADC_IRQHandler+0x78>
 8009d94:	69bb      	ldr	r3, [r7, #24]
 8009d96:	f003 0302 	and.w	r3, r3, #2
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d012      	beq.n	8009dc4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009da2:	f003 0310 	and.w	r3, r3, #16
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d105      	bne.n	8009db6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dae:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f001 f98e 	bl	800b0d8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	2202      	movs	r2, #2
 8009dc2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	f003 0304 	and.w	r3, r3, #4
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d004      	beq.n	8009dd8 <HAL_ADC_IRQHandler+0x8c>
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	f003 0304 	and.w	r3, r3, #4
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d10a      	bne.n	8009dee <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009dd8:	69fb      	ldr	r3, [r7, #28]
 8009dda:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 8083 	beq.w	8009eea <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009de4:	69bb      	ldr	r3, [r7, #24]
 8009de6:	f003 0308 	and.w	r3, r3, #8
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d07d      	beq.n	8009eea <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009df2:	f003 0310 	and.w	r3, r3, #16
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d105      	bne.n	8009e06 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dfe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7ff faf4 	bl	80093f8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d062      	beq.n	8009edc <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a5d      	ldr	r2, [pc, #372]	@ (8009f90 <HAL_ADC_IRQHandler+0x244>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d002      	beq.n	8009e26 <HAL_ADC_IRQHandler+0xda>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	e000      	b.n	8009e28 <HAL_ADC_IRQHandler+0xdc>
 8009e26:	4b59      	ldr	r3, [pc, #356]	@ (8009f8c <HAL_ADC_IRQHandler+0x240>)
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	6812      	ldr	r2, [r2, #0]
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d008      	beq.n	8009e42 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d005      	beq.n	8009e42 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	2b05      	cmp	r3, #5
 8009e3a:	d002      	beq.n	8009e42 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009e3c:	697b      	ldr	r3, [r7, #20]
 8009e3e:	2b09      	cmp	r3, #9
 8009e40:	d104      	bne.n	8009e4c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	68db      	ldr	r3, [r3, #12]
 8009e48:	623b      	str	r3, [r7, #32]
 8009e4a:	e00c      	b.n	8009e66 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a4f      	ldr	r2, [pc, #316]	@ (8009f90 <HAL_ADC_IRQHandler+0x244>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d002      	beq.n	8009e5c <HAL_ADC_IRQHandler+0x110>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	e000      	b.n	8009e5e <HAL_ADC_IRQHandler+0x112>
 8009e5c:	4b4b      	ldr	r3, [pc, #300]	@ (8009f8c <HAL_ADC_IRQHandler+0x240>)
 8009e5e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8009e66:	6a3b      	ldr	r3, [r7, #32]
 8009e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d135      	bne.n	8009edc <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f003 0308 	and.w	r3, r3, #8
 8009e7a:	2b08      	cmp	r3, #8
 8009e7c:	d12e      	bne.n	8009edc <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7ff fc58 	bl	8009738 <LL_ADC_REG_IsConversionOngoing>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d11a      	bne.n	8009ec4 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	685a      	ldr	r2, [r3, #4]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f022 020c 	bic.w	r2, r2, #12
 8009e9c:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ea2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009eae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d112      	bne.n	8009edc <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009eba:	f043 0201 	orr.w	r2, r3, #1
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	661a      	str	r2, [r3, #96]	@ 0x60
 8009ec2:	e00b      	b.n	8009edc <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ec8:	f043 0210 	orr.w	r2, r3, #16
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ed4:	f043 0201 	orr.w	r2, r3, #1
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 f96f 	bl	800a1c0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	220c      	movs	r2, #12
 8009ee8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8009eea:	69fb      	ldr	r3, [r7, #28]
 8009eec:	f003 0320 	and.w	r3, r3, #32
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d004      	beq.n	8009efe <HAL_ADC_IRQHandler+0x1b2>
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	f003 0320 	and.w	r3, r3, #32
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d10b      	bne.n	8009f16 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	f000 80a0 	beq.w	800a04a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8009f0a:	69bb      	ldr	r3, [r7, #24]
 8009f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 809a 	beq.w	800a04a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f1a:	f003 0310 	and.w	r3, r3, #16
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d105      	bne.n	8009f2e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f26:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7ff fadc 	bl	80094f0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8009f38:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f7ff fa5a 	bl	80093f8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009f44:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a11      	ldr	r2, [pc, #68]	@ (8009f90 <HAL_ADC_IRQHandler+0x244>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d002      	beq.n	8009f56 <HAL_ADC_IRQHandler+0x20a>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	e000      	b.n	8009f58 <HAL_ADC_IRQHandler+0x20c>
 8009f56:	4b0d      	ldr	r3, [pc, #52]	@ (8009f8c <HAL_ADC_IRQHandler+0x240>)
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	6812      	ldr	r2, [r2, #0]
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d008      	beq.n	8009f72 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d005      	beq.n	8009f72 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	2b06      	cmp	r3, #6
 8009f6a:	d002      	beq.n	8009f72 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	2b07      	cmp	r3, #7
 8009f70:	d104      	bne.n	8009f7c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	623b      	str	r3, [r7, #32]
 8009f7a:	e014      	b.n	8009fa6 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a03      	ldr	r2, [pc, #12]	@ (8009f90 <HAL_ADC_IRQHandler+0x244>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d00a      	beq.n	8009f9c <HAL_ADC_IRQHandler+0x250>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	e008      	b.n	8009f9e <HAL_ADC_IRQHandler+0x252>
 8009f8c:	40022000 	.word	0x40022000
 8009f90:	40022100 	.word	0x40022100
 8009f94:	40022300 	.word	0x40022300
 8009f98:	58026300 	.word	0x58026300
 8009f9c:	4b84      	ldr	r3, [pc, #528]	@ (800a1b0 <HAL_ADC_IRQHandler+0x464>)
 8009f9e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d047      	beq.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8009fac:	6a3b      	ldr	r3, [r7, #32]
 8009fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d007      	beq.n	8009fc6 <HAL_ADC_IRQHandler+0x27a>
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d03f      	beq.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d13a      	bne.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fd0:	2b40      	cmp	r3, #64	@ 0x40
 8009fd2:	d133      	bne.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8009fd4:	6a3b      	ldr	r3, [r7, #32]
 8009fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d12e      	bne.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7ff fbbb 	bl	800975e <LL_ADC_INJ_IsConversionOngoing>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d11a      	bne.n	800a024 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	685a      	ldr	r2, [r3, #4]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8009ffc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a002:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a00e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a012:	2b00      	cmp	r3, #0
 800a014:	d112      	bne.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a01a:	f043 0201 	orr.w	r2, r3, #1
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	661a      	str	r2, [r3, #96]	@ 0x60
 800a022:	e00b      	b.n	800a03c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a028:	f043 0210 	orr.w	r2, r3, #16
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a034:	f043 0201 	orr.w	r2, r3, #1
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f001 f823 	bl	800b088 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	2260      	movs	r2, #96	@ 0x60
 800a048:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800a04a:	69fb      	ldr	r3, [r7, #28]
 800a04c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a050:	2b00      	cmp	r3, #0
 800a052:	d011      	beq.n	800a078 <HAL_ADC_IRQHandler+0x32c>
 800a054:	69bb      	ldr	r3, [r7, #24]
 800a056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00c      	beq.n	800a078 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a062:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 f8bc 	bl	800a1e8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2280      	movs	r2, #128	@ 0x80
 800a076:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800a078:	69fb      	ldr	r3, [r7, #28]
 800a07a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d012      	beq.n	800a0a8 <HAL_ADC_IRQHandler+0x35c>
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00d      	beq.n	800a0a8 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a090:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f001 f809 	bl	800b0b0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a0a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d012      	beq.n	800a0d8 <HAL_ADC_IRQHandler+0x38c>
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00d      	beq.n	800a0d8 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0c0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 fffb 	bl	800b0c4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800a0d8:	69fb      	ldr	r3, [r7, #28]
 800a0da:	f003 0310 	and.w	r3, r3, #16
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d043      	beq.n	800a16a <HAL_ADC_IRQHandler+0x41e>
 800a0e2:	69bb      	ldr	r3, [r7, #24]
 800a0e4:	f003 0310 	and.w	r3, r3, #16
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d03e      	beq.n	800a16a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d102      	bne.n	800a0fa <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0f8:	e021      	b.n	800a13e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d015      	beq.n	800a12c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a2a      	ldr	r2, [pc, #168]	@ (800a1b0 <HAL_ADC_IRQHandler+0x464>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d004      	beq.n	800a114 <HAL_ADC_IRQHandler+0x3c8>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a29      	ldr	r2, [pc, #164]	@ (800a1b4 <HAL_ADC_IRQHandler+0x468>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d101      	bne.n	800a118 <HAL_ADC_IRQHandler+0x3cc>
 800a114:	4b28      	ldr	r3, [pc, #160]	@ (800a1b8 <HAL_ADC_IRQHandler+0x46c>)
 800a116:	e000      	b.n	800a11a <HAL_ADC_IRQHandler+0x3ce>
 800a118:	4b28      	ldr	r3, [pc, #160]	@ (800a1bc <HAL_ADC_IRQHandler+0x470>)
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7ff fa74 	bl	8009608 <LL_ADC_GetMultiDMATransfer>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00b      	beq.n	800a13e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800a126:	2301      	movs	r3, #1
 800a128:	627b      	str	r3, [r7, #36]	@ 0x24
 800a12a:	e008      	b.n	800a13e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	68db      	ldr	r3, [r3, #12]
 800a132:	f003 0303 	and.w	r3, r3, #3
 800a136:	2b00      	cmp	r3, #0
 800a138:	d001      	beq.n	800a13e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800a13a:	2301      	movs	r3, #1
 800a13c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a140:	2b01      	cmp	r3, #1
 800a142:	d10e      	bne.n	800a162 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a148:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a154:	f043 0202 	orr.w	r2, r3, #2
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 f84d 	bl	800a1fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	2210      	movs	r2, #16
 800a168:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a170:	2b00      	cmp	r3, #0
 800a172:	d018      	beq.n	800a1a6 <HAL_ADC_IRQHandler+0x45a>
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d013      	beq.n	800a1a6 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a182:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a18e:	f043 0208 	orr.w	r2, r3, #8
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a19e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 ff7b 	bl	800b09c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800a1a6:	bf00      	nop
 800a1a8:	3728      	adds	r7, #40	@ 0x28
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	40022000 	.word	0x40022000
 800a1b4:	40022100 	.word	0x40022100
 800a1b8:	40022300 	.word	0x40022300
 800a1bc:	58026300 	.word	0x58026300

0800a1c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800a1c8:	bf00      	nop
 800a1ca:	370c      	adds	r7, #12
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800a1dc:	bf00      	nop
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800a1f0:	bf00      	nop
 800a1f2:	370c      	adds	r7, #12
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr

0800a1fc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800a210:	b590      	push	{r4, r7, lr}
 800a212:	b0b9      	sub	sp, #228	@ 0xe4
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a21a:	2300      	movs	r3, #0
 800a21c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800a220:	2300      	movs	r3, #0
 800a222:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a22a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	4aab      	ldr	r2, [pc, #684]	@ (800a4e0 <HAL_ADC_ConfigChannel+0x2d0>)
 800a232:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d102      	bne.n	800a244 <HAL_ADC_ConfigChannel+0x34>
 800a23e:	2302      	movs	r3, #2
 800a240:	f000 bcfe 	b.w	800ac40 <HAL_ADC_ConfigChannel+0xa30>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4618      	mov	r0, r3
 800a252:	f7ff fa71 	bl	8009738 <LL_ADC_REG_IsConversionOngoing>
 800a256:	4603      	mov	r3, r0
 800a258:	2b00      	cmp	r3, #0
 800a25a:	f040 84e2 	bne.w	800ac22 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	2b00      	cmp	r3, #0
 800a264:	db38      	blt.n	800a2d8 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a9e      	ldr	r2, [pc, #632]	@ (800a4e4 <HAL_ADC_ConfigChannel+0x2d4>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d033      	beq.n	800a2d8 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d108      	bne.n	800a28e <HAL_ADC_ConfigChannel+0x7e>
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	0e9b      	lsrs	r3, r3, #26
 800a282:	f003 031f 	and.w	r3, r3, #31
 800a286:	2201      	movs	r2, #1
 800a288:	fa02 f303 	lsl.w	r3, r2, r3
 800a28c:	e01d      	b.n	800a2ca <HAL_ADC_ConfigChannel+0xba>
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a296:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a29a:	fa93 f3a3 	rbit	r3, r3
 800a29e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a2a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a2a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a2aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d101      	bne.n	800a2b6 <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 800a2b2:	2320      	movs	r3, #32
 800a2b4:	e004      	b.n	800a2c0 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 800a2b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a2ba:	fab3 f383 	clz	r3, r3
 800a2be:	b2db      	uxtb	r3, r3
 800a2c0:	f003 031f 	and.w	r3, r3, #31
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	6812      	ldr	r2, [r2, #0]
 800a2ce:	69d1      	ldr	r1, [r2, #28]
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	6812      	ldr	r2, [r2, #0]
 800a2d4:	430b      	orrs	r3, r1
 800a2d6:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6818      	ldr	r0, [r3, #0]
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	6859      	ldr	r1, [r3, #4]
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	f7ff f89a 	bl	800941e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7ff fa22 	bl	8009738 <LL_ADC_REG_IsConversionOngoing>
 800a2f4:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	f7ff fa2e 	bl	800975e <LL_ADC_INJ_IsConversionOngoing>
 800a302:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	f040 8270 	bne.w	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a310:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800a314:	2b00      	cmp	r3, #0
 800a316:	f040 826b 	bne.w	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6818      	ldr	r0, [r3, #0]
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	6819      	ldr	r1, [r3, #0]
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	461a      	mov	r2, r3
 800a328:	f7ff f8f5 	bl	8009516 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a6c      	ldr	r2, [pc, #432]	@ (800a4e4 <HAL_ADC_ConfigChannel+0x2d4>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d10d      	bne.n	800a352 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	695a      	ldr	r2, [r3, #20]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	08db      	lsrs	r3, r3, #3
 800a342:	f003 0303 	and.w	r3, r3, #3
 800a346:	005b      	lsls	r3, r3, #1
 800a348:	fa02 f303 	lsl.w	r3, r2, r3
 800a34c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a350:	e032      	b.n	800a3b8 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800a352:	4b65      	ldr	r3, [pc, #404]	@ (800a4e8 <HAL_ADC_ConfigChannel+0x2d8>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a35a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a35e:	d10b      	bne.n	800a378 <HAL_ADC_ConfigChannel+0x168>
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	695a      	ldr	r2, [r3, #20]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	089b      	lsrs	r3, r3, #2
 800a36c:	f003 0307 	and.w	r3, r3, #7
 800a370:	005b      	lsls	r3, r3, #1
 800a372:	fa02 f303 	lsl.w	r3, r2, r3
 800a376:	e01d      	b.n	800a3b4 <HAL_ADC_ConfigChannel+0x1a4>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	f003 0310 	and.w	r3, r3, #16
 800a382:	2b00      	cmp	r3, #0
 800a384:	d10b      	bne.n	800a39e <HAL_ADC_ConfigChannel+0x18e>
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	695a      	ldr	r2, [r3, #20]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	68db      	ldr	r3, [r3, #12]
 800a390:	089b      	lsrs	r3, r3, #2
 800a392:	f003 0307 	and.w	r3, r3, #7
 800a396:	005b      	lsls	r3, r3, #1
 800a398:	fa02 f303 	lsl.w	r3, r2, r3
 800a39c:	e00a      	b.n	800a3b4 <HAL_ADC_ConfigChannel+0x1a4>
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	695a      	ldr	r2, [r3, #20]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	68db      	ldr	r3, [r3, #12]
 800a3a8:	089b      	lsrs	r3, r3, #2
 800a3aa:	f003 0304 	and.w	r3, r3, #4
 800a3ae:	005b      	lsls	r3, r3, #1
 800a3b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	2b04      	cmp	r3, #4
 800a3be:	d048      	beq.n	800a452 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6818      	ldr	r0, [r3, #0]
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	6919      	ldr	r1, [r3, #16]
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a3d0:	f7fe ff20 	bl	8009214 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a42      	ldr	r2, [pc, #264]	@ (800a4e4 <HAL_ADC_ConfigChannel+0x2d4>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d119      	bne.n	800a412 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6818      	ldr	r0, [r3, #0]
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	6919      	ldr	r1, [r3, #16]
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	69db      	ldr	r3, [r3, #28]
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	f7fe ffb8 	bl	8009360 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6818      	ldr	r0, [r3, #0]
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	6919      	ldr	r1, [r3, #16]
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a3fe:	2b01      	cmp	r3, #1
 800a400:	d102      	bne.n	800a408 <HAL_ADC_ConfigChannel+0x1f8>
 800a402:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a406:	e000      	b.n	800a40a <HAL_ADC_ConfigChannel+0x1fa>
 800a408:	2300      	movs	r3, #0
 800a40a:	461a      	mov	r2, r3
 800a40c:	f7fe ff86 	bl	800931c <LL_ADC_SetOffsetSaturation>
 800a410:	e1ee      	b.n	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6818      	ldr	r0, [r3, #0]
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	6919      	ldr	r1, [r3, #16]
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a420:	2b01      	cmp	r3, #1
 800a422:	d102      	bne.n	800a42a <HAL_ADC_ConfigChannel+0x21a>
 800a424:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a428:	e000      	b.n	800a42c <HAL_ADC_ConfigChannel+0x21c>
 800a42a:	2300      	movs	r3, #0
 800a42c:	461a      	mov	r2, r3
 800a42e:	f7fe ff53 	bl	80092d8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6818      	ldr	r0, [r3, #0]
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	6919      	ldr	r1, [r3, #16]
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	7e1b      	ldrb	r3, [r3, #24]
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d102      	bne.n	800a448 <HAL_ADC_ConfigChannel+0x238>
 800a442:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a446:	e000      	b.n	800a44a <HAL_ADC_ConfigChannel+0x23a>
 800a448:	2300      	movs	r3, #0
 800a44a:	461a      	mov	r2, r3
 800a44c:	f7fe ff2a 	bl	80092a4 <LL_ADC_SetDataRightShift>
 800a450:	e1ce      	b.n	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a23      	ldr	r2, [pc, #140]	@ (800a4e4 <HAL_ADC_ConfigChannel+0x2d4>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	f040 8181 	bne.w	800a760 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2100      	movs	r1, #0
 800a464:	4618      	mov	r0, r3
 800a466:	f7fe ff07 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a46a:	4603      	mov	r3, r0
 800a46c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a470:	2b00      	cmp	r3, #0
 800a472:	d10a      	bne.n	800a48a <HAL_ADC_ConfigChannel+0x27a>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	2100      	movs	r1, #0
 800a47a:	4618      	mov	r0, r3
 800a47c:	f7fe fefc 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a480:	4603      	mov	r3, r0
 800a482:	0e9b      	lsrs	r3, r3, #26
 800a484:	f003 021f 	and.w	r2, r3, #31
 800a488:	e01e      	b.n	800a4c8 <HAL_ADC_ConfigChannel+0x2b8>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	2100      	movs	r1, #0
 800a490:	4618      	mov	r0, r3
 800a492:	f7fe fef1 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a496:	4603      	mov	r3, r0
 800a498:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a49c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a4a0:	fa93 f3a3 	rbit	r3, r3
 800a4a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 800a4a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a4ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800a4b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d101      	bne.n	800a4bc <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 800a4b8:	2320      	movs	r3, #32
 800a4ba:	e004      	b.n	800a4c6 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 800a4bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a4c0:	fab3 f383 	clz	r3, r3
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d10b      	bne.n	800a4ec <HAL_ADC_ConfigChannel+0x2dc>
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	0e9b      	lsrs	r3, r3, #26
 800a4da:	f003 031f 	and.w	r3, r3, #31
 800a4de:	e01e      	b.n	800a51e <HAL_ADC_ConfigChannel+0x30e>
 800a4e0:	47ff0000 	.word	0x47ff0000
 800a4e4:	58026000 	.word	0x58026000
 800a4e8:	5c001000 	.word	0x5c001000
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a4f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4f8:	fa93 f3a3 	rbit	r3, r3
 800a4fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800a500:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a504:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800a508:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d101      	bne.n	800a514 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 800a510:	2320      	movs	r3, #32
 800a512:	e004      	b.n	800a51e <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 800a514:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a518:	fab3 f383 	clz	r3, r3
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	429a      	cmp	r2, r3
 800a520:	d106      	bne.n	800a530 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2200      	movs	r2, #0
 800a528:	2100      	movs	r1, #0
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7fe ff3a 	bl	80093a4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	2101      	movs	r1, #1
 800a536:	4618      	mov	r0, r3
 800a538:	f7fe fe9e 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a53c:	4603      	mov	r3, r0
 800a53e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10a      	bne.n	800a55c <HAL_ADC_ConfigChannel+0x34c>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	2101      	movs	r1, #1
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7fe fe93 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a552:	4603      	mov	r3, r0
 800a554:	0e9b      	lsrs	r3, r3, #26
 800a556:	f003 021f 	and.w	r2, r3, #31
 800a55a:	e01e      	b.n	800a59a <HAL_ADC_ConfigChannel+0x38a>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2101      	movs	r1, #1
 800a562:	4618      	mov	r0, r3
 800a564:	f7fe fe88 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a568:	4603      	mov	r3, r0
 800a56a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a56e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a572:	fa93 f3a3 	rbit	r3, r3
 800a576:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800a57a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a57e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800a582:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a586:	2b00      	cmp	r3, #0
 800a588:	d101      	bne.n	800a58e <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 800a58a:	2320      	movs	r3, #32
 800a58c:	e004      	b.n	800a598 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 800a58e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a592:	fab3 f383 	clz	r3, r3
 800a596:	b2db      	uxtb	r3, r3
 800a598:	461a      	mov	r2, r3
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d105      	bne.n	800a5b2 <HAL_ADC_ConfigChannel+0x3a2>
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	0e9b      	lsrs	r3, r3, #26
 800a5ac:	f003 031f 	and.w	r3, r3, #31
 800a5b0:	e018      	b.n	800a5e4 <HAL_ADC_ConfigChannel+0x3d4>
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a5be:	fa93 f3a3 	rbit	r3, r3
 800a5c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800a5c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a5ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800a5ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d101      	bne.n	800a5da <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 800a5d6:	2320      	movs	r3, #32
 800a5d8:	e004      	b.n	800a5e4 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 800a5da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a5de:	fab3 f383 	clz	r3, r3
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d106      	bne.n	800a5f6 <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	2101      	movs	r1, #1
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f7fe fed7 	bl	80093a4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	2102      	movs	r1, #2
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7fe fe3b 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a602:	4603      	mov	r3, r0
 800a604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d10a      	bne.n	800a622 <HAL_ADC_ConfigChannel+0x412>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	2102      	movs	r1, #2
 800a612:	4618      	mov	r0, r3
 800a614:	f7fe fe30 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a618:	4603      	mov	r3, r0
 800a61a:	0e9b      	lsrs	r3, r3, #26
 800a61c:	f003 021f 	and.w	r2, r3, #31
 800a620:	e01e      	b.n	800a660 <HAL_ADC_ConfigChannel+0x450>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2102      	movs	r1, #2
 800a628:	4618      	mov	r0, r3
 800a62a:	f7fe fe25 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a62e:	4603      	mov	r3, r0
 800a630:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a634:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a638:	fa93 f3a3 	rbit	r3, r3
 800a63c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800a640:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a644:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800a648:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d101      	bne.n	800a654 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 800a650:	2320      	movs	r3, #32
 800a652:	e004      	b.n	800a65e <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 800a654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a658:	fab3 f383 	clz	r3, r3
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	461a      	mov	r2, r3
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d105      	bne.n	800a678 <HAL_ADC_ConfigChannel+0x468>
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	0e9b      	lsrs	r3, r3, #26
 800a672:	f003 031f 	and.w	r3, r3, #31
 800a676:	e014      	b.n	800a6a2 <HAL_ADC_ConfigChannel+0x492>
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a67e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a680:	fa93 f3a3 	rbit	r3, r3
 800a684:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800a686:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a688:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800a68c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a690:	2b00      	cmp	r3, #0
 800a692:	d101      	bne.n	800a698 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800a694:	2320      	movs	r3, #32
 800a696:	e004      	b.n	800a6a2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800a698:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a69c:	fab3 f383 	clz	r3, r3
 800a6a0:	b2db      	uxtb	r3, r3
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d106      	bne.n	800a6b4 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	2102      	movs	r1, #2
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7fe fe78 	bl	80093a4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2103      	movs	r1, #3
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	f7fe fddc 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d10a      	bne.n	800a6e0 <HAL_ADC_ConfigChannel+0x4d0>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	2103      	movs	r1, #3
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7fe fdd1 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	0e9b      	lsrs	r3, r3, #26
 800a6da:	f003 021f 	and.w	r2, r3, #31
 800a6de:	e017      	b.n	800a710 <HAL_ADC_ConfigChannel+0x500>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2103      	movs	r1, #3
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fdc6 	bl	8009278 <LL_ADC_GetOffsetChannel>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a6f2:	fa93 f3a3 	rbit	r3, r3
 800a6f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800a6f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a6fa:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800a6fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d101      	bne.n	800a706 <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 800a702:	2320      	movs	r3, #32
 800a704:	e003      	b.n	800a70e <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 800a706:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a708:	fab3 f383 	clz	r3, r3
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	461a      	mov	r2, r3
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d105      	bne.n	800a728 <HAL_ADC_ConfigChannel+0x518>
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	0e9b      	lsrs	r3, r3, #26
 800a722:	f003 031f 	and.w	r3, r3, #31
 800a726:	e011      	b.n	800a74c <HAL_ADC_ConfigChannel+0x53c>
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a72e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a730:	fa93 f3a3 	rbit	r3, r3
 800a734:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800a736:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a738:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800a73a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d101      	bne.n	800a744 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 800a740:	2320      	movs	r3, #32
 800a742:	e003      	b.n	800a74c <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 800a744:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a746:	fab3 f383 	clz	r3, r3
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d14f      	bne.n	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2200      	movs	r2, #0
 800a756:	2103      	movs	r1, #3
 800a758:	4618      	mov	r0, r3
 800a75a:	f7fe fe23 	bl	80093a4 <LL_ADC_SetOffsetState>
 800a75e:	e047      	b.n	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a766:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	069b      	lsls	r3, r3, #26
 800a770:	429a      	cmp	r2, r3
 800a772:	d107      	bne.n	800a784 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a782:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a78a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	069b      	lsls	r3, r3, #26
 800a794:	429a      	cmp	r2, r3
 800a796:	d107      	bne.n	800a7a8 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a7a6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a7ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	069b      	lsls	r3, r3, #26
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d107      	bne.n	800a7cc <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a7ca:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	069b      	lsls	r3, r3, #26
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d107      	bne.n	800a7f0 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a7ee:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f7fe ff77 	bl	80096e8 <LL_ADC_IsEnabled>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	f040 8219 	bne.w	800ac34 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6818      	ldr	r0, [r3, #0]
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	6819      	ldr	r1, [r3, #0]
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	461a      	mov	r2, r3
 800a810:	f7fe feac 	bl	800956c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	4aa1      	ldr	r2, [pc, #644]	@ (800aaa0 <HAL_ADC_ConfigChannel+0x890>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	f040 812e 	bne.w	800aa7c <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d10b      	bne.n	800a848 <HAL_ADC_ConfigChannel+0x638>
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	0e9b      	lsrs	r3, r3, #26
 800a836:	3301      	adds	r3, #1
 800a838:	f003 031f 	and.w	r3, r3, #31
 800a83c:	2b09      	cmp	r3, #9
 800a83e:	bf94      	ite	ls
 800a840:	2301      	movls	r3, #1
 800a842:	2300      	movhi	r3, #0
 800a844:	b2db      	uxtb	r3, r3
 800a846:	e019      	b.n	800a87c <HAL_ADC_ConfigChannel+0x66c>
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a84e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a850:	fa93 f3a3 	rbit	r3, r3
 800a854:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800a856:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a858:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800a85a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d101      	bne.n	800a864 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800a860:	2320      	movs	r3, #32
 800a862:	e003      	b.n	800a86c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800a864:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a866:	fab3 f383 	clz	r3, r3
 800a86a:	b2db      	uxtb	r3, r3
 800a86c:	3301      	adds	r3, #1
 800a86e:	f003 031f 	and.w	r3, r3, #31
 800a872:	2b09      	cmp	r3, #9
 800a874:	bf94      	ite	ls
 800a876:	2301      	movls	r3, #1
 800a878:	2300      	movhi	r3, #0
 800a87a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d079      	beq.n	800a974 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d107      	bne.n	800a89c <HAL_ADC_ConfigChannel+0x68c>
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	0e9b      	lsrs	r3, r3, #26
 800a892:	3301      	adds	r3, #1
 800a894:	069b      	lsls	r3, r3, #26
 800a896:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a89a:	e015      	b.n	800a8c8 <HAL_ADC_ConfigChannel+0x6b8>
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a8a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8a4:	fa93 f3a3 	rbit	r3, r3
 800a8a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800a8aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8ac:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800a8ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d101      	bne.n	800a8b8 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 800a8b4:	2320      	movs	r3, #32
 800a8b6:	e003      	b.n	800a8c0 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 800a8b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8ba:	fab3 f383 	clz	r3, r3
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	069b      	lsls	r3, r3, #26
 800a8c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d109      	bne.n	800a8e8 <HAL_ADC_ConfigChannel+0x6d8>
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	0e9b      	lsrs	r3, r3, #26
 800a8da:	3301      	adds	r3, #1
 800a8dc:	f003 031f 	and.w	r3, r3, #31
 800a8e0:	2101      	movs	r1, #1
 800a8e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a8e6:	e017      	b.n	800a918 <HAL_ADC_ConfigChannel+0x708>
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a8ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8f0:	fa93 f3a3 	rbit	r3, r3
 800a8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800a8f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8f8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800a8fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 800a900:	2320      	movs	r3, #32
 800a902:	e003      	b.n	800a90c <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 800a904:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a906:	fab3 f383 	clz	r3, r3
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	3301      	adds	r3, #1
 800a90e:	f003 031f 	and.w	r3, r3, #31
 800a912:	2101      	movs	r1, #1
 800a914:	fa01 f303 	lsl.w	r3, r1, r3
 800a918:	ea42 0103 	orr.w	r1, r2, r3
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a924:	2b00      	cmp	r3, #0
 800a926:	d10a      	bne.n	800a93e <HAL_ADC_ConfigChannel+0x72e>
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	0e9b      	lsrs	r3, r3, #26
 800a92e:	3301      	adds	r3, #1
 800a930:	f003 021f 	and.w	r2, r3, #31
 800a934:	4613      	mov	r3, r2
 800a936:	005b      	lsls	r3, r3, #1
 800a938:	4413      	add	r3, r2
 800a93a:	051b      	lsls	r3, r3, #20
 800a93c:	e018      	b.n	800a970 <HAL_ADC_ConfigChannel+0x760>
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a946:	fa93 f3a3 	rbit	r3, r3
 800a94a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800a94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800a950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a952:	2b00      	cmp	r3, #0
 800a954:	d101      	bne.n	800a95a <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 800a956:	2320      	movs	r3, #32
 800a958:	e003      	b.n	800a962 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 800a95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a95c:	fab3 f383 	clz	r3, r3
 800a960:	b2db      	uxtb	r3, r3
 800a962:	3301      	adds	r3, #1
 800a964:	f003 021f 	and.w	r2, r3, #31
 800a968:	4613      	mov	r3, r2
 800a96a:	005b      	lsls	r3, r3, #1
 800a96c:	4413      	add	r3, r2
 800a96e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a970:	430b      	orrs	r3, r1
 800a972:	e07e      	b.n	800aa72 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d107      	bne.n	800a990 <HAL_ADC_ConfigChannel+0x780>
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	0e9b      	lsrs	r3, r3, #26
 800a986:	3301      	adds	r3, #1
 800a988:	069b      	lsls	r3, r3, #26
 800a98a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a98e:	e015      	b.n	800a9bc <HAL_ADC_ConfigChannel+0x7ac>
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a998:	fa93 f3a3 	rbit	r3, r3
 800a99c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800a99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800a9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d101      	bne.n	800a9ac <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 800a9a8:	2320      	movs	r3, #32
 800a9aa:	e003      	b.n	800a9b4 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 800a9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ae:	fab3 f383 	clz	r3, r3
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	069b      	lsls	r3, r3, #26
 800a9b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d109      	bne.n	800a9dc <HAL_ADC_ConfigChannel+0x7cc>
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	0e9b      	lsrs	r3, r3, #26
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	f003 031f 	and.w	r3, r3, #31
 800a9d4:	2101      	movs	r1, #1
 800a9d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a9da:	e017      	b.n	800aa0c <HAL_ADC_ConfigChannel+0x7fc>
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	fa93 f3a3 	rbit	r3, r3
 800a9e8:	61bb      	str	r3, [r7, #24]
  return result;
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800a9ee:	6a3b      	ldr	r3, [r7, #32]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d101      	bne.n	800a9f8 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 800a9f4:	2320      	movs	r3, #32
 800a9f6:	e003      	b.n	800aa00 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 800a9f8:	6a3b      	ldr	r3, [r7, #32]
 800a9fa:	fab3 f383 	clz	r3, r3
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	3301      	adds	r3, #1
 800aa02:	f003 031f 	and.w	r3, r3, #31
 800aa06:	2101      	movs	r1, #1
 800aa08:	fa01 f303 	lsl.w	r3, r1, r3
 800aa0c:	ea42 0103 	orr.w	r1, r2, r3
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d10d      	bne.n	800aa38 <HAL_ADC_ConfigChannel+0x828>
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	0e9b      	lsrs	r3, r3, #26
 800aa22:	3301      	adds	r3, #1
 800aa24:	f003 021f 	and.w	r2, r3, #31
 800aa28:	4613      	mov	r3, r2
 800aa2a:	005b      	lsls	r3, r3, #1
 800aa2c:	4413      	add	r3, r2
 800aa2e:	3b1e      	subs	r3, #30
 800aa30:	051b      	lsls	r3, r3, #20
 800aa32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800aa36:	e01b      	b.n	800aa70 <HAL_ADC_ConfigChannel+0x860>
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	fa93 f3a3 	rbit	r3, r3
 800aa44:	60fb      	str	r3, [r7, #12]
  return result;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d101      	bne.n	800aa54 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 800aa50:	2320      	movs	r3, #32
 800aa52:	e003      	b.n	800aa5c <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	fab3 f383 	clz	r3, r3
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	3301      	adds	r3, #1
 800aa5e:	f003 021f 	and.w	r2, r3, #31
 800aa62:	4613      	mov	r3, r2
 800aa64:	005b      	lsls	r3, r3, #1
 800aa66:	4413      	add	r3, r2
 800aa68:	3b1e      	subs	r3, #30
 800aa6a:	051b      	lsls	r3, r3, #20
 800aa6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aa70:	430b      	orrs	r3, r1
 800aa72:	683a      	ldr	r2, [r7, #0]
 800aa74:	6892      	ldr	r2, [r2, #8]
 800aa76:	4619      	mov	r1, r3
 800aa78:	f7fe fd4d 	bl	8009516 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	f280 80d7 	bge.w	800ac34 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4a06      	ldr	r2, [pc, #24]	@ (800aaa4 <HAL_ADC_ConfigChannel+0x894>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d004      	beq.n	800aa9a <HAL_ADC_ConfigChannel+0x88a>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4a04      	ldr	r2, [pc, #16]	@ (800aaa8 <HAL_ADC_ConfigChannel+0x898>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d10a      	bne.n	800aab0 <HAL_ADC_ConfigChannel+0x8a0>
 800aa9a:	4b04      	ldr	r3, [pc, #16]	@ (800aaac <HAL_ADC_ConfigChannel+0x89c>)
 800aa9c:	e009      	b.n	800aab2 <HAL_ADC_ConfigChannel+0x8a2>
 800aa9e:	bf00      	nop
 800aaa0:	47ff0000 	.word	0x47ff0000
 800aaa4:	40022000 	.word	0x40022000
 800aaa8:	40022100 	.word	0x40022100
 800aaac:	40022300 	.word	0x40022300
 800aab0:	4b65      	ldr	r3, [pc, #404]	@ (800ac48 <HAL_ADC_ConfigChannel+0xa38>)
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7fe fba0 	bl	80091f8 <LL_ADC_GetCommonPathInternalCh>
 800aab8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4a62      	ldr	r2, [pc, #392]	@ (800ac4c <HAL_ADC_ConfigChannel+0xa3c>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d004      	beq.n	800aad0 <HAL_ADC_ConfigChannel+0x8c0>
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4a61      	ldr	r2, [pc, #388]	@ (800ac50 <HAL_ADC_ConfigChannel+0xa40>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d10e      	bne.n	800aaee <HAL_ADC_ConfigChannel+0x8de>
 800aad0:	485e      	ldr	r0, [pc, #376]	@ (800ac4c <HAL_ADC_ConfigChannel+0xa3c>)
 800aad2:	f7fe fe09 	bl	80096e8 <LL_ADC_IsEnabled>
 800aad6:	4604      	mov	r4, r0
 800aad8:	485d      	ldr	r0, [pc, #372]	@ (800ac50 <HAL_ADC_ConfigChannel+0xa40>)
 800aada:	f7fe fe05 	bl	80096e8 <LL_ADC_IsEnabled>
 800aade:	4603      	mov	r3, r0
 800aae0:	4323      	orrs	r3, r4
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	bf0c      	ite	eq
 800aae6:	2301      	moveq	r3, #1
 800aae8:	2300      	movne	r3, #0
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	e008      	b.n	800ab00 <HAL_ADC_ConfigChannel+0x8f0>
 800aaee:	4859      	ldr	r0, [pc, #356]	@ (800ac54 <HAL_ADC_ConfigChannel+0xa44>)
 800aaf0:	f7fe fdfa 	bl	80096e8 <LL_ADC_IsEnabled>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	bf0c      	ite	eq
 800aafa:	2301      	moveq	r3, #1
 800aafc:	2300      	movne	r3, #0
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f000 8084 	beq.w	800ac0e <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	4a53      	ldr	r2, [pc, #332]	@ (800ac58 <HAL_ADC_ConfigChannel+0xa48>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d132      	bne.n	800ab76 <HAL_ADC_ConfigChannel+0x966>
 800ab10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ab14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d12c      	bne.n	800ab76 <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a4c      	ldr	r2, [pc, #304]	@ (800ac54 <HAL_ADC_ConfigChannel+0xa44>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	f040 8086 	bne.w	800ac34 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a47      	ldr	r2, [pc, #284]	@ (800ac4c <HAL_ADC_ConfigChannel+0xa3c>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d004      	beq.n	800ab3c <HAL_ADC_ConfigChannel+0x92c>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a46      	ldr	r2, [pc, #280]	@ (800ac50 <HAL_ADC_ConfigChannel+0xa40>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d101      	bne.n	800ab40 <HAL_ADC_ConfigChannel+0x930>
 800ab3c:	4a47      	ldr	r2, [pc, #284]	@ (800ac5c <HAL_ADC_ConfigChannel+0xa4c>)
 800ab3e:	e000      	b.n	800ab42 <HAL_ADC_ConfigChannel+0x932>
 800ab40:	4a41      	ldr	r2, [pc, #260]	@ (800ac48 <HAL_ADC_ConfigChannel+0xa38>)
 800ab42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ab46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	f7fe fb40 	bl	80091d2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ab52:	4b43      	ldr	r3, [pc, #268]	@ (800ac60 <HAL_ADC_ConfigChannel+0xa50>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	099b      	lsrs	r3, r3, #6
 800ab58:	4a42      	ldr	r2, [pc, #264]	@ (800ac64 <HAL_ADC_ConfigChannel+0xa54>)
 800ab5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab5e:	099b      	lsrs	r3, r3, #6
 800ab60:	3301      	adds	r3, #1
 800ab62:	005b      	lsls	r3, r3, #1
 800ab64:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800ab66:	e002      	b.n	800ab6e <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	3b01      	subs	r3, #1
 800ab6c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d1f9      	bne.n	800ab68 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ab74:	e05e      	b.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	4a3b      	ldr	r2, [pc, #236]	@ (800ac68 <HAL_ADC_ConfigChannel+0xa58>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d120      	bne.n	800abc2 <HAL_ADC_ConfigChannel+0x9b2>
 800ab80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ab84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d11a      	bne.n	800abc2 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a30      	ldr	r2, [pc, #192]	@ (800ac54 <HAL_ADC_ConfigChannel+0xa44>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d14e      	bne.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a2c      	ldr	r2, [pc, #176]	@ (800ac4c <HAL_ADC_ConfigChannel+0xa3c>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d004      	beq.n	800abaa <HAL_ADC_ConfigChannel+0x99a>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	4a2a      	ldr	r2, [pc, #168]	@ (800ac50 <HAL_ADC_ConfigChannel+0xa40>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d101      	bne.n	800abae <HAL_ADC_ConfigChannel+0x99e>
 800abaa:	4a2c      	ldr	r2, [pc, #176]	@ (800ac5c <HAL_ADC_ConfigChannel+0xa4c>)
 800abac:	e000      	b.n	800abb0 <HAL_ADC_ConfigChannel+0x9a0>
 800abae:	4a26      	ldr	r2, [pc, #152]	@ (800ac48 <HAL_ADC_ConfigChannel+0xa38>)
 800abb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800abb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800abb8:	4619      	mov	r1, r3
 800abba:	4610      	mov	r0, r2
 800abbc:	f7fe fb09 	bl	80091d2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800abc0:	e038      	b.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4a29      	ldr	r2, [pc, #164]	@ (800ac6c <HAL_ADC_ConfigChannel+0xa5c>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d133      	bne.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
 800abcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800abd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d12d      	bne.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	4a1d      	ldr	r2, [pc, #116]	@ (800ac54 <HAL_ADC_ConfigChannel+0xa44>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d128      	bne.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a19      	ldr	r2, [pc, #100]	@ (800ac4c <HAL_ADC_ConfigChannel+0xa3c>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d004      	beq.n	800abf6 <HAL_ADC_ConfigChannel+0x9e6>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4a17      	ldr	r2, [pc, #92]	@ (800ac50 <HAL_ADC_ConfigChannel+0xa40>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d101      	bne.n	800abfa <HAL_ADC_ConfigChannel+0x9ea>
 800abf6:	4a19      	ldr	r2, [pc, #100]	@ (800ac5c <HAL_ADC_ConfigChannel+0xa4c>)
 800abf8:	e000      	b.n	800abfc <HAL_ADC_ConfigChannel+0x9ec>
 800abfa:	4a13      	ldr	r2, [pc, #76]	@ (800ac48 <HAL_ADC_ConfigChannel+0xa38>)
 800abfc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ac00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ac04:	4619      	mov	r1, r3
 800ac06:	4610      	mov	r0, r2
 800ac08:	f7fe fae3 	bl	80091d2 <LL_ADC_SetCommonPathInternalCh>
 800ac0c:	e012      	b.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac12:	f043 0220 	orr.w	r2, r3, #32
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800ac20:	e008      	b.n	800ac34 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac26:	f043 0220 	orr.w	r2, r3, #32
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2200      	movs	r2, #0
 800ac38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800ac3c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	37e4      	adds	r7, #228	@ 0xe4
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd90      	pop	{r4, r7, pc}
 800ac48:	58026300 	.word	0x58026300
 800ac4c:	40022000 	.word	0x40022000
 800ac50:	40022100 	.word	0x40022100
 800ac54:	58026000 	.word	0x58026000
 800ac58:	c7520000 	.word	0xc7520000
 800ac5c:	40022300 	.word	0x40022300
 800ac60:	24000004 	.word	0x24000004
 800ac64:	053e2d63 	.word	0x053e2d63
 800ac68:	c3210000 	.word	0xc3210000
 800ac6c:	cb840000 	.word	0xcb840000

0800ac70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f7fe fd33 	bl	80096e8 <LL_ADC_IsEnabled>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d16e      	bne.n	800ad66 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	689a      	ldr	r2, [r3, #8]
 800ac8e:	4b38      	ldr	r3, [pc, #224]	@ (800ad70 <ADC_Enable+0x100>)
 800ac90:	4013      	ands	r3, r2
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00d      	beq.n	800acb2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac9a:	f043 0210 	orr.w	r2, r3, #16
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aca6:	f043 0201 	orr.w	r2, r3, #1
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 800acae:	2301      	movs	r3, #1
 800acb0:	e05a      	b.n	800ad68 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7fe fd02 	bl	80096c0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800acbc:	f7fe fa46 	bl	800914c <HAL_GetTick>
 800acc0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a2b      	ldr	r2, [pc, #172]	@ (800ad74 <ADC_Enable+0x104>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d004      	beq.n	800acd6 <ADC_Enable+0x66>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a29      	ldr	r2, [pc, #164]	@ (800ad78 <ADC_Enable+0x108>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d101      	bne.n	800acda <ADC_Enable+0x6a>
 800acd6:	4b29      	ldr	r3, [pc, #164]	@ (800ad7c <ADC_Enable+0x10c>)
 800acd8:	e000      	b.n	800acdc <ADC_Enable+0x6c>
 800acda:	4b29      	ldr	r3, [pc, #164]	@ (800ad80 <ADC_Enable+0x110>)
 800acdc:	4618      	mov	r0, r3
 800acde:	f7fe fc85 	bl	80095ec <LL_ADC_GetMultimode>
 800ace2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	4a23      	ldr	r2, [pc, #140]	@ (800ad78 <ADC_Enable+0x108>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d002      	beq.n	800acf4 <ADC_Enable+0x84>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	e000      	b.n	800acf6 <ADC_Enable+0x86>
 800acf4:	4b1f      	ldr	r3, [pc, #124]	@ (800ad74 <ADC_Enable+0x104>)
 800acf6:	687a      	ldr	r2, [r7, #4]
 800acf8:	6812      	ldr	r2, [r2, #0]
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d02c      	beq.n	800ad58 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d130      	bne.n	800ad66 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ad04:	e028      	b.n	800ad58 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7fe fcec 	bl	80096e8 <LL_ADC_IsEnabled>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d104      	bne.n	800ad20 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f7fe fcd0 	bl	80096c0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800ad20:	f7fe fa14 	bl	800914c <HAL_GetTick>
 800ad24:	4602      	mov	r2, r0
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	1ad3      	subs	r3, r2, r3
 800ad2a:	2b02      	cmp	r3, #2
 800ad2c:	d914      	bls.n	800ad58 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f003 0301 	and.w	r3, r3, #1
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d00d      	beq.n	800ad58 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad40:	f043 0210 	orr.w	r2, r3, #16
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad4c:	f043 0201 	orr.w	r2, r3, #1
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e007      	b.n	800ad68 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f003 0301 	and.w	r3, r3, #1
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d1cf      	bne.n	800ad06 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800ad66:	2300      	movs	r3, #0
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3710      	adds	r7, #16
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}
 800ad70:	8000003f 	.word	0x8000003f
 800ad74:	40022000 	.word	0x40022000
 800ad78:	40022100 	.word	0x40022100
 800ad7c:	40022300 	.word	0x40022300
 800ad80:	58026300 	.word	0x58026300

0800ad84 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad90:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad96:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d14b      	bne.n	800ae36 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ada2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f003 0308 	and.w	r3, r3, #8
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d021      	beq.n	800adfc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7fe fb1b 	bl	80093f8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800adc2:	4603      	mov	r3, r0
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d032      	beq.n	800ae2e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800add2:	2b00      	cmp	r3, #0
 800add4:	d12b      	bne.n	800ae2e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ade6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800adea:	2b00      	cmp	r3, #0
 800adec:	d11f      	bne.n	800ae2e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adf2:	f043 0201 	orr.w	r2, r3, #1
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	661a      	str	r2, [r3, #96]	@ 0x60
 800adfa:	e018      	b.n	800ae2e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	68db      	ldr	r3, [r3, #12]
 800ae02:	f003 0303 	and.w	r3, r3, #3
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d111      	bne.n	800ae2e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d105      	bne.n	800ae2e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae26:	f043 0201 	orr.w	r2, r3, #1
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800ae2e:	68f8      	ldr	r0, [r7, #12]
 800ae30:	f7ff f9c6 	bl	800a1c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800ae34:	e00e      	b.n	800ae54 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae3a:	f003 0310 	and.w	r3, r3, #16
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d003      	beq.n	800ae4a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800ae42:	68f8      	ldr	r0, [r7, #12]
 800ae44:	f7ff f9da 	bl	800a1fc <HAL_ADC_ErrorCallback>
}
 800ae48:	e004      	b.n	800ae54 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	4798      	blx	r3
}
 800ae54:	bf00      	nop
 800ae56:	3710      	adds	r7, #16
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}

0800ae5c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b084      	sub	sp, #16
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae68:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800ae6a:	68f8      	ldr	r0, [r7, #12]
 800ae6c:	f7ff f9b2 	bl	800a1d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800ae70:	bf00      	nop
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae84:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae96:	f043 0204 	orr.w	r2, r3, #4
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800ae9e:	68f8      	ldr	r0, [r7, #12]
 800aea0:	f7ff f9ac 	bl	800a1fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800aea4:	bf00      	nop
 800aea6:	3710      	adds	r7, #16
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b084      	sub	sp, #16
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	4a6c      	ldr	r2, [pc, #432]	@ (800b06c <ADC_ConfigureBoostMode+0x1c0>)
 800aeba:	4293      	cmp	r3, r2
 800aebc:	d004      	beq.n	800aec8 <ADC_ConfigureBoostMode+0x1c>
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4a6b      	ldr	r2, [pc, #428]	@ (800b070 <ADC_ConfigureBoostMode+0x1c4>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d109      	bne.n	800aedc <ADC_ConfigureBoostMode+0x30>
 800aec8:	4b6a      	ldr	r3, [pc, #424]	@ (800b074 <ADC_ConfigureBoostMode+0x1c8>)
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	bf14      	ite	ne
 800aed4:	2301      	movne	r3, #1
 800aed6:	2300      	moveq	r3, #0
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	e008      	b.n	800aeee <ADC_ConfigureBoostMode+0x42>
 800aedc:	4b66      	ldr	r3, [pc, #408]	@ (800b078 <ADC_ConfigureBoostMode+0x1cc>)
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	bf14      	ite	ne
 800aee8:	2301      	movne	r3, #1
 800aeea:	2300      	moveq	r3, #0
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d01c      	beq.n	800af2c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800aef2:	f006 fe8b 	bl	8011c0c <HAL_RCC_GetHCLKFreq>
 800aef6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af00:	d010      	beq.n	800af24 <ADC_ConfigureBoostMode+0x78>
 800af02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af06:	d873      	bhi.n	800aff0 <ADC_ConfigureBoostMode+0x144>
 800af08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af0c:	d002      	beq.n	800af14 <ADC_ConfigureBoostMode+0x68>
 800af0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af12:	d16d      	bne.n	800aff0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	0c1b      	lsrs	r3, r3, #16
 800af1a:	68fa      	ldr	r2, [r7, #12]
 800af1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800af20:	60fb      	str	r3, [r7, #12]
        break;
 800af22:	e068      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	089b      	lsrs	r3, r3, #2
 800af28:	60fb      	str	r3, [r7, #12]
        break;
 800af2a:	e064      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800af2c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800af30:	f04f 0100 	mov.w	r1, #0
 800af34:	f008 f866 	bl	8013004 <HAL_RCCEx_GetPeriphCLKFreq>
 800af38:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800af42:	d051      	beq.n	800afe8 <ADC_ConfigureBoostMode+0x13c>
 800af44:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800af48:	d854      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af4a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800af4e:	d047      	beq.n	800afe0 <ADC_ConfigureBoostMode+0x134>
 800af50:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800af54:	d84e      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af56:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800af5a:	d03d      	beq.n	800afd8 <ADC_ConfigureBoostMode+0x12c>
 800af5c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800af60:	d848      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800af66:	d033      	beq.n	800afd0 <ADC_ConfigureBoostMode+0x124>
 800af68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800af6c:	d842      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af6e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800af72:	d029      	beq.n	800afc8 <ADC_ConfigureBoostMode+0x11c>
 800af74:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800af78:	d83c      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af7a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800af7e:	d01a      	beq.n	800afb6 <ADC_ConfigureBoostMode+0x10a>
 800af80:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800af84:	d836      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af86:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800af8a:	d014      	beq.n	800afb6 <ADC_ConfigureBoostMode+0x10a>
 800af8c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800af90:	d830      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800af96:	d00e      	beq.n	800afb6 <ADC_ConfigureBoostMode+0x10a>
 800af98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800af9c:	d82a      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800af9e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800afa2:	d008      	beq.n	800afb6 <ADC_ConfigureBoostMode+0x10a>
 800afa4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800afa8:	d824      	bhi.n	800aff4 <ADC_ConfigureBoostMode+0x148>
 800afaa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800afae:	d002      	beq.n	800afb6 <ADC_ConfigureBoostMode+0x10a>
 800afb0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800afb4:	d11e      	bne.n	800aff4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	0c9b      	lsrs	r3, r3, #18
 800afbc:	005b      	lsls	r3, r3, #1
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800afc4:	60fb      	str	r3, [r7, #12]
        break;
 800afc6:	e016      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	091b      	lsrs	r3, r3, #4
 800afcc:	60fb      	str	r3, [r7, #12]
        break;
 800afce:	e012      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	095b      	lsrs	r3, r3, #5
 800afd4:	60fb      	str	r3, [r7, #12]
        break;
 800afd6:	e00e      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	099b      	lsrs	r3, r3, #6
 800afdc:	60fb      	str	r3, [r7, #12]
        break;
 800afde:	e00a      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	09db      	lsrs	r3, r3, #7
 800afe4:	60fb      	str	r3, [r7, #12]
        break;
 800afe6:	e006      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	0a1b      	lsrs	r3, r3, #8
 800afec:	60fb      	str	r3, [r7, #12]
        break;
 800afee:	e002      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
        break;
 800aff0:	bf00      	nop
 800aff2:	e000      	b.n	800aff6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800aff4:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	085b      	lsrs	r3, r3, #1
 800affa:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	4a1f      	ldr	r2, [pc, #124]	@ (800b07c <ADC_ConfigureBoostMode+0x1d0>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d808      	bhi.n	800b016 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	689a      	ldr	r2, [r3, #8]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800b012:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800b014:	e025      	b.n	800b062 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	4a19      	ldr	r2, [pc, #100]	@ (800b080 <ADC_ConfigureBoostMode+0x1d4>)
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d80a      	bhi.n	800b034 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	689b      	ldr	r3, [r3, #8]
 800b024:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b030:	609a      	str	r2, [r3, #8]
}
 800b032:	e016      	b.n	800b062 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	4a13      	ldr	r2, [pc, #76]	@ (800b084 <ADC_ConfigureBoostMode+0x1d8>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d80a      	bhi.n	800b052 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b04e:	609a      	str	r2, [r3, #8]
}
 800b050:	e007      	b.n	800b062 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	689a      	ldr	r2, [r3, #8]
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800b060:	609a      	str	r2, [r3, #8]
}
 800b062:	bf00      	nop
 800b064:	3710      	adds	r7, #16
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}
 800b06a:	bf00      	nop
 800b06c:	40022000 	.word	0x40022000
 800b070:	40022100 	.word	0x40022100
 800b074:	40022300 	.word	0x40022300
 800b078:	58026300 	.word	0x58026300
 800b07c:	005f5e10 	.word	0x005f5e10
 800b080:	00bebc20 	.word	0x00bebc20
 800b084:	017d7840 	.word	0x017d7840

0800b088 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b088:	b480      	push	{r7}
 800b08a:	b083      	sub	sp, #12
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800b090:	bf00      	nop
 800b092:	370c      	adds	r7, #12
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800b0a4:	bf00      	nop
 800b0a6:	370c      	adds	r7, #12
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800b0b8:	bf00      	nop
 800b0ba:	370c      	adds	r7, #12
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c2:	4770      	bx	lr

0800b0c4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800b0cc:	bf00      	nop
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr

0800b0d8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800b0e0:	bf00      	nop
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <__NVIC_SetPriorityGrouping>:
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b085      	sub	sp, #20
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f003 0307 	and.w	r3, r3, #7
 800b0fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b0fc:	4b0b      	ldr	r3, [pc, #44]	@ (800b12c <__NVIC_SetPriorityGrouping+0x40>)
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b102:	68ba      	ldr	r2, [r7, #8]
 800b104:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800b108:	4013      	ands	r3, r2
 800b10a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800b114:	4b06      	ldr	r3, [pc, #24]	@ (800b130 <__NVIC_SetPriorityGrouping+0x44>)
 800b116:	4313      	orrs	r3, r2
 800b118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b11a:	4a04      	ldr	r2, [pc, #16]	@ (800b12c <__NVIC_SetPriorityGrouping+0x40>)
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	60d3      	str	r3, [r2, #12]
}
 800b120:	bf00      	nop
 800b122:	3714      	adds	r7, #20
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr
 800b12c:	e000ed00 	.word	0xe000ed00
 800b130:	05fa0000 	.word	0x05fa0000

0800b134 <__NVIC_GetPriorityGrouping>:
{
 800b134:	b480      	push	{r7}
 800b136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b138:	4b04      	ldr	r3, [pc, #16]	@ (800b14c <__NVIC_GetPriorityGrouping+0x18>)
 800b13a:	68db      	ldr	r3, [r3, #12]
 800b13c:	0a1b      	lsrs	r3, r3, #8
 800b13e:	f003 0307 	and.w	r3, r3, #7
}
 800b142:	4618      	mov	r0, r3
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr
 800b14c:	e000ed00 	.word	0xe000ed00

0800b150 <__NVIC_EnableIRQ>:
{
 800b150:	b480      	push	{r7}
 800b152:	b083      	sub	sp, #12
 800b154:	af00      	add	r7, sp, #0
 800b156:	4603      	mov	r3, r0
 800b158:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b15a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	db0b      	blt.n	800b17a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b162:	88fb      	ldrh	r3, [r7, #6]
 800b164:	f003 021f 	and.w	r2, r3, #31
 800b168:	4907      	ldr	r1, [pc, #28]	@ (800b188 <__NVIC_EnableIRQ+0x38>)
 800b16a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b16e:	095b      	lsrs	r3, r3, #5
 800b170:	2001      	movs	r0, #1
 800b172:	fa00 f202 	lsl.w	r2, r0, r2
 800b176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b17a:	bf00      	nop
 800b17c:	370c      	adds	r7, #12
 800b17e:	46bd      	mov	sp, r7
 800b180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b184:	4770      	bx	lr
 800b186:	bf00      	nop
 800b188:	e000e100 	.word	0xe000e100

0800b18c <__NVIC_SetPriority>:
{
 800b18c:	b480      	push	{r7}
 800b18e:	b083      	sub	sp, #12
 800b190:	af00      	add	r7, sp, #0
 800b192:	4603      	mov	r3, r0
 800b194:	6039      	str	r1, [r7, #0]
 800b196:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b198:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	db0a      	blt.n	800b1b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	b2da      	uxtb	r2, r3
 800b1a4:	490c      	ldr	r1, [pc, #48]	@ (800b1d8 <__NVIC_SetPriority+0x4c>)
 800b1a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b1aa:	0112      	lsls	r2, r2, #4
 800b1ac:	b2d2      	uxtb	r2, r2
 800b1ae:	440b      	add	r3, r1
 800b1b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b1b4:	e00a      	b.n	800b1cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	b2da      	uxtb	r2, r3
 800b1ba:	4908      	ldr	r1, [pc, #32]	@ (800b1dc <__NVIC_SetPriority+0x50>)
 800b1bc:	88fb      	ldrh	r3, [r7, #6]
 800b1be:	f003 030f 	and.w	r3, r3, #15
 800b1c2:	3b04      	subs	r3, #4
 800b1c4:	0112      	lsls	r2, r2, #4
 800b1c6:	b2d2      	uxtb	r2, r2
 800b1c8:	440b      	add	r3, r1
 800b1ca:	761a      	strb	r2, [r3, #24]
}
 800b1cc:	bf00      	nop
 800b1ce:	370c      	adds	r7, #12
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d6:	4770      	bx	lr
 800b1d8:	e000e100 	.word	0xe000e100
 800b1dc:	e000ed00 	.word	0xe000ed00

0800b1e0 <NVIC_EncodePriority>:
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b089      	sub	sp, #36	@ 0x24
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	60b9      	str	r1, [r7, #8]
 800b1ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	f003 0307 	and.w	r3, r3, #7
 800b1f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b1f4:	69fb      	ldr	r3, [r7, #28]
 800b1f6:	f1c3 0307 	rsb	r3, r3, #7
 800b1fa:	2b04      	cmp	r3, #4
 800b1fc:	bf28      	it	cs
 800b1fe:	2304      	movcs	r3, #4
 800b200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b202:	69fb      	ldr	r3, [r7, #28]
 800b204:	3304      	adds	r3, #4
 800b206:	2b06      	cmp	r3, #6
 800b208:	d902      	bls.n	800b210 <NVIC_EncodePriority+0x30>
 800b20a:	69fb      	ldr	r3, [r7, #28]
 800b20c:	3b03      	subs	r3, #3
 800b20e:	e000      	b.n	800b212 <NVIC_EncodePriority+0x32>
 800b210:	2300      	movs	r3, #0
 800b212:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b214:	f04f 32ff 	mov.w	r2, #4294967295
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	fa02 f303 	lsl.w	r3, r2, r3
 800b21e:	43da      	mvns	r2, r3
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	401a      	ands	r2, r3
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b228:	f04f 31ff 	mov.w	r1, #4294967295
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	fa01 f303 	lsl.w	r3, r1, r3
 800b232:	43d9      	mvns	r1, r3
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b238:	4313      	orrs	r3, r2
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3724      	adds	r7, #36	@ 0x24
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
	...

0800b248 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b082      	sub	sp, #8
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	3b01      	subs	r3, #1
 800b254:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b258:	d301      	bcc.n	800b25e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b25a:	2301      	movs	r3, #1
 800b25c:	e00f      	b.n	800b27e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b25e:	4a0a      	ldr	r2, [pc, #40]	@ (800b288 <SysTick_Config+0x40>)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	3b01      	subs	r3, #1
 800b264:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b266:	210f      	movs	r1, #15
 800b268:	f04f 30ff 	mov.w	r0, #4294967295
 800b26c:	f7ff ff8e 	bl	800b18c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b270:	4b05      	ldr	r3, [pc, #20]	@ (800b288 <SysTick_Config+0x40>)
 800b272:	2200      	movs	r2, #0
 800b274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b276:	4b04      	ldr	r3, [pc, #16]	@ (800b288 <SysTick_Config+0x40>)
 800b278:	2207      	movs	r2, #7
 800b27a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b27c:	2300      	movs	r3, #0
}
 800b27e:	4618      	mov	r0, r3
 800b280:	3708      	adds	r7, #8
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}
 800b286:	bf00      	nop
 800b288:	e000e010 	.word	0xe000e010

0800b28c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f7ff ff29 	bl	800b0ec <__NVIC_SetPriorityGrouping>
}
 800b29a:	bf00      	nop
 800b29c:	3708      	adds	r7, #8
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b086      	sub	sp, #24
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	60b9      	str	r1, [r7, #8]
 800b2ac:	607a      	str	r2, [r7, #4]
 800b2ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b2b0:	f7ff ff40 	bl	800b134 <__NVIC_GetPriorityGrouping>
 800b2b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	68b9      	ldr	r1, [r7, #8]
 800b2ba:	6978      	ldr	r0, [r7, #20]
 800b2bc:	f7ff ff90 	bl	800b1e0 <NVIC_EncodePriority>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b2c6:	4611      	mov	r1, r2
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7ff ff5f 	bl	800b18c <__NVIC_SetPriority>
}
 800b2ce:	bf00      	nop
 800b2d0:	3718      	adds	r7, #24
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b082      	sub	sp, #8
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	4603      	mov	r3, r0
 800b2de:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b2e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7ff ff33 	bl	800b150 <__NVIC_EnableIRQ>
}
 800b2ea:	bf00      	nop
 800b2ec:	3708      	adds	r7, #8
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}

0800b2f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b2f2:	b580      	push	{r7, lr}
 800b2f4:	b082      	sub	sp, #8
 800b2f6:	af00      	add	r7, sp, #0
 800b2f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f7ff ffa4 	bl	800b248 <SysTick_Config>
 800b300:	4603      	mov	r3, r0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
	...

0800b30c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800b30c:	b480      	push	{r7}
 800b30e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800b310:	f3bf 8f5f 	dmb	sy
}
 800b314:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800b316:	4b07      	ldr	r3, [pc, #28]	@ (800b334 <HAL_MPU_Disable+0x28>)
 800b318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b31a:	4a06      	ldr	r2, [pc, #24]	@ (800b334 <HAL_MPU_Disable+0x28>)
 800b31c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b320:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800b322:	4b05      	ldr	r3, [pc, #20]	@ (800b338 <HAL_MPU_Disable+0x2c>)
 800b324:	2200      	movs	r2, #0
 800b326:	605a      	str	r2, [r3, #4]
}
 800b328:	bf00      	nop
 800b32a:	46bd      	mov	sp, r7
 800b32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b330:	4770      	bx	lr
 800b332:	bf00      	nop
 800b334:	e000ed00 	.word	0xe000ed00
 800b338:	e000ed90 	.word	0xe000ed90

0800b33c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800b344:	4a0b      	ldr	r2, [pc, #44]	@ (800b374 <HAL_MPU_Enable+0x38>)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f043 0301 	orr.w	r3, r3, #1
 800b34c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800b34e:	4b0a      	ldr	r3, [pc, #40]	@ (800b378 <HAL_MPU_Enable+0x3c>)
 800b350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b352:	4a09      	ldr	r2, [pc, #36]	@ (800b378 <HAL_MPU_Enable+0x3c>)
 800b354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b358:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800b35a:	f3bf 8f4f 	dsb	sy
}
 800b35e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b360:	f3bf 8f6f 	isb	sy
}
 800b364:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800b366:	bf00      	nop
 800b368:	370c      	adds	r7, #12
 800b36a:	46bd      	mov	sp, r7
 800b36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b370:	4770      	bx	lr
 800b372:	bf00      	nop
 800b374:	e000ed90 	.word	0xe000ed90
 800b378:	e000ed00 	.word	0xe000ed00

0800b37c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b083      	sub	sp, #12
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	785a      	ldrb	r2, [r3, #1]
 800b388:	4b1b      	ldr	r3, [pc, #108]	@ (800b3f8 <HAL_MPU_ConfigRegion+0x7c>)
 800b38a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800b38c:	4b1a      	ldr	r3, [pc, #104]	@ (800b3f8 <HAL_MPU_ConfigRegion+0x7c>)
 800b38e:	691b      	ldr	r3, [r3, #16]
 800b390:	4a19      	ldr	r2, [pc, #100]	@ (800b3f8 <HAL_MPU_ConfigRegion+0x7c>)
 800b392:	f023 0301 	bic.w	r3, r3, #1
 800b396:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800b398:	4a17      	ldr	r2, [pc, #92]	@ (800b3f8 <HAL_MPU_ConfigRegion+0x7c>)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	7b1b      	ldrb	r3, [r3, #12]
 800b3a4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	7adb      	ldrb	r3, [r3, #11]
 800b3aa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800b3ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	7a9b      	ldrb	r3, [r3, #10]
 800b3b2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800b3b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	7b5b      	ldrb	r3, [r3, #13]
 800b3ba:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800b3bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	7b9b      	ldrb	r3, [r3, #14]
 800b3c2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800b3c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	7bdb      	ldrb	r3, [r3, #15]
 800b3ca:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800b3cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	7a5b      	ldrb	r3, [r3, #9]
 800b3d2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800b3d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	7a1b      	ldrb	r3, [r3, #8]
 800b3da:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800b3dc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	7812      	ldrb	r2, [r2, #0]
 800b3e2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800b3e4:	4a04      	ldr	r2, [pc, #16]	@ (800b3f8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800b3e6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800b3e8:	6113      	str	r3, [r2, #16]
}
 800b3ea:	bf00      	nop
 800b3ec:	370c      	adds	r7, #12
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop
 800b3f8:	e000ed90 	.word	0xe000ed90

0800b3fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800b404:	f7fd fea2 	bl	800914c <HAL_GetTick>
 800b408:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d101      	bne.n	800b414 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800b410:	2301      	movs	r3, #1
 800b412:	e312      	b.n	800ba3a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a66      	ldr	r2, [pc, #408]	@ (800b5b4 <HAL_DMA_Init+0x1b8>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d04a      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4a65      	ldr	r2, [pc, #404]	@ (800b5b8 <HAL_DMA_Init+0x1bc>)
 800b424:	4293      	cmp	r3, r2
 800b426:	d045      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	4a63      	ldr	r2, [pc, #396]	@ (800b5bc <HAL_DMA_Init+0x1c0>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d040      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4a62      	ldr	r2, [pc, #392]	@ (800b5c0 <HAL_DMA_Init+0x1c4>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d03b      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a60      	ldr	r2, [pc, #384]	@ (800b5c4 <HAL_DMA_Init+0x1c8>)
 800b442:	4293      	cmp	r3, r2
 800b444:	d036      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4a5f      	ldr	r2, [pc, #380]	@ (800b5c8 <HAL_DMA_Init+0x1cc>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d031      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a5d      	ldr	r2, [pc, #372]	@ (800b5cc <HAL_DMA_Init+0x1d0>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d02c      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4a5c      	ldr	r2, [pc, #368]	@ (800b5d0 <HAL_DMA_Init+0x1d4>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d027      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a5a      	ldr	r2, [pc, #360]	@ (800b5d4 <HAL_DMA_Init+0x1d8>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d022      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4a59      	ldr	r2, [pc, #356]	@ (800b5d8 <HAL_DMA_Init+0x1dc>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d01d      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a57      	ldr	r2, [pc, #348]	@ (800b5dc <HAL_DMA_Init+0x1e0>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d018      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a56      	ldr	r2, [pc, #344]	@ (800b5e0 <HAL_DMA_Init+0x1e4>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d013      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a54      	ldr	r2, [pc, #336]	@ (800b5e4 <HAL_DMA_Init+0x1e8>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d00e      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a53      	ldr	r2, [pc, #332]	@ (800b5e8 <HAL_DMA_Init+0x1ec>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d009      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	4a51      	ldr	r2, [pc, #324]	@ (800b5ec <HAL_DMA_Init+0x1f0>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d004      	beq.n	800b4b4 <HAL_DMA_Init+0xb8>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	4a50      	ldr	r2, [pc, #320]	@ (800b5f0 <HAL_DMA_Init+0x1f4>)
 800b4b0:	4293      	cmp	r3, r2
 800b4b2:	d101      	bne.n	800b4b8 <HAL_DMA_Init+0xbc>
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e000      	b.n	800b4ba <HAL_DMA_Init+0xbe>
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f000 813c 	beq.w	800b738 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2202      	movs	r2, #2
 800b4c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	4a37      	ldr	r2, [pc, #220]	@ (800b5b4 <HAL_DMA_Init+0x1b8>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d04a      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4a36      	ldr	r2, [pc, #216]	@ (800b5b8 <HAL_DMA_Init+0x1bc>)
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d045      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4a34      	ldr	r2, [pc, #208]	@ (800b5bc <HAL_DMA_Init+0x1c0>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d040      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	4a33      	ldr	r2, [pc, #204]	@ (800b5c0 <HAL_DMA_Init+0x1c4>)
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d03b      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	4a31      	ldr	r2, [pc, #196]	@ (800b5c4 <HAL_DMA_Init+0x1c8>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d036      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	4a30      	ldr	r2, [pc, #192]	@ (800b5c8 <HAL_DMA_Init+0x1cc>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d031      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a2e      	ldr	r2, [pc, #184]	@ (800b5cc <HAL_DMA_Init+0x1d0>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d02c      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a2d      	ldr	r2, [pc, #180]	@ (800b5d0 <HAL_DMA_Init+0x1d4>)
 800b51c:	4293      	cmp	r3, r2
 800b51e:	d027      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4a2b      	ldr	r2, [pc, #172]	@ (800b5d4 <HAL_DMA_Init+0x1d8>)
 800b526:	4293      	cmp	r3, r2
 800b528:	d022      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4a2a      	ldr	r2, [pc, #168]	@ (800b5d8 <HAL_DMA_Init+0x1dc>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d01d      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	4a28      	ldr	r2, [pc, #160]	@ (800b5dc <HAL_DMA_Init+0x1e0>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d018      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a27      	ldr	r2, [pc, #156]	@ (800b5e0 <HAL_DMA_Init+0x1e4>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d013      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	4a25      	ldr	r2, [pc, #148]	@ (800b5e4 <HAL_DMA_Init+0x1e8>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d00e      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a24      	ldr	r2, [pc, #144]	@ (800b5e8 <HAL_DMA_Init+0x1ec>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d009      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a22      	ldr	r2, [pc, #136]	@ (800b5ec <HAL_DMA_Init+0x1f0>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d004      	beq.n	800b570 <HAL_DMA_Init+0x174>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a21      	ldr	r2, [pc, #132]	@ (800b5f0 <HAL_DMA_Init+0x1f4>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d108      	bne.n	800b582 <HAL_DMA_Init+0x186>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	f022 0201 	bic.w	r2, r2, #1
 800b57e:	601a      	str	r2, [r3, #0]
 800b580:	e007      	b.n	800b592 <HAL_DMA_Init+0x196>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	681a      	ldr	r2, [r3, #0]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f022 0201 	bic.w	r2, r2, #1
 800b590:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800b592:	e02f      	b.n	800b5f4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b594:	f7fd fdda 	bl	800914c <HAL_GetTick>
 800b598:	4602      	mov	r2, r0
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	1ad3      	subs	r3, r2, r3
 800b59e:	2b05      	cmp	r3, #5
 800b5a0:	d928      	bls.n	800b5f4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2220      	movs	r2, #32
 800b5a6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2203      	movs	r2, #3
 800b5ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e242      	b.n	800ba3a <HAL_DMA_Init+0x63e>
 800b5b4:	40020010 	.word	0x40020010
 800b5b8:	40020028 	.word	0x40020028
 800b5bc:	40020040 	.word	0x40020040
 800b5c0:	40020058 	.word	0x40020058
 800b5c4:	40020070 	.word	0x40020070
 800b5c8:	40020088 	.word	0x40020088
 800b5cc:	400200a0 	.word	0x400200a0
 800b5d0:	400200b8 	.word	0x400200b8
 800b5d4:	40020410 	.word	0x40020410
 800b5d8:	40020428 	.word	0x40020428
 800b5dc:	40020440 	.word	0x40020440
 800b5e0:	40020458 	.word	0x40020458
 800b5e4:	40020470 	.word	0x40020470
 800b5e8:	40020488 	.word	0x40020488
 800b5ec:	400204a0 	.word	0x400204a0
 800b5f0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f003 0301 	and.w	r3, r3, #1
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d1c8      	bne.n	800b594 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b60a:	697a      	ldr	r2, [r7, #20]
 800b60c:	4b83      	ldr	r3, [pc, #524]	@ (800b81c <HAL_DMA_Init+0x420>)
 800b60e:	4013      	ands	r3, r2
 800b610:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800b61a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	691b      	ldr	r3, [r3, #16]
 800b620:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b626:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	699b      	ldr	r3, [r3, #24]
 800b62c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b632:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6a1b      	ldr	r3, [r3, #32]
 800b638:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800b63a:	697a      	ldr	r2, [r7, #20]
 800b63c:	4313      	orrs	r3, r2
 800b63e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b644:	2b04      	cmp	r3, #4
 800b646:	d107      	bne.n	800b658 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b650:	4313      	orrs	r3, r2
 800b652:	697a      	ldr	r2, [r7, #20]
 800b654:	4313      	orrs	r3, r2
 800b656:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	2b28      	cmp	r3, #40	@ 0x28
 800b65e:	d903      	bls.n	800b668 <HAL_DMA_Init+0x26c>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	2b2e      	cmp	r3, #46	@ 0x2e
 800b666:	d91f      	bls.n	800b6a8 <HAL_DMA_Init+0x2ac>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	685b      	ldr	r3, [r3, #4]
 800b66c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b66e:	d903      	bls.n	800b678 <HAL_DMA_Init+0x27c>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	2b42      	cmp	r3, #66	@ 0x42
 800b676:	d917      	bls.n	800b6a8 <HAL_DMA_Init+0x2ac>
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	2b46      	cmp	r3, #70	@ 0x46
 800b67e:	d903      	bls.n	800b688 <HAL_DMA_Init+0x28c>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	2b48      	cmp	r3, #72	@ 0x48
 800b686:	d90f      	bls.n	800b6a8 <HAL_DMA_Init+0x2ac>
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	2b4e      	cmp	r3, #78	@ 0x4e
 800b68e:	d903      	bls.n	800b698 <HAL_DMA_Init+0x29c>
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	2b52      	cmp	r3, #82	@ 0x52
 800b696:	d907      	bls.n	800b6a8 <HAL_DMA_Init+0x2ac>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	2b73      	cmp	r3, #115	@ 0x73
 800b69e:	d905      	bls.n	800b6ac <HAL_DMA_Init+0x2b0>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	2b77      	cmp	r3, #119	@ 0x77
 800b6a6:	d801      	bhi.n	800b6ac <HAL_DMA_Init+0x2b0>
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	e000      	b.n	800b6ae <HAL_DMA_Init+0x2b2>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d003      	beq.n	800b6ba <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6b8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	697a      	ldr	r2, [r7, #20]
 800b6c0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	695b      	ldr	r3, [r3, #20]
 800b6c8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b6ca:	697b      	ldr	r3, [r7, #20]
 800b6cc:	f023 0307 	bic.w	r3, r3, #7
 800b6d0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6d6:	697a      	ldr	r2, [r7, #20]
 800b6d8:	4313      	orrs	r3, r2
 800b6da:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6e0:	2b04      	cmp	r3, #4
 800b6e2:	d117      	bne.n	800b714 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6e8:	697a      	ldr	r2, [r7, #20]
 800b6ea:	4313      	orrs	r3, r2
 800b6ec:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d00e      	beq.n	800b714 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f002 fb48 	bl	800dd8c <DMA_CheckFifoParam>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d008      	beq.n	800b714 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2240      	movs	r2, #64	@ 0x40
 800b706:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800b710:	2301      	movs	r3, #1
 800b712:	e192      	b.n	800ba3a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	697a      	ldr	r2, [r7, #20]
 800b71a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f002 fa83 	bl	800dc28 <DMA_CalcBaseAndBitshift>
 800b722:	4603      	mov	r3, r0
 800b724:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b72a:	f003 031f 	and.w	r3, r3, #31
 800b72e:	223f      	movs	r2, #63	@ 0x3f
 800b730:	409a      	lsls	r2, r3
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	609a      	str	r2, [r3, #8]
 800b736:	e0c8      	b.n	800b8ca <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4a38      	ldr	r2, [pc, #224]	@ (800b820 <HAL_DMA_Init+0x424>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d022      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a37      	ldr	r2, [pc, #220]	@ (800b824 <HAL_DMA_Init+0x428>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d01d      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a35      	ldr	r2, [pc, #212]	@ (800b828 <HAL_DMA_Init+0x42c>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d018      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a34      	ldr	r2, [pc, #208]	@ (800b82c <HAL_DMA_Init+0x430>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d013      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4a32      	ldr	r2, [pc, #200]	@ (800b830 <HAL_DMA_Init+0x434>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d00e      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	4a31      	ldr	r2, [pc, #196]	@ (800b834 <HAL_DMA_Init+0x438>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d009      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	4a2f      	ldr	r2, [pc, #188]	@ (800b838 <HAL_DMA_Init+0x43c>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d004      	beq.n	800b788 <HAL_DMA_Init+0x38c>
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	4a2e      	ldr	r2, [pc, #184]	@ (800b83c <HAL_DMA_Init+0x440>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d101      	bne.n	800b78c <HAL_DMA_Init+0x390>
 800b788:	2301      	movs	r3, #1
 800b78a:	e000      	b.n	800b78e <HAL_DMA_Init+0x392>
 800b78c:	2300      	movs	r3, #0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	f000 8092 	beq.w	800b8b8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a21      	ldr	r2, [pc, #132]	@ (800b820 <HAL_DMA_Init+0x424>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d021      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	4a20      	ldr	r2, [pc, #128]	@ (800b824 <HAL_DMA_Init+0x428>)
 800b7a4:	4293      	cmp	r3, r2
 800b7a6:	d01c      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	4a1e      	ldr	r2, [pc, #120]	@ (800b828 <HAL_DMA_Init+0x42c>)
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d017      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4a1d      	ldr	r2, [pc, #116]	@ (800b82c <HAL_DMA_Init+0x430>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d012      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a1b      	ldr	r2, [pc, #108]	@ (800b830 <HAL_DMA_Init+0x434>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d00d      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a1a      	ldr	r2, [pc, #104]	@ (800b834 <HAL_DMA_Init+0x438>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d008      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	4a18      	ldr	r2, [pc, #96]	@ (800b838 <HAL_DMA_Init+0x43c>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d003      	beq.n	800b7e2 <HAL_DMA_Init+0x3e6>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4a17      	ldr	r2, [pc, #92]	@ (800b83c <HAL_DMA_Init+0x440>)
 800b7e0:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2202      	movs	r2, #2
 800b7e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800b7fa:	697a      	ldr	r2, [r7, #20]
 800b7fc:	4b10      	ldr	r3, [pc, #64]	@ (800b840 <HAL_DMA_Init+0x444>)
 800b7fe:	4013      	ands	r3, r2
 800b800:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	689b      	ldr	r3, [r3, #8]
 800b806:	2b40      	cmp	r3, #64	@ 0x40
 800b808:	d01c      	beq.n	800b844 <HAL_DMA_Init+0x448>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	2b80      	cmp	r3, #128	@ 0x80
 800b810:	d102      	bne.n	800b818 <HAL_DMA_Init+0x41c>
 800b812:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b816:	e016      	b.n	800b846 <HAL_DMA_Init+0x44a>
 800b818:	2300      	movs	r3, #0
 800b81a:	e014      	b.n	800b846 <HAL_DMA_Init+0x44a>
 800b81c:	fe10803f 	.word	0xfe10803f
 800b820:	58025408 	.word	0x58025408
 800b824:	5802541c 	.word	0x5802541c
 800b828:	58025430 	.word	0x58025430
 800b82c:	58025444 	.word	0x58025444
 800b830:	58025458 	.word	0x58025458
 800b834:	5802546c 	.word	0x5802546c
 800b838:	58025480 	.word	0x58025480
 800b83c:	58025494 	.word	0x58025494
 800b840:	fffe000f 	.word	0xfffe000f
 800b844:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	68d2      	ldr	r2, [r2, #12]
 800b84a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800b84c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	691b      	ldr	r3, [r3, #16]
 800b852:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800b854:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	695b      	ldr	r3, [r3, #20]
 800b85a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800b85c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	699b      	ldr	r3, [r3, #24]
 800b862:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800b864:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	69db      	ldr	r3, [r3, #28]
 800b86a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800b86c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6a1b      	ldr	r3, [r3, #32]
 800b872:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800b874:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800b876:	697a      	ldr	r2, [r7, #20]
 800b878:	4313      	orrs	r3, r2
 800b87a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	697a      	ldr	r2, [r7, #20]
 800b882:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	461a      	mov	r2, r3
 800b88a:	4b6e      	ldr	r3, [pc, #440]	@ (800ba44 <HAL_DMA_Init+0x648>)
 800b88c:	4413      	add	r3, r2
 800b88e:	4a6e      	ldr	r2, [pc, #440]	@ (800ba48 <HAL_DMA_Init+0x64c>)
 800b890:	fba2 2303 	umull	r2, r3, r2, r3
 800b894:	091b      	lsrs	r3, r3, #4
 800b896:	009a      	lsls	r2, r3, #2
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f002 f9c3 	bl	800dc28 <DMA_CalcBaseAndBitshift>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b8aa:	f003 031f 	and.w	r3, r3, #31
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	409a      	lsls	r2, r3
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	605a      	str	r2, [r3, #4]
 800b8b6:	e008      	b.n	800b8ca <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2240      	movs	r2, #64	@ 0x40
 800b8bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2203      	movs	r2, #3
 800b8c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	e0b7      	b.n	800ba3a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4a5f      	ldr	r2, [pc, #380]	@ (800ba4c <HAL_DMA_Init+0x650>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d072      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a5d      	ldr	r2, [pc, #372]	@ (800ba50 <HAL_DMA_Init+0x654>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d06d      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a5c      	ldr	r2, [pc, #368]	@ (800ba54 <HAL_DMA_Init+0x658>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d068      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	4a5a      	ldr	r2, [pc, #360]	@ (800ba58 <HAL_DMA_Init+0x65c>)
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d063      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	4a59      	ldr	r2, [pc, #356]	@ (800ba5c <HAL_DMA_Init+0x660>)
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d05e      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	4a57      	ldr	r2, [pc, #348]	@ (800ba60 <HAL_DMA_Init+0x664>)
 800b902:	4293      	cmp	r3, r2
 800b904:	d059      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	4a56      	ldr	r2, [pc, #344]	@ (800ba64 <HAL_DMA_Init+0x668>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d054      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	4a54      	ldr	r2, [pc, #336]	@ (800ba68 <HAL_DMA_Init+0x66c>)
 800b916:	4293      	cmp	r3, r2
 800b918:	d04f      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	4a53      	ldr	r2, [pc, #332]	@ (800ba6c <HAL_DMA_Init+0x670>)
 800b920:	4293      	cmp	r3, r2
 800b922:	d04a      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	4a51      	ldr	r2, [pc, #324]	@ (800ba70 <HAL_DMA_Init+0x674>)
 800b92a:	4293      	cmp	r3, r2
 800b92c:	d045      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	4a50      	ldr	r2, [pc, #320]	@ (800ba74 <HAL_DMA_Init+0x678>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d040      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	4a4e      	ldr	r2, [pc, #312]	@ (800ba78 <HAL_DMA_Init+0x67c>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d03b      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	4a4d      	ldr	r2, [pc, #308]	@ (800ba7c <HAL_DMA_Init+0x680>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d036      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4a4b      	ldr	r2, [pc, #300]	@ (800ba80 <HAL_DMA_Init+0x684>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d031      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4a4a      	ldr	r2, [pc, #296]	@ (800ba84 <HAL_DMA_Init+0x688>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d02c      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4a48      	ldr	r2, [pc, #288]	@ (800ba88 <HAL_DMA_Init+0x68c>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d027      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a47      	ldr	r2, [pc, #284]	@ (800ba8c <HAL_DMA_Init+0x690>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d022      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	4a45      	ldr	r2, [pc, #276]	@ (800ba90 <HAL_DMA_Init+0x694>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d01d      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a44      	ldr	r2, [pc, #272]	@ (800ba94 <HAL_DMA_Init+0x698>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d018      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4a42      	ldr	r2, [pc, #264]	@ (800ba98 <HAL_DMA_Init+0x69c>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d013      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a41      	ldr	r2, [pc, #260]	@ (800ba9c <HAL_DMA_Init+0x6a0>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d00e      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a3f      	ldr	r2, [pc, #252]	@ (800baa0 <HAL_DMA_Init+0x6a4>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d009      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	4a3e      	ldr	r2, [pc, #248]	@ (800baa4 <HAL_DMA_Init+0x6a8>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d004      	beq.n	800b9ba <HAL_DMA_Init+0x5be>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a3c      	ldr	r2, [pc, #240]	@ (800baa8 <HAL_DMA_Init+0x6ac>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d101      	bne.n	800b9be <HAL_DMA_Init+0x5c2>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e000      	b.n	800b9c0 <HAL_DMA_Init+0x5c4>
 800b9be:	2300      	movs	r3, #0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d032      	beq.n	800ba2a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f002 fa5d 	bl	800de84 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	689b      	ldr	r3, [r3, #8]
 800b9ce:	2b80      	cmp	r3, #128	@ 0x80
 800b9d0:	d102      	bne.n	800b9d8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	685a      	ldr	r2, [r3, #4]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9e0:	b2d2      	uxtb	r2, r2
 800b9e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800b9ec:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	685b      	ldr	r3, [r3, #4]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d010      	beq.n	800ba18 <HAL_DMA_Init+0x61c>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	2b08      	cmp	r3, #8
 800b9fc:	d80c      	bhi.n	800ba18 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f002 fada 	bl	800dfb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba08:	2200      	movs	r2, #0
 800ba0a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ba14:	605a      	str	r2, [r3, #4]
 800ba16:	e008      	b.n	800ba2a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2200      	movs	r2, #0
 800ba22:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2200      	movs	r2, #0
 800ba28:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2201      	movs	r2, #1
 800ba34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800ba38:	2300      	movs	r3, #0
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3718      	adds	r7, #24
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	a7fdabf8 	.word	0xa7fdabf8
 800ba48:	cccccccd 	.word	0xcccccccd
 800ba4c:	40020010 	.word	0x40020010
 800ba50:	40020028 	.word	0x40020028
 800ba54:	40020040 	.word	0x40020040
 800ba58:	40020058 	.word	0x40020058
 800ba5c:	40020070 	.word	0x40020070
 800ba60:	40020088 	.word	0x40020088
 800ba64:	400200a0 	.word	0x400200a0
 800ba68:	400200b8 	.word	0x400200b8
 800ba6c:	40020410 	.word	0x40020410
 800ba70:	40020428 	.word	0x40020428
 800ba74:	40020440 	.word	0x40020440
 800ba78:	40020458 	.word	0x40020458
 800ba7c:	40020470 	.word	0x40020470
 800ba80:	40020488 	.word	0x40020488
 800ba84:	400204a0 	.word	0x400204a0
 800ba88:	400204b8 	.word	0x400204b8
 800ba8c:	58025408 	.word	0x58025408
 800ba90:	5802541c 	.word	0x5802541c
 800ba94:	58025430 	.word	0x58025430
 800ba98:	58025444 	.word	0x58025444
 800ba9c:	58025458 	.word	0x58025458
 800baa0:	5802546c 	.word	0x5802546c
 800baa4:	58025480 	.word	0x58025480
 800baa8:	58025494 	.word	0x58025494

0800baac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b086      	sub	sp, #24
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	60f8      	str	r0, [r7, #12]
 800bab4:	60b9      	str	r1, [r7, #8]
 800bab6:	607a      	str	r2, [r7, #4]
 800bab8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800baba:	2300      	movs	r3, #0
 800babc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d101      	bne.n	800bac8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800bac4:	2301      	movs	r3, #1
 800bac6:	e226      	b.n	800bf16 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d101      	bne.n	800bad6 <HAL_DMA_Start_IT+0x2a>
 800bad2:	2302      	movs	r3, #2
 800bad4:	e21f      	b.n	800bf16 <HAL_DMA_Start_IT+0x46a>
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2201      	movs	r2, #1
 800bada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	f040 820a 	bne.w	800bf00 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	2202      	movs	r2, #2
 800baf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	2200      	movs	r2, #0
 800baf8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	4a68      	ldr	r2, [pc, #416]	@ (800bca0 <HAL_DMA_Start_IT+0x1f4>)
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d04a      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	4a66      	ldr	r2, [pc, #408]	@ (800bca4 <HAL_DMA_Start_IT+0x1f8>)
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	d045      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	4a65      	ldr	r2, [pc, #404]	@ (800bca8 <HAL_DMA_Start_IT+0x1fc>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d040      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4a63      	ldr	r2, [pc, #396]	@ (800bcac <HAL_DMA_Start_IT+0x200>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	d03b      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4a62      	ldr	r2, [pc, #392]	@ (800bcb0 <HAL_DMA_Start_IT+0x204>)
 800bb28:	4293      	cmp	r3, r2
 800bb2a:	d036      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4a60      	ldr	r2, [pc, #384]	@ (800bcb4 <HAL_DMA_Start_IT+0x208>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d031      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a5f      	ldr	r2, [pc, #380]	@ (800bcb8 <HAL_DMA_Start_IT+0x20c>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d02c      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a5d      	ldr	r2, [pc, #372]	@ (800bcbc <HAL_DMA_Start_IT+0x210>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d027      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a5c      	ldr	r2, [pc, #368]	@ (800bcc0 <HAL_DMA_Start_IT+0x214>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d022      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a5a      	ldr	r2, [pc, #360]	@ (800bcc4 <HAL_DMA_Start_IT+0x218>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d01d      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a59      	ldr	r2, [pc, #356]	@ (800bcc8 <HAL_DMA_Start_IT+0x21c>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d018      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	4a57      	ldr	r2, [pc, #348]	@ (800bccc <HAL_DMA_Start_IT+0x220>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d013      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4a56      	ldr	r2, [pc, #344]	@ (800bcd0 <HAL_DMA_Start_IT+0x224>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d00e      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	4a54      	ldr	r2, [pc, #336]	@ (800bcd4 <HAL_DMA_Start_IT+0x228>)
 800bb82:	4293      	cmp	r3, r2
 800bb84:	d009      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	4a53      	ldr	r2, [pc, #332]	@ (800bcd8 <HAL_DMA_Start_IT+0x22c>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d004      	beq.n	800bb9a <HAL_DMA_Start_IT+0xee>
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	4a51      	ldr	r2, [pc, #324]	@ (800bcdc <HAL_DMA_Start_IT+0x230>)
 800bb96:	4293      	cmp	r3, r2
 800bb98:	d108      	bne.n	800bbac <HAL_DMA_Start_IT+0x100>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	681a      	ldr	r2, [r3, #0]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f022 0201 	bic.w	r2, r2, #1
 800bba8:	601a      	str	r2, [r3, #0]
 800bbaa:	e007      	b.n	800bbbc <HAL_DMA_Start_IT+0x110>
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	681a      	ldr	r2, [r3, #0]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f022 0201 	bic.w	r2, r2, #1
 800bbba:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	687a      	ldr	r2, [r7, #4]
 800bbc0:	68b9      	ldr	r1, [r7, #8]
 800bbc2:	68f8      	ldr	r0, [r7, #12]
 800bbc4:	f001 fe84 	bl	800d8d0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4a34      	ldr	r2, [pc, #208]	@ (800bca0 <HAL_DMA_Start_IT+0x1f4>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d04a      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a33      	ldr	r2, [pc, #204]	@ (800bca4 <HAL_DMA_Start_IT+0x1f8>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d045      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4a31      	ldr	r2, [pc, #196]	@ (800bca8 <HAL_DMA_Start_IT+0x1fc>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d040      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a30      	ldr	r2, [pc, #192]	@ (800bcac <HAL_DMA_Start_IT+0x200>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d03b      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a2e      	ldr	r2, [pc, #184]	@ (800bcb0 <HAL_DMA_Start_IT+0x204>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d036      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a2d      	ldr	r2, [pc, #180]	@ (800bcb4 <HAL_DMA_Start_IT+0x208>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d031      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a2b      	ldr	r2, [pc, #172]	@ (800bcb8 <HAL_DMA_Start_IT+0x20c>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d02c      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a2a      	ldr	r2, [pc, #168]	@ (800bcbc <HAL_DMA_Start_IT+0x210>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d027      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4a28      	ldr	r2, [pc, #160]	@ (800bcc0 <HAL_DMA_Start_IT+0x214>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d022      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4a27      	ldr	r2, [pc, #156]	@ (800bcc4 <HAL_DMA_Start_IT+0x218>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d01d      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	4a25      	ldr	r2, [pc, #148]	@ (800bcc8 <HAL_DMA_Start_IT+0x21c>)
 800bc32:	4293      	cmp	r3, r2
 800bc34:	d018      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	4a24      	ldr	r2, [pc, #144]	@ (800bccc <HAL_DMA_Start_IT+0x220>)
 800bc3c:	4293      	cmp	r3, r2
 800bc3e:	d013      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4a22      	ldr	r2, [pc, #136]	@ (800bcd0 <HAL_DMA_Start_IT+0x224>)
 800bc46:	4293      	cmp	r3, r2
 800bc48:	d00e      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	4a21      	ldr	r2, [pc, #132]	@ (800bcd4 <HAL_DMA_Start_IT+0x228>)
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d009      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a1f      	ldr	r2, [pc, #124]	@ (800bcd8 <HAL_DMA_Start_IT+0x22c>)
 800bc5a:	4293      	cmp	r3, r2
 800bc5c:	d004      	beq.n	800bc68 <HAL_DMA_Start_IT+0x1bc>
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a1e      	ldr	r2, [pc, #120]	@ (800bcdc <HAL_DMA_Start_IT+0x230>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d101      	bne.n	800bc6c <HAL_DMA_Start_IT+0x1c0>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e000      	b.n	800bc6e <HAL_DMA_Start_IT+0x1c2>
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d036      	beq.n	800bce0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f023 021e 	bic.w	r2, r3, #30
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f042 0216 	orr.w	r2, r2, #22
 800bc84:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d03e      	beq.n	800bd0c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	681a      	ldr	r2, [r3, #0]
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f042 0208 	orr.w	r2, r2, #8
 800bc9c:	601a      	str	r2, [r3, #0]
 800bc9e:	e035      	b.n	800bd0c <HAL_DMA_Start_IT+0x260>
 800bca0:	40020010 	.word	0x40020010
 800bca4:	40020028 	.word	0x40020028
 800bca8:	40020040 	.word	0x40020040
 800bcac:	40020058 	.word	0x40020058
 800bcb0:	40020070 	.word	0x40020070
 800bcb4:	40020088 	.word	0x40020088
 800bcb8:	400200a0 	.word	0x400200a0
 800bcbc:	400200b8 	.word	0x400200b8
 800bcc0:	40020410 	.word	0x40020410
 800bcc4:	40020428 	.word	0x40020428
 800bcc8:	40020440 	.word	0x40020440
 800bccc:	40020458 	.word	0x40020458
 800bcd0:	40020470 	.word	0x40020470
 800bcd4:	40020488 	.word	0x40020488
 800bcd8:	400204a0 	.word	0x400204a0
 800bcdc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f023 020e 	bic.w	r2, r3, #14
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f042 020a 	orr.w	r2, r2, #10
 800bcf2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d007      	beq.n	800bd0c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	681a      	ldr	r2, [r3, #0]
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	f042 0204 	orr.w	r2, r2, #4
 800bd0a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	4a83      	ldr	r2, [pc, #524]	@ (800bf20 <HAL_DMA_Start_IT+0x474>)
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d072      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	4a82      	ldr	r2, [pc, #520]	@ (800bf24 <HAL_DMA_Start_IT+0x478>)
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d06d      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	4a80      	ldr	r2, [pc, #512]	@ (800bf28 <HAL_DMA_Start_IT+0x47c>)
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d068      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	4a7f      	ldr	r2, [pc, #508]	@ (800bf2c <HAL_DMA_Start_IT+0x480>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d063      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a7d      	ldr	r2, [pc, #500]	@ (800bf30 <HAL_DMA_Start_IT+0x484>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d05e      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	4a7c      	ldr	r2, [pc, #496]	@ (800bf34 <HAL_DMA_Start_IT+0x488>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d059      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a7a      	ldr	r2, [pc, #488]	@ (800bf38 <HAL_DMA_Start_IT+0x48c>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d054      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a79      	ldr	r2, [pc, #484]	@ (800bf3c <HAL_DMA_Start_IT+0x490>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d04f      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a77      	ldr	r2, [pc, #476]	@ (800bf40 <HAL_DMA_Start_IT+0x494>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d04a      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4a76      	ldr	r2, [pc, #472]	@ (800bf44 <HAL_DMA_Start_IT+0x498>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d045      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	4a74      	ldr	r2, [pc, #464]	@ (800bf48 <HAL_DMA_Start_IT+0x49c>)
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d040      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4a73      	ldr	r2, [pc, #460]	@ (800bf4c <HAL_DMA_Start_IT+0x4a0>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d03b      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4a71      	ldr	r2, [pc, #452]	@ (800bf50 <HAL_DMA_Start_IT+0x4a4>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d036      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	4a70      	ldr	r2, [pc, #448]	@ (800bf54 <HAL_DMA_Start_IT+0x4a8>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d031      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4a6e      	ldr	r2, [pc, #440]	@ (800bf58 <HAL_DMA_Start_IT+0x4ac>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d02c      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	4a6d      	ldr	r2, [pc, #436]	@ (800bf5c <HAL_DMA_Start_IT+0x4b0>)
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	d027      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a6b      	ldr	r2, [pc, #428]	@ (800bf60 <HAL_DMA_Start_IT+0x4b4>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d022      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4a6a      	ldr	r2, [pc, #424]	@ (800bf64 <HAL_DMA_Start_IT+0x4b8>)
 800bdbc:	4293      	cmp	r3, r2
 800bdbe:	d01d      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a68      	ldr	r2, [pc, #416]	@ (800bf68 <HAL_DMA_Start_IT+0x4bc>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d018      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	4a67      	ldr	r2, [pc, #412]	@ (800bf6c <HAL_DMA_Start_IT+0x4c0>)
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d013      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4a65      	ldr	r2, [pc, #404]	@ (800bf70 <HAL_DMA_Start_IT+0x4c4>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d00e      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	4a64      	ldr	r2, [pc, #400]	@ (800bf74 <HAL_DMA_Start_IT+0x4c8>)
 800bde4:	4293      	cmp	r3, r2
 800bde6:	d009      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a62      	ldr	r2, [pc, #392]	@ (800bf78 <HAL_DMA_Start_IT+0x4cc>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d004      	beq.n	800bdfc <HAL_DMA_Start_IT+0x350>
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4a61      	ldr	r2, [pc, #388]	@ (800bf7c <HAL_DMA_Start_IT+0x4d0>)
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d101      	bne.n	800be00 <HAL_DMA_Start_IT+0x354>
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e000      	b.n	800be02 <HAL_DMA_Start_IT+0x356>
 800be00:	2300      	movs	r3, #0
 800be02:	2b00      	cmp	r3, #0
 800be04:	d01a      	beq.n	800be3c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800be10:	2b00      	cmp	r3, #0
 800be12:	d007      	beq.n	800be24 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be18:	681a      	ldr	r2, [r3, #0]
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be22:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d007      	beq.n	800be3c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be3a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a37      	ldr	r2, [pc, #220]	@ (800bf20 <HAL_DMA_Start_IT+0x474>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d04a      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	4a36      	ldr	r2, [pc, #216]	@ (800bf24 <HAL_DMA_Start_IT+0x478>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d045      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	4a34      	ldr	r2, [pc, #208]	@ (800bf28 <HAL_DMA_Start_IT+0x47c>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d040      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	4a33      	ldr	r2, [pc, #204]	@ (800bf2c <HAL_DMA_Start_IT+0x480>)
 800be60:	4293      	cmp	r3, r2
 800be62:	d03b      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4a31      	ldr	r2, [pc, #196]	@ (800bf30 <HAL_DMA_Start_IT+0x484>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	d036      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	4a30      	ldr	r2, [pc, #192]	@ (800bf34 <HAL_DMA_Start_IT+0x488>)
 800be74:	4293      	cmp	r3, r2
 800be76:	d031      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	4a2e      	ldr	r2, [pc, #184]	@ (800bf38 <HAL_DMA_Start_IT+0x48c>)
 800be7e:	4293      	cmp	r3, r2
 800be80:	d02c      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	4a2d      	ldr	r2, [pc, #180]	@ (800bf3c <HAL_DMA_Start_IT+0x490>)
 800be88:	4293      	cmp	r3, r2
 800be8a:	d027      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a2b      	ldr	r2, [pc, #172]	@ (800bf40 <HAL_DMA_Start_IT+0x494>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d022      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4a2a      	ldr	r2, [pc, #168]	@ (800bf44 <HAL_DMA_Start_IT+0x498>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d01d      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a28      	ldr	r2, [pc, #160]	@ (800bf48 <HAL_DMA_Start_IT+0x49c>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d018      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	4a27      	ldr	r2, [pc, #156]	@ (800bf4c <HAL_DMA_Start_IT+0x4a0>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d013      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	4a25      	ldr	r2, [pc, #148]	@ (800bf50 <HAL_DMA_Start_IT+0x4a4>)
 800beba:	4293      	cmp	r3, r2
 800bebc:	d00e      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	4a24      	ldr	r2, [pc, #144]	@ (800bf54 <HAL_DMA_Start_IT+0x4a8>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d009      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	4a22      	ldr	r2, [pc, #136]	@ (800bf58 <HAL_DMA_Start_IT+0x4ac>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d004      	beq.n	800bedc <HAL_DMA_Start_IT+0x430>
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	4a21      	ldr	r2, [pc, #132]	@ (800bf5c <HAL_DMA_Start_IT+0x4b0>)
 800bed8:	4293      	cmp	r3, r2
 800beda:	d108      	bne.n	800beee <HAL_DMA_Start_IT+0x442>
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	681a      	ldr	r2, [r3, #0]
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f042 0201 	orr.w	r2, r2, #1
 800beea:	601a      	str	r2, [r3, #0]
 800beec:	e012      	b.n	800bf14 <HAL_DMA_Start_IT+0x468>
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	681a      	ldr	r2, [r3, #0]
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f042 0201 	orr.w	r2, r2, #1
 800befc:	601a      	str	r2, [r3, #0]
 800befe:	e009      	b.n	800bf14 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bf06:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800bf14:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3718      	adds	r7, #24
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	40020010 	.word	0x40020010
 800bf24:	40020028 	.word	0x40020028
 800bf28:	40020040 	.word	0x40020040
 800bf2c:	40020058 	.word	0x40020058
 800bf30:	40020070 	.word	0x40020070
 800bf34:	40020088 	.word	0x40020088
 800bf38:	400200a0 	.word	0x400200a0
 800bf3c:	400200b8 	.word	0x400200b8
 800bf40:	40020410 	.word	0x40020410
 800bf44:	40020428 	.word	0x40020428
 800bf48:	40020440 	.word	0x40020440
 800bf4c:	40020458 	.word	0x40020458
 800bf50:	40020470 	.word	0x40020470
 800bf54:	40020488 	.word	0x40020488
 800bf58:	400204a0 	.word	0x400204a0
 800bf5c:	400204b8 	.word	0x400204b8
 800bf60:	58025408 	.word	0x58025408
 800bf64:	5802541c 	.word	0x5802541c
 800bf68:	58025430 	.word	0x58025430
 800bf6c:	58025444 	.word	0x58025444
 800bf70:	58025458 	.word	0x58025458
 800bf74:	5802546c 	.word	0x5802546c
 800bf78:	58025480 	.word	0x58025480
 800bf7c:	58025494 	.word	0x58025494

0800bf80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b086      	sub	sp, #24
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800bf88:	f7fd f8e0 	bl	800914c <HAL_GetTick>
 800bf8c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d101      	bne.n	800bf98 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800bf94:	2301      	movs	r3, #1
 800bf96:	e2dc      	b.n	800c552 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800bf9e:	b2db      	uxtb	r3, r3
 800bfa0:	2b02      	cmp	r3, #2
 800bfa2:	d008      	beq.n	800bfb6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	2280      	movs	r2, #128	@ 0x80
 800bfa8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2200      	movs	r2, #0
 800bfae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	e2cd      	b.n	800c552 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	4a76      	ldr	r2, [pc, #472]	@ (800c194 <HAL_DMA_Abort+0x214>)
 800bfbc:	4293      	cmp	r3, r2
 800bfbe:	d04a      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	4a74      	ldr	r2, [pc, #464]	@ (800c198 <HAL_DMA_Abort+0x218>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d045      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a73      	ldr	r2, [pc, #460]	@ (800c19c <HAL_DMA_Abort+0x21c>)
 800bfd0:	4293      	cmp	r3, r2
 800bfd2:	d040      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	4a71      	ldr	r2, [pc, #452]	@ (800c1a0 <HAL_DMA_Abort+0x220>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d03b      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	4a70      	ldr	r2, [pc, #448]	@ (800c1a4 <HAL_DMA_Abort+0x224>)
 800bfe4:	4293      	cmp	r3, r2
 800bfe6:	d036      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	4a6e      	ldr	r2, [pc, #440]	@ (800c1a8 <HAL_DMA_Abort+0x228>)
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d031      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a6d      	ldr	r2, [pc, #436]	@ (800c1ac <HAL_DMA_Abort+0x22c>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d02c      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	4a6b      	ldr	r2, [pc, #428]	@ (800c1b0 <HAL_DMA_Abort+0x230>)
 800c002:	4293      	cmp	r3, r2
 800c004:	d027      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a6a      	ldr	r2, [pc, #424]	@ (800c1b4 <HAL_DMA_Abort+0x234>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d022      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	4a68      	ldr	r2, [pc, #416]	@ (800c1b8 <HAL_DMA_Abort+0x238>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d01d      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	4a67      	ldr	r2, [pc, #412]	@ (800c1bc <HAL_DMA_Abort+0x23c>)
 800c020:	4293      	cmp	r3, r2
 800c022:	d018      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	4a65      	ldr	r2, [pc, #404]	@ (800c1c0 <HAL_DMA_Abort+0x240>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d013      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a64      	ldr	r2, [pc, #400]	@ (800c1c4 <HAL_DMA_Abort+0x244>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d00e      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	4a62      	ldr	r2, [pc, #392]	@ (800c1c8 <HAL_DMA_Abort+0x248>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d009      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	4a61      	ldr	r2, [pc, #388]	@ (800c1cc <HAL_DMA_Abort+0x24c>)
 800c048:	4293      	cmp	r3, r2
 800c04a:	d004      	beq.n	800c056 <HAL_DMA_Abort+0xd6>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	4a5f      	ldr	r2, [pc, #380]	@ (800c1d0 <HAL_DMA_Abort+0x250>)
 800c052:	4293      	cmp	r3, r2
 800c054:	d101      	bne.n	800c05a <HAL_DMA_Abort+0xda>
 800c056:	2301      	movs	r3, #1
 800c058:	e000      	b.n	800c05c <HAL_DMA_Abort+0xdc>
 800c05a:	2300      	movs	r3, #0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d013      	beq.n	800c088 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	681a      	ldr	r2, [r3, #0]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f022 021e 	bic.w	r2, r2, #30
 800c06e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	695a      	ldr	r2, [r3, #20]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c07e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	617b      	str	r3, [r7, #20]
 800c086:	e00a      	b.n	800c09e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	f022 020e 	bic.w	r2, r2, #14
 800c096:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a3c      	ldr	r2, [pc, #240]	@ (800c194 <HAL_DMA_Abort+0x214>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d072      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	4a3a      	ldr	r2, [pc, #232]	@ (800c198 <HAL_DMA_Abort+0x218>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d06d      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4a39      	ldr	r2, [pc, #228]	@ (800c19c <HAL_DMA_Abort+0x21c>)
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d068      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4a37      	ldr	r2, [pc, #220]	@ (800c1a0 <HAL_DMA_Abort+0x220>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d063      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a36      	ldr	r2, [pc, #216]	@ (800c1a4 <HAL_DMA_Abort+0x224>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d05e      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a34      	ldr	r2, [pc, #208]	@ (800c1a8 <HAL_DMA_Abort+0x228>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d059      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a33      	ldr	r2, [pc, #204]	@ (800c1ac <HAL_DMA_Abort+0x22c>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d054      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a31      	ldr	r2, [pc, #196]	@ (800c1b0 <HAL_DMA_Abort+0x230>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d04f      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	4a30      	ldr	r2, [pc, #192]	@ (800c1b4 <HAL_DMA_Abort+0x234>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d04a      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4a2e      	ldr	r2, [pc, #184]	@ (800c1b8 <HAL_DMA_Abort+0x238>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d045      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	4a2d      	ldr	r2, [pc, #180]	@ (800c1bc <HAL_DMA_Abort+0x23c>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d040      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4a2b      	ldr	r2, [pc, #172]	@ (800c1c0 <HAL_DMA_Abort+0x240>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d03b      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	4a2a      	ldr	r2, [pc, #168]	@ (800c1c4 <HAL_DMA_Abort+0x244>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d036      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a28      	ldr	r2, [pc, #160]	@ (800c1c8 <HAL_DMA_Abort+0x248>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d031      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4a27      	ldr	r2, [pc, #156]	@ (800c1cc <HAL_DMA_Abort+0x24c>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d02c      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4a25      	ldr	r2, [pc, #148]	@ (800c1d0 <HAL_DMA_Abort+0x250>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d027      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a24      	ldr	r2, [pc, #144]	@ (800c1d4 <HAL_DMA_Abort+0x254>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d022      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a22      	ldr	r2, [pc, #136]	@ (800c1d8 <HAL_DMA_Abort+0x258>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d01d      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4a21      	ldr	r2, [pc, #132]	@ (800c1dc <HAL_DMA_Abort+0x25c>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d018      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	4a1f      	ldr	r2, [pc, #124]	@ (800c1e0 <HAL_DMA_Abort+0x260>)
 800c162:	4293      	cmp	r3, r2
 800c164:	d013      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4a1e      	ldr	r2, [pc, #120]	@ (800c1e4 <HAL_DMA_Abort+0x264>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d00e      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a1c      	ldr	r2, [pc, #112]	@ (800c1e8 <HAL_DMA_Abort+0x268>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d009      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	4a1b      	ldr	r2, [pc, #108]	@ (800c1ec <HAL_DMA_Abort+0x26c>)
 800c180:	4293      	cmp	r3, r2
 800c182:	d004      	beq.n	800c18e <HAL_DMA_Abort+0x20e>
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4a19      	ldr	r2, [pc, #100]	@ (800c1f0 <HAL_DMA_Abort+0x270>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d132      	bne.n	800c1f4 <HAL_DMA_Abort+0x274>
 800c18e:	2301      	movs	r3, #1
 800c190:	e031      	b.n	800c1f6 <HAL_DMA_Abort+0x276>
 800c192:	bf00      	nop
 800c194:	40020010 	.word	0x40020010
 800c198:	40020028 	.word	0x40020028
 800c19c:	40020040 	.word	0x40020040
 800c1a0:	40020058 	.word	0x40020058
 800c1a4:	40020070 	.word	0x40020070
 800c1a8:	40020088 	.word	0x40020088
 800c1ac:	400200a0 	.word	0x400200a0
 800c1b0:	400200b8 	.word	0x400200b8
 800c1b4:	40020410 	.word	0x40020410
 800c1b8:	40020428 	.word	0x40020428
 800c1bc:	40020440 	.word	0x40020440
 800c1c0:	40020458 	.word	0x40020458
 800c1c4:	40020470 	.word	0x40020470
 800c1c8:	40020488 	.word	0x40020488
 800c1cc:	400204a0 	.word	0x400204a0
 800c1d0:	400204b8 	.word	0x400204b8
 800c1d4:	58025408 	.word	0x58025408
 800c1d8:	5802541c 	.word	0x5802541c
 800c1dc:	58025430 	.word	0x58025430
 800c1e0:	58025444 	.word	0x58025444
 800c1e4:	58025458 	.word	0x58025458
 800c1e8:	5802546c 	.word	0x5802546c
 800c1ec:	58025480 	.word	0x58025480
 800c1f0:	58025494 	.word	0x58025494
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d007      	beq.n	800c20a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1fe:	681a      	ldr	r2, [r3, #0]
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c204:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c208:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	4a6d      	ldr	r2, [pc, #436]	@ (800c3c4 <HAL_DMA_Abort+0x444>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d04a      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	4a6b      	ldr	r2, [pc, #428]	@ (800c3c8 <HAL_DMA_Abort+0x448>)
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d045      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	4a6a      	ldr	r2, [pc, #424]	@ (800c3cc <HAL_DMA_Abort+0x44c>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d040      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a68      	ldr	r2, [pc, #416]	@ (800c3d0 <HAL_DMA_Abort+0x450>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	d03b      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	4a67      	ldr	r2, [pc, #412]	@ (800c3d4 <HAL_DMA_Abort+0x454>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d036      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a65      	ldr	r2, [pc, #404]	@ (800c3d8 <HAL_DMA_Abort+0x458>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d031      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a64      	ldr	r2, [pc, #400]	@ (800c3dc <HAL_DMA_Abort+0x45c>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d02c      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a62      	ldr	r2, [pc, #392]	@ (800c3e0 <HAL_DMA_Abort+0x460>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d027      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a61      	ldr	r2, [pc, #388]	@ (800c3e4 <HAL_DMA_Abort+0x464>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d022      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a5f      	ldr	r2, [pc, #380]	@ (800c3e8 <HAL_DMA_Abort+0x468>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d01d      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a5e      	ldr	r2, [pc, #376]	@ (800c3ec <HAL_DMA_Abort+0x46c>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d018      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4a5c      	ldr	r2, [pc, #368]	@ (800c3f0 <HAL_DMA_Abort+0x470>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d013      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a5b      	ldr	r2, [pc, #364]	@ (800c3f4 <HAL_DMA_Abort+0x474>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d00e      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a59      	ldr	r2, [pc, #356]	@ (800c3f8 <HAL_DMA_Abort+0x478>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d009      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a58      	ldr	r2, [pc, #352]	@ (800c3fc <HAL_DMA_Abort+0x47c>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d004      	beq.n	800c2aa <HAL_DMA_Abort+0x32a>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	4a56      	ldr	r2, [pc, #344]	@ (800c400 <HAL_DMA_Abort+0x480>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d108      	bne.n	800c2bc <HAL_DMA_Abort+0x33c>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	681a      	ldr	r2, [r3, #0]
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f022 0201 	bic.w	r2, r2, #1
 800c2b8:	601a      	str	r2, [r3, #0]
 800c2ba:	e007      	b.n	800c2cc <HAL_DMA_Abort+0x34c>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f022 0201 	bic.w	r2, r2, #1
 800c2ca:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800c2cc:	e013      	b.n	800c2f6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c2ce:	f7fc ff3d 	bl	800914c <HAL_GetTick>
 800c2d2:	4602      	mov	r2, r0
 800c2d4:	693b      	ldr	r3, [r7, #16]
 800c2d6:	1ad3      	subs	r3, r2, r3
 800c2d8:	2b05      	cmp	r3, #5
 800c2da:	d90c      	bls.n	800c2f6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2220      	movs	r2, #32
 800c2e0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2203      	movs	r2, #3
 800c2e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	e12d      	b.n	800c552 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f003 0301 	and.w	r3, r3, #1
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d1e5      	bne.n	800c2ce <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4a2f      	ldr	r2, [pc, #188]	@ (800c3c4 <HAL_DMA_Abort+0x444>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d04a      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a2d      	ldr	r2, [pc, #180]	@ (800c3c8 <HAL_DMA_Abort+0x448>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d045      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4a2c      	ldr	r2, [pc, #176]	@ (800c3cc <HAL_DMA_Abort+0x44c>)
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d040      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4a2a      	ldr	r2, [pc, #168]	@ (800c3d0 <HAL_DMA_Abort+0x450>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d03b      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a29      	ldr	r2, [pc, #164]	@ (800c3d4 <HAL_DMA_Abort+0x454>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d036      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	4a27      	ldr	r2, [pc, #156]	@ (800c3d8 <HAL_DMA_Abort+0x458>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d031      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a26      	ldr	r2, [pc, #152]	@ (800c3dc <HAL_DMA_Abort+0x45c>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d02c      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a24      	ldr	r2, [pc, #144]	@ (800c3e0 <HAL_DMA_Abort+0x460>)
 800c34e:	4293      	cmp	r3, r2
 800c350:	d027      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a23      	ldr	r2, [pc, #140]	@ (800c3e4 <HAL_DMA_Abort+0x464>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d022      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	4a21      	ldr	r2, [pc, #132]	@ (800c3e8 <HAL_DMA_Abort+0x468>)
 800c362:	4293      	cmp	r3, r2
 800c364:	d01d      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	4a20      	ldr	r2, [pc, #128]	@ (800c3ec <HAL_DMA_Abort+0x46c>)
 800c36c:	4293      	cmp	r3, r2
 800c36e:	d018      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	4a1e      	ldr	r2, [pc, #120]	@ (800c3f0 <HAL_DMA_Abort+0x470>)
 800c376:	4293      	cmp	r3, r2
 800c378:	d013      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	4a1d      	ldr	r2, [pc, #116]	@ (800c3f4 <HAL_DMA_Abort+0x474>)
 800c380:	4293      	cmp	r3, r2
 800c382:	d00e      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	4a1b      	ldr	r2, [pc, #108]	@ (800c3f8 <HAL_DMA_Abort+0x478>)
 800c38a:	4293      	cmp	r3, r2
 800c38c:	d009      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	4a1a      	ldr	r2, [pc, #104]	@ (800c3fc <HAL_DMA_Abort+0x47c>)
 800c394:	4293      	cmp	r3, r2
 800c396:	d004      	beq.n	800c3a2 <HAL_DMA_Abort+0x422>
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	4a18      	ldr	r2, [pc, #96]	@ (800c400 <HAL_DMA_Abort+0x480>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d101      	bne.n	800c3a6 <HAL_DMA_Abort+0x426>
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	e000      	b.n	800c3a8 <HAL_DMA_Abort+0x428>
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d02b      	beq.n	800c404 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3b0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3b6:	f003 031f 	and.w	r3, r3, #31
 800c3ba:	223f      	movs	r2, #63	@ 0x3f
 800c3bc:	409a      	lsls	r2, r3
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	609a      	str	r2, [r3, #8]
 800c3c2:	e02a      	b.n	800c41a <HAL_DMA_Abort+0x49a>
 800c3c4:	40020010 	.word	0x40020010
 800c3c8:	40020028 	.word	0x40020028
 800c3cc:	40020040 	.word	0x40020040
 800c3d0:	40020058 	.word	0x40020058
 800c3d4:	40020070 	.word	0x40020070
 800c3d8:	40020088 	.word	0x40020088
 800c3dc:	400200a0 	.word	0x400200a0
 800c3e0:	400200b8 	.word	0x400200b8
 800c3e4:	40020410 	.word	0x40020410
 800c3e8:	40020428 	.word	0x40020428
 800c3ec:	40020440 	.word	0x40020440
 800c3f0:	40020458 	.word	0x40020458
 800c3f4:	40020470 	.word	0x40020470
 800c3f8:	40020488 	.word	0x40020488
 800c3fc:	400204a0 	.word	0x400204a0
 800c400:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c408:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c40e:	f003 031f 	and.w	r3, r3, #31
 800c412:	2201      	movs	r2, #1
 800c414:	409a      	lsls	r2, r3
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	4a4f      	ldr	r2, [pc, #316]	@ (800c55c <HAL_DMA_Abort+0x5dc>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d072      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	4a4d      	ldr	r2, [pc, #308]	@ (800c560 <HAL_DMA_Abort+0x5e0>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d06d      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	4a4c      	ldr	r2, [pc, #304]	@ (800c564 <HAL_DMA_Abort+0x5e4>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d068      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a4a      	ldr	r2, [pc, #296]	@ (800c568 <HAL_DMA_Abort+0x5e8>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d063      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4a49      	ldr	r2, [pc, #292]	@ (800c56c <HAL_DMA_Abort+0x5ec>)
 800c448:	4293      	cmp	r3, r2
 800c44a:	d05e      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4a47      	ldr	r2, [pc, #284]	@ (800c570 <HAL_DMA_Abort+0x5f0>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d059      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	4a46      	ldr	r2, [pc, #280]	@ (800c574 <HAL_DMA_Abort+0x5f4>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d054      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	4a44      	ldr	r2, [pc, #272]	@ (800c578 <HAL_DMA_Abort+0x5f8>)
 800c466:	4293      	cmp	r3, r2
 800c468:	d04f      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	4a43      	ldr	r2, [pc, #268]	@ (800c57c <HAL_DMA_Abort+0x5fc>)
 800c470:	4293      	cmp	r3, r2
 800c472:	d04a      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	4a41      	ldr	r2, [pc, #260]	@ (800c580 <HAL_DMA_Abort+0x600>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d045      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4a40      	ldr	r2, [pc, #256]	@ (800c584 <HAL_DMA_Abort+0x604>)
 800c484:	4293      	cmp	r3, r2
 800c486:	d040      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	4a3e      	ldr	r2, [pc, #248]	@ (800c588 <HAL_DMA_Abort+0x608>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d03b      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	4a3d      	ldr	r2, [pc, #244]	@ (800c58c <HAL_DMA_Abort+0x60c>)
 800c498:	4293      	cmp	r3, r2
 800c49a:	d036      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a3b      	ldr	r2, [pc, #236]	@ (800c590 <HAL_DMA_Abort+0x610>)
 800c4a2:	4293      	cmp	r3, r2
 800c4a4:	d031      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	4a3a      	ldr	r2, [pc, #232]	@ (800c594 <HAL_DMA_Abort+0x614>)
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	d02c      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	4a38      	ldr	r2, [pc, #224]	@ (800c598 <HAL_DMA_Abort+0x618>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d027      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	4a37      	ldr	r2, [pc, #220]	@ (800c59c <HAL_DMA_Abort+0x61c>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d022      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	4a35      	ldr	r2, [pc, #212]	@ (800c5a0 <HAL_DMA_Abort+0x620>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d01d      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	4a34      	ldr	r2, [pc, #208]	@ (800c5a4 <HAL_DMA_Abort+0x624>)
 800c4d4:	4293      	cmp	r3, r2
 800c4d6:	d018      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	4a32      	ldr	r2, [pc, #200]	@ (800c5a8 <HAL_DMA_Abort+0x628>)
 800c4de:	4293      	cmp	r3, r2
 800c4e0:	d013      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4a31      	ldr	r2, [pc, #196]	@ (800c5ac <HAL_DMA_Abort+0x62c>)
 800c4e8:	4293      	cmp	r3, r2
 800c4ea:	d00e      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	4a2f      	ldr	r2, [pc, #188]	@ (800c5b0 <HAL_DMA_Abort+0x630>)
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d009      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	4a2e      	ldr	r2, [pc, #184]	@ (800c5b4 <HAL_DMA_Abort+0x634>)
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	d004      	beq.n	800c50a <HAL_DMA_Abort+0x58a>
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4a2c      	ldr	r2, [pc, #176]	@ (800c5b8 <HAL_DMA_Abort+0x638>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d101      	bne.n	800c50e <HAL_DMA_Abort+0x58e>
 800c50a:	2301      	movs	r3, #1
 800c50c:	e000      	b.n	800c510 <HAL_DMA_Abort+0x590>
 800c50e:	2300      	movs	r3, #0
 800c510:	2b00      	cmp	r3, #0
 800c512:	d015      	beq.n	800c540 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800c51c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c522:	2b00      	cmp	r3, #0
 800c524:	d00c      	beq.n	800c540 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c52a:	681a      	ldr	r2, [r3, #0]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c530:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c534:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c53a:	687a      	ldr	r2, [r7, #4]
 800c53c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c53e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2201      	movs	r2, #1
 800c544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2200      	movs	r2, #0
 800c54c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800c550:	2300      	movs	r3, #0
}
 800c552:	4618      	mov	r0, r3
 800c554:	3718      	adds	r7, #24
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	40020010 	.word	0x40020010
 800c560:	40020028 	.word	0x40020028
 800c564:	40020040 	.word	0x40020040
 800c568:	40020058 	.word	0x40020058
 800c56c:	40020070 	.word	0x40020070
 800c570:	40020088 	.word	0x40020088
 800c574:	400200a0 	.word	0x400200a0
 800c578:	400200b8 	.word	0x400200b8
 800c57c:	40020410 	.word	0x40020410
 800c580:	40020428 	.word	0x40020428
 800c584:	40020440 	.word	0x40020440
 800c588:	40020458 	.word	0x40020458
 800c58c:	40020470 	.word	0x40020470
 800c590:	40020488 	.word	0x40020488
 800c594:	400204a0 	.word	0x400204a0
 800c598:	400204b8 	.word	0x400204b8
 800c59c:	58025408 	.word	0x58025408
 800c5a0:	5802541c 	.word	0x5802541c
 800c5a4:	58025430 	.word	0x58025430
 800c5a8:	58025444 	.word	0x58025444
 800c5ac:	58025458 	.word	0x58025458
 800c5b0:	5802546c 	.word	0x5802546c
 800c5b4:	58025480 	.word	0x58025480
 800c5b8:	58025494 	.word	0x58025494

0800c5bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b084      	sub	sp, #16
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d101      	bne.n	800c5ce <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	e237      	b.n	800ca3e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c5d4:	b2db      	uxtb	r3, r3
 800c5d6:	2b02      	cmp	r3, #2
 800c5d8:	d004      	beq.n	800c5e4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2280      	movs	r2, #128	@ 0x80
 800c5de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	e22c      	b.n	800ca3e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	4a5c      	ldr	r2, [pc, #368]	@ (800c75c <HAL_DMA_Abort_IT+0x1a0>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d04a      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	4a5b      	ldr	r2, [pc, #364]	@ (800c760 <HAL_DMA_Abort_IT+0x1a4>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d045      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a59      	ldr	r2, [pc, #356]	@ (800c764 <HAL_DMA_Abort_IT+0x1a8>)
 800c5fe:	4293      	cmp	r3, r2
 800c600:	d040      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4a58      	ldr	r2, [pc, #352]	@ (800c768 <HAL_DMA_Abort_IT+0x1ac>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	d03b      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	4a56      	ldr	r2, [pc, #344]	@ (800c76c <HAL_DMA_Abort_IT+0x1b0>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d036      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	4a55      	ldr	r2, [pc, #340]	@ (800c770 <HAL_DMA_Abort_IT+0x1b4>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d031      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	4a53      	ldr	r2, [pc, #332]	@ (800c774 <HAL_DMA_Abort_IT+0x1b8>)
 800c626:	4293      	cmp	r3, r2
 800c628:	d02c      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	4a52      	ldr	r2, [pc, #328]	@ (800c778 <HAL_DMA_Abort_IT+0x1bc>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d027      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	4a50      	ldr	r2, [pc, #320]	@ (800c77c <HAL_DMA_Abort_IT+0x1c0>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d022      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	4a4f      	ldr	r2, [pc, #316]	@ (800c780 <HAL_DMA_Abort_IT+0x1c4>)
 800c644:	4293      	cmp	r3, r2
 800c646:	d01d      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	4a4d      	ldr	r2, [pc, #308]	@ (800c784 <HAL_DMA_Abort_IT+0x1c8>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	d018      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4a4c      	ldr	r2, [pc, #304]	@ (800c788 <HAL_DMA_Abort_IT+0x1cc>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d013      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4a4a      	ldr	r2, [pc, #296]	@ (800c78c <HAL_DMA_Abort_IT+0x1d0>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d00e      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4a49      	ldr	r2, [pc, #292]	@ (800c790 <HAL_DMA_Abort_IT+0x1d4>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d009      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	4a47      	ldr	r2, [pc, #284]	@ (800c794 <HAL_DMA_Abort_IT+0x1d8>)
 800c676:	4293      	cmp	r3, r2
 800c678:	d004      	beq.n	800c684 <HAL_DMA_Abort_IT+0xc8>
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	4a46      	ldr	r2, [pc, #280]	@ (800c798 <HAL_DMA_Abort_IT+0x1dc>)
 800c680:	4293      	cmp	r3, r2
 800c682:	d101      	bne.n	800c688 <HAL_DMA_Abort_IT+0xcc>
 800c684:	2301      	movs	r3, #1
 800c686:	e000      	b.n	800c68a <HAL_DMA_Abort_IT+0xce>
 800c688:	2300      	movs	r3, #0
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f000 8086 	beq.w	800c79c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2204      	movs	r2, #4
 800c694:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4a2f      	ldr	r2, [pc, #188]	@ (800c75c <HAL_DMA_Abort_IT+0x1a0>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d04a      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	4a2e      	ldr	r2, [pc, #184]	@ (800c760 <HAL_DMA_Abort_IT+0x1a4>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d045      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	4a2c      	ldr	r2, [pc, #176]	@ (800c764 <HAL_DMA_Abort_IT+0x1a8>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d040      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4a2b      	ldr	r2, [pc, #172]	@ (800c768 <HAL_DMA_Abort_IT+0x1ac>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d03b      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	4a29      	ldr	r2, [pc, #164]	@ (800c76c <HAL_DMA_Abort_IT+0x1b0>)
 800c6c6:	4293      	cmp	r3, r2
 800c6c8:	d036      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	4a28      	ldr	r2, [pc, #160]	@ (800c770 <HAL_DMA_Abort_IT+0x1b4>)
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	d031      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	4a26      	ldr	r2, [pc, #152]	@ (800c774 <HAL_DMA_Abort_IT+0x1b8>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d02c      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	4a25      	ldr	r2, [pc, #148]	@ (800c778 <HAL_DMA_Abort_IT+0x1bc>)
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d027      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	4a23      	ldr	r2, [pc, #140]	@ (800c77c <HAL_DMA_Abort_IT+0x1c0>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d022      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a22      	ldr	r2, [pc, #136]	@ (800c780 <HAL_DMA_Abort_IT+0x1c4>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	d01d      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	4a20      	ldr	r2, [pc, #128]	@ (800c784 <HAL_DMA_Abort_IT+0x1c8>)
 800c702:	4293      	cmp	r3, r2
 800c704:	d018      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a1f      	ldr	r2, [pc, #124]	@ (800c788 <HAL_DMA_Abort_IT+0x1cc>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d013      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	4a1d      	ldr	r2, [pc, #116]	@ (800c78c <HAL_DMA_Abort_IT+0x1d0>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d00e      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	4a1c      	ldr	r2, [pc, #112]	@ (800c790 <HAL_DMA_Abort_IT+0x1d4>)
 800c720:	4293      	cmp	r3, r2
 800c722:	d009      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a1a      	ldr	r2, [pc, #104]	@ (800c794 <HAL_DMA_Abort_IT+0x1d8>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d004      	beq.n	800c738 <HAL_DMA_Abort_IT+0x17c>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	4a19      	ldr	r2, [pc, #100]	@ (800c798 <HAL_DMA_Abort_IT+0x1dc>)
 800c734:	4293      	cmp	r3, r2
 800c736:	d108      	bne.n	800c74a <HAL_DMA_Abort_IT+0x18e>
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f022 0201 	bic.w	r2, r2, #1
 800c746:	601a      	str	r2, [r3, #0]
 800c748:	e178      	b.n	800ca3c <HAL_DMA_Abort_IT+0x480>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	681a      	ldr	r2, [r3, #0]
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f022 0201 	bic.w	r2, r2, #1
 800c758:	601a      	str	r2, [r3, #0]
 800c75a:	e16f      	b.n	800ca3c <HAL_DMA_Abort_IT+0x480>
 800c75c:	40020010 	.word	0x40020010
 800c760:	40020028 	.word	0x40020028
 800c764:	40020040 	.word	0x40020040
 800c768:	40020058 	.word	0x40020058
 800c76c:	40020070 	.word	0x40020070
 800c770:	40020088 	.word	0x40020088
 800c774:	400200a0 	.word	0x400200a0
 800c778:	400200b8 	.word	0x400200b8
 800c77c:	40020410 	.word	0x40020410
 800c780:	40020428 	.word	0x40020428
 800c784:	40020440 	.word	0x40020440
 800c788:	40020458 	.word	0x40020458
 800c78c:	40020470 	.word	0x40020470
 800c790:	40020488 	.word	0x40020488
 800c794:	400204a0 	.word	0x400204a0
 800c798:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	681a      	ldr	r2, [r3, #0]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f022 020e 	bic.w	r2, r2, #14
 800c7aa:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a6c      	ldr	r2, [pc, #432]	@ (800c964 <HAL_DMA_Abort_IT+0x3a8>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	d04a      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4a6b      	ldr	r2, [pc, #428]	@ (800c968 <HAL_DMA_Abort_IT+0x3ac>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d045      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4a69      	ldr	r2, [pc, #420]	@ (800c96c <HAL_DMA_Abort_IT+0x3b0>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d040      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	4a68      	ldr	r2, [pc, #416]	@ (800c970 <HAL_DMA_Abort_IT+0x3b4>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d03b      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a66      	ldr	r2, [pc, #408]	@ (800c974 <HAL_DMA_Abort_IT+0x3b8>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d036      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a65      	ldr	r2, [pc, #404]	@ (800c978 <HAL_DMA_Abort_IT+0x3bc>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d031      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a63      	ldr	r2, [pc, #396]	@ (800c97c <HAL_DMA_Abort_IT+0x3c0>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d02c      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a62      	ldr	r2, [pc, #392]	@ (800c980 <HAL_DMA_Abort_IT+0x3c4>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d027      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a60      	ldr	r2, [pc, #384]	@ (800c984 <HAL_DMA_Abort_IT+0x3c8>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d022      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a5f      	ldr	r2, [pc, #380]	@ (800c988 <HAL_DMA_Abort_IT+0x3cc>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d01d      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a5d      	ldr	r2, [pc, #372]	@ (800c98c <HAL_DMA_Abort_IT+0x3d0>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d018      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a5c      	ldr	r2, [pc, #368]	@ (800c990 <HAL_DMA_Abort_IT+0x3d4>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d013      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	4a5a      	ldr	r2, [pc, #360]	@ (800c994 <HAL_DMA_Abort_IT+0x3d8>)
 800c82a:	4293      	cmp	r3, r2
 800c82c:	d00e      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a59      	ldr	r2, [pc, #356]	@ (800c998 <HAL_DMA_Abort_IT+0x3dc>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d009      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	4a57      	ldr	r2, [pc, #348]	@ (800c99c <HAL_DMA_Abort_IT+0x3e0>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d004      	beq.n	800c84c <HAL_DMA_Abort_IT+0x290>
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	4a56      	ldr	r2, [pc, #344]	@ (800c9a0 <HAL_DMA_Abort_IT+0x3e4>)
 800c848:	4293      	cmp	r3, r2
 800c84a:	d108      	bne.n	800c85e <HAL_DMA_Abort_IT+0x2a2>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	681a      	ldr	r2, [r3, #0]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f022 0201 	bic.w	r2, r2, #1
 800c85a:	601a      	str	r2, [r3, #0]
 800c85c:	e007      	b.n	800c86e <HAL_DMA_Abort_IT+0x2b2>
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f022 0201 	bic.w	r2, r2, #1
 800c86c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	4a3c      	ldr	r2, [pc, #240]	@ (800c964 <HAL_DMA_Abort_IT+0x3a8>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d072      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	4a3a      	ldr	r2, [pc, #232]	@ (800c968 <HAL_DMA_Abort_IT+0x3ac>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d06d      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	4a39      	ldr	r2, [pc, #228]	@ (800c96c <HAL_DMA_Abort_IT+0x3b0>)
 800c888:	4293      	cmp	r3, r2
 800c88a:	d068      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a37      	ldr	r2, [pc, #220]	@ (800c970 <HAL_DMA_Abort_IT+0x3b4>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d063      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	4a36      	ldr	r2, [pc, #216]	@ (800c974 <HAL_DMA_Abort_IT+0x3b8>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	d05e      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a34      	ldr	r2, [pc, #208]	@ (800c978 <HAL_DMA_Abort_IT+0x3bc>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d059      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4a33      	ldr	r2, [pc, #204]	@ (800c97c <HAL_DMA_Abort_IT+0x3c0>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d054      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	4a31      	ldr	r2, [pc, #196]	@ (800c980 <HAL_DMA_Abort_IT+0x3c4>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d04f      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	4a30      	ldr	r2, [pc, #192]	@ (800c984 <HAL_DMA_Abort_IT+0x3c8>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d04a      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4a2e      	ldr	r2, [pc, #184]	@ (800c988 <HAL_DMA_Abort_IT+0x3cc>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d045      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	4a2d      	ldr	r2, [pc, #180]	@ (800c98c <HAL_DMA_Abort_IT+0x3d0>)
 800c8d8:	4293      	cmp	r3, r2
 800c8da:	d040      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	4a2b      	ldr	r2, [pc, #172]	@ (800c990 <HAL_DMA_Abort_IT+0x3d4>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d03b      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4a2a      	ldr	r2, [pc, #168]	@ (800c994 <HAL_DMA_Abort_IT+0x3d8>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d036      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	4a28      	ldr	r2, [pc, #160]	@ (800c998 <HAL_DMA_Abort_IT+0x3dc>)
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d031      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4a27      	ldr	r2, [pc, #156]	@ (800c99c <HAL_DMA_Abort_IT+0x3e0>)
 800c900:	4293      	cmp	r3, r2
 800c902:	d02c      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	4a25      	ldr	r2, [pc, #148]	@ (800c9a0 <HAL_DMA_Abort_IT+0x3e4>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d027      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a24      	ldr	r2, [pc, #144]	@ (800c9a4 <HAL_DMA_Abort_IT+0x3e8>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d022      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a22      	ldr	r2, [pc, #136]	@ (800c9a8 <HAL_DMA_Abort_IT+0x3ec>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d01d      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a21      	ldr	r2, [pc, #132]	@ (800c9ac <HAL_DMA_Abort_IT+0x3f0>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d018      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a1f      	ldr	r2, [pc, #124]	@ (800c9b0 <HAL_DMA_Abort_IT+0x3f4>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d013      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4a1e      	ldr	r2, [pc, #120]	@ (800c9b4 <HAL_DMA_Abort_IT+0x3f8>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d00e      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4a1c      	ldr	r2, [pc, #112]	@ (800c9b8 <HAL_DMA_Abort_IT+0x3fc>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d009      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	4a1b      	ldr	r2, [pc, #108]	@ (800c9bc <HAL_DMA_Abort_IT+0x400>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d004      	beq.n	800c95e <HAL_DMA_Abort_IT+0x3a2>
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a19      	ldr	r2, [pc, #100]	@ (800c9c0 <HAL_DMA_Abort_IT+0x404>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d132      	bne.n	800c9c4 <HAL_DMA_Abort_IT+0x408>
 800c95e:	2301      	movs	r3, #1
 800c960:	e031      	b.n	800c9c6 <HAL_DMA_Abort_IT+0x40a>
 800c962:	bf00      	nop
 800c964:	40020010 	.word	0x40020010
 800c968:	40020028 	.word	0x40020028
 800c96c:	40020040 	.word	0x40020040
 800c970:	40020058 	.word	0x40020058
 800c974:	40020070 	.word	0x40020070
 800c978:	40020088 	.word	0x40020088
 800c97c:	400200a0 	.word	0x400200a0
 800c980:	400200b8 	.word	0x400200b8
 800c984:	40020410 	.word	0x40020410
 800c988:	40020428 	.word	0x40020428
 800c98c:	40020440 	.word	0x40020440
 800c990:	40020458 	.word	0x40020458
 800c994:	40020470 	.word	0x40020470
 800c998:	40020488 	.word	0x40020488
 800c99c:	400204a0 	.word	0x400204a0
 800c9a0:	400204b8 	.word	0x400204b8
 800c9a4:	58025408 	.word	0x58025408
 800c9a8:	5802541c 	.word	0x5802541c
 800c9ac:	58025430 	.word	0x58025430
 800c9b0:	58025444 	.word	0x58025444
 800c9b4:	58025458 	.word	0x58025458
 800c9b8:	5802546c 	.word	0x5802546c
 800c9bc:	58025480 	.word	0x58025480
 800c9c0:	58025494 	.word	0x58025494
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d028      	beq.n	800ca1c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9ce:	681a      	ldr	r2, [r3, #0]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c9d8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9de:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c9e4:	f003 031f 	and.w	r3, r3, #31
 800c9e8:	2201      	movs	r2, #1
 800c9ea:	409a      	lsls	r2, r3
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c9f4:	687a      	ldr	r2, [r7, #4]
 800c9f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800c9f8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00c      	beq.n	800ca1c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca06:	681a      	ldr	r2, [r3, #0]
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ca10:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ca16:	687a      	ldr	r2, [r7, #4]
 800ca18:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ca1a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2200      	movs	r2, #0
 800ca28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d003      	beq.n	800ca3c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca38:	6878      	ldr	r0, [r7, #4]
 800ca3a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3710      	adds	r7, #16
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
 800ca46:	bf00      	nop

0800ca48 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b08a      	sub	sp, #40	@ 0x28
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800ca50:	2300      	movs	r3, #0
 800ca52:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ca54:	4b67      	ldr	r3, [pc, #412]	@ (800cbf4 <HAL_DMA_IRQHandler+0x1ac>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	4a67      	ldr	r2, [pc, #412]	@ (800cbf8 <HAL_DMA_IRQHandler+0x1b0>)
 800ca5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca5e:	0a9b      	lsrs	r3, r3, #10
 800ca60:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca66:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca6c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800ca6e:	6a3b      	ldr	r3, [r7, #32]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800ca74:	69fb      	ldr	r3, [r7, #28]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a5f      	ldr	r2, [pc, #380]	@ (800cbfc <HAL_DMA_IRQHandler+0x1b4>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d04a      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	4a5d      	ldr	r2, [pc, #372]	@ (800cc00 <HAL_DMA_IRQHandler+0x1b8>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d045      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	4a5c      	ldr	r2, [pc, #368]	@ (800cc04 <HAL_DMA_IRQHandler+0x1bc>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d040      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4a5a      	ldr	r2, [pc, #360]	@ (800cc08 <HAL_DMA_IRQHandler+0x1c0>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d03b      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4a59      	ldr	r2, [pc, #356]	@ (800cc0c <HAL_DMA_IRQHandler+0x1c4>)
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d036      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	4a57      	ldr	r2, [pc, #348]	@ (800cc10 <HAL_DMA_IRQHandler+0x1c8>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d031      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a56      	ldr	r2, [pc, #344]	@ (800cc14 <HAL_DMA_IRQHandler+0x1cc>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d02c      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a54      	ldr	r2, [pc, #336]	@ (800cc18 <HAL_DMA_IRQHandler+0x1d0>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d027      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4a53      	ldr	r2, [pc, #332]	@ (800cc1c <HAL_DMA_IRQHandler+0x1d4>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d022      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a51      	ldr	r2, [pc, #324]	@ (800cc20 <HAL_DMA_IRQHandler+0x1d8>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d01d      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	4a50      	ldr	r2, [pc, #320]	@ (800cc24 <HAL_DMA_IRQHandler+0x1dc>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d018      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a4e      	ldr	r2, [pc, #312]	@ (800cc28 <HAL_DMA_IRQHandler+0x1e0>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d013      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	4a4d      	ldr	r2, [pc, #308]	@ (800cc2c <HAL_DMA_IRQHandler+0x1e4>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d00e      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a4b      	ldr	r2, [pc, #300]	@ (800cc30 <HAL_DMA_IRQHandler+0x1e8>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d009      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	4a4a      	ldr	r2, [pc, #296]	@ (800cc34 <HAL_DMA_IRQHandler+0x1ec>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d004      	beq.n	800cb1a <HAL_DMA_IRQHandler+0xd2>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a48      	ldr	r2, [pc, #288]	@ (800cc38 <HAL_DMA_IRQHandler+0x1f0>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d101      	bne.n	800cb1e <HAL_DMA_IRQHandler+0xd6>
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	e000      	b.n	800cb20 <HAL_DMA_IRQHandler+0xd8>
 800cb1e:	2300      	movs	r3, #0
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	f000 842b 	beq.w	800d37c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb2a:	f003 031f 	and.w	r3, r3, #31
 800cb2e:	2208      	movs	r2, #8
 800cb30:	409a      	lsls	r2, r3
 800cb32:	69bb      	ldr	r3, [r7, #24]
 800cb34:	4013      	ands	r3, r2
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	f000 80a2 	beq.w	800cc80 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4a2e      	ldr	r2, [pc, #184]	@ (800cbfc <HAL_DMA_IRQHandler+0x1b4>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d04a      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a2d      	ldr	r2, [pc, #180]	@ (800cc00 <HAL_DMA_IRQHandler+0x1b8>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d045      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	4a2b      	ldr	r2, [pc, #172]	@ (800cc04 <HAL_DMA_IRQHandler+0x1bc>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d040      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	4a2a      	ldr	r2, [pc, #168]	@ (800cc08 <HAL_DMA_IRQHandler+0x1c0>)
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d03b      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	4a28      	ldr	r2, [pc, #160]	@ (800cc0c <HAL_DMA_IRQHandler+0x1c4>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	d036      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	4a27      	ldr	r2, [pc, #156]	@ (800cc10 <HAL_DMA_IRQHandler+0x1c8>)
 800cb74:	4293      	cmp	r3, r2
 800cb76:	d031      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	4a25      	ldr	r2, [pc, #148]	@ (800cc14 <HAL_DMA_IRQHandler+0x1cc>)
 800cb7e:	4293      	cmp	r3, r2
 800cb80:	d02c      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	4a24      	ldr	r2, [pc, #144]	@ (800cc18 <HAL_DMA_IRQHandler+0x1d0>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d027      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	4a22      	ldr	r2, [pc, #136]	@ (800cc1c <HAL_DMA_IRQHandler+0x1d4>)
 800cb92:	4293      	cmp	r3, r2
 800cb94:	d022      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	4a21      	ldr	r2, [pc, #132]	@ (800cc20 <HAL_DMA_IRQHandler+0x1d8>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d01d      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	4a1f      	ldr	r2, [pc, #124]	@ (800cc24 <HAL_DMA_IRQHandler+0x1dc>)
 800cba6:	4293      	cmp	r3, r2
 800cba8:	d018      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	4a1e      	ldr	r2, [pc, #120]	@ (800cc28 <HAL_DMA_IRQHandler+0x1e0>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d013      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	4a1c      	ldr	r2, [pc, #112]	@ (800cc2c <HAL_DMA_IRQHandler+0x1e4>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d00e      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	4a1b      	ldr	r2, [pc, #108]	@ (800cc30 <HAL_DMA_IRQHandler+0x1e8>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d009      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a19      	ldr	r2, [pc, #100]	@ (800cc34 <HAL_DMA_IRQHandler+0x1ec>)
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	d004      	beq.n	800cbdc <HAL_DMA_IRQHandler+0x194>
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	4a18      	ldr	r2, [pc, #96]	@ (800cc38 <HAL_DMA_IRQHandler+0x1f0>)
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d12f      	bne.n	800cc3c <HAL_DMA_IRQHandler+0x1f4>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f003 0304 	and.w	r3, r3, #4
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	bf14      	ite	ne
 800cbea:	2301      	movne	r3, #1
 800cbec:	2300      	moveq	r3, #0
 800cbee:	b2db      	uxtb	r3, r3
 800cbf0:	e02e      	b.n	800cc50 <HAL_DMA_IRQHandler+0x208>
 800cbf2:	bf00      	nop
 800cbf4:	24000004 	.word	0x24000004
 800cbf8:	1b4e81b5 	.word	0x1b4e81b5
 800cbfc:	40020010 	.word	0x40020010
 800cc00:	40020028 	.word	0x40020028
 800cc04:	40020040 	.word	0x40020040
 800cc08:	40020058 	.word	0x40020058
 800cc0c:	40020070 	.word	0x40020070
 800cc10:	40020088 	.word	0x40020088
 800cc14:	400200a0 	.word	0x400200a0
 800cc18:	400200b8 	.word	0x400200b8
 800cc1c:	40020410 	.word	0x40020410
 800cc20:	40020428 	.word	0x40020428
 800cc24:	40020440 	.word	0x40020440
 800cc28:	40020458 	.word	0x40020458
 800cc2c:	40020470 	.word	0x40020470
 800cc30:	40020488 	.word	0x40020488
 800cc34:	400204a0 	.word	0x400204a0
 800cc38:	400204b8 	.word	0x400204b8
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	f003 0308 	and.w	r3, r3, #8
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	bf14      	ite	ne
 800cc4a:	2301      	movne	r3, #1
 800cc4c:	2300      	moveq	r3, #0
 800cc4e:	b2db      	uxtb	r3, r3
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d015      	beq.n	800cc80 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	681a      	ldr	r2, [r3, #0]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f022 0204 	bic.w	r2, r2, #4
 800cc62:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc68:	f003 031f 	and.w	r3, r3, #31
 800cc6c:	2208      	movs	r2, #8
 800cc6e:	409a      	lsls	r2, r3
 800cc70:	6a3b      	ldr	r3, [r7, #32]
 800cc72:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc78:	f043 0201 	orr.w	r2, r3, #1
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc84:	f003 031f 	and.w	r3, r3, #31
 800cc88:	69ba      	ldr	r2, [r7, #24]
 800cc8a:	fa22 f303 	lsr.w	r3, r2, r3
 800cc8e:	f003 0301 	and.w	r3, r3, #1
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d06e      	beq.n	800cd74 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	4a69      	ldr	r2, [pc, #420]	@ (800ce40 <HAL_DMA_IRQHandler+0x3f8>)
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d04a      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a67      	ldr	r2, [pc, #412]	@ (800ce44 <HAL_DMA_IRQHandler+0x3fc>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d045      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4a66      	ldr	r2, [pc, #408]	@ (800ce48 <HAL_DMA_IRQHandler+0x400>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d040      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a64      	ldr	r2, [pc, #400]	@ (800ce4c <HAL_DMA_IRQHandler+0x404>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d03b      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4a63      	ldr	r2, [pc, #396]	@ (800ce50 <HAL_DMA_IRQHandler+0x408>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d036      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a61      	ldr	r2, [pc, #388]	@ (800ce54 <HAL_DMA_IRQHandler+0x40c>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d031      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	4a60      	ldr	r2, [pc, #384]	@ (800ce58 <HAL_DMA_IRQHandler+0x410>)
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d02c      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	4a5e      	ldr	r2, [pc, #376]	@ (800ce5c <HAL_DMA_IRQHandler+0x414>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d027      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a5d      	ldr	r2, [pc, #372]	@ (800ce60 <HAL_DMA_IRQHandler+0x418>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d022      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	4a5b      	ldr	r2, [pc, #364]	@ (800ce64 <HAL_DMA_IRQHandler+0x41c>)
 800ccf6:	4293      	cmp	r3, r2
 800ccf8:	d01d      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4a5a      	ldr	r2, [pc, #360]	@ (800ce68 <HAL_DMA_IRQHandler+0x420>)
 800cd00:	4293      	cmp	r3, r2
 800cd02:	d018      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	4a58      	ldr	r2, [pc, #352]	@ (800ce6c <HAL_DMA_IRQHandler+0x424>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d013      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	4a57      	ldr	r2, [pc, #348]	@ (800ce70 <HAL_DMA_IRQHandler+0x428>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d00e      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4a55      	ldr	r2, [pc, #340]	@ (800ce74 <HAL_DMA_IRQHandler+0x42c>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d009      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	4a54      	ldr	r2, [pc, #336]	@ (800ce78 <HAL_DMA_IRQHandler+0x430>)
 800cd28:	4293      	cmp	r3, r2
 800cd2a:	d004      	beq.n	800cd36 <HAL_DMA_IRQHandler+0x2ee>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	4a52      	ldr	r2, [pc, #328]	@ (800ce7c <HAL_DMA_IRQHandler+0x434>)
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d10a      	bne.n	800cd4c <HAL_DMA_IRQHandler+0x304>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	695b      	ldr	r3, [r3, #20]
 800cd3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	bf14      	ite	ne
 800cd44:	2301      	movne	r3, #1
 800cd46:	2300      	moveq	r3, #0
 800cd48:	b2db      	uxtb	r3, r3
 800cd4a:	e003      	b.n	800cd54 <HAL_DMA_IRQHandler+0x30c>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	2300      	movs	r3, #0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00d      	beq.n	800cd74 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cd5c:	f003 031f 	and.w	r3, r3, #31
 800cd60:	2201      	movs	r2, #1
 800cd62:	409a      	lsls	r2, r3
 800cd64:	6a3b      	ldr	r3, [r7, #32]
 800cd66:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd6c:	f043 0202 	orr.w	r2, r3, #2
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cd78:	f003 031f 	and.w	r3, r3, #31
 800cd7c:	2204      	movs	r2, #4
 800cd7e:	409a      	lsls	r2, r3
 800cd80:	69bb      	ldr	r3, [r7, #24]
 800cd82:	4013      	ands	r3, r2
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	f000 808f 	beq.w	800cea8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	4a2c      	ldr	r2, [pc, #176]	@ (800ce40 <HAL_DMA_IRQHandler+0x3f8>)
 800cd90:	4293      	cmp	r3, r2
 800cd92:	d04a      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	4a2a      	ldr	r2, [pc, #168]	@ (800ce44 <HAL_DMA_IRQHandler+0x3fc>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d045      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	4a29      	ldr	r2, [pc, #164]	@ (800ce48 <HAL_DMA_IRQHandler+0x400>)
 800cda4:	4293      	cmp	r3, r2
 800cda6:	d040      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	4a27      	ldr	r2, [pc, #156]	@ (800ce4c <HAL_DMA_IRQHandler+0x404>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d03b      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4a26      	ldr	r2, [pc, #152]	@ (800ce50 <HAL_DMA_IRQHandler+0x408>)
 800cdb8:	4293      	cmp	r3, r2
 800cdba:	d036      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	4a24      	ldr	r2, [pc, #144]	@ (800ce54 <HAL_DMA_IRQHandler+0x40c>)
 800cdc2:	4293      	cmp	r3, r2
 800cdc4:	d031      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	4a23      	ldr	r2, [pc, #140]	@ (800ce58 <HAL_DMA_IRQHandler+0x410>)
 800cdcc:	4293      	cmp	r3, r2
 800cdce:	d02c      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	4a21      	ldr	r2, [pc, #132]	@ (800ce5c <HAL_DMA_IRQHandler+0x414>)
 800cdd6:	4293      	cmp	r3, r2
 800cdd8:	d027      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	4a20      	ldr	r2, [pc, #128]	@ (800ce60 <HAL_DMA_IRQHandler+0x418>)
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d022      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	4a1e      	ldr	r2, [pc, #120]	@ (800ce64 <HAL_DMA_IRQHandler+0x41c>)
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d01d      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	4a1d      	ldr	r2, [pc, #116]	@ (800ce68 <HAL_DMA_IRQHandler+0x420>)
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d018      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	4a1b      	ldr	r2, [pc, #108]	@ (800ce6c <HAL_DMA_IRQHandler+0x424>)
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	d013      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	4a1a      	ldr	r2, [pc, #104]	@ (800ce70 <HAL_DMA_IRQHandler+0x428>)
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d00e      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4a18      	ldr	r2, [pc, #96]	@ (800ce74 <HAL_DMA_IRQHandler+0x42c>)
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d009      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	4a17      	ldr	r2, [pc, #92]	@ (800ce78 <HAL_DMA_IRQHandler+0x430>)
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	d004      	beq.n	800ce2a <HAL_DMA_IRQHandler+0x3e2>
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	4a15      	ldr	r2, [pc, #84]	@ (800ce7c <HAL_DMA_IRQHandler+0x434>)
 800ce26:	4293      	cmp	r3, r2
 800ce28:	d12a      	bne.n	800ce80 <HAL_DMA_IRQHandler+0x438>
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	f003 0302 	and.w	r3, r3, #2
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	bf14      	ite	ne
 800ce38:	2301      	movne	r3, #1
 800ce3a:	2300      	moveq	r3, #0
 800ce3c:	b2db      	uxtb	r3, r3
 800ce3e:	e023      	b.n	800ce88 <HAL_DMA_IRQHandler+0x440>
 800ce40:	40020010 	.word	0x40020010
 800ce44:	40020028 	.word	0x40020028
 800ce48:	40020040 	.word	0x40020040
 800ce4c:	40020058 	.word	0x40020058
 800ce50:	40020070 	.word	0x40020070
 800ce54:	40020088 	.word	0x40020088
 800ce58:	400200a0 	.word	0x400200a0
 800ce5c:	400200b8 	.word	0x400200b8
 800ce60:	40020410 	.word	0x40020410
 800ce64:	40020428 	.word	0x40020428
 800ce68:	40020440 	.word	0x40020440
 800ce6c:	40020458 	.word	0x40020458
 800ce70:	40020470 	.word	0x40020470
 800ce74:	40020488 	.word	0x40020488
 800ce78:	400204a0 	.word	0x400204a0
 800ce7c:	400204b8 	.word	0x400204b8
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2300      	movs	r3, #0
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d00d      	beq.n	800cea8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ce90:	f003 031f 	and.w	r3, r3, #31
 800ce94:	2204      	movs	r2, #4
 800ce96:	409a      	lsls	r2, r3
 800ce98:	6a3b      	ldr	r3, [r7, #32]
 800ce9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cea0:	f043 0204 	orr.w	r2, r3, #4
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ceac:	f003 031f 	and.w	r3, r3, #31
 800ceb0:	2210      	movs	r2, #16
 800ceb2:	409a      	lsls	r2, r3
 800ceb4:	69bb      	ldr	r3, [r7, #24]
 800ceb6:	4013      	ands	r3, r2
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	f000 80a6 	beq.w	800d00a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	4a85      	ldr	r2, [pc, #532]	@ (800d0d8 <HAL_DMA_IRQHandler+0x690>)
 800cec4:	4293      	cmp	r3, r2
 800cec6:	d04a      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	4a83      	ldr	r2, [pc, #524]	@ (800d0dc <HAL_DMA_IRQHandler+0x694>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d045      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	4a82      	ldr	r2, [pc, #520]	@ (800d0e0 <HAL_DMA_IRQHandler+0x698>)
 800ced8:	4293      	cmp	r3, r2
 800ceda:	d040      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	4a80      	ldr	r2, [pc, #512]	@ (800d0e4 <HAL_DMA_IRQHandler+0x69c>)
 800cee2:	4293      	cmp	r3, r2
 800cee4:	d03b      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	4a7f      	ldr	r2, [pc, #508]	@ (800d0e8 <HAL_DMA_IRQHandler+0x6a0>)
 800ceec:	4293      	cmp	r3, r2
 800ceee:	d036      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	4a7d      	ldr	r2, [pc, #500]	@ (800d0ec <HAL_DMA_IRQHandler+0x6a4>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d031      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4a7c      	ldr	r2, [pc, #496]	@ (800d0f0 <HAL_DMA_IRQHandler+0x6a8>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d02c      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	4a7a      	ldr	r2, [pc, #488]	@ (800d0f4 <HAL_DMA_IRQHandler+0x6ac>)
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	d027      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	4a79      	ldr	r2, [pc, #484]	@ (800d0f8 <HAL_DMA_IRQHandler+0x6b0>)
 800cf14:	4293      	cmp	r3, r2
 800cf16:	d022      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	4a77      	ldr	r2, [pc, #476]	@ (800d0fc <HAL_DMA_IRQHandler+0x6b4>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d01d      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	4a76      	ldr	r2, [pc, #472]	@ (800d100 <HAL_DMA_IRQHandler+0x6b8>)
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d018      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a74      	ldr	r2, [pc, #464]	@ (800d104 <HAL_DMA_IRQHandler+0x6bc>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d013      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	4a73      	ldr	r2, [pc, #460]	@ (800d108 <HAL_DMA_IRQHandler+0x6c0>)
 800cf3c:	4293      	cmp	r3, r2
 800cf3e:	d00e      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	4a71      	ldr	r2, [pc, #452]	@ (800d10c <HAL_DMA_IRQHandler+0x6c4>)
 800cf46:	4293      	cmp	r3, r2
 800cf48:	d009      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	4a70      	ldr	r2, [pc, #448]	@ (800d110 <HAL_DMA_IRQHandler+0x6c8>)
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d004      	beq.n	800cf5e <HAL_DMA_IRQHandler+0x516>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4a6e      	ldr	r2, [pc, #440]	@ (800d114 <HAL_DMA_IRQHandler+0x6cc>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d10a      	bne.n	800cf74 <HAL_DMA_IRQHandler+0x52c>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f003 0308 	and.w	r3, r3, #8
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	bf14      	ite	ne
 800cf6c:	2301      	movne	r3, #1
 800cf6e:	2300      	moveq	r3, #0
 800cf70:	b2db      	uxtb	r3, r3
 800cf72:	e009      	b.n	800cf88 <HAL_DMA_IRQHandler+0x540>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f003 0304 	and.w	r3, r3, #4
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	bf14      	ite	ne
 800cf82:	2301      	movne	r3, #1
 800cf84:	2300      	moveq	r3, #0
 800cf86:	b2db      	uxtb	r3, r3
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d03e      	beq.n	800d00a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cf90:	f003 031f 	and.w	r3, r3, #31
 800cf94:	2210      	movs	r2, #16
 800cf96:	409a      	lsls	r2, r3
 800cf98:	6a3b      	ldr	r3, [r7, #32]
 800cf9a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d018      	beq.n	800cfdc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d108      	bne.n	800cfca <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d024      	beq.n	800d00a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	4798      	blx	r3
 800cfc8:	e01f      	b.n	800d00a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d01b      	beq.n	800d00a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	4798      	blx	r3
 800cfda:	e016      	b.n	800d00a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d107      	bne.n	800cffa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	681a      	ldr	r2, [r3, #0]
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	f022 0208 	bic.w	r2, r2, #8
 800cff8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d003      	beq.n	800d00a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d00e:	f003 031f 	and.w	r3, r3, #31
 800d012:	2220      	movs	r2, #32
 800d014:	409a      	lsls	r2, r3
 800d016:	69bb      	ldr	r3, [r7, #24]
 800d018:	4013      	ands	r3, r2
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	f000 8110 	beq.w	800d240 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	4a2c      	ldr	r2, [pc, #176]	@ (800d0d8 <HAL_DMA_IRQHandler+0x690>)
 800d026:	4293      	cmp	r3, r2
 800d028:	d04a      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	4a2b      	ldr	r2, [pc, #172]	@ (800d0dc <HAL_DMA_IRQHandler+0x694>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d045      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	4a29      	ldr	r2, [pc, #164]	@ (800d0e0 <HAL_DMA_IRQHandler+0x698>)
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d040      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	4a28      	ldr	r2, [pc, #160]	@ (800d0e4 <HAL_DMA_IRQHandler+0x69c>)
 800d044:	4293      	cmp	r3, r2
 800d046:	d03b      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4a26      	ldr	r2, [pc, #152]	@ (800d0e8 <HAL_DMA_IRQHandler+0x6a0>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	d036      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	4a25      	ldr	r2, [pc, #148]	@ (800d0ec <HAL_DMA_IRQHandler+0x6a4>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	d031      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4a23      	ldr	r2, [pc, #140]	@ (800d0f0 <HAL_DMA_IRQHandler+0x6a8>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d02c      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	4a22      	ldr	r2, [pc, #136]	@ (800d0f4 <HAL_DMA_IRQHandler+0x6ac>)
 800d06c:	4293      	cmp	r3, r2
 800d06e:	d027      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	4a20      	ldr	r2, [pc, #128]	@ (800d0f8 <HAL_DMA_IRQHandler+0x6b0>)
 800d076:	4293      	cmp	r3, r2
 800d078:	d022      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	4a1f      	ldr	r2, [pc, #124]	@ (800d0fc <HAL_DMA_IRQHandler+0x6b4>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d01d      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4a1d      	ldr	r2, [pc, #116]	@ (800d100 <HAL_DMA_IRQHandler+0x6b8>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d018      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	4a1c      	ldr	r2, [pc, #112]	@ (800d104 <HAL_DMA_IRQHandler+0x6bc>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d013      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4a1a      	ldr	r2, [pc, #104]	@ (800d108 <HAL_DMA_IRQHandler+0x6c0>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d00e      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a19      	ldr	r2, [pc, #100]	@ (800d10c <HAL_DMA_IRQHandler+0x6c4>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d009      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a17      	ldr	r2, [pc, #92]	@ (800d110 <HAL_DMA_IRQHandler+0x6c8>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d004      	beq.n	800d0c0 <HAL_DMA_IRQHandler+0x678>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a16      	ldr	r2, [pc, #88]	@ (800d114 <HAL_DMA_IRQHandler+0x6cc>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d12b      	bne.n	800d118 <HAL_DMA_IRQHandler+0x6d0>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f003 0310 	and.w	r3, r3, #16
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	bf14      	ite	ne
 800d0ce:	2301      	movne	r3, #1
 800d0d0:	2300      	moveq	r3, #0
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	e02a      	b.n	800d12c <HAL_DMA_IRQHandler+0x6e4>
 800d0d6:	bf00      	nop
 800d0d8:	40020010 	.word	0x40020010
 800d0dc:	40020028 	.word	0x40020028
 800d0e0:	40020040 	.word	0x40020040
 800d0e4:	40020058 	.word	0x40020058
 800d0e8:	40020070 	.word	0x40020070
 800d0ec:	40020088 	.word	0x40020088
 800d0f0:	400200a0 	.word	0x400200a0
 800d0f4:	400200b8 	.word	0x400200b8
 800d0f8:	40020410 	.word	0x40020410
 800d0fc:	40020428 	.word	0x40020428
 800d100:	40020440 	.word	0x40020440
 800d104:	40020458 	.word	0x40020458
 800d108:	40020470 	.word	0x40020470
 800d10c:	40020488 	.word	0x40020488
 800d110:	400204a0 	.word	0x400204a0
 800d114:	400204b8 	.word	0x400204b8
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	f003 0302 	and.w	r3, r3, #2
 800d122:	2b00      	cmp	r3, #0
 800d124:	bf14      	ite	ne
 800d126:	2301      	movne	r3, #1
 800d128:	2300      	moveq	r3, #0
 800d12a:	b2db      	uxtb	r3, r3
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	f000 8087 	beq.w	800d240 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d136:	f003 031f 	and.w	r3, r3, #31
 800d13a:	2220      	movs	r2, #32
 800d13c:	409a      	lsls	r2, r3
 800d13e:	6a3b      	ldr	r3, [r7, #32]
 800d140:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	2b04      	cmp	r3, #4
 800d14c:	d139      	bne.n	800d1c2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f022 0216 	bic.w	r2, r2, #22
 800d15c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	695a      	ldr	r2, [r3, #20]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d16c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d172:	2b00      	cmp	r3, #0
 800d174:	d103      	bne.n	800d17e <HAL_DMA_IRQHandler+0x736>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d007      	beq.n	800d18e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f022 0208 	bic.w	r2, r2, #8
 800d18c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d192:	f003 031f 	and.w	r3, r3, #31
 800d196:	223f      	movs	r2, #63	@ 0x3f
 800d198:	409a      	lsls	r2, r3
 800d19a:	6a3b      	ldr	r3, [r7, #32]
 800d19c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2201      	movs	r2, #1
 800d1a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	f000 834a 	beq.w	800d84c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	4798      	blx	r3
          }
          return;
 800d1c0:	e344      	b.n	800d84c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d018      	beq.n	800d202 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d108      	bne.n	800d1f0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d02c      	beq.n	800d240 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	4798      	blx	r3
 800d1ee:	e027      	b.n	800d240 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d023      	beq.n	800d240 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	4798      	blx	r3
 800d200:	e01e      	b.n	800d240 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d10f      	bne.n	800d230 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	681a      	ldr	r2, [r3, #0]
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	f022 0210 	bic.w	r2, r2, #16
 800d21e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2201      	movs	r2, #1
 800d224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2200      	movs	r2, #0
 800d22c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d234:	2b00      	cmp	r3, #0
 800d236:	d003      	beq.n	800d240 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d23c:	6878      	ldr	r0, [r7, #4]
 800d23e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d244:	2b00      	cmp	r3, #0
 800d246:	f000 8306 	beq.w	800d856 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d24e:	f003 0301 	and.w	r3, r3, #1
 800d252:	2b00      	cmp	r3, #0
 800d254:	f000 8088 	beq.w	800d368 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2204      	movs	r2, #4
 800d25c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4a7a      	ldr	r2, [pc, #488]	@ (800d450 <HAL_DMA_IRQHandler+0xa08>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d04a      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	4a79      	ldr	r2, [pc, #484]	@ (800d454 <HAL_DMA_IRQHandler+0xa0c>)
 800d270:	4293      	cmp	r3, r2
 800d272:	d045      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4a77      	ldr	r2, [pc, #476]	@ (800d458 <HAL_DMA_IRQHandler+0xa10>)
 800d27a:	4293      	cmp	r3, r2
 800d27c:	d040      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	4a76      	ldr	r2, [pc, #472]	@ (800d45c <HAL_DMA_IRQHandler+0xa14>)
 800d284:	4293      	cmp	r3, r2
 800d286:	d03b      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a74      	ldr	r2, [pc, #464]	@ (800d460 <HAL_DMA_IRQHandler+0xa18>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d036      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	4a73      	ldr	r2, [pc, #460]	@ (800d464 <HAL_DMA_IRQHandler+0xa1c>)
 800d298:	4293      	cmp	r3, r2
 800d29a:	d031      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4a71      	ldr	r2, [pc, #452]	@ (800d468 <HAL_DMA_IRQHandler+0xa20>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d02c      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	4a70      	ldr	r2, [pc, #448]	@ (800d46c <HAL_DMA_IRQHandler+0xa24>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d027      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4a6e      	ldr	r2, [pc, #440]	@ (800d470 <HAL_DMA_IRQHandler+0xa28>)
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	d022      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	4a6d      	ldr	r2, [pc, #436]	@ (800d474 <HAL_DMA_IRQHandler+0xa2c>)
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d01d      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4a6b      	ldr	r2, [pc, #428]	@ (800d478 <HAL_DMA_IRQHandler+0xa30>)
 800d2ca:	4293      	cmp	r3, r2
 800d2cc:	d018      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	4a6a      	ldr	r2, [pc, #424]	@ (800d47c <HAL_DMA_IRQHandler+0xa34>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d013      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4a68      	ldr	r2, [pc, #416]	@ (800d480 <HAL_DMA_IRQHandler+0xa38>)
 800d2de:	4293      	cmp	r3, r2
 800d2e0:	d00e      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	4a67      	ldr	r2, [pc, #412]	@ (800d484 <HAL_DMA_IRQHandler+0xa3c>)
 800d2e8:	4293      	cmp	r3, r2
 800d2ea:	d009      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	4a65      	ldr	r2, [pc, #404]	@ (800d488 <HAL_DMA_IRQHandler+0xa40>)
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d004      	beq.n	800d300 <HAL_DMA_IRQHandler+0x8b8>
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	4a64      	ldr	r2, [pc, #400]	@ (800d48c <HAL_DMA_IRQHandler+0xa44>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d108      	bne.n	800d312 <HAL_DMA_IRQHandler+0x8ca>
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	681a      	ldr	r2, [r3, #0]
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f022 0201 	bic.w	r2, r2, #1
 800d30e:	601a      	str	r2, [r3, #0]
 800d310:	e007      	b.n	800d322 <HAL_DMA_IRQHandler+0x8da>
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	681a      	ldr	r2, [r3, #0]
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f022 0201 	bic.w	r2, r2, #1
 800d320:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	3301      	adds	r3, #1
 800d326:	60fb      	str	r3, [r7, #12]
 800d328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d32a:	429a      	cmp	r2, r3
 800d32c:	d307      	bcc.n	800d33e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f003 0301 	and.w	r3, r3, #1
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d1f2      	bne.n	800d322 <HAL_DMA_IRQHandler+0x8da>
 800d33c:	e000      	b.n	800d340 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800d33e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f003 0301 	and.w	r3, r3, #1
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d004      	beq.n	800d358 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2203      	movs	r2, #3
 800d352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800d356:	e003      	b.n	800d360 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2201      	movs	r2, #1
 800d35c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	2200      	movs	r2, #0
 800d364:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	f000 8272 	beq.w	800d856 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	4798      	blx	r3
 800d37a:	e26c      	b.n	800d856 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	4a43      	ldr	r2, [pc, #268]	@ (800d490 <HAL_DMA_IRQHandler+0xa48>)
 800d382:	4293      	cmp	r3, r2
 800d384:	d022      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	4a42      	ldr	r2, [pc, #264]	@ (800d494 <HAL_DMA_IRQHandler+0xa4c>)
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d01d      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	4a40      	ldr	r2, [pc, #256]	@ (800d498 <HAL_DMA_IRQHandler+0xa50>)
 800d396:	4293      	cmp	r3, r2
 800d398:	d018      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4a3f      	ldr	r2, [pc, #252]	@ (800d49c <HAL_DMA_IRQHandler+0xa54>)
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	d013      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	4a3d      	ldr	r2, [pc, #244]	@ (800d4a0 <HAL_DMA_IRQHandler+0xa58>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d00e      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	4a3c      	ldr	r2, [pc, #240]	@ (800d4a4 <HAL_DMA_IRQHandler+0xa5c>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d009      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	4a3a      	ldr	r2, [pc, #232]	@ (800d4a8 <HAL_DMA_IRQHandler+0xa60>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d004      	beq.n	800d3cc <HAL_DMA_IRQHandler+0x984>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	4a39      	ldr	r2, [pc, #228]	@ (800d4ac <HAL_DMA_IRQHandler+0xa64>)
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	d101      	bne.n	800d3d0 <HAL_DMA_IRQHandler+0x988>
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	e000      	b.n	800d3d2 <HAL_DMA_IRQHandler+0x98a>
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	f000 823f 	beq.w	800d856 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d3e4:	f003 031f 	and.w	r3, r3, #31
 800d3e8:	2204      	movs	r2, #4
 800d3ea:	409a      	lsls	r2, r3
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	4013      	ands	r3, r2
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	f000 80cd 	beq.w	800d590 <HAL_DMA_IRQHandler+0xb48>
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	f003 0304 	and.w	r3, r3, #4
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f000 80c7 	beq.w	800d590 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d406:	f003 031f 	and.w	r3, r3, #31
 800d40a:	2204      	movs	r2, #4
 800d40c:	409a      	lsls	r2, r3
 800d40e:	69fb      	ldr	r3, [r7, #28]
 800d410:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d412:	693b      	ldr	r3, [r7, #16]
 800d414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d049      	beq.n	800d4b0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d422:	2b00      	cmp	r3, #0
 800d424:	d109      	bne.n	800d43a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	f000 8210 	beq.w	800d850 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d438:	e20a      	b.n	800d850 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d43e:	2b00      	cmp	r3, #0
 800d440:	f000 8206 	beq.w	800d850 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d44c:	e200      	b.n	800d850 <HAL_DMA_IRQHandler+0xe08>
 800d44e:	bf00      	nop
 800d450:	40020010 	.word	0x40020010
 800d454:	40020028 	.word	0x40020028
 800d458:	40020040 	.word	0x40020040
 800d45c:	40020058 	.word	0x40020058
 800d460:	40020070 	.word	0x40020070
 800d464:	40020088 	.word	0x40020088
 800d468:	400200a0 	.word	0x400200a0
 800d46c:	400200b8 	.word	0x400200b8
 800d470:	40020410 	.word	0x40020410
 800d474:	40020428 	.word	0x40020428
 800d478:	40020440 	.word	0x40020440
 800d47c:	40020458 	.word	0x40020458
 800d480:	40020470 	.word	0x40020470
 800d484:	40020488 	.word	0x40020488
 800d488:	400204a0 	.word	0x400204a0
 800d48c:	400204b8 	.word	0x400204b8
 800d490:	58025408 	.word	0x58025408
 800d494:	5802541c 	.word	0x5802541c
 800d498:	58025430 	.word	0x58025430
 800d49c:	58025444 	.word	0x58025444
 800d4a0:	58025458 	.word	0x58025458
 800d4a4:	5802546c 	.word	0x5802546c
 800d4a8:	58025480 	.word	0x58025480
 800d4ac:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800d4b0:	693b      	ldr	r3, [r7, #16]
 800d4b2:	f003 0320 	and.w	r3, r3, #32
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d160      	bne.n	800d57c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	4a7f      	ldr	r2, [pc, #508]	@ (800d6bc <HAL_DMA_IRQHandler+0xc74>)
 800d4c0:	4293      	cmp	r3, r2
 800d4c2:	d04a      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	4a7d      	ldr	r2, [pc, #500]	@ (800d6c0 <HAL_DMA_IRQHandler+0xc78>)
 800d4ca:	4293      	cmp	r3, r2
 800d4cc:	d045      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a7c      	ldr	r2, [pc, #496]	@ (800d6c4 <HAL_DMA_IRQHandler+0xc7c>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d040      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4a7a      	ldr	r2, [pc, #488]	@ (800d6c8 <HAL_DMA_IRQHandler+0xc80>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d03b      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4a79      	ldr	r2, [pc, #484]	@ (800d6cc <HAL_DMA_IRQHandler+0xc84>)
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d036      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4a77      	ldr	r2, [pc, #476]	@ (800d6d0 <HAL_DMA_IRQHandler+0xc88>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d031      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a76      	ldr	r2, [pc, #472]	@ (800d6d4 <HAL_DMA_IRQHandler+0xc8c>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d02c      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4a74      	ldr	r2, [pc, #464]	@ (800d6d8 <HAL_DMA_IRQHandler+0xc90>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d027      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	4a73      	ldr	r2, [pc, #460]	@ (800d6dc <HAL_DMA_IRQHandler+0xc94>)
 800d510:	4293      	cmp	r3, r2
 800d512:	d022      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4a71      	ldr	r2, [pc, #452]	@ (800d6e0 <HAL_DMA_IRQHandler+0xc98>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d01d      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	4a70      	ldr	r2, [pc, #448]	@ (800d6e4 <HAL_DMA_IRQHandler+0xc9c>)
 800d524:	4293      	cmp	r3, r2
 800d526:	d018      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	4a6e      	ldr	r2, [pc, #440]	@ (800d6e8 <HAL_DMA_IRQHandler+0xca0>)
 800d52e:	4293      	cmp	r3, r2
 800d530:	d013      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	4a6d      	ldr	r2, [pc, #436]	@ (800d6ec <HAL_DMA_IRQHandler+0xca4>)
 800d538:	4293      	cmp	r3, r2
 800d53a:	d00e      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4a6b      	ldr	r2, [pc, #428]	@ (800d6f0 <HAL_DMA_IRQHandler+0xca8>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d009      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	4a6a      	ldr	r2, [pc, #424]	@ (800d6f4 <HAL_DMA_IRQHandler+0xcac>)
 800d54c:	4293      	cmp	r3, r2
 800d54e:	d004      	beq.n	800d55a <HAL_DMA_IRQHandler+0xb12>
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a68      	ldr	r2, [pc, #416]	@ (800d6f8 <HAL_DMA_IRQHandler+0xcb0>)
 800d556:	4293      	cmp	r3, r2
 800d558:	d108      	bne.n	800d56c <HAL_DMA_IRQHandler+0xb24>
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	681a      	ldr	r2, [r3, #0]
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f022 0208 	bic.w	r2, r2, #8
 800d568:	601a      	str	r2, [r3, #0]
 800d56a:	e007      	b.n	800d57c <HAL_DMA_IRQHandler+0xb34>
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f022 0204 	bic.w	r2, r2, #4
 800d57a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d580:	2b00      	cmp	r3, #0
 800d582:	f000 8165 	beq.w	800d850 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d58e:	e15f      	b.n	800d850 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d594:	f003 031f 	and.w	r3, r3, #31
 800d598:	2202      	movs	r2, #2
 800d59a:	409a      	lsls	r2, r3
 800d59c:	697b      	ldr	r3, [r7, #20]
 800d59e:	4013      	ands	r3, r2
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	f000 80c5 	beq.w	800d730 <HAL_DMA_IRQHandler+0xce8>
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	f003 0302 	and.w	r3, r3, #2
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	f000 80bf 	beq.w	800d730 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d5b6:	f003 031f 	and.w	r3, r3, #31
 800d5ba:	2202      	movs	r2, #2
 800d5bc:	409a      	lsls	r2, r3
 800d5be:	69fb      	ldr	r3, [r7, #28]
 800d5c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d5c2:	693b      	ldr	r3, [r7, #16]
 800d5c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d018      	beq.n	800d5fe <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800d5cc:	693b      	ldr	r3, [r7, #16]
 800d5ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d109      	bne.n	800d5ea <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	f000 813a 	beq.w	800d854 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d5e8:	e134      	b.n	800d854 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	f000 8130 	beq.w	800d854 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d5fc:	e12a      	b.n	800d854 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	f003 0320 	and.w	r3, r3, #32
 800d604:	2b00      	cmp	r3, #0
 800d606:	f040 8089 	bne.w	800d71c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	4a2b      	ldr	r2, [pc, #172]	@ (800d6bc <HAL_DMA_IRQHandler+0xc74>)
 800d610:	4293      	cmp	r3, r2
 800d612:	d04a      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	4a29      	ldr	r2, [pc, #164]	@ (800d6c0 <HAL_DMA_IRQHandler+0xc78>)
 800d61a:	4293      	cmp	r3, r2
 800d61c:	d045      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	4a28      	ldr	r2, [pc, #160]	@ (800d6c4 <HAL_DMA_IRQHandler+0xc7c>)
 800d624:	4293      	cmp	r3, r2
 800d626:	d040      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	4a26      	ldr	r2, [pc, #152]	@ (800d6c8 <HAL_DMA_IRQHandler+0xc80>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d03b      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4a25      	ldr	r2, [pc, #148]	@ (800d6cc <HAL_DMA_IRQHandler+0xc84>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d036      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	4a23      	ldr	r2, [pc, #140]	@ (800d6d0 <HAL_DMA_IRQHandler+0xc88>)
 800d642:	4293      	cmp	r3, r2
 800d644:	d031      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	4a22      	ldr	r2, [pc, #136]	@ (800d6d4 <HAL_DMA_IRQHandler+0xc8c>)
 800d64c:	4293      	cmp	r3, r2
 800d64e:	d02c      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	4a20      	ldr	r2, [pc, #128]	@ (800d6d8 <HAL_DMA_IRQHandler+0xc90>)
 800d656:	4293      	cmp	r3, r2
 800d658:	d027      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	4a1f      	ldr	r2, [pc, #124]	@ (800d6dc <HAL_DMA_IRQHandler+0xc94>)
 800d660:	4293      	cmp	r3, r2
 800d662:	d022      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	4a1d      	ldr	r2, [pc, #116]	@ (800d6e0 <HAL_DMA_IRQHandler+0xc98>)
 800d66a:	4293      	cmp	r3, r2
 800d66c:	d01d      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	4a1c      	ldr	r2, [pc, #112]	@ (800d6e4 <HAL_DMA_IRQHandler+0xc9c>)
 800d674:	4293      	cmp	r3, r2
 800d676:	d018      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4a1a      	ldr	r2, [pc, #104]	@ (800d6e8 <HAL_DMA_IRQHandler+0xca0>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d013      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	4a19      	ldr	r2, [pc, #100]	@ (800d6ec <HAL_DMA_IRQHandler+0xca4>)
 800d688:	4293      	cmp	r3, r2
 800d68a:	d00e      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4a17      	ldr	r2, [pc, #92]	@ (800d6f0 <HAL_DMA_IRQHandler+0xca8>)
 800d692:	4293      	cmp	r3, r2
 800d694:	d009      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4a16      	ldr	r2, [pc, #88]	@ (800d6f4 <HAL_DMA_IRQHandler+0xcac>)
 800d69c:	4293      	cmp	r3, r2
 800d69e:	d004      	beq.n	800d6aa <HAL_DMA_IRQHandler+0xc62>
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	4a14      	ldr	r2, [pc, #80]	@ (800d6f8 <HAL_DMA_IRQHandler+0xcb0>)
 800d6a6:	4293      	cmp	r3, r2
 800d6a8:	d128      	bne.n	800d6fc <HAL_DMA_IRQHandler+0xcb4>
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	681a      	ldr	r2, [r3, #0]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f022 0214 	bic.w	r2, r2, #20
 800d6b8:	601a      	str	r2, [r3, #0]
 800d6ba:	e027      	b.n	800d70c <HAL_DMA_IRQHandler+0xcc4>
 800d6bc:	40020010 	.word	0x40020010
 800d6c0:	40020028 	.word	0x40020028
 800d6c4:	40020040 	.word	0x40020040
 800d6c8:	40020058 	.word	0x40020058
 800d6cc:	40020070 	.word	0x40020070
 800d6d0:	40020088 	.word	0x40020088
 800d6d4:	400200a0 	.word	0x400200a0
 800d6d8:	400200b8 	.word	0x400200b8
 800d6dc:	40020410 	.word	0x40020410
 800d6e0:	40020428 	.word	0x40020428
 800d6e4:	40020440 	.word	0x40020440
 800d6e8:	40020458 	.word	0x40020458
 800d6ec:	40020470 	.word	0x40020470
 800d6f0:	40020488 	.word	0x40020488
 800d6f4:	400204a0 	.word	0x400204a0
 800d6f8:	400204b8 	.word	0x400204b8
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f022 020a 	bic.w	r2, r2, #10
 800d70a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2201      	movs	r2, #1
 800d710:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2200      	movs	r2, #0
 800d718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d720:	2b00      	cmp	r3, #0
 800d722:	f000 8097 	beq.w	800d854 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d72e:	e091      	b.n	800d854 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d734:	f003 031f 	and.w	r3, r3, #31
 800d738:	2208      	movs	r2, #8
 800d73a:	409a      	lsls	r2, r3
 800d73c:	697b      	ldr	r3, [r7, #20]
 800d73e:	4013      	ands	r3, r2
 800d740:	2b00      	cmp	r3, #0
 800d742:	f000 8088 	beq.w	800d856 <HAL_DMA_IRQHandler+0xe0e>
 800d746:	693b      	ldr	r3, [r7, #16]
 800d748:	f003 0308 	and.w	r3, r3, #8
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	f000 8082 	beq.w	800d856 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4a41      	ldr	r2, [pc, #260]	@ (800d85c <HAL_DMA_IRQHandler+0xe14>)
 800d758:	4293      	cmp	r3, r2
 800d75a:	d04a      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4a3f      	ldr	r2, [pc, #252]	@ (800d860 <HAL_DMA_IRQHandler+0xe18>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d045      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a3e      	ldr	r2, [pc, #248]	@ (800d864 <HAL_DMA_IRQHandler+0xe1c>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d040      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a3c      	ldr	r2, [pc, #240]	@ (800d868 <HAL_DMA_IRQHandler+0xe20>)
 800d776:	4293      	cmp	r3, r2
 800d778:	d03b      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	4a3b      	ldr	r2, [pc, #236]	@ (800d86c <HAL_DMA_IRQHandler+0xe24>)
 800d780:	4293      	cmp	r3, r2
 800d782:	d036      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	4a39      	ldr	r2, [pc, #228]	@ (800d870 <HAL_DMA_IRQHandler+0xe28>)
 800d78a:	4293      	cmp	r3, r2
 800d78c:	d031      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a38      	ldr	r2, [pc, #224]	@ (800d874 <HAL_DMA_IRQHandler+0xe2c>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d02c      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	4a36      	ldr	r2, [pc, #216]	@ (800d878 <HAL_DMA_IRQHandler+0xe30>)
 800d79e:	4293      	cmp	r3, r2
 800d7a0:	d027      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	4a35      	ldr	r2, [pc, #212]	@ (800d87c <HAL_DMA_IRQHandler+0xe34>)
 800d7a8:	4293      	cmp	r3, r2
 800d7aa:	d022      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4a33      	ldr	r2, [pc, #204]	@ (800d880 <HAL_DMA_IRQHandler+0xe38>)
 800d7b2:	4293      	cmp	r3, r2
 800d7b4:	d01d      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4a32      	ldr	r2, [pc, #200]	@ (800d884 <HAL_DMA_IRQHandler+0xe3c>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d018      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a30      	ldr	r2, [pc, #192]	@ (800d888 <HAL_DMA_IRQHandler+0xe40>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d013      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	4a2f      	ldr	r2, [pc, #188]	@ (800d88c <HAL_DMA_IRQHandler+0xe44>)
 800d7d0:	4293      	cmp	r3, r2
 800d7d2:	d00e      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	4a2d      	ldr	r2, [pc, #180]	@ (800d890 <HAL_DMA_IRQHandler+0xe48>)
 800d7da:	4293      	cmp	r3, r2
 800d7dc:	d009      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	4a2c      	ldr	r2, [pc, #176]	@ (800d894 <HAL_DMA_IRQHandler+0xe4c>)
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	d004      	beq.n	800d7f2 <HAL_DMA_IRQHandler+0xdaa>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	4a2a      	ldr	r2, [pc, #168]	@ (800d898 <HAL_DMA_IRQHandler+0xe50>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d108      	bne.n	800d804 <HAL_DMA_IRQHandler+0xdbc>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	681a      	ldr	r2, [r3, #0]
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	f022 021c 	bic.w	r2, r2, #28
 800d800:	601a      	str	r2, [r3, #0]
 800d802:	e007      	b.n	800d814 <HAL_DMA_IRQHandler+0xdcc>
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	681a      	ldr	r2, [r3, #0]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f022 020e 	bic.w	r2, r2, #14
 800d812:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d818:	f003 031f 	and.w	r3, r3, #31
 800d81c:	2201      	movs	r2, #1
 800d81e:	409a      	lsls	r2, r3
 800d820:	69fb      	ldr	r3, [r7, #28]
 800d822:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2201      	movs	r2, #1
 800d828:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2201      	movs	r2, #1
 800d82e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	2200      	movs	r2, #0
 800d836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d009      	beq.n	800d856 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	4798      	blx	r3
 800d84a:	e004      	b.n	800d856 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800d84c:	bf00      	nop
 800d84e:	e002      	b.n	800d856 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d850:	bf00      	nop
 800d852:	e000      	b.n	800d856 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800d854:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800d856:	3728      	adds	r7, #40	@ 0x28
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}
 800d85c:	40020010 	.word	0x40020010
 800d860:	40020028 	.word	0x40020028
 800d864:	40020040 	.word	0x40020040
 800d868:	40020058 	.word	0x40020058
 800d86c:	40020070 	.word	0x40020070
 800d870:	40020088 	.word	0x40020088
 800d874:	400200a0 	.word	0x400200a0
 800d878:	400200b8 	.word	0x400200b8
 800d87c:	40020410 	.word	0x40020410
 800d880:	40020428 	.word	0x40020428
 800d884:	40020440 	.word	0x40020440
 800d888:	40020458 	.word	0x40020458
 800d88c:	40020470 	.word	0x40020470
 800d890:	40020488 	.word	0x40020488
 800d894:	400204a0 	.word	0x400204a0
 800d898:	400204b8 	.word	0x400204b8

0800d89c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b083      	sub	sp, #12
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d8aa:	b2db      	uxtb	r3, r3
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	370c      	adds	r7, #12
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b6:	4770      	bx	lr

0800d8b8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b083      	sub	sp, #12
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	370c      	adds	r7, #12
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr

0800d8d0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b087      	sub	sp, #28
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	607a      	str	r2, [r7, #4]
 800d8dc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8e2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8e8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	4a7f      	ldr	r2, [pc, #508]	@ (800daec <DMA_SetConfig+0x21c>)
 800d8f0:	4293      	cmp	r3, r2
 800d8f2:	d072      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	4a7d      	ldr	r2, [pc, #500]	@ (800daf0 <DMA_SetConfig+0x220>)
 800d8fa:	4293      	cmp	r3, r2
 800d8fc:	d06d      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	4a7c      	ldr	r2, [pc, #496]	@ (800daf4 <DMA_SetConfig+0x224>)
 800d904:	4293      	cmp	r3, r2
 800d906:	d068      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	4a7a      	ldr	r2, [pc, #488]	@ (800daf8 <DMA_SetConfig+0x228>)
 800d90e:	4293      	cmp	r3, r2
 800d910:	d063      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	4a79      	ldr	r2, [pc, #484]	@ (800dafc <DMA_SetConfig+0x22c>)
 800d918:	4293      	cmp	r3, r2
 800d91a:	d05e      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	4a77      	ldr	r2, [pc, #476]	@ (800db00 <DMA_SetConfig+0x230>)
 800d922:	4293      	cmp	r3, r2
 800d924:	d059      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	4a76      	ldr	r2, [pc, #472]	@ (800db04 <DMA_SetConfig+0x234>)
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d054      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	4a74      	ldr	r2, [pc, #464]	@ (800db08 <DMA_SetConfig+0x238>)
 800d936:	4293      	cmp	r3, r2
 800d938:	d04f      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	4a73      	ldr	r2, [pc, #460]	@ (800db0c <DMA_SetConfig+0x23c>)
 800d940:	4293      	cmp	r3, r2
 800d942:	d04a      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	4a71      	ldr	r2, [pc, #452]	@ (800db10 <DMA_SetConfig+0x240>)
 800d94a:	4293      	cmp	r3, r2
 800d94c:	d045      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4a70      	ldr	r2, [pc, #448]	@ (800db14 <DMA_SetConfig+0x244>)
 800d954:	4293      	cmp	r3, r2
 800d956:	d040      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4a6e      	ldr	r2, [pc, #440]	@ (800db18 <DMA_SetConfig+0x248>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d03b      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	4a6d      	ldr	r2, [pc, #436]	@ (800db1c <DMA_SetConfig+0x24c>)
 800d968:	4293      	cmp	r3, r2
 800d96a:	d036      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	4a6b      	ldr	r2, [pc, #428]	@ (800db20 <DMA_SetConfig+0x250>)
 800d972:	4293      	cmp	r3, r2
 800d974:	d031      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	4a6a      	ldr	r2, [pc, #424]	@ (800db24 <DMA_SetConfig+0x254>)
 800d97c:	4293      	cmp	r3, r2
 800d97e:	d02c      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	4a68      	ldr	r2, [pc, #416]	@ (800db28 <DMA_SetConfig+0x258>)
 800d986:	4293      	cmp	r3, r2
 800d988:	d027      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	4a67      	ldr	r2, [pc, #412]	@ (800db2c <DMA_SetConfig+0x25c>)
 800d990:	4293      	cmp	r3, r2
 800d992:	d022      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	4a65      	ldr	r2, [pc, #404]	@ (800db30 <DMA_SetConfig+0x260>)
 800d99a:	4293      	cmp	r3, r2
 800d99c:	d01d      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	4a64      	ldr	r2, [pc, #400]	@ (800db34 <DMA_SetConfig+0x264>)
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	d018      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	4a62      	ldr	r2, [pc, #392]	@ (800db38 <DMA_SetConfig+0x268>)
 800d9ae:	4293      	cmp	r3, r2
 800d9b0:	d013      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	4a61      	ldr	r2, [pc, #388]	@ (800db3c <DMA_SetConfig+0x26c>)
 800d9b8:	4293      	cmp	r3, r2
 800d9ba:	d00e      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	4a5f      	ldr	r2, [pc, #380]	@ (800db40 <DMA_SetConfig+0x270>)
 800d9c2:	4293      	cmp	r3, r2
 800d9c4:	d009      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	4a5e      	ldr	r2, [pc, #376]	@ (800db44 <DMA_SetConfig+0x274>)
 800d9cc:	4293      	cmp	r3, r2
 800d9ce:	d004      	beq.n	800d9da <DMA_SetConfig+0x10a>
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	4a5c      	ldr	r2, [pc, #368]	@ (800db48 <DMA_SetConfig+0x278>)
 800d9d6:	4293      	cmp	r3, r2
 800d9d8:	d101      	bne.n	800d9de <DMA_SetConfig+0x10e>
 800d9da:	2301      	movs	r3, #1
 800d9dc:	e000      	b.n	800d9e0 <DMA_SetConfig+0x110>
 800d9de:	2300      	movs	r3, #0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d00d      	beq.n	800da00 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9e8:	68fa      	ldr	r2, [r7, #12]
 800d9ea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800d9ec:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d004      	beq.n	800da00 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d9fa:	68fa      	ldr	r2, [r7, #12]
 800d9fc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800d9fe:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	4a39      	ldr	r2, [pc, #228]	@ (800daec <DMA_SetConfig+0x21c>)
 800da06:	4293      	cmp	r3, r2
 800da08:	d04a      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	4a38      	ldr	r2, [pc, #224]	@ (800daf0 <DMA_SetConfig+0x220>)
 800da10:	4293      	cmp	r3, r2
 800da12:	d045      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	4a36      	ldr	r2, [pc, #216]	@ (800daf4 <DMA_SetConfig+0x224>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d040      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4a35      	ldr	r2, [pc, #212]	@ (800daf8 <DMA_SetConfig+0x228>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d03b      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	4a33      	ldr	r2, [pc, #204]	@ (800dafc <DMA_SetConfig+0x22c>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d036      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4a32      	ldr	r2, [pc, #200]	@ (800db00 <DMA_SetConfig+0x230>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d031      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4a30      	ldr	r2, [pc, #192]	@ (800db04 <DMA_SetConfig+0x234>)
 800da42:	4293      	cmp	r3, r2
 800da44:	d02c      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a2f      	ldr	r2, [pc, #188]	@ (800db08 <DMA_SetConfig+0x238>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d027      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	4a2d      	ldr	r2, [pc, #180]	@ (800db0c <DMA_SetConfig+0x23c>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d022      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	4a2c      	ldr	r2, [pc, #176]	@ (800db10 <DMA_SetConfig+0x240>)
 800da60:	4293      	cmp	r3, r2
 800da62:	d01d      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	4a2a      	ldr	r2, [pc, #168]	@ (800db14 <DMA_SetConfig+0x244>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d018      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4a29      	ldr	r2, [pc, #164]	@ (800db18 <DMA_SetConfig+0x248>)
 800da74:	4293      	cmp	r3, r2
 800da76:	d013      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	4a27      	ldr	r2, [pc, #156]	@ (800db1c <DMA_SetConfig+0x24c>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d00e      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	4a26      	ldr	r2, [pc, #152]	@ (800db20 <DMA_SetConfig+0x250>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d009      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a24      	ldr	r2, [pc, #144]	@ (800db24 <DMA_SetConfig+0x254>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d004      	beq.n	800daa0 <DMA_SetConfig+0x1d0>
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4a23      	ldr	r2, [pc, #140]	@ (800db28 <DMA_SetConfig+0x258>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d101      	bne.n	800daa4 <DMA_SetConfig+0x1d4>
 800daa0:	2301      	movs	r3, #1
 800daa2:	e000      	b.n	800daa6 <DMA_SetConfig+0x1d6>
 800daa4:	2300      	movs	r3, #0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d059      	beq.n	800db5e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800daae:	f003 031f 	and.w	r3, r3, #31
 800dab2:	223f      	movs	r2, #63	@ 0x3f
 800dab4:	409a      	lsls	r2, r3
 800dab6:	697b      	ldr	r3, [r7, #20]
 800dab8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	681a      	ldr	r2, [r3, #0]
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800dac8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	683a      	ldr	r2, [r7, #0]
 800dad0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	689b      	ldr	r3, [r3, #8]
 800dad6:	2b40      	cmp	r3, #64	@ 0x40
 800dad8:	d138      	bne.n	800db4c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	68ba      	ldr	r2, [r7, #8]
 800dae8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800daea:	e086      	b.n	800dbfa <DMA_SetConfig+0x32a>
 800daec:	40020010 	.word	0x40020010
 800daf0:	40020028 	.word	0x40020028
 800daf4:	40020040 	.word	0x40020040
 800daf8:	40020058 	.word	0x40020058
 800dafc:	40020070 	.word	0x40020070
 800db00:	40020088 	.word	0x40020088
 800db04:	400200a0 	.word	0x400200a0
 800db08:	400200b8 	.word	0x400200b8
 800db0c:	40020410 	.word	0x40020410
 800db10:	40020428 	.word	0x40020428
 800db14:	40020440 	.word	0x40020440
 800db18:	40020458 	.word	0x40020458
 800db1c:	40020470 	.word	0x40020470
 800db20:	40020488 	.word	0x40020488
 800db24:	400204a0 	.word	0x400204a0
 800db28:	400204b8 	.word	0x400204b8
 800db2c:	58025408 	.word	0x58025408
 800db30:	5802541c 	.word	0x5802541c
 800db34:	58025430 	.word	0x58025430
 800db38:	58025444 	.word	0x58025444
 800db3c:	58025458 	.word	0x58025458
 800db40:	5802546c 	.word	0x5802546c
 800db44:	58025480 	.word	0x58025480
 800db48:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	68ba      	ldr	r2, [r7, #8]
 800db52:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	687a      	ldr	r2, [r7, #4]
 800db5a:	60da      	str	r2, [r3, #12]
}
 800db5c:	e04d      	b.n	800dbfa <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	4a29      	ldr	r2, [pc, #164]	@ (800dc08 <DMA_SetConfig+0x338>)
 800db64:	4293      	cmp	r3, r2
 800db66:	d022      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	4a27      	ldr	r2, [pc, #156]	@ (800dc0c <DMA_SetConfig+0x33c>)
 800db6e:	4293      	cmp	r3, r2
 800db70:	d01d      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4a26      	ldr	r2, [pc, #152]	@ (800dc10 <DMA_SetConfig+0x340>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d018      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a24      	ldr	r2, [pc, #144]	@ (800dc14 <DMA_SetConfig+0x344>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d013      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4a23      	ldr	r2, [pc, #140]	@ (800dc18 <DMA_SetConfig+0x348>)
 800db8c:	4293      	cmp	r3, r2
 800db8e:	d00e      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	4a21      	ldr	r2, [pc, #132]	@ (800dc1c <DMA_SetConfig+0x34c>)
 800db96:	4293      	cmp	r3, r2
 800db98:	d009      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	4a20      	ldr	r2, [pc, #128]	@ (800dc20 <DMA_SetConfig+0x350>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d004      	beq.n	800dbae <DMA_SetConfig+0x2de>
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4a1e      	ldr	r2, [pc, #120]	@ (800dc24 <DMA_SetConfig+0x354>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d101      	bne.n	800dbb2 <DMA_SetConfig+0x2e2>
 800dbae:	2301      	movs	r3, #1
 800dbb0:	e000      	b.n	800dbb4 <DMA_SetConfig+0x2e4>
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d020      	beq.n	800dbfa <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dbbc:	f003 031f 	and.w	r3, r3, #31
 800dbc0:	2201      	movs	r2, #1
 800dbc2:	409a      	lsls	r2, r3
 800dbc4:	693b      	ldr	r3, [r7, #16]
 800dbc6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	683a      	ldr	r2, [r7, #0]
 800dbce:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	689b      	ldr	r3, [r3, #8]
 800dbd4:	2b40      	cmp	r3, #64	@ 0x40
 800dbd6:	d108      	bne.n	800dbea <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	687a      	ldr	r2, [r7, #4]
 800dbde:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	68ba      	ldr	r2, [r7, #8]
 800dbe6:	60da      	str	r2, [r3, #12]
}
 800dbe8:	e007      	b.n	800dbfa <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	68ba      	ldr	r2, [r7, #8]
 800dbf0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	687a      	ldr	r2, [r7, #4]
 800dbf8:	60da      	str	r2, [r3, #12]
}
 800dbfa:	bf00      	nop
 800dbfc:	371c      	adds	r7, #28
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc04:	4770      	bx	lr
 800dc06:	bf00      	nop
 800dc08:	58025408 	.word	0x58025408
 800dc0c:	5802541c 	.word	0x5802541c
 800dc10:	58025430 	.word	0x58025430
 800dc14:	58025444 	.word	0x58025444
 800dc18:	58025458 	.word	0x58025458
 800dc1c:	5802546c 	.word	0x5802546c
 800dc20:	58025480 	.word	0x58025480
 800dc24:	58025494 	.word	0x58025494

0800dc28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800dc28:	b480      	push	{r7}
 800dc2a:	b085      	sub	sp, #20
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4a42      	ldr	r2, [pc, #264]	@ (800dd40 <DMA_CalcBaseAndBitshift+0x118>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d04a      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	4a41      	ldr	r2, [pc, #260]	@ (800dd44 <DMA_CalcBaseAndBitshift+0x11c>)
 800dc40:	4293      	cmp	r3, r2
 800dc42:	d045      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	4a3f      	ldr	r2, [pc, #252]	@ (800dd48 <DMA_CalcBaseAndBitshift+0x120>)
 800dc4a:	4293      	cmp	r3, r2
 800dc4c:	d040      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	4a3e      	ldr	r2, [pc, #248]	@ (800dd4c <DMA_CalcBaseAndBitshift+0x124>)
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d03b      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	4a3c      	ldr	r2, [pc, #240]	@ (800dd50 <DMA_CalcBaseAndBitshift+0x128>)
 800dc5e:	4293      	cmp	r3, r2
 800dc60:	d036      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	4a3b      	ldr	r2, [pc, #236]	@ (800dd54 <DMA_CalcBaseAndBitshift+0x12c>)
 800dc68:	4293      	cmp	r3, r2
 800dc6a:	d031      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	4a39      	ldr	r2, [pc, #228]	@ (800dd58 <DMA_CalcBaseAndBitshift+0x130>)
 800dc72:	4293      	cmp	r3, r2
 800dc74:	d02c      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	4a38      	ldr	r2, [pc, #224]	@ (800dd5c <DMA_CalcBaseAndBitshift+0x134>)
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	d027      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	4a36      	ldr	r2, [pc, #216]	@ (800dd60 <DMA_CalcBaseAndBitshift+0x138>)
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d022      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	4a35      	ldr	r2, [pc, #212]	@ (800dd64 <DMA_CalcBaseAndBitshift+0x13c>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d01d      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	4a33      	ldr	r2, [pc, #204]	@ (800dd68 <DMA_CalcBaseAndBitshift+0x140>)
 800dc9a:	4293      	cmp	r3, r2
 800dc9c:	d018      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	4a32      	ldr	r2, [pc, #200]	@ (800dd6c <DMA_CalcBaseAndBitshift+0x144>)
 800dca4:	4293      	cmp	r3, r2
 800dca6:	d013      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4a30      	ldr	r2, [pc, #192]	@ (800dd70 <DMA_CalcBaseAndBitshift+0x148>)
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	d00e      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	4a2f      	ldr	r2, [pc, #188]	@ (800dd74 <DMA_CalcBaseAndBitshift+0x14c>)
 800dcb8:	4293      	cmp	r3, r2
 800dcba:	d009      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	4a2d      	ldr	r2, [pc, #180]	@ (800dd78 <DMA_CalcBaseAndBitshift+0x150>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d004      	beq.n	800dcd0 <DMA_CalcBaseAndBitshift+0xa8>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	4a2c      	ldr	r2, [pc, #176]	@ (800dd7c <DMA_CalcBaseAndBitshift+0x154>)
 800dccc:	4293      	cmp	r3, r2
 800dcce:	d101      	bne.n	800dcd4 <DMA_CalcBaseAndBitshift+0xac>
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	e000      	b.n	800dcd6 <DMA_CalcBaseAndBitshift+0xae>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d024      	beq.n	800dd24 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	3b10      	subs	r3, #16
 800dce2:	4a27      	ldr	r2, [pc, #156]	@ (800dd80 <DMA_CalcBaseAndBitshift+0x158>)
 800dce4:	fba2 2303 	umull	r2, r3, r2, r3
 800dce8:	091b      	lsrs	r3, r3, #4
 800dcea:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f003 0307 	and.w	r3, r3, #7
 800dcf2:	4a24      	ldr	r2, [pc, #144]	@ (800dd84 <DMA_CalcBaseAndBitshift+0x15c>)
 800dcf4:	5cd3      	ldrb	r3, [r2, r3]
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	2b03      	cmp	r3, #3
 800dd00:	d908      	bls.n	800dd14 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	461a      	mov	r2, r3
 800dd08:	4b1f      	ldr	r3, [pc, #124]	@ (800dd88 <DMA_CalcBaseAndBitshift+0x160>)
 800dd0a:	4013      	ands	r3, r2
 800dd0c:	1d1a      	adds	r2, r3, #4
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	659a      	str	r2, [r3, #88]	@ 0x58
 800dd12:	e00d      	b.n	800dd30 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	461a      	mov	r2, r3
 800dd1a:	4b1b      	ldr	r3, [pc, #108]	@ (800dd88 <DMA_CalcBaseAndBitshift+0x160>)
 800dd1c:	4013      	ands	r3, r2
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	6593      	str	r3, [r2, #88]	@ 0x58
 800dd22:	e005      	b.n	800dd30 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	3714      	adds	r7, #20
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr
 800dd40:	40020010 	.word	0x40020010
 800dd44:	40020028 	.word	0x40020028
 800dd48:	40020040 	.word	0x40020040
 800dd4c:	40020058 	.word	0x40020058
 800dd50:	40020070 	.word	0x40020070
 800dd54:	40020088 	.word	0x40020088
 800dd58:	400200a0 	.word	0x400200a0
 800dd5c:	400200b8 	.word	0x400200b8
 800dd60:	40020410 	.word	0x40020410
 800dd64:	40020428 	.word	0x40020428
 800dd68:	40020440 	.word	0x40020440
 800dd6c:	40020458 	.word	0x40020458
 800dd70:	40020470 	.word	0x40020470
 800dd74:	40020488 	.word	0x40020488
 800dd78:	400204a0 	.word	0x400204a0
 800dd7c:	400204b8 	.word	0x400204b8
 800dd80:	aaaaaaab 	.word	0xaaaaaaab
 800dd84:	0801e7ec 	.word	0x0801e7ec
 800dd88:	fffffc00 	.word	0xfffffc00

0800dd8c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b085      	sub	sp, #20
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dd94:	2300      	movs	r3, #0
 800dd96:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	699b      	ldr	r3, [r3, #24]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d120      	bne.n	800dde2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dda4:	2b03      	cmp	r3, #3
 800dda6:	d858      	bhi.n	800de5a <DMA_CheckFifoParam+0xce>
 800dda8:	a201      	add	r2, pc, #4	@ (adr r2, 800ddb0 <DMA_CheckFifoParam+0x24>)
 800ddaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddae:	bf00      	nop
 800ddb0:	0800ddc1 	.word	0x0800ddc1
 800ddb4:	0800ddd3 	.word	0x0800ddd3
 800ddb8:	0800ddc1 	.word	0x0800ddc1
 800ddbc:	0800de5b 	.word	0x0800de5b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d048      	beq.n	800de5e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ddd0:	e045      	b.n	800de5e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800ddda:	d142      	bne.n	800de62 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800dddc:	2301      	movs	r3, #1
 800ddde:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800dde0:	e03f      	b.n	800de62 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	699b      	ldr	r3, [r3, #24]
 800dde6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddea:	d123      	bne.n	800de34 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddf0:	2b03      	cmp	r3, #3
 800ddf2:	d838      	bhi.n	800de66 <DMA_CheckFifoParam+0xda>
 800ddf4:	a201      	add	r2, pc, #4	@ (adr r2, 800ddfc <DMA_CheckFifoParam+0x70>)
 800ddf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddfa:	bf00      	nop
 800ddfc:	0800de0d 	.word	0x0800de0d
 800de00:	0800de13 	.word	0x0800de13
 800de04:	0800de0d 	.word	0x0800de0d
 800de08:	0800de25 	.word	0x0800de25
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800de0c:	2301      	movs	r3, #1
 800de0e:	73fb      	strb	r3, [r7, #15]
        break;
 800de10:	e030      	b.n	800de74 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d025      	beq.n	800de6a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800de1e:	2301      	movs	r3, #1
 800de20:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800de22:	e022      	b.n	800de6a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800de2c:	d11f      	bne.n	800de6e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800de2e:	2301      	movs	r3, #1
 800de30:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800de32:	e01c      	b.n	800de6e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de38:	2b02      	cmp	r3, #2
 800de3a:	d902      	bls.n	800de42 <DMA_CheckFifoParam+0xb6>
 800de3c:	2b03      	cmp	r3, #3
 800de3e:	d003      	beq.n	800de48 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800de40:	e018      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800de42:	2301      	movs	r3, #1
 800de44:	73fb      	strb	r3, [r7, #15]
        break;
 800de46:	e015      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800de50:	2b00      	cmp	r3, #0
 800de52:	d00e      	beq.n	800de72 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800de54:	2301      	movs	r3, #1
 800de56:	73fb      	strb	r3, [r7, #15]
    break;
 800de58:	e00b      	b.n	800de72 <DMA_CheckFifoParam+0xe6>
        break;
 800de5a:	bf00      	nop
 800de5c:	e00a      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        break;
 800de5e:	bf00      	nop
 800de60:	e008      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        break;
 800de62:	bf00      	nop
 800de64:	e006      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        break;
 800de66:	bf00      	nop
 800de68:	e004      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        break;
 800de6a:	bf00      	nop
 800de6c:	e002      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
        break;
 800de6e:	bf00      	nop
 800de70:	e000      	b.n	800de74 <DMA_CheckFifoParam+0xe8>
    break;
 800de72:	bf00      	nop
    }
  }

  return status;
 800de74:	7bfb      	ldrb	r3, [r7, #15]
}
 800de76:	4618      	mov	r0, r3
 800de78:	3714      	adds	r7, #20
 800de7a:	46bd      	mov	sp, r7
 800de7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de80:	4770      	bx	lr
 800de82:	bf00      	nop

0800de84 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800de84:	b480      	push	{r7}
 800de86:	b085      	sub	sp, #20
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	4a38      	ldr	r2, [pc, #224]	@ (800df78 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d022      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	4a36      	ldr	r2, [pc, #216]	@ (800df7c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d01d      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	4a35      	ldr	r2, [pc, #212]	@ (800df80 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800deac:	4293      	cmp	r3, r2
 800deae:	d018      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	4a33      	ldr	r2, [pc, #204]	@ (800df84 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800deb6:	4293      	cmp	r3, r2
 800deb8:	d013      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	4a32      	ldr	r2, [pc, #200]	@ (800df88 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d00e      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	4a30      	ldr	r2, [pc, #192]	@ (800df8c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d009      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	4a2f      	ldr	r2, [pc, #188]	@ (800df90 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d004      	beq.n	800dee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	4a2d      	ldr	r2, [pc, #180]	@ (800df94 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	d101      	bne.n	800dee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800dee2:	2301      	movs	r3, #1
 800dee4:	e000      	b.n	800dee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800dee6:	2300      	movs	r3, #0
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d01a      	beq.n	800df22 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	b2db      	uxtb	r3, r3
 800def2:	3b08      	subs	r3, #8
 800def4:	4a28      	ldr	r2, [pc, #160]	@ (800df98 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800def6:	fba2 2303 	umull	r2, r3, r2, r3
 800defa:	091b      	lsrs	r3, r3, #4
 800defc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800defe:	68fa      	ldr	r2, [r7, #12]
 800df00:	4b26      	ldr	r3, [pc, #152]	@ (800df9c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800df02:	4413      	add	r3, r2
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	461a      	mov	r2, r3
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	4a24      	ldr	r2, [pc, #144]	@ (800dfa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800df10:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	f003 031f 	and.w	r3, r3, #31
 800df18:	2201      	movs	r2, #1
 800df1a:	409a      	lsls	r2, r3
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800df20:	e024      	b.n	800df6c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	b2db      	uxtb	r3, r3
 800df28:	3b10      	subs	r3, #16
 800df2a:	4a1e      	ldr	r2, [pc, #120]	@ (800dfa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800df2c:	fba2 2303 	umull	r2, r3, r2, r3
 800df30:	091b      	lsrs	r3, r3, #4
 800df32:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	4a1c      	ldr	r2, [pc, #112]	@ (800dfa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d806      	bhi.n	800df4a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	4a1b      	ldr	r2, [pc, #108]	@ (800dfac <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800df40:	4293      	cmp	r3, r2
 800df42:	d902      	bls.n	800df4a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	3308      	adds	r3, #8
 800df48:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800df4a:	68fa      	ldr	r2, [r7, #12]
 800df4c:	4b18      	ldr	r3, [pc, #96]	@ (800dfb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800df4e:	4413      	add	r3, r2
 800df50:	009b      	lsls	r3, r3, #2
 800df52:	461a      	mov	r2, r3
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	4a16      	ldr	r2, [pc, #88]	@ (800dfb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800df5c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	f003 031f 	and.w	r3, r3, #31
 800df64:	2201      	movs	r2, #1
 800df66:	409a      	lsls	r2, r3
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800df6c:	bf00      	nop
 800df6e:	3714      	adds	r7, #20
 800df70:	46bd      	mov	sp, r7
 800df72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df76:	4770      	bx	lr
 800df78:	58025408 	.word	0x58025408
 800df7c:	5802541c 	.word	0x5802541c
 800df80:	58025430 	.word	0x58025430
 800df84:	58025444 	.word	0x58025444
 800df88:	58025458 	.word	0x58025458
 800df8c:	5802546c 	.word	0x5802546c
 800df90:	58025480 	.word	0x58025480
 800df94:	58025494 	.word	0x58025494
 800df98:	cccccccd 	.word	0xcccccccd
 800df9c:	16009600 	.word	0x16009600
 800dfa0:	58025880 	.word	0x58025880
 800dfa4:	aaaaaaab 	.word	0xaaaaaaab
 800dfa8:	400204b8 	.word	0x400204b8
 800dfac:	4002040f 	.word	0x4002040f
 800dfb0:	10008200 	.word	0x10008200
 800dfb4:	40020880 	.word	0x40020880

0800dfb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800dfb8:	b480      	push	{r7}
 800dfba:	b085      	sub	sp, #20
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	685b      	ldr	r3, [r3, #4]
 800dfc4:	b2db      	uxtb	r3, r3
 800dfc6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d04a      	beq.n	800e064 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2b08      	cmp	r3, #8
 800dfd2:	d847      	bhi.n	800e064 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	4a25      	ldr	r2, [pc, #148]	@ (800e070 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800dfda:	4293      	cmp	r3, r2
 800dfdc:	d022      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	4a24      	ldr	r2, [pc, #144]	@ (800e074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d01d      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a22      	ldr	r2, [pc, #136]	@ (800e078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d018      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	4a21      	ldr	r2, [pc, #132]	@ (800e07c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800dff8:	4293      	cmp	r3, r2
 800dffa:	d013      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	4a1f      	ldr	r2, [pc, #124]	@ (800e080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d00e      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	4a1e      	ldr	r2, [pc, #120]	@ (800e084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800e00c:	4293      	cmp	r3, r2
 800e00e:	d009      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4a1c      	ldr	r2, [pc, #112]	@ (800e088 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d004      	beq.n	800e024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	4a1b      	ldr	r2, [pc, #108]	@ (800e08c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800e020:	4293      	cmp	r3, r2
 800e022:	d101      	bne.n	800e028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800e024:	2301      	movs	r3, #1
 800e026:	e000      	b.n	800e02a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800e028:	2300      	movs	r3, #0
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d00a      	beq.n	800e044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800e02e:	68fa      	ldr	r2, [r7, #12]
 800e030:	4b17      	ldr	r3, [pc, #92]	@ (800e090 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800e032:	4413      	add	r3, r2
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	461a      	mov	r2, r3
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	4a15      	ldr	r2, [pc, #84]	@ (800e094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800e040:	671a      	str	r2, [r3, #112]	@ 0x70
 800e042:	e009      	b.n	800e058 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800e044:	68fa      	ldr	r2, [r7, #12]
 800e046:	4b14      	ldr	r3, [pc, #80]	@ (800e098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800e048:	4413      	add	r3, r2
 800e04a:	009b      	lsls	r3, r3, #2
 800e04c:	461a      	mov	r2, r3
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	4a11      	ldr	r2, [pc, #68]	@ (800e09c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800e056:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	3b01      	subs	r3, #1
 800e05c:	2201      	movs	r2, #1
 800e05e:	409a      	lsls	r2, r3
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800e064:	bf00      	nop
 800e066:	3714      	adds	r7, #20
 800e068:	46bd      	mov	sp, r7
 800e06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06e:	4770      	bx	lr
 800e070:	58025408 	.word	0x58025408
 800e074:	5802541c 	.word	0x5802541c
 800e078:	58025430 	.word	0x58025430
 800e07c:	58025444 	.word	0x58025444
 800e080:	58025458 	.word	0x58025458
 800e084:	5802546c 	.word	0x5802546c
 800e088:	58025480 	.word	0x58025480
 800e08c:	58025494 	.word	0x58025494
 800e090:	1600963f 	.word	0x1600963f
 800e094:	58025940 	.word	0x58025940
 800e098:	1000823f 	.word	0x1000823f
 800e09c:	40020940 	.word	0x40020940

0800e0a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800e0a0:	b480      	push	{r7}
 800e0a2:	b089      	sub	sp, #36	@ 0x24
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800e0ae:	4b86      	ldr	r3, [pc, #536]	@ (800e2c8 <HAL_GPIO_Init+0x228>)
 800e0b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800e0b2:	e18c      	b.n	800e3ce <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	681a      	ldr	r2, [r3, #0]
 800e0b8:	2101      	movs	r1, #1
 800e0ba:	69fb      	ldr	r3, [r7, #28]
 800e0bc:	fa01 f303 	lsl.w	r3, r1, r3
 800e0c0:	4013      	ands	r3, r2
 800e0c2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800e0c4:	693b      	ldr	r3, [r7, #16]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	f000 817e 	beq.w	800e3c8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	f003 0303 	and.w	r3, r3, #3
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d005      	beq.n	800e0e4 <HAL_GPIO_Init+0x44>
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	685b      	ldr	r3, [r3, #4]
 800e0dc:	f003 0303 	and.w	r3, r3, #3
 800e0e0:	2b02      	cmp	r3, #2
 800e0e2:	d130      	bne.n	800e146 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	689b      	ldr	r3, [r3, #8]
 800e0e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800e0ea:	69fb      	ldr	r3, [r7, #28]
 800e0ec:	005b      	lsls	r3, r3, #1
 800e0ee:	2203      	movs	r2, #3
 800e0f0:	fa02 f303 	lsl.w	r3, r2, r3
 800e0f4:	43db      	mvns	r3, r3
 800e0f6:	69ba      	ldr	r2, [r7, #24]
 800e0f8:	4013      	ands	r3, r2
 800e0fa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	68da      	ldr	r2, [r3, #12]
 800e100:	69fb      	ldr	r3, [r7, #28]
 800e102:	005b      	lsls	r3, r3, #1
 800e104:	fa02 f303 	lsl.w	r3, r2, r3
 800e108:	69ba      	ldr	r2, [r7, #24]
 800e10a:	4313      	orrs	r3, r2
 800e10c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	69ba      	ldr	r2, [r7, #24]
 800e112:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	685b      	ldr	r3, [r3, #4]
 800e118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800e11a:	2201      	movs	r2, #1
 800e11c:	69fb      	ldr	r3, [r7, #28]
 800e11e:	fa02 f303 	lsl.w	r3, r2, r3
 800e122:	43db      	mvns	r3, r3
 800e124:	69ba      	ldr	r2, [r7, #24]
 800e126:	4013      	ands	r3, r2
 800e128:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	685b      	ldr	r3, [r3, #4]
 800e12e:	091b      	lsrs	r3, r3, #4
 800e130:	f003 0201 	and.w	r2, r3, #1
 800e134:	69fb      	ldr	r3, [r7, #28]
 800e136:	fa02 f303 	lsl.w	r3, r2, r3
 800e13a:	69ba      	ldr	r2, [r7, #24]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	69ba      	ldr	r2, [r7, #24]
 800e144:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	685b      	ldr	r3, [r3, #4]
 800e14a:	f003 0303 	and.w	r3, r3, #3
 800e14e:	2b03      	cmp	r3, #3
 800e150:	d017      	beq.n	800e182 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	68db      	ldr	r3, [r3, #12]
 800e156:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800e158:	69fb      	ldr	r3, [r7, #28]
 800e15a:	005b      	lsls	r3, r3, #1
 800e15c:	2203      	movs	r2, #3
 800e15e:	fa02 f303 	lsl.w	r3, r2, r3
 800e162:	43db      	mvns	r3, r3
 800e164:	69ba      	ldr	r2, [r7, #24]
 800e166:	4013      	ands	r3, r2
 800e168:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	689a      	ldr	r2, [r3, #8]
 800e16e:	69fb      	ldr	r3, [r7, #28]
 800e170:	005b      	lsls	r3, r3, #1
 800e172:	fa02 f303 	lsl.w	r3, r2, r3
 800e176:	69ba      	ldr	r2, [r7, #24]
 800e178:	4313      	orrs	r3, r2
 800e17a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	69ba      	ldr	r2, [r7, #24]
 800e180:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	685b      	ldr	r3, [r3, #4]
 800e186:	f003 0303 	and.w	r3, r3, #3
 800e18a:	2b02      	cmp	r3, #2
 800e18c:	d123      	bne.n	800e1d6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800e18e:	69fb      	ldr	r3, [r7, #28]
 800e190:	08da      	lsrs	r2, r3, #3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	3208      	adds	r2, #8
 800e196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e19a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800e19c:	69fb      	ldr	r3, [r7, #28]
 800e19e:	f003 0307 	and.w	r3, r3, #7
 800e1a2:	009b      	lsls	r3, r3, #2
 800e1a4:	220f      	movs	r2, #15
 800e1a6:	fa02 f303 	lsl.w	r3, r2, r3
 800e1aa:	43db      	mvns	r3, r3
 800e1ac:	69ba      	ldr	r2, [r7, #24]
 800e1ae:	4013      	ands	r3, r2
 800e1b0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	691a      	ldr	r2, [r3, #16]
 800e1b6:	69fb      	ldr	r3, [r7, #28]
 800e1b8:	f003 0307 	and.w	r3, r3, #7
 800e1bc:	009b      	lsls	r3, r3, #2
 800e1be:	fa02 f303 	lsl.w	r3, r2, r3
 800e1c2:	69ba      	ldr	r2, [r7, #24]
 800e1c4:	4313      	orrs	r3, r2
 800e1c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800e1c8:	69fb      	ldr	r3, [r7, #28]
 800e1ca:	08da      	lsrs	r2, r3, #3
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	3208      	adds	r2, #8
 800e1d0:	69b9      	ldr	r1, [r7, #24]
 800e1d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800e1dc:	69fb      	ldr	r3, [r7, #28]
 800e1de:	005b      	lsls	r3, r3, #1
 800e1e0:	2203      	movs	r2, #3
 800e1e2:	fa02 f303 	lsl.w	r3, r2, r3
 800e1e6:	43db      	mvns	r3, r3
 800e1e8:	69ba      	ldr	r2, [r7, #24]
 800e1ea:	4013      	ands	r3, r2
 800e1ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	685b      	ldr	r3, [r3, #4]
 800e1f2:	f003 0203 	and.w	r2, r3, #3
 800e1f6:	69fb      	ldr	r3, [r7, #28]
 800e1f8:	005b      	lsls	r3, r3, #1
 800e1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800e1fe:	69ba      	ldr	r2, [r7, #24]
 800e200:	4313      	orrs	r3, r2
 800e202:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	69ba      	ldr	r2, [r7, #24]
 800e208:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	685b      	ldr	r3, [r3, #4]
 800e20e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e212:	2b00      	cmp	r3, #0
 800e214:	f000 80d8 	beq.w	800e3c8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e218:	4b2c      	ldr	r3, [pc, #176]	@ (800e2cc <HAL_GPIO_Init+0x22c>)
 800e21a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e21e:	4a2b      	ldr	r2, [pc, #172]	@ (800e2cc <HAL_GPIO_Init+0x22c>)
 800e220:	f043 0302 	orr.w	r3, r3, #2
 800e224:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800e228:	4b28      	ldr	r3, [pc, #160]	@ (800e2cc <HAL_GPIO_Init+0x22c>)
 800e22a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e22e:	f003 0302 	and.w	r3, r3, #2
 800e232:	60fb      	str	r3, [r7, #12]
 800e234:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800e236:	4a26      	ldr	r2, [pc, #152]	@ (800e2d0 <HAL_GPIO_Init+0x230>)
 800e238:	69fb      	ldr	r3, [r7, #28]
 800e23a:	089b      	lsrs	r3, r3, #2
 800e23c:	3302      	adds	r3, #2
 800e23e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e242:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800e244:	69fb      	ldr	r3, [r7, #28]
 800e246:	f003 0303 	and.w	r3, r3, #3
 800e24a:	009b      	lsls	r3, r3, #2
 800e24c:	220f      	movs	r2, #15
 800e24e:	fa02 f303 	lsl.w	r3, r2, r3
 800e252:	43db      	mvns	r3, r3
 800e254:	69ba      	ldr	r2, [r7, #24]
 800e256:	4013      	ands	r3, r2
 800e258:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	4a1d      	ldr	r2, [pc, #116]	@ (800e2d4 <HAL_GPIO_Init+0x234>)
 800e25e:	4293      	cmp	r3, r2
 800e260:	d04a      	beq.n	800e2f8 <HAL_GPIO_Init+0x258>
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	4a1c      	ldr	r2, [pc, #112]	@ (800e2d8 <HAL_GPIO_Init+0x238>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d02b      	beq.n	800e2c2 <HAL_GPIO_Init+0x222>
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	4a1b      	ldr	r2, [pc, #108]	@ (800e2dc <HAL_GPIO_Init+0x23c>)
 800e26e:	4293      	cmp	r3, r2
 800e270:	d025      	beq.n	800e2be <HAL_GPIO_Init+0x21e>
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	4a1a      	ldr	r2, [pc, #104]	@ (800e2e0 <HAL_GPIO_Init+0x240>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d01f      	beq.n	800e2ba <HAL_GPIO_Init+0x21a>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	4a19      	ldr	r2, [pc, #100]	@ (800e2e4 <HAL_GPIO_Init+0x244>)
 800e27e:	4293      	cmp	r3, r2
 800e280:	d019      	beq.n	800e2b6 <HAL_GPIO_Init+0x216>
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	4a18      	ldr	r2, [pc, #96]	@ (800e2e8 <HAL_GPIO_Init+0x248>)
 800e286:	4293      	cmp	r3, r2
 800e288:	d013      	beq.n	800e2b2 <HAL_GPIO_Init+0x212>
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	4a17      	ldr	r2, [pc, #92]	@ (800e2ec <HAL_GPIO_Init+0x24c>)
 800e28e:	4293      	cmp	r3, r2
 800e290:	d00d      	beq.n	800e2ae <HAL_GPIO_Init+0x20e>
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	4a16      	ldr	r2, [pc, #88]	@ (800e2f0 <HAL_GPIO_Init+0x250>)
 800e296:	4293      	cmp	r3, r2
 800e298:	d007      	beq.n	800e2aa <HAL_GPIO_Init+0x20a>
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	4a15      	ldr	r2, [pc, #84]	@ (800e2f4 <HAL_GPIO_Init+0x254>)
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	d101      	bne.n	800e2a6 <HAL_GPIO_Init+0x206>
 800e2a2:	2309      	movs	r3, #9
 800e2a4:	e029      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2a6:	230a      	movs	r3, #10
 800e2a8:	e027      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2aa:	2307      	movs	r3, #7
 800e2ac:	e025      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2ae:	2306      	movs	r3, #6
 800e2b0:	e023      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2b2:	2305      	movs	r3, #5
 800e2b4:	e021      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2b6:	2304      	movs	r3, #4
 800e2b8:	e01f      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2ba:	2303      	movs	r3, #3
 800e2bc:	e01d      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2be:	2302      	movs	r3, #2
 800e2c0:	e01b      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2c2:	2301      	movs	r3, #1
 800e2c4:	e019      	b.n	800e2fa <HAL_GPIO_Init+0x25a>
 800e2c6:	bf00      	nop
 800e2c8:	58000080 	.word	0x58000080
 800e2cc:	58024400 	.word	0x58024400
 800e2d0:	58000400 	.word	0x58000400
 800e2d4:	58020000 	.word	0x58020000
 800e2d8:	58020400 	.word	0x58020400
 800e2dc:	58020800 	.word	0x58020800
 800e2e0:	58020c00 	.word	0x58020c00
 800e2e4:	58021000 	.word	0x58021000
 800e2e8:	58021400 	.word	0x58021400
 800e2ec:	58021800 	.word	0x58021800
 800e2f0:	58021c00 	.word	0x58021c00
 800e2f4:	58022400 	.word	0x58022400
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	69fa      	ldr	r2, [r7, #28]
 800e2fc:	f002 0203 	and.w	r2, r2, #3
 800e300:	0092      	lsls	r2, r2, #2
 800e302:	4093      	lsls	r3, r2
 800e304:	69ba      	ldr	r2, [r7, #24]
 800e306:	4313      	orrs	r3, r2
 800e308:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800e30a:	4938      	ldr	r1, [pc, #224]	@ (800e3ec <HAL_GPIO_Init+0x34c>)
 800e30c:	69fb      	ldr	r3, [r7, #28]
 800e30e:	089b      	lsrs	r3, r3, #2
 800e310:	3302      	adds	r3, #2
 800e312:	69ba      	ldr	r2, [r7, #24]
 800e314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800e318:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e320:	693b      	ldr	r3, [r7, #16]
 800e322:	43db      	mvns	r3, r3
 800e324:	69ba      	ldr	r2, [r7, #24]
 800e326:	4013      	ands	r3, r2
 800e328:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	685b      	ldr	r3, [r3, #4]
 800e32e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e332:	2b00      	cmp	r3, #0
 800e334:	d003      	beq.n	800e33e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800e336:	69ba      	ldr	r2, [r7, #24]
 800e338:	693b      	ldr	r3, [r7, #16]
 800e33a:	4313      	orrs	r3, r2
 800e33c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800e33e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e342:	69bb      	ldr	r3, [r7, #24]
 800e344:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800e346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e34a:	685b      	ldr	r3, [r3, #4]
 800e34c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e34e:	693b      	ldr	r3, [r7, #16]
 800e350:	43db      	mvns	r3, r3
 800e352:	69ba      	ldr	r2, [r7, #24]
 800e354:	4013      	ands	r3, r2
 800e356:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	685b      	ldr	r3, [r3, #4]
 800e35c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e360:	2b00      	cmp	r3, #0
 800e362:	d003      	beq.n	800e36c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800e364:	69ba      	ldr	r2, [r7, #24]
 800e366:	693b      	ldr	r3, [r7, #16]
 800e368:	4313      	orrs	r3, r2
 800e36a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800e36c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e370:	69bb      	ldr	r3, [r7, #24]
 800e372:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	43db      	mvns	r3, r3
 800e37e:	69ba      	ldr	r2, [r7, #24]
 800e380:	4013      	ands	r3, r2
 800e382:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	685b      	ldr	r3, [r3, #4]
 800e388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d003      	beq.n	800e398 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800e390:	69ba      	ldr	r2, [r7, #24]
 800e392:	693b      	ldr	r3, [r7, #16]
 800e394:	4313      	orrs	r3, r2
 800e396:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800e398:	697b      	ldr	r3, [r7, #20]
 800e39a:	69ba      	ldr	r2, [r7, #24]
 800e39c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	43db      	mvns	r3, r3
 800e3a8:	69ba      	ldr	r2, [r7, #24]
 800e3aa:	4013      	ands	r3, r2
 800e3ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	685b      	ldr	r3, [r3, #4]
 800e3b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d003      	beq.n	800e3c2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800e3ba:	69ba      	ldr	r2, [r7, #24]
 800e3bc:	693b      	ldr	r3, [r7, #16]
 800e3be:	4313      	orrs	r3, r2
 800e3c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	69ba      	ldr	r2, [r7, #24]
 800e3c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800e3c8:	69fb      	ldr	r3, [r7, #28]
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	681a      	ldr	r2, [r3, #0]
 800e3d2:	69fb      	ldr	r3, [r7, #28]
 800e3d4:	fa22 f303 	lsr.w	r3, r2, r3
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	f47f ae6b 	bne.w	800e0b4 <HAL_GPIO_Init+0x14>
  }
}
 800e3de:	bf00      	nop
 800e3e0:	bf00      	nop
 800e3e2:	3724      	adds	r7, #36	@ 0x24
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ea:	4770      	bx	lr
 800e3ec:	58000400 	.word	0x58000400

0800e3f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b085      	sub	sp, #20
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	460b      	mov	r3, r1
 800e3fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	691a      	ldr	r2, [r3, #16]
 800e400:	887b      	ldrh	r3, [r7, #2]
 800e402:	4013      	ands	r3, r2
 800e404:	2b00      	cmp	r3, #0
 800e406:	d002      	beq.n	800e40e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800e408:	2301      	movs	r3, #1
 800e40a:	73fb      	strb	r3, [r7, #15]
 800e40c:	e001      	b.n	800e412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800e40e:	2300      	movs	r3, #0
 800e410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800e412:	7bfb      	ldrb	r3, [r7, #15]
}
 800e414:	4618      	mov	r0, r3
 800e416:	3714      	adds	r7, #20
 800e418:	46bd      	mov	sp, r7
 800e41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41e:	4770      	bx	lr

0800e420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800e420:	b480      	push	{r7}
 800e422:	b083      	sub	sp, #12
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
 800e428:	460b      	mov	r3, r1
 800e42a:	807b      	strh	r3, [r7, #2]
 800e42c:	4613      	mov	r3, r2
 800e42e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800e430:	787b      	ldrb	r3, [r7, #1]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d003      	beq.n	800e43e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800e436:	887a      	ldrh	r2, [r7, #2]
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800e43c:	e003      	b.n	800e446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800e43e:	887b      	ldrh	r3, [r7, #2]
 800e440:	041a      	lsls	r2, r3, #16
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	619a      	str	r2, [r3, #24]
}
 800e446:	bf00      	nop
 800e448:	370c      	adds	r7, #12
 800e44a:	46bd      	mov	sp, r7
 800e44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e450:	4770      	bx	lr

0800e452 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800e452:	b580      	push	{r7, lr}
 800e454:	b082      	sub	sp, #8
 800e456:	af00      	add	r7, sp, #0
 800e458:	4603      	mov	r3, r0
 800e45a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800e45c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e460:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e464:	88fb      	ldrh	r3, [r7, #6]
 800e466:	4013      	ands	r3, r2
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d008      	beq.n	800e47e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800e46c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e470:	88fb      	ldrh	r3, [r7, #6]
 800e472:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800e476:	88fb      	ldrh	r3, [r7, #6]
 800e478:	4618      	mov	r0, r3
 800e47a:	f7f7 fd69 	bl	8005f50 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800e47e:	bf00      	nop
 800e480:	3708      	adds	r7, #8
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}
	...

0800e488 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d101      	bne.n	800e49a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800e496:	2301      	movs	r3, #1
 800e498:	e08b      	b.n	800e5b2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e4a0:	b2db      	uxtb	r3, r3
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d106      	bne.n	800e4b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	2200      	movs	r2, #0
 800e4aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f7f6 fbe6 	bl	8004c80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2224      	movs	r2, #36	@ 0x24
 800e4b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	681a      	ldr	r2, [r3, #0]
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f022 0201 	bic.w	r2, r2, #1
 800e4ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	685a      	ldr	r2, [r3, #4]
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800e4d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	689a      	ldr	r2, [r3, #8]
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e4e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	68db      	ldr	r3, [r3, #12]
 800e4ee:	2b01      	cmp	r3, #1
 800e4f0:	d107      	bne.n	800e502 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	689a      	ldr	r2, [r3, #8]
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e4fe:	609a      	str	r2, [r3, #8]
 800e500:	e006      	b.n	800e510 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	689a      	ldr	r2, [r3, #8]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800e50e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	68db      	ldr	r3, [r3, #12]
 800e514:	2b02      	cmp	r3, #2
 800e516:	d108      	bne.n	800e52a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	685a      	ldr	r2, [r3, #4]
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e526:	605a      	str	r2, [r3, #4]
 800e528:	e007      	b.n	800e53a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	685a      	ldr	r2, [r3, #4]
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e538:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	6859      	ldr	r1, [r3, #4]
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681a      	ldr	r2, [r3, #0]
 800e544:	4b1d      	ldr	r3, [pc, #116]	@ (800e5bc <HAL_I2C_Init+0x134>)
 800e546:	430b      	orrs	r3, r1
 800e548:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	68da      	ldr	r2, [r3, #12]
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e558:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	691a      	ldr	r2, [r3, #16]
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	695b      	ldr	r3, [r3, #20]
 800e562:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	699b      	ldr	r3, [r3, #24]
 800e56a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	430a      	orrs	r2, r1
 800e572:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	69d9      	ldr	r1, [r3, #28]
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	6a1a      	ldr	r2, [r3, #32]
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	430a      	orrs	r2, r1
 800e582:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	681a      	ldr	r2, [r3, #0]
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	f042 0201 	orr.w	r2, r2, #1
 800e592:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2200      	movs	r2, #0
 800e598:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	2220      	movs	r2, #32
 800e59e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800e5b0:	2300      	movs	r3, #0
}
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	3708      	adds	r7, #8
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}
 800e5ba:	bf00      	nop
 800e5bc:	02008000 	.word	0x02008000

0800e5c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e5c0:	b580      	push	{r7, lr}
 800e5c2:	b088      	sub	sp, #32
 800e5c4:	af02      	add	r7, sp, #8
 800e5c6:	60f8      	str	r0, [r7, #12]
 800e5c8:	4608      	mov	r0, r1
 800e5ca:	4611      	mov	r1, r2
 800e5cc:	461a      	mov	r2, r3
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	817b      	strh	r3, [r7, #10]
 800e5d2:	460b      	mov	r3, r1
 800e5d4:	813b      	strh	r3, [r7, #8]
 800e5d6:	4613      	mov	r3, r2
 800e5d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e5e0:	b2db      	uxtb	r3, r3
 800e5e2:	2b20      	cmp	r3, #32
 800e5e4:	f040 80f9 	bne.w	800e7da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800e5e8:	6a3b      	ldr	r3, [r7, #32]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d002      	beq.n	800e5f4 <HAL_I2C_Mem_Write+0x34>
 800e5ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d105      	bne.n	800e600 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e5fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800e5fc:	2301      	movs	r3, #1
 800e5fe:	e0ed      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e606:	2b01      	cmp	r3, #1
 800e608:	d101      	bne.n	800e60e <HAL_I2C_Mem_Write+0x4e>
 800e60a:	2302      	movs	r3, #2
 800e60c:	e0e6      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2201      	movs	r2, #1
 800e612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800e616:	f7fa fd99 	bl	800914c <HAL_GetTick>
 800e61a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800e61c:	697b      	ldr	r3, [r7, #20]
 800e61e:	9300      	str	r3, [sp, #0]
 800e620:	2319      	movs	r3, #25
 800e622:	2201      	movs	r2, #1
 800e624:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800e628:	68f8      	ldr	r0, [r7, #12]
 800e62a:	f002 f818 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800e62e:	4603      	mov	r3, r0
 800e630:	2b00      	cmp	r3, #0
 800e632:	d001      	beq.n	800e638 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800e634:	2301      	movs	r3, #1
 800e636:	e0d1      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	2221      	movs	r2, #33	@ 0x21
 800e63c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	2240      	movs	r2, #64	@ 0x40
 800e644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	2200      	movs	r2, #0
 800e64c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	6a3a      	ldr	r2, [r7, #32]
 800e652:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e658:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2200      	movs	r2, #0
 800e65e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800e660:	88f8      	ldrh	r0, [r7, #6]
 800e662:	893a      	ldrh	r2, [r7, #8]
 800e664:	8979      	ldrh	r1, [r7, #10]
 800e666:	697b      	ldr	r3, [r7, #20]
 800e668:	9301      	str	r3, [sp, #4]
 800e66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e66c:	9300      	str	r3, [sp, #0]
 800e66e:	4603      	mov	r3, r0
 800e670:	68f8      	ldr	r0, [r7, #12]
 800e672:	f001 f965 	bl	800f940 <I2C_RequestMemoryWrite>
 800e676:	4603      	mov	r3, r0
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d005      	beq.n	800e688 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	2200      	movs	r2, #0
 800e680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800e684:	2301      	movs	r3, #1
 800e686:	e0a9      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	2bff      	cmp	r3, #255	@ 0xff
 800e690:	d90e      	bls.n	800e6b0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	22ff      	movs	r2, #255	@ 0xff
 800e696:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e69c:	b2da      	uxtb	r2, r3
 800e69e:	8979      	ldrh	r1, [r7, #10]
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	9300      	str	r3, [sp, #0]
 800e6a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e6a8:	68f8      	ldr	r0, [r7, #12]
 800e6aa:	f002 f99b 	bl	80109e4 <I2C_TransferConfig>
 800e6ae:	e00f      	b.n	800e6d0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e6b4:	b29a      	uxth	r2, r3
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e6be:	b2da      	uxtb	r2, r3
 800e6c0:	8979      	ldrh	r1, [r7, #10]
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	9300      	str	r3, [sp, #0]
 800e6c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e6ca:	68f8      	ldr	r0, [r7, #12]
 800e6cc:	f002 f98a 	bl	80109e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800e6d0:	697a      	ldr	r2, [r7, #20]
 800e6d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e6d4:	68f8      	ldr	r0, [r7, #12]
 800e6d6:	f002 f81b 	bl	8010710 <I2C_WaitOnTXISFlagUntilTimeout>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d001      	beq.n	800e6e4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800e6e0:	2301      	movs	r3, #1
 800e6e2:	e07b      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6e8:	781a      	ldrb	r2, [r3, #0]
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6f4:	1c5a      	adds	r2, r3, #1
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e6fe:	b29b      	uxth	r3, r3
 800e700:	3b01      	subs	r3, #1
 800e702:	b29a      	uxth	r2, r3
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e70c:	3b01      	subs	r3, #1
 800e70e:	b29a      	uxth	r2, r3
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e718:	b29b      	uxth	r3, r3
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d034      	beq.n	800e788 <HAL_I2C_Mem_Write+0x1c8>
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e722:	2b00      	cmp	r3, #0
 800e724:	d130      	bne.n	800e788 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800e726:	697b      	ldr	r3, [r7, #20]
 800e728:	9300      	str	r3, [sp, #0]
 800e72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e72c:	2200      	movs	r2, #0
 800e72e:	2180      	movs	r1, #128	@ 0x80
 800e730:	68f8      	ldr	r0, [r7, #12]
 800e732:	f001 ff94 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800e736:	4603      	mov	r3, r0
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d001      	beq.n	800e740 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800e73c:	2301      	movs	r3, #1
 800e73e:	e04d      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e744:	b29b      	uxth	r3, r3
 800e746:	2bff      	cmp	r3, #255	@ 0xff
 800e748:	d90e      	bls.n	800e768 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	22ff      	movs	r2, #255	@ 0xff
 800e74e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e754:	b2da      	uxtb	r2, r3
 800e756:	8979      	ldrh	r1, [r7, #10]
 800e758:	2300      	movs	r3, #0
 800e75a:	9300      	str	r3, [sp, #0]
 800e75c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e760:	68f8      	ldr	r0, [r7, #12]
 800e762:	f002 f93f 	bl	80109e4 <I2C_TransferConfig>
 800e766:	e00f      	b.n	800e788 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e76c:	b29a      	uxth	r2, r3
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e776:	b2da      	uxtb	r2, r3
 800e778:	8979      	ldrh	r1, [r7, #10]
 800e77a:	2300      	movs	r3, #0
 800e77c:	9300      	str	r3, [sp, #0]
 800e77e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e782:	68f8      	ldr	r0, [r7, #12]
 800e784:	f002 f92e 	bl	80109e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e78c:	b29b      	uxth	r3, r3
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d19e      	bne.n	800e6d0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800e792:	697a      	ldr	r2, [r7, #20]
 800e794:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e796:	68f8      	ldr	r0, [r7, #12]
 800e798:	f002 f801 	bl	801079e <I2C_WaitOnSTOPFlagUntilTimeout>
 800e79c:	4603      	mov	r3, r0
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d001      	beq.n	800e7a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	e01a      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	2220      	movs	r2, #32
 800e7ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	6859      	ldr	r1, [r3, #4]
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	681a      	ldr	r2, [r3, #0]
 800e7b8:	4b0a      	ldr	r3, [pc, #40]	@ (800e7e4 <HAL_I2C_Mem_Write+0x224>)
 800e7ba:	400b      	ands	r3, r1
 800e7bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2220      	movs	r2, #32
 800e7c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	e000      	b.n	800e7dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800e7da:	2302      	movs	r3, #2
  }
}
 800e7dc:	4618      	mov	r0, r3
 800e7de:	3718      	adds	r7, #24
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}
 800e7e4:	fe00e800 	.word	0xfe00e800

0800e7e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b088      	sub	sp, #32
 800e7ec:	af02      	add	r7, sp, #8
 800e7ee:	60f8      	str	r0, [r7, #12]
 800e7f0:	4608      	mov	r0, r1
 800e7f2:	4611      	mov	r1, r2
 800e7f4:	461a      	mov	r2, r3
 800e7f6:	4603      	mov	r3, r0
 800e7f8:	817b      	strh	r3, [r7, #10]
 800e7fa:	460b      	mov	r3, r1
 800e7fc:	813b      	strh	r3, [r7, #8]
 800e7fe:	4613      	mov	r3, r2
 800e800:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e808:	b2db      	uxtb	r3, r3
 800e80a:	2b20      	cmp	r3, #32
 800e80c:	f040 80fd 	bne.w	800ea0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800e810:	6a3b      	ldr	r3, [r7, #32]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d002      	beq.n	800e81c <HAL_I2C_Mem_Read+0x34>
 800e816:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d105      	bne.n	800e828 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e822:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800e824:	2301      	movs	r3, #1
 800e826:	e0f1      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d101      	bne.n	800e836 <HAL_I2C_Mem_Read+0x4e>
 800e832:	2302      	movs	r3, #2
 800e834:	e0ea      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	2201      	movs	r2, #1
 800e83a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800e83e:	f7fa fc85 	bl	800914c <HAL_GetTick>
 800e842:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	9300      	str	r3, [sp, #0]
 800e848:	2319      	movs	r3, #25
 800e84a:	2201      	movs	r2, #1
 800e84c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800e850:	68f8      	ldr	r0, [r7, #12]
 800e852:	f001 ff04 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800e856:	4603      	mov	r3, r0
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d001      	beq.n	800e860 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800e85c:	2301      	movs	r3, #1
 800e85e:	e0d5      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	2222      	movs	r2, #34	@ 0x22
 800e864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	2240      	movs	r2, #64	@ 0x40
 800e86c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	2200      	movs	r2, #0
 800e874:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	6a3a      	ldr	r2, [r7, #32]
 800e87a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e880:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	2200      	movs	r2, #0
 800e886:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800e888:	88f8      	ldrh	r0, [r7, #6]
 800e88a:	893a      	ldrh	r2, [r7, #8]
 800e88c:	8979      	ldrh	r1, [r7, #10]
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	9301      	str	r3, [sp, #4]
 800e892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e894:	9300      	str	r3, [sp, #0]
 800e896:	4603      	mov	r3, r0
 800e898:	68f8      	ldr	r0, [r7, #12]
 800e89a:	f001 f8a5 	bl	800f9e8 <I2C_RequestMemoryRead>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d005      	beq.n	800e8b0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800e8ac:	2301      	movs	r3, #1
 800e8ae:	e0ad      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e8b4:	b29b      	uxth	r3, r3
 800e8b6:	2bff      	cmp	r3, #255	@ 0xff
 800e8b8:	d90e      	bls.n	800e8d8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	22ff      	movs	r2, #255	@ 0xff
 800e8be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e8c4:	b2da      	uxtb	r2, r3
 800e8c6:	8979      	ldrh	r1, [r7, #10]
 800e8c8:	4b52      	ldr	r3, [pc, #328]	@ (800ea14 <HAL_I2C_Mem_Read+0x22c>)
 800e8ca:	9300      	str	r3, [sp, #0]
 800e8cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e8d0:	68f8      	ldr	r0, [r7, #12]
 800e8d2:	f002 f887 	bl	80109e4 <I2C_TransferConfig>
 800e8d6:	e00f      	b.n	800e8f8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e8dc:	b29a      	uxth	r2, r3
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e8e6:	b2da      	uxtb	r2, r3
 800e8e8:	8979      	ldrh	r1, [r7, #10]
 800e8ea:	4b4a      	ldr	r3, [pc, #296]	@ (800ea14 <HAL_I2C_Mem_Read+0x22c>)
 800e8ec:	9300      	str	r3, [sp, #0]
 800e8ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e8f2:	68f8      	ldr	r0, [r7, #12]
 800e8f4:	f002 f876 	bl	80109e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	9300      	str	r3, [sp, #0]
 800e8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8fe:	2200      	movs	r2, #0
 800e900:	2104      	movs	r1, #4
 800e902:	68f8      	ldr	r0, [r7, #12]
 800e904:	f001 feab 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800e908:	4603      	mov	r3, r0
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d001      	beq.n	800e912 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800e90e:	2301      	movs	r3, #1
 800e910:	e07c      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e91c:	b2d2      	uxtb	r2, r2
 800e91e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e924:	1c5a      	adds	r2, r3, #1
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e92e:	3b01      	subs	r3, #1
 800e930:	b29a      	uxth	r2, r3
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e93a:	b29b      	uxth	r3, r3
 800e93c:	3b01      	subs	r3, #1
 800e93e:	b29a      	uxth	r2, r3
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e948:	b29b      	uxth	r3, r3
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d034      	beq.n	800e9b8 <HAL_I2C_Mem_Read+0x1d0>
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e952:	2b00      	cmp	r3, #0
 800e954:	d130      	bne.n	800e9b8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	9300      	str	r3, [sp, #0]
 800e95a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e95c:	2200      	movs	r2, #0
 800e95e:	2180      	movs	r1, #128	@ 0x80
 800e960:	68f8      	ldr	r0, [r7, #12]
 800e962:	f001 fe7c 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800e966:	4603      	mov	r3, r0
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d001      	beq.n	800e970 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800e96c:	2301      	movs	r3, #1
 800e96e:	e04d      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e974:	b29b      	uxth	r3, r3
 800e976:	2bff      	cmp	r3, #255	@ 0xff
 800e978:	d90e      	bls.n	800e998 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	22ff      	movs	r2, #255	@ 0xff
 800e97e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e984:	b2da      	uxtb	r2, r3
 800e986:	8979      	ldrh	r1, [r7, #10]
 800e988:	2300      	movs	r3, #0
 800e98a:	9300      	str	r3, [sp, #0]
 800e98c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e990:	68f8      	ldr	r0, [r7, #12]
 800e992:	f002 f827 	bl	80109e4 <I2C_TransferConfig>
 800e996:	e00f      	b.n	800e9b8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e99c:	b29a      	uxth	r2, r3
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e9a6:	b2da      	uxtb	r2, r3
 800e9a8:	8979      	ldrh	r1, [r7, #10]
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	9300      	str	r3, [sp, #0]
 800e9ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e9b2:	68f8      	ldr	r0, [r7, #12]
 800e9b4:	f002 f816 	bl	80109e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e9bc:	b29b      	uxth	r3, r3
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d19a      	bne.n	800e8f8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800e9c2:	697a      	ldr	r2, [r7, #20]
 800e9c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e9c6:	68f8      	ldr	r0, [r7, #12]
 800e9c8:	f001 fee9 	bl	801079e <I2C_WaitOnSTOPFlagUntilTimeout>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d001      	beq.n	800e9d6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800e9d2:	2301      	movs	r3, #1
 800e9d4:	e01a      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	2220      	movs	r2, #32
 800e9dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	6859      	ldr	r1, [r3, #4]
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	681a      	ldr	r2, [r3, #0]
 800e9e8:	4b0b      	ldr	r3, [pc, #44]	@ (800ea18 <HAL_I2C_Mem_Read+0x230>)
 800e9ea:	400b      	ands	r3, r1
 800e9ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	2220      	movs	r2, #32
 800e9f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	2200      	movs	r2, #0
 800ea02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ea06:	2300      	movs	r3, #0
 800ea08:	e000      	b.n	800ea0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800ea0a:	2302      	movs	r3, #2
  }
}
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	3718      	adds	r7, #24
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bd80      	pop	{r7, pc}
 800ea14:	80002400 	.word	0x80002400
 800ea18:	fe00e800 	.word	0xfe00e800

0800ea1c <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b086      	sub	sp, #24
 800ea20:	af02      	add	r7, sp, #8
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	4608      	mov	r0, r1
 800ea26:	4611      	mov	r1, r2
 800ea28:	461a      	mov	r2, r3
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	817b      	strh	r3, [r7, #10]
 800ea2e:	460b      	mov	r3, r1
 800ea30:	813b      	strh	r3, [r7, #8]
 800ea32:	4613      	mov	r3, r2
 800ea34:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ea3c:	b2db      	uxtb	r3, r3
 800ea3e:	2b20      	cmp	r3, #32
 800ea40:	d16a      	bne.n	800eb18 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800ea42:	69bb      	ldr	r3, [r7, #24]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d002      	beq.n	800ea4e <HAL_I2C_Mem_Write_IT+0x32>
 800ea48:	8bbb      	ldrh	r3, [r7, #28]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d105      	bne.n	800ea5a <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ea54:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ea56:	2301      	movs	r3, #1
 800ea58:	e05f      	b.n	800eb1a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	699b      	ldr	r3, [r3, #24]
 800ea60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ea64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea68:	d101      	bne.n	800ea6e <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 800ea6a:	2302      	movs	r3, #2
 800ea6c:	e055      	b.n	800eb1a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	d101      	bne.n	800ea7c <HAL_I2C_Mem_Write_IT+0x60>
 800ea78:	2302      	movs	r3, #2
 800ea7a:	e04e      	b.n	800eb1a <HAL_I2C_Mem_Write_IT+0xfe>
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2201      	movs	r2, #1
 800ea80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	2221      	movs	r2, #33	@ 0x21
 800ea88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2240      	movs	r2, #64	@ 0x40
 800ea90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	2200      	movs	r2, #0
 800ea98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	69ba      	ldr	r2, [r7, #24]
 800eaa4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	8bba      	ldrh	r2, [r7, #28]
 800eaaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	4a1d      	ldr	r2, [pc, #116]	@ (800eb24 <HAL_I2C_Mem_Write_IT+0x108>)
 800eab0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	4a1c      	ldr	r2, [pc, #112]	@ (800eb28 <HAL_I2C_Mem_Write_IT+0x10c>)
 800eab6:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800eab8:	897a      	ldrh	r2, [r7, #10]
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800eabe:	88fb      	ldrh	r3, [r7, #6]
 800eac0:	2b01      	cmp	r3, #1
 800eac2:	d109      	bne.n	800ead8 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800eac4:	893b      	ldrh	r3, [r7, #8]
 800eac6:	b2da      	uxtb	r2, r3
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	f04f 32ff 	mov.w	r2, #4294967295
 800ead4:	651a      	str	r2, [r3, #80]	@ 0x50
 800ead6:	e00b      	b.n	800eaf0 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ead8:	893b      	ldrh	r3, [r7, #8]
 800eada:	0a1b      	lsrs	r3, r3, #8
 800eadc:	b29b      	uxth	r3, r3
 800eade:	b2da      	uxtb	r2, r3
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800eae6:	893b      	ldrh	r3, [r7, #8]
 800eae8:	b2db      	uxtb	r3, r3
 800eaea:	461a      	mov	r2, r3
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800eaf0:	88fb      	ldrh	r3, [r7, #6]
 800eaf2:	b2da      	uxtb	r2, r3
 800eaf4:	8979      	ldrh	r1, [r7, #10]
 800eaf6:	4b0d      	ldr	r3, [pc, #52]	@ (800eb2c <HAL_I2C_Mem_Write_IT+0x110>)
 800eaf8:	9300      	str	r3, [sp, #0]
 800eafa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800eafe:	68f8      	ldr	r0, [r7, #12]
 800eb00:	f001 ff70 	bl	80109e4 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	2200      	movs	r2, #0
 800eb08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800eb0c:	2101      	movs	r1, #1
 800eb0e:	68f8      	ldr	r0, [r7, #12]
 800eb10:	f001 ff9a 	bl	8010a48 <I2C_Enable_IRQ>

    return HAL_OK;
 800eb14:	2300      	movs	r3, #0
 800eb16:	e000      	b.n	800eb1a <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800eb18:	2302      	movs	r3, #2
  }
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	3710      	adds	r7, #16
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}
 800eb22:	bf00      	nop
 800eb24:	ffff0000 	.word	0xffff0000
 800eb28:	0800ed2d 	.word	0x0800ed2d
 800eb2c:	80002000 	.word	0x80002000

0800eb30 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b086      	sub	sp, #24
 800eb34:	af02      	add	r7, sp, #8
 800eb36:	60f8      	str	r0, [r7, #12]
 800eb38:	4608      	mov	r0, r1
 800eb3a:	4611      	mov	r1, r2
 800eb3c:	461a      	mov	r2, r3
 800eb3e:	4603      	mov	r3, r0
 800eb40:	817b      	strh	r3, [r7, #10]
 800eb42:	460b      	mov	r3, r1
 800eb44:	813b      	strh	r3, [r7, #8]
 800eb46:	4613      	mov	r3, r2
 800eb48:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eb50:	b2db      	uxtb	r3, r3
 800eb52:	2b20      	cmp	r3, #32
 800eb54:	d166      	bne.n	800ec24 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 800eb56:	69bb      	ldr	r3, [r7, #24]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d002      	beq.n	800eb62 <HAL_I2C_Mem_Read_IT+0x32>
 800eb5c:	8bbb      	ldrh	r3, [r7, #28]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d105      	bne.n	800eb6e <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800eb68:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	e05b      	b.n	800ec26 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	699b      	ldr	r3, [r3, #24]
 800eb74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eb78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eb7c:	d101      	bne.n	800eb82 <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 800eb7e:	2302      	movs	r3, #2
 800eb80:	e051      	b.n	800ec26 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800eb88:	2b01      	cmp	r3, #1
 800eb8a:	d101      	bne.n	800eb90 <HAL_I2C_Mem_Read_IT+0x60>
 800eb8c:	2302      	movs	r3, #2
 800eb8e:	e04a      	b.n	800ec26 <HAL_I2C_Mem_Read_IT+0xf6>
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	2201      	movs	r2, #1
 800eb94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2222      	movs	r2, #34	@ 0x22
 800eb9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	2240      	movs	r2, #64	@ 0x40
 800eba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	2200      	movs	r2, #0
 800ebac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	69ba      	ldr	r2, [r7, #24]
 800ebb2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	8bba      	ldrh	r2, [r7, #28]
 800ebb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	4a1c      	ldr	r2, [pc, #112]	@ (800ec30 <HAL_I2C_Mem_Read_IT+0x100>)
 800ebbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	4a1c      	ldr	r2, [pc, #112]	@ (800ec34 <HAL_I2C_Mem_Read_IT+0x104>)
 800ebc4:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800ebc6:	897a      	ldrh	r2, [r7, #10]
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ebcc:	88fb      	ldrh	r3, [r7, #6]
 800ebce:	2b01      	cmp	r3, #1
 800ebd0:	d109      	bne.n	800ebe6 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ebd2:	893b      	ldrh	r3, [r7, #8]
 800ebd4:	b2da      	uxtb	r2, r3
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	f04f 32ff 	mov.w	r2, #4294967295
 800ebe2:	651a      	str	r2, [r3, #80]	@ 0x50
 800ebe4:	e00b      	b.n	800ebfe <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ebe6:	893b      	ldrh	r3, [r7, #8]
 800ebe8:	0a1b      	lsrs	r3, r3, #8
 800ebea:	b29b      	uxth	r3, r3
 800ebec:	b2da      	uxtb	r2, r3
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800ebf4:	893b      	ldrh	r3, [r7, #8]
 800ebf6:	b2db      	uxtb	r3, r3
 800ebf8:	461a      	mov	r2, r3
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800ebfe:	88fb      	ldrh	r3, [r7, #6]
 800ec00:	b2da      	uxtb	r2, r3
 800ec02:	8979      	ldrh	r1, [r7, #10]
 800ec04:	4b0c      	ldr	r3, [pc, #48]	@ (800ec38 <HAL_I2C_Mem_Read_IT+0x108>)
 800ec06:	9300      	str	r3, [sp, #0]
 800ec08:	2300      	movs	r3, #0
 800ec0a:	68f8      	ldr	r0, [r7, #12]
 800ec0c:	f001 feea 	bl	80109e4 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	2200      	movs	r2, #0
 800ec14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ec18:	2101      	movs	r1, #1
 800ec1a:	68f8      	ldr	r0, [r7, #12]
 800ec1c:	f001 ff14 	bl	8010a48 <I2C_Enable_IRQ>

    return HAL_OK;
 800ec20:	2300      	movs	r3, #0
 800ec22:	e000      	b.n	800ec26 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 800ec24:	2302      	movs	r3, #2
  }
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3710      	adds	r7, #16
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	bf00      	nop
 800ec30:	ffff0000 	.word	0xffff0000
 800ec34:	0800ed2d 	.word	0x0800ed2d
 800ec38:	80002000 	.word	0x80002000

0800ec3c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b084      	sub	sp, #16
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	699b      	ldr	r3, [r3, #24]
 800ec4a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d005      	beq.n	800ec68 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec60:	68ba      	ldr	r2, [r7, #8]
 800ec62:	68f9      	ldr	r1, [r7, #12]
 800ec64:	6878      	ldr	r0, [r7, #4]
 800ec66:	4798      	blx	r3
  }
}
 800ec68:	bf00      	nop
 800ec6a:	3710      	adds	r7, #16
 800ec6c:	46bd      	mov	sp, r7
 800ec6e:	bd80      	pop	{r7, pc}

0800ec70 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ec70:	b480      	push	{r7}
 800ec72:	b083      	sub	sp, #12
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800ec78:	bf00      	nop
 800ec7a:	370c      	adds	r7, #12
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec82:	4770      	bx	lr

0800ec84 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ec84:	b480      	push	{r7}
 800ec86:	b083      	sub	sp, #12
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800ec8c:	bf00      	nop
 800ec8e:	370c      	adds	r7, #12
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr

0800ec98 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b083      	sub	sp, #12
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800eca0:	bf00      	nop
 800eca2:	370c      	adds	r7, #12
 800eca4:	46bd      	mov	sp, r7
 800eca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecaa:	4770      	bx	lr

0800ecac <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ecac:	b480      	push	{r7}
 800ecae:	b083      	sub	sp, #12
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800ecb4:	bf00      	nop
 800ecb6:	370c      	adds	r7, #12
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbe:	4770      	bx	lr

0800ecc0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800ecc0:	b480      	push	{r7}
 800ecc2:	b083      	sub	sp, #12
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
 800ecc8:	460b      	mov	r3, r1
 800ecca:	70fb      	strb	r3, [r7, #3]
 800eccc:	4613      	mov	r3, r2
 800ecce:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800ecd0:	bf00      	nop
 800ecd2:	370c      	adds	r7, #12
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecda:	4770      	bx	lr

0800ecdc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ecdc:	b480      	push	{r7}
 800ecde:	b083      	sub	sp, #12
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800ece4:	bf00      	nop
 800ece6:	370c      	adds	r7, #12
 800ece8:	46bd      	mov	sp, r7
 800ecea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecee:	4770      	bx	lr

0800ecf0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b083      	sub	sp, #12
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800ecf8:	bf00      	nop
 800ecfa:	370c      	adds	r7, #12
 800ecfc:	46bd      	mov	sp, r7
 800ecfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed02:	4770      	bx	lr

0800ed04 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ed04:	b480      	push	{r7}
 800ed06:	b083      	sub	sp, #12
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800ed0c:	bf00      	nop
 800ed0e:	370c      	adds	r7, #12
 800ed10:	46bd      	mov	sp, r7
 800ed12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed16:	4770      	bx	lr

0800ed18 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b083      	sub	sp, #12
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800ed20:	bf00      	nop
 800ed22:	370c      	adds	r7, #12
 800ed24:	46bd      	mov	sp, r7
 800ed26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2a:	4770      	bx	lr

0800ed2c <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b088      	sub	sp, #32
 800ed30:	af02      	add	r7, sp, #8
 800ed32:	60f8      	str	r0, [r7, #12]
 800ed34:	60b9      	str	r1, [r7, #8]
 800ed36:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800ed38:	4b8d      	ldr	r3, [pc, #564]	@ (800ef70 <I2C_Mem_ISR_IT+0x244>)
 800ed3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800ed3c:	68bb      	ldr	r3, [r7, #8]
 800ed3e:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ed46:	2b01      	cmp	r3, #1
 800ed48:	d101      	bne.n	800ed4e <I2C_Mem_ISR_IT+0x22>
 800ed4a:	2302      	movs	r3, #2
 800ed4c:	e10c      	b.n	800ef68 <I2C_Mem_ISR_IT+0x23c>
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2201      	movs	r2, #1
 800ed52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	f003 0310 	and.w	r3, r3, #16
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d012      	beq.n	800ed86 <I2C_Mem_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d00d      	beq.n	800ed86 <I2C_Mem_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	2210      	movs	r2, #16
 800ed70:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed76:	f043 0204 	orr.w	r2, r3, #4
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ed7e:	68f8      	ldr	r0, [r7, #12]
 800ed80:	f001 fc2b 	bl	80105da <I2C_Flush_TXDR>
 800ed84:	e0dd      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	f003 0304 	and.w	r3, r3, #4
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d022      	beq.n	800edd6 <I2C_Mem_ISR_IT+0xaa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d01d      	beq.n	800edd6 <I2C_Mem_ISR_IT+0xaa>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800ed9a:	693b      	ldr	r3, [r7, #16]
 800ed9c:	f023 0304 	bic.w	r3, r3, #4
 800eda0:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edac:	b2d2      	uxtb	r2, r2
 800edae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edb4:	1c5a      	adds	r2, r3, #1
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800edbe:	3b01      	subs	r3, #1
 800edc0:	b29a      	uxth	r2, r3
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800edca:	b29b      	uxth	r3, r3
 800edcc:	3b01      	subs	r3, #1
 800edce:	b29a      	uxth	r2, r3
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800edd4:	e0b5      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800edd6:	693b      	ldr	r3, [r7, #16]
 800edd8:	f003 0302 	and.w	r3, r3, #2
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d02c      	beq.n	800ee3a <I2C_Mem_ISR_IT+0x10e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d027      	beq.n	800ee3a <I2C_Mem_ISR_IT+0x10e>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edf2:	d118      	bne.n	800ee26 <I2C_Mem_ISR_IT+0xfa>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edf8:	781a      	ldrb	r2, [r3, #0]
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee04:	1c5a      	adds	r2, r3, #1
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ee0e:	3b01      	subs	r3, #1
 800ee10:	b29a      	uxth	r2, r3
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ee1a:	b29b      	uxth	r3, r3
 800ee1c:	3b01      	subs	r3, #1
 800ee1e:	b29a      	uxth	r2, r3
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800ee24:	e08d      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	68fa      	ldr	r2, [r7, #12]
 800ee2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ee2e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	f04f 32ff 	mov.w	r2, #4294967295
 800ee36:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800ee38:	e083      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800ee3a:	693b      	ldr	r3, [r7, #16]
 800ee3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d03c      	beq.n	800eebe <I2C_Mem_ISR_IT+0x192>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d037      	beq.n	800eebe <I2C_Mem_ISR_IT+0x192>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ee52:	b29b      	uxth	r3, r3
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d02c      	beq.n	800eeb2 <I2C_Mem_ISR_IT+0x186>
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d128      	bne.n	800eeb2 <I2C_Mem_ISR_IT+0x186>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ee64:	b29b      	uxth	r3, r3
 800ee66:	2bff      	cmp	r3, #255	@ 0xff
 800ee68:	d910      	bls.n	800ee8c <I2C_Mem_ISR_IT+0x160>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	22ff      	movs	r2, #255	@ 0xff
 800ee6e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee74:	b299      	uxth	r1, r3
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ee7a:	b2da      	uxtb	r2, r3
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	9300      	str	r3, [sp, #0]
 800ee80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ee84:	68f8      	ldr	r0, [r7, #12]
 800ee86:	f001 fdad 	bl	80109e4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ee8a:	e017      	b.n	800eebc <I2C_Mem_ISR_IT+0x190>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ee90:	b29a      	uxth	r2, r3
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee9a:	b299      	uxth	r1, r3
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eea0:	b2da      	uxtb	r2, r3
 800eea2:	2300      	movs	r3, #0
 800eea4:	9300      	str	r3, [sp, #0]
 800eea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800eeaa:	68f8      	ldr	r0, [r7, #12]
 800eeac:	f001 fd9a 	bl	80109e4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800eeb0:	e004      	b.n	800eebc <I2C_Mem_ISR_IT+0x190>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800eeb2:	2140      	movs	r1, #64	@ 0x40
 800eeb4:	68f8      	ldr	r0, [r7, #12]
 800eeb6:	f001 fa79 	bl	80103ac <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800eeba:	e042      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
 800eebc:	e041      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800eebe:	693b      	ldr	r3, [r7, #16]
 800eec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d03c      	beq.n	800ef42 <I2C_Mem_ISR_IT+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d037      	beq.n	800ef42 <I2C_Mem_ISR_IT+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800eed2:	2101      	movs	r1, #1
 800eed4:	68f8      	ldr	r0, [r7, #12]
 800eed6:	f001 fe3b 	bl	8010b50 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800eeda:	2102      	movs	r1, #2
 800eedc:	68f8      	ldr	r0, [r7, #12]
 800eede:	f001 fdb3 	bl	8010a48 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eee8:	b2db      	uxtb	r3, r3
 800eeea:	2b22      	cmp	r3, #34	@ 0x22
 800eeec:	d101      	bne.n	800eef2 <I2C_Mem_ISR_IT+0x1c6>
    {
      direction = I2C_GENERATE_START_READ;
 800eeee:	4b21      	ldr	r3, [pc, #132]	@ (800ef74 <I2C_Mem_ISR_IT+0x248>)
 800eef0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eef6:	b29b      	uxth	r3, r3
 800eef8:	2bff      	cmp	r3, #255	@ 0xff
 800eefa:	d910      	bls.n	800ef1e <I2C_Mem_ISR_IT+0x1f2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	22ff      	movs	r2, #255	@ 0xff
 800ef00:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef06:	b299      	uxth	r1, r3
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ef0c:	b2da      	uxtb	r2, r3
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	9300      	str	r3, [sp, #0]
 800ef12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ef16:	68f8      	ldr	r0, [r7, #12]
 800ef18:	f001 fd64 	bl	80109e4 <I2C_TransferConfig>
 800ef1c:	e011      	b.n	800ef42 <I2C_Mem_ISR_IT+0x216>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ef22:	b29a      	uxth	r2, r3
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef2c:	b299      	uxth	r1, r3
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ef32:	b2da      	uxtb	r2, r3
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	9300      	str	r3, [sp, #0]
 800ef38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ef3c:	68f8      	ldr	r0, [r7, #12]
 800ef3e:	f001 fd51 	bl	80109e4 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	f003 0320 	and.w	r3, r3, #32
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d008      	beq.n	800ef5e <I2C_Mem_ISR_IT+0x232>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d003      	beq.n	800ef5e <I2C_Mem_ISR_IT+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800ef56:	6939      	ldr	r1, [r7, #16]
 800ef58:	68f8      	ldr	r0, [r7, #12]
 800ef5a:	f000 feb7 	bl	800fccc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	2200      	movs	r2, #0
 800ef62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ef66:	2300      	movs	r3, #0
}
 800ef68:	4618      	mov	r0, r3
 800ef6a:	3718      	adds	r7, #24
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}
 800ef70:	80002000 	.word	0x80002000
 800ef74:	80002400 	.word	0x80002400

0800ef78 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b086      	sub	sp, #24
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	60f8      	str	r0, [r7, #12]
 800ef80:	60b9      	str	r1, [r7, #8]
 800ef82:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef88:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ef94:	2b01      	cmp	r3, #1
 800ef96:	d101      	bne.n	800ef9c <I2C_Slave_ISR_IT+0x24>
 800ef98:	2302      	movs	r3, #2
 800ef9a:	e0e2      	b.n	800f162 <I2C_Slave_ISR_IT+0x1ea>
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	2201      	movs	r2, #1
 800efa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800efa4:	693b      	ldr	r3, [r7, #16]
 800efa6:	f003 0320 	and.w	r3, r3, #32
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d009      	beq.n	800efc2 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d004      	beq.n	800efc2 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800efb8:	6939      	ldr	r1, [r7, #16]
 800efba:	68f8      	ldr	r0, [r7, #12]
 800efbc:	f000 ff4e 	bl	800fe5c <I2C_ITSlaveCplt>
 800efc0:	e0ca      	b.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800efc2:	693b      	ldr	r3, [r7, #16]
 800efc4:	f003 0310 	and.w	r3, r3, #16
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d04b      	beq.n	800f064 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d046      	beq.n	800f064 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800efda:	b29b      	uxth	r3, r3
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d128      	bne.n	800f032 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800efe6:	b2db      	uxtb	r3, r3
 800efe8:	2b28      	cmp	r3, #40	@ 0x28
 800efea:	d108      	bne.n	800effe <I2C_Slave_ISR_IT+0x86>
 800efec:	697b      	ldr	r3, [r7, #20]
 800efee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eff2:	d104      	bne.n	800effe <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800eff4:	6939      	ldr	r1, [r7, #16]
 800eff6:	68f8      	ldr	r0, [r7, #12]
 800eff8:	f001 f984 	bl	8010304 <I2C_ITListenCplt>
 800effc:	e031      	b.n	800f062 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f004:	b2db      	uxtb	r3, r3
 800f006:	2b29      	cmp	r3, #41	@ 0x29
 800f008:	d10e      	bne.n	800f028 <I2C_Slave_ISR_IT+0xb0>
 800f00a:	697b      	ldr	r3, [r7, #20]
 800f00c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f010:	d00a      	beq.n	800f028 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	2210      	movs	r2, #16
 800f018:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800f01a:	68f8      	ldr	r0, [r7, #12]
 800f01c:	f001 fadd 	bl	80105da <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800f020:	68f8      	ldr	r0, [r7, #12]
 800f022:	f000 fdf6 	bl	800fc12 <I2C_ITSlaveSeqCplt>
 800f026:	e01c      	b.n	800f062 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	2210      	movs	r2, #16
 800f02e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800f030:	e08f      	b.n	800f152 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	2210      	movs	r2, #16
 800f038:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f03e:	f043 0204 	orr.w	r2, r3, #4
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800f046:	697b      	ldr	r3, [r7, #20]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d003      	beq.n	800f054 <I2C_Slave_ISR_IT+0xdc>
 800f04c:	697b      	ldr	r3, [r7, #20]
 800f04e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f052:	d17e      	bne.n	800f152 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f058:	4619      	mov	r1, r3
 800f05a:	68f8      	ldr	r0, [r7, #12]
 800f05c:	f001 f9a6 	bl	80103ac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800f060:	e077      	b.n	800f152 <I2C_Slave_ISR_IT+0x1da>
 800f062:	e076      	b.n	800f152 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	f003 0304 	and.w	r3, r3, #4
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d02f      	beq.n	800f0ce <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f074:	2b00      	cmp	r3, #0
 800f076:	d02a      	beq.n	800f0ce <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f07c:	b29b      	uxth	r3, r3
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d018      	beq.n	800f0b4 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f08c:	b2d2      	uxtb	r2, r2
 800f08e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f094:	1c5a      	adds	r2, r3, #1
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f09e:	3b01      	subs	r3, #1
 800f0a0:	b29a      	uxth	r2, r3
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f0aa:	b29b      	uxth	r3, r3
 800f0ac:	3b01      	subs	r3, #1
 800f0ae:	b29a      	uxth	r2, r3
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f0b8:	b29b      	uxth	r3, r3
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d14b      	bne.n	800f156 <I2C_Slave_ISR_IT+0x1de>
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f0c4:	d047      	beq.n	800f156 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800f0c6:	68f8      	ldr	r0, [r7, #12]
 800f0c8:	f000 fda3 	bl	800fc12 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800f0cc:	e043      	b.n	800f156 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800f0ce:	693b      	ldr	r3, [r7, #16]
 800f0d0:	f003 0308 	and.w	r3, r3, #8
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d009      	beq.n	800f0ec <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d004      	beq.n	800f0ec <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800f0e2:	6939      	ldr	r1, [r7, #16]
 800f0e4:	68f8      	ldr	r0, [r7, #12]
 800f0e6:	f000 fcd3 	bl	800fa90 <I2C_ITAddrCplt>
 800f0ea:	e035      	b.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f0ec:	693b      	ldr	r3, [r7, #16]
 800f0ee:	f003 0302 	and.w	r3, r3, #2
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d030      	beq.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d02b      	beq.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f104:	b29b      	uxth	r3, r3
 800f106:	2b00      	cmp	r3, #0
 800f108:	d018      	beq.n	800f13c <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f10e:	781a      	ldrb	r2, [r3, #0]
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f11a:	1c5a      	adds	r2, r3, #1
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f124:	b29b      	uxth	r3, r3
 800f126:	3b01      	subs	r3, #1
 800f128:	b29a      	uxth	r2, r3
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f132:	3b01      	subs	r3, #1
 800f134:	b29a      	uxth	r2, r3
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	851a      	strh	r2, [r3, #40]	@ 0x28
 800f13a:	e00d      	b.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800f13c:	697b      	ldr	r3, [r7, #20]
 800f13e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f142:	d002      	beq.n	800f14a <I2C_Slave_ISR_IT+0x1d2>
 800f144:	697b      	ldr	r3, [r7, #20]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d106      	bne.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800f14a:	68f8      	ldr	r0, [r7, #12]
 800f14c:	f000 fd61 	bl	800fc12 <I2C_ITSlaveSeqCplt>
 800f150:	e002      	b.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800f152:	bf00      	nop
 800f154:	e000      	b.n	800f158 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800f156:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	2200      	movs	r2, #0
 800f15c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f160:	2300      	movs	r3, #0
}
 800f162:	4618      	mov	r0, r3
 800f164:	3718      	adds	r7, #24
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}

0800f16a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800f16a:	b580      	push	{r7, lr}
 800f16c:	b088      	sub	sp, #32
 800f16e:	af02      	add	r7, sp, #8
 800f170:	60f8      	str	r0, [r7, #12]
 800f172:	60b9      	str	r1, [r7, #8]
 800f174:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f17c:	2b01      	cmp	r3, #1
 800f17e:	d101      	bne.n	800f184 <I2C_Master_ISR_DMA+0x1a>
 800f180:	2302      	movs	r3, #2
 800f182:	e0d9      	b.n	800f338 <I2C_Master_ISR_DMA+0x1ce>
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	2201      	movs	r2, #1
 800f188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	f003 0310 	and.w	r3, r3, #16
 800f192:	2b00      	cmp	r3, #0
 800f194:	d016      	beq.n	800f1c4 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d011      	beq.n	800f1c4 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	2210      	movs	r2, #16
 800f1a6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f1ac:	f043 0204 	orr.w	r2, r3, #4
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800f1b4:	2120      	movs	r1, #32
 800f1b6:	68f8      	ldr	r0, [r7, #12]
 800f1b8:	f001 fc46 	bl	8010a48 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f1bc:	68f8      	ldr	r0, [r7, #12]
 800f1be:	f001 fa0c 	bl	80105da <I2C_Flush_TXDR>
 800f1c2:	e0b4      	b.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800f1c4:	68bb      	ldr	r3, [r7, #8]
 800f1c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d071      	beq.n	800f2b2 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d06c      	beq.n	800f2b2 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	681a      	ldr	r2, [r3, #0]
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f1e6:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f1ec:	b29b      	uxth	r3, r3
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d04e      	beq.n	800f290 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	685b      	ldr	r3, [r3, #4]
 800f1f8:	b29b      	uxth	r3, r3
 800f1fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f1fe:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f204:	b29b      	uxth	r3, r3
 800f206:	2bff      	cmp	r3, #255	@ 0xff
 800f208:	d906      	bls.n	800f218 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	22ff      	movs	r2, #255	@ 0xff
 800f20e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800f210:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f214:	617b      	str	r3, [r7, #20]
 800f216:	e010      	b.n	800f23a <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f21c:	b29a      	uxth	r2, r3
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f226:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f22a:	d003      	beq.n	800f234 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f230:	617b      	str	r3, [r7, #20]
 800f232:	e002      	b.n	800f23a <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800f234:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f238:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f23e:	b2da      	uxtb	r2, r3
 800f240:	8a79      	ldrh	r1, [r7, #18]
 800f242:	2300      	movs	r3, #0
 800f244:	9300      	str	r3, [sp, #0]
 800f246:	697b      	ldr	r3, [r7, #20]
 800f248:	68f8      	ldr	r0, [r7, #12]
 800f24a:	f001 fbcb 	bl	80109e4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f252:	b29a      	uxth	r2, r3
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f258:	1ad3      	subs	r3, r2, r3
 800f25a:	b29a      	uxth	r2, r3
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f266:	b2db      	uxtb	r3, r3
 800f268:	2b22      	cmp	r3, #34	@ 0x22
 800f26a:	d108      	bne.n	800f27e <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	681a      	ldr	r2, [r3, #0]
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f27a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800f27c:	e057      	b.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	681a      	ldr	r2, [r3, #0]
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f28c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800f28e:	e04e      	b.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	685b      	ldr	r3, [r3, #4]
 800f296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f29a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f29e:	d003      	beq.n	800f2a8 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800f2a0:	68f8      	ldr	r0, [r7, #12]
 800f2a2:	f000 fc79 	bl	800fb98 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800f2a6:	e042      	b.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800f2a8:	2140      	movs	r1, #64	@ 0x40
 800f2aa:	68f8      	ldr	r0, [r7, #12]
 800f2ac:	f001 f87e 	bl	80103ac <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800f2b0:	e03d      	b.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800f2b2:	68bb      	ldr	r3, [r7, #8]
 800f2b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d028      	beq.n	800f30e <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d023      	beq.n	800f30e <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f2ca:	b29b      	uxth	r3, r3
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d119      	bne.n	800f304 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	685b      	ldr	r3, [r3, #4]
 800f2d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f2da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f2de:	d025      	beq.n	800f32c <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f2e8:	d108      	bne.n	800f2fc <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	685a      	ldr	r2, [r3, #4]
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f2f8:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800f2fa:	e017      	b.n	800f32c <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800f2fc:	68f8      	ldr	r0, [r7, #12]
 800f2fe:	f000 fc4b 	bl	800fb98 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800f302:	e013      	b.n	800f32c <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800f304:	2140      	movs	r1, #64	@ 0x40
 800f306:	68f8      	ldr	r0, [r7, #12]
 800f308:	f001 f850 	bl	80103ac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800f30c:	e00e      	b.n	800f32c <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f30e:	68bb      	ldr	r3, [r7, #8]
 800f310:	f003 0320 	and.w	r3, r3, #32
 800f314:	2b00      	cmp	r3, #0
 800f316:	d00a      	beq.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d005      	beq.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800f322:	68b9      	ldr	r1, [r7, #8]
 800f324:	68f8      	ldr	r0, [r7, #12]
 800f326:	f000 fcd1 	bl	800fccc <I2C_ITMasterCplt>
 800f32a:	e000      	b.n	800f32e <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800f32c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	2200      	movs	r2, #0
 800f332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f336:	2300      	movs	r3, #0
}
 800f338:	4618      	mov	r0, r3
 800f33a:	3718      	adds	r7, #24
 800f33c:	46bd      	mov	sp, r7
 800f33e:	bd80      	pop	{r7, pc}

0800f340 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b088      	sub	sp, #32
 800f344:	af02      	add	r7, sp, #8
 800f346:	60f8      	str	r0, [r7, #12]
 800f348:	60b9      	str	r1, [r7, #8]
 800f34a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800f34c:	4b8d      	ldr	r3, [pc, #564]	@ (800f584 <I2C_Mem_ISR_DMA+0x244>)
 800f34e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f356:	2b01      	cmp	r3, #1
 800f358:	d101      	bne.n	800f35e <I2C_Mem_ISR_DMA+0x1e>
 800f35a:	2302      	movs	r3, #2
 800f35c:	e10e      	b.n	800f57c <I2C_Mem_ISR_DMA+0x23c>
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	2201      	movs	r2, #1
 800f362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	f003 0310 	and.w	r3, r3, #16
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d016      	beq.n	800f39e <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f376:	2b00      	cmp	r3, #0
 800f378:	d011      	beq.n	800f39e <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	2210      	movs	r2, #16
 800f380:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f386:	f043 0204 	orr.w	r2, r3, #4
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800f38e:	2120      	movs	r1, #32
 800f390:	68f8      	ldr	r0, [r7, #12]
 800f392:	f001 fb59 	bl	8010a48 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f396:	68f8      	ldr	r0, [r7, #12]
 800f398:	f001 f91f 	bl	80105da <I2C_Flush_TXDR>
 800f39c:	e0e9      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	f003 0302 	and.w	r3, r3, #2
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d00e      	beq.n	800f3c6 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d009      	beq.n	800f3c6 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	68fa      	ldr	r2, [r7, #12]
 800f3b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800f3ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	f04f 32ff 	mov.w	r2, #4294967295
 800f3c2:	651a      	str	r2, [r3, #80]	@ 0x50
 800f3c4:	e0d5      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d05f      	beq.n	800f490 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d05a      	beq.n	800f490 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800f3da:	2101      	movs	r1, #1
 800f3dc:	68f8      	ldr	r0, [r7, #12]
 800f3de:	f001 fbb7 	bl	8010b50 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800f3e2:	2110      	movs	r1, #16
 800f3e4:	68f8      	ldr	r0, [r7, #12]
 800f3e6:	f001 fb2f 	bl	8010a48 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f3ee:	b29b      	uxth	r3, r3
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d048      	beq.n	800f486 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f3f8:	b29b      	uxth	r3, r3
 800f3fa:	2bff      	cmp	r3, #255	@ 0xff
 800f3fc:	d910      	bls.n	800f420 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	22ff      	movs	r2, #255	@ 0xff
 800f402:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f408:	b299      	uxth	r1, r3
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f40e:	b2da      	uxtb	r2, r3
 800f410:	2300      	movs	r3, #0
 800f412:	9300      	str	r3, [sp, #0]
 800f414:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f418:	68f8      	ldr	r0, [r7, #12]
 800f41a:	f001 fae3 	bl	80109e4 <I2C_TransferConfig>
 800f41e:	e011      	b.n	800f444 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f424:	b29a      	uxth	r2, r3
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f42e:	b299      	uxth	r1, r3
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f434:	b2da      	uxtb	r2, r3
 800f436:	2300      	movs	r3, #0
 800f438:	9300      	str	r3, [sp, #0]
 800f43a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f43e:	68f8      	ldr	r0, [r7, #12]
 800f440:	f001 fad0 	bl	80109e4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f448:	b29a      	uxth	r2, r3
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f44e:	1ad3      	subs	r3, r2, r3
 800f450:	b29a      	uxth	r2, r3
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f45c:	b2db      	uxtb	r3, r3
 800f45e:	2b22      	cmp	r3, #34	@ 0x22
 800f460:	d108      	bne.n	800f474 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	681a      	ldr	r2, [r3, #0]
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f470:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800f472:	e07e      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	681a      	ldr	r2, [r3, #0]
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f482:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800f484:	e075      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800f486:	2140      	movs	r1, #64	@ 0x40
 800f488:	68f8      	ldr	r0, [r7, #12]
 800f48a:	f000 ff8f 	bl	80103ac <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800f48e:	e070      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f496:	2b00      	cmp	r3, #0
 800f498:	d05d      	beq.n	800f556 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d058      	beq.n	800f556 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800f4a4:	2101      	movs	r1, #1
 800f4a6:	68f8      	ldr	r0, [r7, #12]
 800f4a8:	f001 fb52 	bl	8010b50 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800f4ac:	2110      	movs	r1, #16
 800f4ae:	68f8      	ldr	r0, [r7, #12]
 800f4b0:	f001 faca 	bl	8010a48 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f4ba:	b2db      	uxtb	r3, r3
 800f4bc:	2b22      	cmp	r3, #34	@ 0x22
 800f4be:	d101      	bne.n	800f4c4 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 800f4c0:	4b31      	ldr	r3, [pc, #196]	@ (800f588 <I2C_Mem_ISR_DMA+0x248>)
 800f4c2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f4c8:	b29b      	uxth	r3, r3
 800f4ca:	2bff      	cmp	r3, #255	@ 0xff
 800f4cc:	d910      	bls.n	800f4f0 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	22ff      	movs	r2, #255	@ 0xff
 800f4d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4d8:	b299      	uxth	r1, r3
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f4de:	b2da      	uxtb	r2, r3
 800f4e0:	697b      	ldr	r3, [r7, #20]
 800f4e2:	9300      	str	r3, [sp, #0]
 800f4e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f4e8:	68f8      	ldr	r0, [r7, #12]
 800f4ea:	f001 fa7b 	bl	80109e4 <I2C_TransferConfig>
 800f4ee:	e011      	b.n	800f514 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f4f4:	b29a      	uxth	r2, r3
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4fe:	b299      	uxth	r1, r3
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f504:	b2da      	uxtb	r2, r3
 800f506:	697b      	ldr	r3, [r7, #20]
 800f508:	9300      	str	r3, [sp, #0]
 800f50a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f50e:	68f8      	ldr	r0, [r7, #12]
 800f510:	f001 fa68 	bl	80109e4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f518:	b29a      	uxth	r2, r3
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f51e:	1ad3      	subs	r3, r2, r3
 800f520:	b29a      	uxth	r2, r3
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f52c:	b2db      	uxtb	r3, r3
 800f52e:	2b22      	cmp	r3, #34	@ 0x22
 800f530:	d108      	bne.n	800f544 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	681a      	ldr	r2, [r3, #0]
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f540:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f542:	e016      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	681a      	ldr	r2, [r3, #0]
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f552:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f554:	e00d      	b.n	800f572 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	f003 0320 	and.w	r3, r3, #32
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d008      	beq.n	800f572 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f566:	2b00      	cmp	r3, #0
 800f568:	d003      	beq.n	800f572 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800f56a:	68b9      	ldr	r1, [r7, #8]
 800f56c:	68f8      	ldr	r0, [r7, #12]
 800f56e:	f000 fbad 	bl	800fccc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2200      	movs	r2, #0
 800f576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f57a:	2300      	movs	r3, #0
}
 800f57c:	4618      	mov	r0, r3
 800f57e:	3718      	adds	r7, #24
 800f580:	46bd      	mov	sp, r7
 800f582:	bd80      	pop	{r7, pc}
 800f584:	80002000 	.word	0x80002000
 800f588:	80002400 	.word	0x80002400

0800f58c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b088      	sub	sp, #32
 800f590:	af00      	add	r7, sp, #0
 800f592:	60f8      	str	r0, [r7, #12]
 800f594:	60b9      	str	r1, [r7, #8]
 800f596:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f59c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800f59e:	2300      	movs	r3, #0
 800f5a0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f5a8:	2b01      	cmp	r3, #1
 800f5aa:	d101      	bne.n	800f5b0 <I2C_Slave_ISR_DMA+0x24>
 800f5ac:	2302      	movs	r3, #2
 800f5ae:	e1c2      	b.n	800f936 <I2C_Slave_ISR_DMA+0x3aa>
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f5b8:	68bb      	ldr	r3, [r7, #8]
 800f5ba:	f003 0320 	and.w	r3, r3, #32
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d009      	beq.n	800f5d6 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d004      	beq.n	800f5d6 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800f5cc:	68b9      	ldr	r1, [r7, #8]
 800f5ce:	68f8      	ldr	r0, [r7, #12]
 800f5d0:	f000 fc44 	bl	800fe5c <I2C_ITSlaveCplt>
 800f5d4:	e1aa      	b.n	800f92c <I2C_Slave_ISR_DMA+0x3a0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f5d6:	68bb      	ldr	r3, [r7, #8]
 800f5d8:	f003 0310 	and.w	r3, r3, #16
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	f000 8197 	beq.w	800f910 <I2C_Slave_ISR_DMA+0x384>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	f000 8191 	beq.w	800f910 <I2C_Slave_ISR_DMA+0x384>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d105      	bne.n	800f604 <I2C_Slave_ISR_DMA+0x78>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	f000 817f 	beq.w	800f902 <I2C_Slave_ISR_DMA+0x376>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d07b      	beq.n	800f704 <I2C_Slave_ISR_DMA+0x178>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f612:	2b00      	cmp	r3, #0
 800f614:	d076      	beq.n	800f704 <I2C_Slave_ISR_DMA+0x178>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	4a74      	ldr	r2, [pc, #464]	@ (800f7f0 <I2C_Slave_ISR_DMA+0x264>)
 800f61e:	4293      	cmp	r3, r2
 800f620:	d059      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	4a72      	ldr	r2, [pc, #456]	@ (800f7f4 <I2C_Slave_ISR_DMA+0x268>)
 800f62a:	4293      	cmp	r3, r2
 800f62c:	d053      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	4a70      	ldr	r2, [pc, #448]	@ (800f7f8 <I2C_Slave_ISR_DMA+0x26c>)
 800f636:	4293      	cmp	r3, r2
 800f638:	d04d      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	4a6e      	ldr	r2, [pc, #440]	@ (800f7fc <I2C_Slave_ISR_DMA+0x270>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d047      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	4a6c      	ldr	r2, [pc, #432]	@ (800f800 <I2C_Slave_ISR_DMA+0x274>)
 800f64e:	4293      	cmp	r3, r2
 800f650:	d041      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	4a6a      	ldr	r2, [pc, #424]	@ (800f804 <I2C_Slave_ISR_DMA+0x278>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d03b      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	4a68      	ldr	r2, [pc, #416]	@ (800f808 <I2C_Slave_ISR_DMA+0x27c>)
 800f666:	4293      	cmp	r3, r2
 800f668:	d035      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	4a66      	ldr	r2, [pc, #408]	@ (800f80c <I2C_Slave_ISR_DMA+0x280>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d02f      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	4a64      	ldr	r2, [pc, #400]	@ (800f810 <I2C_Slave_ISR_DMA+0x284>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d029      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	4a62      	ldr	r2, [pc, #392]	@ (800f814 <I2C_Slave_ISR_DMA+0x288>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d023      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	4a60      	ldr	r2, [pc, #384]	@ (800f818 <I2C_Slave_ISR_DMA+0x28c>)
 800f696:	4293      	cmp	r3, r2
 800f698:	d01d      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	4a5e      	ldr	r2, [pc, #376]	@ (800f81c <I2C_Slave_ISR_DMA+0x290>)
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	d017      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	4a5c      	ldr	r2, [pc, #368]	@ (800f820 <I2C_Slave_ISR_DMA+0x294>)
 800f6ae:	4293      	cmp	r3, r2
 800f6b0:	d011      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	4a5a      	ldr	r2, [pc, #360]	@ (800f824 <I2C_Slave_ISR_DMA+0x298>)
 800f6ba:	4293      	cmp	r3, r2
 800f6bc:	d00b      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	4a58      	ldr	r2, [pc, #352]	@ (800f828 <I2C_Slave_ISR_DMA+0x29c>)
 800f6c6:	4293      	cmp	r3, r2
 800f6c8:	d005      	beq.n	800f6d6 <I2C_Slave_ISR_DMA+0x14a>
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4a56      	ldr	r2, [pc, #344]	@ (800f82c <I2C_Slave_ISR_DMA+0x2a0>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d109      	bne.n	800f6ea <I2C_Slave_ISR_DMA+0x15e>
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	685b      	ldr	r3, [r3, #4]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	bf0c      	ite	eq
 800f6e2:	2301      	moveq	r3, #1
 800f6e4:	2300      	movne	r3, #0
 800f6e6:	b2db      	uxtb	r3, r3
 800f6e8:	e008      	b.n	800f6fc <I2C_Slave_ISR_DMA+0x170>
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	685b      	ldr	r3, [r3, #4]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	bf0c      	ite	eq
 800f6f6:	2301      	moveq	r3, #1
 800f6f8:	2300      	movne	r3, #0
 800f6fa:	b2db      	uxtb	r3, r3
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d001      	beq.n	800f704 <I2C_Slave_ISR_DMA+0x178>
          {
            treatdmanack = 1U;
 800f700:	2301      	movs	r3, #1
 800f702:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f708:	2b00      	cmp	r3, #0
 800f70a:	f000 809e 	beq.w	800f84a <I2C_Slave_ISR_DMA+0x2be>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f714:	2b00      	cmp	r3, #0
 800f716:	f000 8098 	beq.w	800f84a <I2C_Slave_ISR_DMA+0x2be>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	4a33      	ldr	r2, [pc, #204]	@ (800f7f0 <I2C_Slave_ISR_DMA+0x264>)
 800f722:	4293      	cmp	r3, r2
 800f724:	d059      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	4a31      	ldr	r2, [pc, #196]	@ (800f7f4 <I2C_Slave_ISR_DMA+0x268>)
 800f72e:	4293      	cmp	r3, r2
 800f730:	d053      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	4a2f      	ldr	r2, [pc, #188]	@ (800f7f8 <I2C_Slave_ISR_DMA+0x26c>)
 800f73a:	4293      	cmp	r3, r2
 800f73c:	d04d      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	4a2d      	ldr	r2, [pc, #180]	@ (800f7fc <I2C_Slave_ISR_DMA+0x270>)
 800f746:	4293      	cmp	r3, r2
 800f748:	d047      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	4a2b      	ldr	r2, [pc, #172]	@ (800f800 <I2C_Slave_ISR_DMA+0x274>)
 800f752:	4293      	cmp	r3, r2
 800f754:	d041      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	4a29      	ldr	r2, [pc, #164]	@ (800f804 <I2C_Slave_ISR_DMA+0x278>)
 800f75e:	4293      	cmp	r3, r2
 800f760:	d03b      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4a27      	ldr	r2, [pc, #156]	@ (800f808 <I2C_Slave_ISR_DMA+0x27c>)
 800f76a:	4293      	cmp	r3, r2
 800f76c:	d035      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	4a25      	ldr	r2, [pc, #148]	@ (800f80c <I2C_Slave_ISR_DMA+0x280>)
 800f776:	4293      	cmp	r3, r2
 800f778:	d02f      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	4a23      	ldr	r2, [pc, #140]	@ (800f810 <I2C_Slave_ISR_DMA+0x284>)
 800f782:	4293      	cmp	r3, r2
 800f784:	d029      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	4a21      	ldr	r2, [pc, #132]	@ (800f814 <I2C_Slave_ISR_DMA+0x288>)
 800f78e:	4293      	cmp	r3, r2
 800f790:	d023      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	4a1f      	ldr	r2, [pc, #124]	@ (800f818 <I2C_Slave_ISR_DMA+0x28c>)
 800f79a:	4293      	cmp	r3, r2
 800f79c:	d01d      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	4a1d      	ldr	r2, [pc, #116]	@ (800f81c <I2C_Slave_ISR_DMA+0x290>)
 800f7a6:	4293      	cmp	r3, r2
 800f7a8:	d017      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	4a1b      	ldr	r2, [pc, #108]	@ (800f820 <I2C_Slave_ISR_DMA+0x294>)
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	d011      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	4a19      	ldr	r2, [pc, #100]	@ (800f824 <I2C_Slave_ISR_DMA+0x298>)
 800f7be:	4293      	cmp	r3, r2
 800f7c0:	d00b      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	4a17      	ldr	r2, [pc, #92]	@ (800f828 <I2C_Slave_ISR_DMA+0x29c>)
 800f7ca:	4293      	cmp	r3, r2
 800f7cc:	d005      	beq.n	800f7da <I2C_Slave_ISR_DMA+0x24e>
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	4a15      	ldr	r2, [pc, #84]	@ (800f82c <I2C_Slave_ISR_DMA+0x2a0>)
 800f7d6:	4293      	cmp	r3, r2
 800f7d8:	d12a      	bne.n	800f830 <I2C_Slave_ISR_DMA+0x2a4>
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	685b      	ldr	r3, [r3, #4]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	bf0c      	ite	eq
 800f7e6:	2301      	moveq	r3, #1
 800f7e8:	2300      	movne	r3, #0
 800f7ea:	b2db      	uxtb	r3, r3
 800f7ec:	e029      	b.n	800f842 <I2C_Slave_ISR_DMA+0x2b6>
 800f7ee:	bf00      	nop
 800f7f0:	40020010 	.word	0x40020010
 800f7f4:	40020028 	.word	0x40020028
 800f7f8:	40020040 	.word	0x40020040
 800f7fc:	40020058 	.word	0x40020058
 800f800:	40020070 	.word	0x40020070
 800f804:	40020088 	.word	0x40020088
 800f808:	400200a0 	.word	0x400200a0
 800f80c:	400200b8 	.word	0x400200b8
 800f810:	40020410 	.word	0x40020410
 800f814:	40020428 	.word	0x40020428
 800f818:	40020440 	.word	0x40020440
 800f81c:	40020458 	.word	0x40020458
 800f820:	40020470 	.word	0x40020470
 800f824:	40020488 	.word	0x40020488
 800f828:	400204a0 	.word	0x400204a0
 800f82c:	400204b8 	.word	0x400204b8
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	685b      	ldr	r3, [r3, #4]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	bf0c      	ite	eq
 800f83c:	2301      	moveq	r3, #1
 800f83e:	2300      	movne	r3, #0
 800f840:	b2db      	uxtb	r3, r3
 800f842:	2b00      	cmp	r3, #0
 800f844:	d001      	beq.n	800f84a <I2C_Slave_ISR_DMA+0x2be>
          {
            treatdmanack = 1U;
 800f846:	2301      	movs	r3, #1
 800f848:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800f84a:	69fb      	ldr	r3, [r7, #28]
 800f84c:	2b01      	cmp	r3, #1
 800f84e:	d128      	bne.n	800f8a2 <I2C_Slave_ISR_DMA+0x316>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f856:	b2db      	uxtb	r3, r3
 800f858:	2b28      	cmp	r3, #40	@ 0x28
 800f85a:	d108      	bne.n	800f86e <I2C_Slave_ISR_DMA+0x2e2>
 800f85c:	69bb      	ldr	r3, [r7, #24]
 800f85e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f862:	d104      	bne.n	800f86e <I2C_Slave_ISR_DMA+0x2e2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800f864:	68b9      	ldr	r1, [r7, #8]
 800f866:	68f8      	ldr	r0, [r7, #12]
 800f868:	f000 fd4c 	bl	8010304 <I2C_ITListenCplt>
 800f86c:	e048      	b.n	800f900 <I2C_Slave_ISR_DMA+0x374>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f874:	b2db      	uxtb	r3, r3
 800f876:	2b29      	cmp	r3, #41	@ 0x29
 800f878:	d10e      	bne.n	800f898 <I2C_Slave_ISR_DMA+0x30c>
 800f87a:	69bb      	ldr	r3, [r7, #24]
 800f87c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f880:	d00a      	beq.n	800f898 <I2C_Slave_ISR_DMA+0x30c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	2210      	movs	r2, #16
 800f888:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800f88a:	68f8      	ldr	r0, [r7, #12]
 800f88c:	f000 fea5 	bl	80105da <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800f890:	68f8      	ldr	r0, [r7, #12]
 800f892:	f000 f9be 	bl	800fc12 <I2C_ITSlaveSeqCplt>
 800f896:	e033      	b.n	800f900 <I2C_Slave_ISR_DMA+0x374>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	2210      	movs	r2, #16
 800f89e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800f8a0:	e034      	b.n	800f90c <I2C_Slave_ISR_DMA+0x380>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	2210      	movs	r2, #16
 800f8a8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f8ae:	f043 0204 	orr.w	r2, r3, #4
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f8bc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800f8be:	69bb      	ldr	r3, [r7, #24]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d003      	beq.n	800f8cc <I2C_Slave_ISR_DMA+0x340>
 800f8c4:	69bb      	ldr	r3, [r7, #24]
 800f8c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f8ca:	d11f      	bne.n	800f90c <I2C_Slave_ISR_DMA+0x380>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800f8cc:	7dfb      	ldrb	r3, [r7, #23]
 800f8ce:	2b21      	cmp	r3, #33	@ 0x21
 800f8d0:	d002      	beq.n	800f8d8 <I2C_Slave_ISR_DMA+0x34c>
 800f8d2:	7dfb      	ldrb	r3, [r7, #23]
 800f8d4:	2b29      	cmp	r3, #41	@ 0x29
 800f8d6:	d103      	bne.n	800f8e0 <I2C_Slave_ISR_DMA+0x354>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	2221      	movs	r2, #33	@ 0x21
 800f8dc:	631a      	str	r2, [r3, #48]	@ 0x30
 800f8de:	e008      	b.n	800f8f2 <I2C_Slave_ISR_DMA+0x366>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800f8e0:	7dfb      	ldrb	r3, [r7, #23]
 800f8e2:	2b22      	cmp	r3, #34	@ 0x22
 800f8e4:	d002      	beq.n	800f8ec <I2C_Slave_ISR_DMA+0x360>
 800f8e6:	7dfb      	ldrb	r3, [r7, #23]
 800f8e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8ea:	d102      	bne.n	800f8f2 <I2C_Slave_ISR_DMA+0x366>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	2222      	movs	r2, #34	@ 0x22
 800f8f0:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f8f6:	4619      	mov	r1, r3
 800f8f8:	68f8      	ldr	r0, [r7, #12]
 800f8fa:	f000 fd57 	bl	80103ac <I2C_ITError>
      if (treatdmanack == 1U)
 800f8fe:	e005      	b.n	800f90c <I2C_Slave_ISR_DMA+0x380>
 800f900:	e004      	b.n	800f90c <I2C_Slave_ISR_DMA+0x380>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	2210      	movs	r2, #16
 800f908:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800f90a:	e00f      	b.n	800f92c <I2C_Slave_ISR_DMA+0x3a0>
      if (treatdmanack == 1U)
 800f90c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800f90e:	e00d      	b.n	800f92c <I2C_Slave_ISR_DMA+0x3a0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800f910:	68bb      	ldr	r3, [r7, #8]
 800f912:	f003 0308 	and.w	r3, r3, #8
 800f916:	2b00      	cmp	r3, #0
 800f918:	d008      	beq.n	800f92c <I2C_Slave_ISR_DMA+0x3a0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800f920:	2b00      	cmp	r3, #0
 800f922:	d003      	beq.n	800f92c <I2C_Slave_ISR_DMA+0x3a0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800f924:	68b9      	ldr	r1, [r7, #8]
 800f926:	68f8      	ldr	r0, [r7, #12]
 800f928:	f000 f8b2 	bl	800fa90 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2200      	movs	r2, #0
 800f930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f934:	2300      	movs	r3, #0
}
 800f936:	4618      	mov	r0, r3
 800f938:	3720      	adds	r7, #32
 800f93a:	46bd      	mov	sp, r7
 800f93c:	bd80      	pop	{r7, pc}
 800f93e:	bf00      	nop

0800f940 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b086      	sub	sp, #24
 800f944:	af02      	add	r7, sp, #8
 800f946:	60f8      	str	r0, [r7, #12]
 800f948:	4608      	mov	r0, r1
 800f94a:	4611      	mov	r1, r2
 800f94c:	461a      	mov	r2, r3
 800f94e:	4603      	mov	r3, r0
 800f950:	817b      	strh	r3, [r7, #10]
 800f952:	460b      	mov	r3, r1
 800f954:	813b      	strh	r3, [r7, #8]
 800f956:	4613      	mov	r3, r2
 800f958:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800f95a:	88fb      	ldrh	r3, [r7, #6]
 800f95c:	b2da      	uxtb	r2, r3
 800f95e:	8979      	ldrh	r1, [r7, #10]
 800f960:	4b20      	ldr	r3, [pc, #128]	@ (800f9e4 <I2C_RequestMemoryWrite+0xa4>)
 800f962:	9300      	str	r3, [sp, #0]
 800f964:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f968:	68f8      	ldr	r0, [r7, #12]
 800f96a:	f001 f83b 	bl	80109e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800f96e:	69fa      	ldr	r2, [r7, #28]
 800f970:	69b9      	ldr	r1, [r7, #24]
 800f972:	68f8      	ldr	r0, [r7, #12]
 800f974:	f000 fecc 	bl	8010710 <I2C_WaitOnTXISFlagUntilTimeout>
 800f978:	4603      	mov	r3, r0
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800f97e:	2301      	movs	r3, #1
 800f980:	e02c      	b.n	800f9dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800f982:	88fb      	ldrh	r3, [r7, #6]
 800f984:	2b01      	cmp	r3, #1
 800f986:	d105      	bne.n	800f994 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800f988:	893b      	ldrh	r3, [r7, #8]
 800f98a:	b2da      	uxtb	r2, r3
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	629a      	str	r2, [r3, #40]	@ 0x28
 800f992:	e015      	b.n	800f9c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800f994:	893b      	ldrh	r3, [r7, #8]
 800f996:	0a1b      	lsrs	r3, r3, #8
 800f998:	b29b      	uxth	r3, r3
 800f99a:	b2da      	uxtb	r2, r3
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800f9a2:	69fa      	ldr	r2, [r7, #28]
 800f9a4:	69b9      	ldr	r1, [r7, #24]
 800f9a6:	68f8      	ldr	r0, [r7, #12]
 800f9a8:	f000 feb2 	bl	8010710 <I2C_WaitOnTXISFlagUntilTimeout>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d001      	beq.n	800f9b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	e012      	b.n	800f9dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800f9b6:	893b      	ldrh	r3, [r7, #8]
 800f9b8:	b2da      	uxtb	r2, r3
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800f9c0:	69fb      	ldr	r3, [r7, #28]
 800f9c2:	9300      	str	r3, [sp, #0]
 800f9c4:	69bb      	ldr	r3, [r7, #24]
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	2180      	movs	r1, #128	@ 0x80
 800f9ca:	68f8      	ldr	r0, [r7, #12]
 800f9cc:	f000 fe47 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d001      	beq.n	800f9da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e000      	b.n	800f9dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800f9da:	2300      	movs	r3, #0
}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	3710      	adds	r7, #16
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	bd80      	pop	{r7, pc}
 800f9e4:	80002000 	.word	0x80002000

0800f9e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b086      	sub	sp, #24
 800f9ec:	af02      	add	r7, sp, #8
 800f9ee:	60f8      	str	r0, [r7, #12]
 800f9f0:	4608      	mov	r0, r1
 800f9f2:	4611      	mov	r1, r2
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	817b      	strh	r3, [r7, #10]
 800f9fa:	460b      	mov	r3, r1
 800f9fc:	813b      	strh	r3, [r7, #8]
 800f9fe:	4613      	mov	r3, r2
 800fa00:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800fa02:	88fb      	ldrh	r3, [r7, #6]
 800fa04:	b2da      	uxtb	r2, r3
 800fa06:	8979      	ldrh	r1, [r7, #10]
 800fa08:	4b20      	ldr	r3, [pc, #128]	@ (800fa8c <I2C_RequestMemoryRead+0xa4>)
 800fa0a:	9300      	str	r3, [sp, #0]
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	68f8      	ldr	r0, [r7, #12]
 800fa10:	f000 ffe8 	bl	80109e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800fa14:	69fa      	ldr	r2, [r7, #28]
 800fa16:	69b9      	ldr	r1, [r7, #24]
 800fa18:	68f8      	ldr	r0, [r7, #12]
 800fa1a:	f000 fe79 	bl	8010710 <I2C_WaitOnTXISFlagUntilTimeout>
 800fa1e:	4603      	mov	r3, r0
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d001      	beq.n	800fa28 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800fa24:	2301      	movs	r3, #1
 800fa26:	e02c      	b.n	800fa82 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800fa28:	88fb      	ldrh	r3, [r7, #6]
 800fa2a:	2b01      	cmp	r3, #1
 800fa2c:	d105      	bne.n	800fa3a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800fa2e:	893b      	ldrh	r3, [r7, #8]
 800fa30:	b2da      	uxtb	r2, r3
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	629a      	str	r2, [r3, #40]	@ 0x28
 800fa38:	e015      	b.n	800fa66 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800fa3a:	893b      	ldrh	r3, [r7, #8]
 800fa3c:	0a1b      	lsrs	r3, r3, #8
 800fa3e:	b29b      	uxth	r3, r3
 800fa40:	b2da      	uxtb	r2, r3
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800fa48:	69fa      	ldr	r2, [r7, #28]
 800fa4a:	69b9      	ldr	r1, [r7, #24]
 800fa4c:	68f8      	ldr	r0, [r7, #12]
 800fa4e:	f000 fe5f 	bl	8010710 <I2C_WaitOnTXISFlagUntilTimeout>
 800fa52:	4603      	mov	r3, r0
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d001      	beq.n	800fa5c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800fa58:	2301      	movs	r3, #1
 800fa5a:	e012      	b.n	800fa82 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800fa5c:	893b      	ldrh	r3, [r7, #8]
 800fa5e:	b2da      	uxtb	r2, r3
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800fa66:	69fb      	ldr	r3, [r7, #28]
 800fa68:	9300      	str	r3, [sp, #0]
 800fa6a:	69bb      	ldr	r3, [r7, #24]
 800fa6c:	2200      	movs	r2, #0
 800fa6e:	2140      	movs	r1, #64	@ 0x40
 800fa70:	68f8      	ldr	r0, [r7, #12]
 800fa72:	f000 fdf4 	bl	801065e <I2C_WaitOnFlagUntilTimeout>
 800fa76:	4603      	mov	r3, r0
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d001      	beq.n	800fa80 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800fa7c:	2301      	movs	r3, #1
 800fa7e:	e000      	b.n	800fa82 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800fa80:	2300      	movs	r3, #0
}
 800fa82:	4618      	mov	r0, r3
 800fa84:	3710      	adds	r7, #16
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}
 800fa8a:	bf00      	nop
 800fa8c:	80002000 	.word	0x80002000

0800fa90 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b084      	sub	sp, #16
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
 800fa98:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800faa0:	b2db      	uxtb	r3, r3
 800faa2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800faa6:	2b28      	cmp	r3, #40	@ 0x28
 800faa8:	d16a      	bne.n	800fb80 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	699b      	ldr	r3, [r3, #24]
 800fab0:	0c1b      	lsrs	r3, r3, #16
 800fab2:	b2db      	uxtb	r3, r3
 800fab4:	f003 0301 	and.w	r3, r3, #1
 800fab8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	699b      	ldr	r3, [r3, #24]
 800fac0:	0c1b      	lsrs	r3, r3, #16
 800fac2:	b29b      	uxth	r3, r3
 800fac4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800fac8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	689b      	ldr	r3, [r3, #8]
 800fad0:	b29b      	uxth	r3, r3
 800fad2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fad6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	68db      	ldr	r3, [r3, #12]
 800fade:	b29b      	uxth	r3, r3
 800fae0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800fae4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	68db      	ldr	r3, [r3, #12]
 800faea:	2b02      	cmp	r3, #2
 800faec:	d138      	bne.n	800fb60 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800faee:	897b      	ldrh	r3, [r7, #10]
 800faf0:	09db      	lsrs	r3, r3, #7
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	89bb      	ldrh	r3, [r7, #12]
 800faf6:	4053      	eors	r3, r2
 800faf8:	b29b      	uxth	r3, r3
 800fafa:	f003 0306 	and.w	r3, r3, #6
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d11c      	bne.n	800fb3c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800fb02:	897b      	ldrh	r3, [r7, #10]
 800fb04:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb0a:	1c5a      	adds	r2, r3, #1
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb14:	2b02      	cmp	r3, #2
 800fb16:	d13b      	bne.n	800fb90 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	2208      	movs	r2, #8
 800fb24:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	2200      	movs	r2, #0
 800fb2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800fb2e:	89ba      	ldrh	r2, [r7, #12]
 800fb30:	7bfb      	ldrb	r3, [r7, #15]
 800fb32:	4619      	mov	r1, r3
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f7ff f8c3 	bl	800ecc0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800fb3a:	e029      	b.n	800fb90 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800fb3c:	893b      	ldrh	r3, [r7, #8]
 800fb3e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800fb40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800fb44:	6878      	ldr	r0, [r7, #4]
 800fb46:	f001 f803 	bl	8010b50 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800fb52:	89ba      	ldrh	r2, [r7, #12]
 800fb54:	7bfb      	ldrb	r3, [r7, #15]
 800fb56:	4619      	mov	r1, r3
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	f7ff f8b1 	bl	800ecc0 <HAL_I2C_AddrCallback>
}
 800fb5e:	e017      	b.n	800fb90 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800fb60:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800fb64:	6878      	ldr	r0, [r7, #4]
 800fb66:	f000 fff3 	bl	8010b50 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800fb72:	89ba      	ldrh	r2, [r7, #12]
 800fb74:	7bfb      	ldrb	r3, [r7, #15]
 800fb76:	4619      	mov	r1, r3
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f7ff f8a1 	bl	800ecc0 <HAL_I2C_AddrCallback>
}
 800fb7e:	e007      	b.n	800fb90 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	2208      	movs	r2, #8
 800fb86:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800fb90:	bf00      	nop
 800fb92:	3710      	adds	r7, #16
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b082      	sub	sp, #8
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	2200      	movs	r2, #0
 800fba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fbae:	b2db      	uxtb	r3, r3
 800fbb0:	2b21      	cmp	r3, #33	@ 0x21
 800fbb2:	d115      	bne.n	800fbe0 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2220      	movs	r2, #32
 800fbb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	2211      	movs	r2, #17
 800fbc0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	2200      	movs	r2, #0
 800fbc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800fbc8:	2101      	movs	r1, #1
 800fbca:	6878      	ldr	r0, [r7, #4]
 800fbcc:	f000 ffc0 	bl	8010b50 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800fbd8:	6878      	ldr	r0, [r7, #4]
 800fbda:	f7ff f849 	bl	800ec70 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800fbde:	e014      	b.n	800fc0a <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2220      	movs	r2, #32
 800fbe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2212      	movs	r2, #18
 800fbec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800fbf4:	2102      	movs	r1, #2
 800fbf6:	6878      	ldr	r0, [r7, #4]
 800fbf8:	f000 ffaa 	bl	8010b50 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	2200      	movs	r2, #0
 800fc00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f7ff f83d 	bl	800ec84 <HAL_I2C_MasterRxCpltCallback>
}
 800fc0a:	bf00      	nop
 800fc0c:	3708      	adds	r7, #8
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bd80      	pop	{r7, pc}

0800fc12 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800fc12:	b580      	push	{r7, lr}
 800fc14:	b084      	sub	sp, #16
 800fc16:	af00      	add	r7, sp, #0
 800fc18:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	2200      	movs	r2, #0
 800fc26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d008      	beq.n	800fc46 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	681a      	ldr	r2, [r3, #0]
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800fc42:	601a      	str	r2, [r3, #0]
 800fc44:	e00c      	b.n	800fc60 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d007      	beq.n	800fc60 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	681a      	ldr	r2, [r3, #0]
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800fc5e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fc66:	b2db      	uxtb	r3, r3
 800fc68:	2b29      	cmp	r3, #41	@ 0x29
 800fc6a:	d112      	bne.n	800fc92 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	2228      	movs	r2, #40	@ 0x28
 800fc70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2221      	movs	r2, #33	@ 0x21
 800fc78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800fc7a:	2101      	movs	r1, #1
 800fc7c:	6878      	ldr	r0, [r7, #4]
 800fc7e:	f000 ff67 	bl	8010b50 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2200      	movs	r2, #0
 800fc86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f7ff f804 	bl	800ec98 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800fc90:	e017      	b.n	800fcc2 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fc98:	b2db      	uxtb	r3, r3
 800fc9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc9c:	d111      	bne.n	800fcc2 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2228      	movs	r2, #40	@ 0x28
 800fca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	2222      	movs	r2, #34	@ 0x22
 800fcaa:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800fcac:	2102      	movs	r1, #2
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f000 ff4e 	bl	8010b50 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800fcbc:	6878      	ldr	r0, [r7, #4]
 800fcbe:	f7fe fff5 	bl	800ecac <HAL_I2C_SlaveRxCpltCallback>
}
 800fcc2:	bf00      	nop
 800fcc4:	3710      	adds	r7, #16
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	bd80      	pop	{r7, pc}
	...

0800fccc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b086      	sub	sp, #24
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800fcd6:	683b      	ldr	r3, [r7, #0]
 800fcd8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	2220      	movs	r2, #32
 800fce0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fce8:	b2db      	uxtb	r3, r3
 800fcea:	2b21      	cmp	r3, #33	@ 0x21
 800fcec:	d107      	bne.n	800fcfe <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800fcee:	2101      	movs	r1, #1
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f000 ff2d 	bl	8010b50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2211      	movs	r2, #17
 800fcfa:	631a      	str	r2, [r3, #48]	@ 0x30
 800fcfc:	e00c      	b.n	800fd18 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fd04:	b2db      	uxtb	r3, r3
 800fd06:	2b22      	cmp	r3, #34	@ 0x22
 800fd08:	d106      	bne.n	800fd18 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800fd0a:	2102      	movs	r1, #2
 800fd0c:	6878      	ldr	r0, [r7, #4]
 800fd0e:	f000 ff1f 	bl	8010b50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2212      	movs	r2, #18
 800fd16:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	6859      	ldr	r1, [r3, #4]
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681a      	ldr	r2, [r3, #0]
 800fd22:	4b4c      	ldr	r3, [pc, #304]	@ (800fe54 <I2C_ITMasterCplt+0x188>)
 800fd24:	400b      	ands	r3, r1
 800fd26:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	4a49      	ldr	r2, [pc, #292]	@ (800fe58 <I2C_ITMasterCplt+0x18c>)
 800fd32:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800fd34:	697b      	ldr	r3, [r7, #20]
 800fd36:	f003 0310 	and.w	r3, r3, #16
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d009      	beq.n	800fd52 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	2210      	movs	r2, #16
 800fd44:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd4a:	f043 0204 	orr.w	r2, r3, #4
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fd58:	b2db      	uxtb	r3, r3
 800fd5a:	2b60      	cmp	r3, #96	@ 0x60
 800fd5c:	d10a      	bne.n	800fd74 <I2C_ITMasterCplt+0xa8>
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	f003 0304 	and.w	r3, r3, #4
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d005      	beq.n	800fd74 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd6e:	b2db      	uxtb	r3, r3
 800fd70:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800fd72:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f000 fc30 	bl	80105da <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd7e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fd86:	b2db      	uxtb	r3, r3
 800fd88:	2b60      	cmp	r3, #96	@ 0x60
 800fd8a:	d002      	beq.n	800fd92 <I2C_ITMasterCplt+0xc6>
 800fd8c:	693b      	ldr	r3, [r7, #16]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d006      	beq.n	800fda0 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd96:	4619      	mov	r1, r3
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f000 fb07 	bl	80103ac <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800fd9e:	e054      	b.n	800fe4a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fda6:	b2db      	uxtb	r3, r3
 800fda8:	2b21      	cmp	r3, #33	@ 0x21
 800fdaa:	d124      	bne.n	800fdf6 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2220      	movs	r2, #32
 800fdb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2200      	movs	r2, #0
 800fdb8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fdc0:	b2db      	uxtb	r3, r3
 800fdc2:	2b40      	cmp	r3, #64	@ 0x40
 800fdc4:	d10b      	bne.n	800fdde <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f7fe ff8a 	bl	800ecf0 <HAL_I2C_MemTxCpltCallback>
}
 800fddc:	e035      	b.n	800fe4a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	2200      	movs	r2, #0
 800fde2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	2200      	movs	r2, #0
 800fdea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800fdee:	6878      	ldr	r0, [r7, #4]
 800fdf0:	f7fe ff3e 	bl	800ec70 <HAL_I2C_MasterTxCpltCallback>
}
 800fdf4:	e029      	b.n	800fe4a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fdfc:	b2db      	uxtb	r3, r3
 800fdfe:	2b22      	cmp	r3, #34	@ 0x22
 800fe00:	d123      	bne.n	800fe4a <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2220      	movs	r2, #32
 800fe06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fe16:	b2db      	uxtb	r3, r3
 800fe18:	2b40      	cmp	r3, #64	@ 0x40
 800fe1a:	d10b      	bne.n	800fe34 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	2200      	movs	r2, #0
 800fe20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	2200      	movs	r2, #0
 800fe28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800fe2c:	6878      	ldr	r0, [r7, #4]
 800fe2e:	f7f6 fa53 	bl	80062d8 <HAL_I2C_MemRxCpltCallback>
}
 800fe32:	e00a      	b.n	800fe4a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2200      	movs	r2, #0
 800fe38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	2200      	movs	r2, #0
 800fe40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800fe44:	6878      	ldr	r0, [r7, #4]
 800fe46:	f7fe ff1d 	bl	800ec84 <HAL_I2C_MasterRxCpltCallback>
}
 800fe4a:	bf00      	nop
 800fe4c:	3718      	adds	r7, #24
 800fe4e:	46bd      	mov	sp, r7
 800fe50:	bd80      	pop	{r7, pc}
 800fe52:	bf00      	nop
 800fe54:	fe00e800 	.word	0xfe00e800
 800fe58:	ffff0000 	.word	0xffff0000

0800fe5c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b086      	sub	sp, #24
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
 800fe64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe76:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fe7e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	2220      	movs	r2, #32
 800fe86:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800fe88:	7afb      	ldrb	r3, [r7, #11]
 800fe8a:	2b21      	cmp	r3, #33	@ 0x21
 800fe8c:	d002      	beq.n	800fe94 <I2C_ITSlaveCplt+0x38>
 800fe8e:	7afb      	ldrb	r3, [r7, #11]
 800fe90:	2b29      	cmp	r3, #41	@ 0x29
 800fe92:	d108      	bne.n	800fea6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800fe94:	f248 0101 	movw	r1, #32769	@ 0x8001
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f000 fe59 	bl	8010b50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2221      	movs	r2, #33	@ 0x21
 800fea2:	631a      	str	r2, [r3, #48]	@ 0x30
 800fea4:	e019      	b.n	800feda <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800fea6:	7afb      	ldrb	r3, [r7, #11]
 800fea8:	2b22      	cmp	r3, #34	@ 0x22
 800feaa:	d002      	beq.n	800feb2 <I2C_ITSlaveCplt+0x56>
 800feac:	7afb      	ldrb	r3, [r7, #11]
 800feae:	2b2a      	cmp	r3, #42	@ 0x2a
 800feb0:	d108      	bne.n	800fec4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800feb2:	f248 0102 	movw	r1, #32770	@ 0x8002
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f000 fe4a 	bl	8010b50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	2222      	movs	r2, #34	@ 0x22
 800fec0:	631a      	str	r2, [r3, #48]	@ 0x30
 800fec2:	e00a      	b.n	800feda <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800fec4:	7afb      	ldrb	r3, [r7, #11]
 800fec6:	2b28      	cmp	r3, #40	@ 0x28
 800fec8:	d107      	bne.n	800feda <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800feca:	f248 0103 	movw	r1, #32771	@ 0x8003
 800fece:	6878      	ldr	r0, [r7, #4]
 800fed0:	f000 fe3e 	bl	8010b50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2200      	movs	r2, #0
 800fed8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	685a      	ldr	r2, [r3, #4]
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800fee8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	6859      	ldr	r1, [r3, #4]
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681a      	ldr	r2, [r3, #0]
 800fef4:	4b7f      	ldr	r3, [pc, #508]	@ (80100f4 <I2C_ITSlaveCplt+0x298>)
 800fef6:	400b      	ands	r3, r1
 800fef8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f000 fb6d 	bl	80105da <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ff00:	693b      	ldr	r3, [r7, #16]
 800ff02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d07a      	beq.n	8010000 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	681a      	ldr	r2, [r3, #0]
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ff18:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	f000 8111 	beq.w	8010146 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	4a73      	ldr	r2, [pc, #460]	@ (80100f8 <I2C_ITSlaveCplt+0x29c>)
 800ff2c:	4293      	cmp	r3, r2
 800ff2e:	d059      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	4a71      	ldr	r2, [pc, #452]	@ (80100fc <I2C_ITSlaveCplt+0x2a0>)
 800ff38:	4293      	cmp	r3, r2
 800ff3a:	d053      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4a6f      	ldr	r2, [pc, #444]	@ (8010100 <I2C_ITSlaveCplt+0x2a4>)
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d04d      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	4a6d      	ldr	r2, [pc, #436]	@ (8010104 <I2C_ITSlaveCplt+0x2a8>)
 800ff50:	4293      	cmp	r3, r2
 800ff52:	d047      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	4a6b      	ldr	r2, [pc, #428]	@ (8010108 <I2C_ITSlaveCplt+0x2ac>)
 800ff5c:	4293      	cmp	r3, r2
 800ff5e:	d041      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	4a69      	ldr	r2, [pc, #420]	@ (801010c <I2C_ITSlaveCplt+0x2b0>)
 800ff68:	4293      	cmp	r3, r2
 800ff6a:	d03b      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	4a67      	ldr	r2, [pc, #412]	@ (8010110 <I2C_ITSlaveCplt+0x2b4>)
 800ff74:	4293      	cmp	r3, r2
 800ff76:	d035      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	4a65      	ldr	r2, [pc, #404]	@ (8010114 <I2C_ITSlaveCplt+0x2b8>)
 800ff80:	4293      	cmp	r3, r2
 800ff82:	d02f      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	4a63      	ldr	r2, [pc, #396]	@ (8010118 <I2C_ITSlaveCplt+0x2bc>)
 800ff8c:	4293      	cmp	r3, r2
 800ff8e:	d029      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	4a61      	ldr	r2, [pc, #388]	@ (801011c <I2C_ITSlaveCplt+0x2c0>)
 800ff98:	4293      	cmp	r3, r2
 800ff9a:	d023      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	4a5f      	ldr	r2, [pc, #380]	@ (8010120 <I2C_ITSlaveCplt+0x2c4>)
 800ffa4:	4293      	cmp	r3, r2
 800ffa6:	d01d      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	4a5d      	ldr	r2, [pc, #372]	@ (8010124 <I2C_ITSlaveCplt+0x2c8>)
 800ffb0:	4293      	cmp	r3, r2
 800ffb2:	d017      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	4a5b      	ldr	r2, [pc, #364]	@ (8010128 <I2C_ITSlaveCplt+0x2cc>)
 800ffbc:	4293      	cmp	r3, r2
 800ffbe:	d011      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	4a59      	ldr	r2, [pc, #356]	@ (801012c <I2C_ITSlaveCplt+0x2d0>)
 800ffc8:	4293      	cmp	r3, r2
 800ffca:	d00b      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	4a57      	ldr	r2, [pc, #348]	@ (8010130 <I2C_ITSlaveCplt+0x2d4>)
 800ffd4:	4293      	cmp	r3, r2
 800ffd6:	d005      	beq.n	800ffe4 <I2C_ITSlaveCplt+0x188>
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	4a55      	ldr	r2, [pc, #340]	@ (8010134 <I2C_ITSlaveCplt+0x2d8>)
 800ffe0:	4293      	cmp	r3, r2
 800ffe2:	d105      	bne.n	800fff0 <I2C_ITSlaveCplt+0x194>
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	685b      	ldr	r3, [r3, #4]
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	e004      	b.n	800fffa <I2C_ITSlaveCplt+0x19e>
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	685b      	ldr	r3, [r3, #4]
 800fff8:	b29b      	uxth	r3, r3
 800fffa:	687a      	ldr	r2, [r7, #4]
 800fffc:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800fffe:	e0a2      	b.n	8010146 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8010000:	693b      	ldr	r3, [r7, #16]
 8010002:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010006:	2b00      	cmp	r3, #0
 8010008:	f000 809d 	beq.w	8010146 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	681a      	ldr	r2, [r3, #0]
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801001a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010020:	2b00      	cmp	r3, #0
 8010022:	f000 8090 	beq.w	8010146 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	4a32      	ldr	r2, [pc, #200]	@ (80100f8 <I2C_ITSlaveCplt+0x29c>)
 801002e:	4293      	cmp	r3, r2
 8010030:	d059      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	4a30      	ldr	r2, [pc, #192]	@ (80100fc <I2C_ITSlaveCplt+0x2a0>)
 801003a:	4293      	cmp	r3, r2
 801003c:	d053      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	4a2e      	ldr	r2, [pc, #184]	@ (8010100 <I2C_ITSlaveCplt+0x2a4>)
 8010046:	4293      	cmp	r3, r2
 8010048:	d04d      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	4a2c      	ldr	r2, [pc, #176]	@ (8010104 <I2C_ITSlaveCplt+0x2a8>)
 8010052:	4293      	cmp	r3, r2
 8010054:	d047      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	4a2a      	ldr	r2, [pc, #168]	@ (8010108 <I2C_ITSlaveCplt+0x2ac>)
 801005e:	4293      	cmp	r3, r2
 8010060:	d041      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	4a28      	ldr	r2, [pc, #160]	@ (801010c <I2C_ITSlaveCplt+0x2b0>)
 801006a:	4293      	cmp	r3, r2
 801006c:	d03b      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	4a26      	ldr	r2, [pc, #152]	@ (8010110 <I2C_ITSlaveCplt+0x2b4>)
 8010076:	4293      	cmp	r3, r2
 8010078:	d035      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	4a24      	ldr	r2, [pc, #144]	@ (8010114 <I2C_ITSlaveCplt+0x2b8>)
 8010082:	4293      	cmp	r3, r2
 8010084:	d02f      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	4a22      	ldr	r2, [pc, #136]	@ (8010118 <I2C_ITSlaveCplt+0x2bc>)
 801008e:	4293      	cmp	r3, r2
 8010090:	d029      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	4a20      	ldr	r2, [pc, #128]	@ (801011c <I2C_ITSlaveCplt+0x2c0>)
 801009a:	4293      	cmp	r3, r2
 801009c:	d023      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	4a1e      	ldr	r2, [pc, #120]	@ (8010120 <I2C_ITSlaveCplt+0x2c4>)
 80100a6:	4293      	cmp	r3, r2
 80100a8:	d01d      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	4a1c      	ldr	r2, [pc, #112]	@ (8010124 <I2C_ITSlaveCplt+0x2c8>)
 80100b2:	4293      	cmp	r3, r2
 80100b4:	d017      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	4a1a      	ldr	r2, [pc, #104]	@ (8010128 <I2C_ITSlaveCplt+0x2cc>)
 80100be:	4293      	cmp	r3, r2
 80100c0:	d011      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	4a18      	ldr	r2, [pc, #96]	@ (801012c <I2C_ITSlaveCplt+0x2d0>)
 80100ca:	4293      	cmp	r3, r2
 80100cc:	d00b      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	4a16      	ldr	r2, [pc, #88]	@ (8010130 <I2C_ITSlaveCplt+0x2d4>)
 80100d6:	4293      	cmp	r3, r2
 80100d8:	d005      	beq.n	80100e6 <I2C_ITSlaveCplt+0x28a>
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	4a14      	ldr	r2, [pc, #80]	@ (8010134 <I2C_ITSlaveCplt+0x2d8>)
 80100e2:	4293      	cmp	r3, r2
 80100e4:	d128      	bne.n	8010138 <I2C_ITSlaveCplt+0x2dc>
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	685b      	ldr	r3, [r3, #4]
 80100ee:	b29b      	uxth	r3, r3
 80100f0:	e027      	b.n	8010142 <I2C_ITSlaveCplt+0x2e6>
 80100f2:	bf00      	nop
 80100f4:	fe00e800 	.word	0xfe00e800
 80100f8:	40020010 	.word	0x40020010
 80100fc:	40020028 	.word	0x40020028
 8010100:	40020040 	.word	0x40020040
 8010104:	40020058 	.word	0x40020058
 8010108:	40020070 	.word	0x40020070
 801010c:	40020088 	.word	0x40020088
 8010110:	400200a0 	.word	0x400200a0
 8010114:	400200b8 	.word	0x400200b8
 8010118:	40020410 	.word	0x40020410
 801011c:	40020428 	.word	0x40020428
 8010120:	40020440 	.word	0x40020440
 8010124:	40020458 	.word	0x40020458
 8010128:	40020470 	.word	0x40020470
 801012c:	40020488 	.word	0x40020488
 8010130:	400204a0 	.word	0x400204a0
 8010134:	400204b8 	.word	0x400204b8
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	685b      	ldr	r3, [r3, #4]
 8010140:	b29b      	uxth	r3, r3
 8010142:	687a      	ldr	r2, [r7, #4]
 8010144:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8010146:	697b      	ldr	r3, [r7, #20]
 8010148:	f003 0304 	and.w	r3, r3, #4
 801014c:	2b00      	cmp	r3, #0
 801014e:	d020      	beq.n	8010192 <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8010150:	697b      	ldr	r3, [r7, #20]
 8010152:	f023 0304 	bic.w	r3, r3, #4
 8010156:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010162:	b2d2      	uxtb	r2, r2
 8010164:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801016a:	1c5a      	adds	r2, r3, #1
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010174:	2b00      	cmp	r3, #0
 8010176:	d00c      	beq.n	8010192 <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801017c:	3b01      	subs	r3, #1
 801017e:	b29a      	uxth	r2, r3
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010188:	b29b      	uxth	r3, r3
 801018a:	3b01      	subs	r3, #1
 801018c:	b29a      	uxth	r2, r3
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010196:	b29b      	uxth	r3, r3
 8010198:	2b00      	cmp	r3, #0
 801019a:	d005      	beq.n	80101a8 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101a0:	f043 0204 	orr.w	r2, r3, #4
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80101a8:	697b      	ldr	r3, [r7, #20]
 80101aa:	f003 0310 	and.w	r3, r3, #16
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d049      	beq.n	8010246 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80101b2:	693b      	ldr	r3, [r7, #16]
 80101b4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d044      	beq.n	8010246 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80101c0:	b29b      	uxth	r3, r3
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d128      	bne.n	8010218 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80101cc:	b2db      	uxtb	r3, r3
 80101ce:	2b28      	cmp	r3, #40	@ 0x28
 80101d0:	d108      	bne.n	80101e4 <I2C_ITSlaveCplt+0x388>
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80101d8:	d104      	bne.n	80101e4 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80101da:	6979      	ldr	r1, [r7, #20]
 80101dc:	6878      	ldr	r0, [r7, #4]
 80101de:	f000 f891 	bl	8010304 <I2C_ITListenCplt>
 80101e2:	e030      	b.n	8010246 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80101ea:	b2db      	uxtb	r3, r3
 80101ec:	2b29      	cmp	r3, #41	@ 0x29
 80101ee:	d10e      	bne.n	801020e <I2C_ITSlaveCplt+0x3b2>
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80101f6:	d00a      	beq.n	801020e <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	2210      	movs	r2, #16
 80101fe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8010200:	6878      	ldr	r0, [r7, #4]
 8010202:	f000 f9ea 	bl	80105da <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8010206:	6878      	ldr	r0, [r7, #4]
 8010208:	f7ff fd03 	bl	800fc12 <I2C_ITSlaveSeqCplt>
 801020c:	e01b      	b.n	8010246 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	2210      	movs	r2, #16
 8010214:	61da      	str	r2, [r3, #28]
 8010216:	e016      	b.n	8010246 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	2210      	movs	r2, #16
 801021e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010224:	f043 0204 	orr.w	r2, r3, #4
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d003      	beq.n	801023a <I2C_ITSlaveCplt+0x3de>
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010238:	d105      	bne.n	8010246 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801023e:	4619      	mov	r1, r3
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f000 f8b3 	bl	80103ac <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	2200      	movs	r2, #0
 801024a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2200      	movs	r2, #0
 8010252:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010258:	2b00      	cmp	r3, #0
 801025a:	d010      	beq.n	801027e <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010260:	4619      	mov	r1, r3
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f000 f8a2 	bl	80103ac <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801026e:	b2db      	uxtb	r3, r3
 8010270:	2b28      	cmp	r3, #40	@ 0x28
 8010272:	d141      	bne.n	80102f8 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8010274:	6979      	ldr	r1, [r7, #20]
 8010276:	6878      	ldr	r0, [r7, #4]
 8010278:	f000 f844 	bl	8010304 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 801027c:	e03c      	b.n	80102f8 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010282:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8010286:	d014      	beq.n	80102b2 <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8010288:	6878      	ldr	r0, [r7, #4]
 801028a:	f7ff fcc2 	bl	800fc12 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	4a1b      	ldr	r2, [pc, #108]	@ (8010300 <I2C_ITSlaveCplt+0x4a4>)
 8010292:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	2220      	movs	r2, #32
 8010298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2200      	movs	r2, #0
 80102a0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2200      	movs	r2, #0
 80102a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80102aa:	6878      	ldr	r0, [r7, #4]
 80102ac:	f7fe fd16 	bl	800ecdc <HAL_I2C_ListenCpltCallback>
}
 80102b0:	e022      	b.n	80102f8 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	2b22      	cmp	r3, #34	@ 0x22
 80102bc:	d10e      	bne.n	80102dc <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2220      	movs	r2, #32
 80102c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2200      	movs	r2, #0
 80102ca:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2200      	movs	r2, #0
 80102d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80102d4:	6878      	ldr	r0, [r7, #4]
 80102d6:	f7fe fce9 	bl	800ecac <HAL_I2C_SlaveRxCpltCallback>
}
 80102da:	e00d      	b.n	80102f8 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	2220      	movs	r2, #32
 80102e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2200      	movs	r2, #0
 80102e8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	2200      	movs	r2, #0
 80102ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80102f2:	6878      	ldr	r0, [r7, #4]
 80102f4:	f7fe fcd0 	bl	800ec98 <HAL_I2C_SlaveTxCpltCallback>
}
 80102f8:	bf00      	nop
 80102fa:	3718      	adds	r7, #24
 80102fc:	46bd      	mov	sp, r7
 80102fe:	bd80      	pop	{r7, pc}
 8010300:	ffff0000 	.word	0xffff0000

08010304 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	4a25      	ldr	r2, [pc, #148]	@ (80103a8 <I2C_ITListenCplt+0xa4>)
 8010312:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	2200      	movs	r2, #0
 8010318:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	2220      	movs	r2, #32
 801031e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2200      	movs	r2, #0
 8010326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	2200      	movs	r2, #0
 801032e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8010330:	683b      	ldr	r3, [r7, #0]
 8010332:	f003 0304 	and.w	r3, r3, #4
 8010336:	2b00      	cmp	r3, #0
 8010338:	d022      	beq.n	8010380 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010344:	b2d2      	uxtb	r2, r2
 8010346:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801034c:	1c5a      	adds	r2, r3, #1
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010356:	2b00      	cmp	r3, #0
 8010358:	d012      	beq.n	8010380 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801035e:	3b01      	subs	r3, #1
 8010360:	b29a      	uxth	r2, r3
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801036a:	b29b      	uxth	r3, r3
 801036c:	3b01      	subs	r3, #1
 801036e:	b29a      	uxth	r2, r3
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010378:	f043 0204 	orr.w	r2, r3, #4
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8010380:	f248 0103 	movw	r1, #32771	@ 0x8003
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	f000 fbe3 	bl	8010b50 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	2210      	movs	r2, #16
 8010390:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	2200      	movs	r2, #0
 8010396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f7fe fc9e 	bl	800ecdc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80103a0:	bf00      	nop
 80103a2:	3708      	adds	r7, #8
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}
 80103a8:	ffff0000 	.word	0xffff0000

080103ac <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	b084      	sub	sp, #16
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
 80103b4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80103bc:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	2200      	movs	r2, #0
 80103c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	4a6d      	ldr	r2, [pc, #436]	@ (8010580 <I2C_ITError+0x1d4>)
 80103ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2200      	movs	r2, #0
 80103d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	431a      	orrs	r2, r3
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80103de:	7bfb      	ldrb	r3, [r7, #15]
 80103e0:	2b28      	cmp	r3, #40	@ 0x28
 80103e2:	d005      	beq.n	80103f0 <I2C_ITError+0x44>
 80103e4:	7bfb      	ldrb	r3, [r7, #15]
 80103e6:	2b29      	cmp	r3, #41	@ 0x29
 80103e8:	d002      	beq.n	80103f0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80103ea:	7bfb      	ldrb	r3, [r7, #15]
 80103ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80103ee:	d10b      	bne.n	8010408 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80103f0:	2103      	movs	r1, #3
 80103f2:	6878      	ldr	r0, [r7, #4]
 80103f4:	f000 fbac 	bl	8010b50 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	2228      	movs	r2, #40	@ 0x28
 80103fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	4a60      	ldr	r2, [pc, #384]	@ (8010584 <I2C_ITError+0x1d8>)
 8010404:	635a      	str	r2, [r3, #52]	@ 0x34
 8010406:	e030      	b.n	801046a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8010408:	f248 0103 	movw	r1, #32771	@ 0x8003
 801040c:	6878      	ldr	r0, [r7, #4]
 801040e:	f000 fb9f 	bl	8010b50 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f000 f8e1 	bl	80105da <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801041e:	b2db      	uxtb	r3, r3
 8010420:	2b60      	cmp	r3, #96	@ 0x60
 8010422:	d01f      	beq.n	8010464 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	2220      	movs	r2, #32
 8010428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	699b      	ldr	r3, [r3, #24]
 8010432:	f003 0320 	and.w	r3, r3, #32
 8010436:	2b20      	cmp	r3, #32
 8010438:	d114      	bne.n	8010464 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	699b      	ldr	r3, [r3, #24]
 8010440:	f003 0310 	and.w	r3, r3, #16
 8010444:	2b10      	cmp	r3, #16
 8010446:	d109      	bne.n	801045c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	2210      	movs	r2, #16
 801044e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010454:	f043 0204 	orr.w	r2, r3, #4
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	2220      	movs	r2, #32
 8010462:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	2200      	movs	r2, #0
 8010468:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801046e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010474:	2b00      	cmp	r3, #0
 8010476:	d039      	beq.n	80104ec <I2C_ITError+0x140>
 8010478:	68bb      	ldr	r3, [r7, #8]
 801047a:	2b11      	cmp	r3, #17
 801047c:	d002      	beq.n	8010484 <I2C_ITError+0xd8>
 801047e:	68bb      	ldr	r3, [r7, #8]
 8010480:	2b21      	cmp	r3, #33	@ 0x21
 8010482:	d133      	bne.n	80104ec <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801048e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010492:	d107      	bne.n	80104a4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	681a      	ldr	r2, [r3, #0]
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80104a2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7fd f9f7 	bl	800d89c <HAL_DMA_GetState>
 80104ae:	4603      	mov	r3, r0
 80104b0:	2b01      	cmp	r3, #1
 80104b2:	d017      	beq.n	80104e4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104b8:	4a33      	ldr	r2, [pc, #204]	@ (8010588 <I2C_ITError+0x1dc>)
 80104ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	2200      	movs	r2, #0
 80104c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104c8:	4618      	mov	r0, r3
 80104ca:	f7fc f877 	bl	800c5bc <HAL_DMA_Abort_IT>
 80104ce:	4603      	mov	r3, r0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d04d      	beq.n	8010570 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104da:	687a      	ldr	r2, [r7, #4]
 80104dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80104de:	4610      	mov	r0, r2
 80104e0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80104e2:	e045      	b.n	8010570 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80104e4:	6878      	ldr	r0, [r7, #4]
 80104e6:	f000 f851 	bl	801058c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80104ea:	e041      	b.n	8010570 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d039      	beq.n	8010568 <I2C_ITError+0x1bc>
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	2b12      	cmp	r3, #18
 80104f8:	d002      	beq.n	8010500 <I2C_ITError+0x154>
 80104fa:	68bb      	ldr	r3, [r7, #8]
 80104fc:	2b22      	cmp	r3, #34	@ 0x22
 80104fe:	d133      	bne.n	8010568 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801050a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801050e:	d107      	bne.n	8010520 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	681a      	ldr	r2, [r3, #0]
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801051e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010524:	4618      	mov	r0, r3
 8010526:	f7fd f9b9 	bl	800d89c <HAL_DMA_GetState>
 801052a:	4603      	mov	r3, r0
 801052c:	2b01      	cmp	r3, #1
 801052e:	d017      	beq.n	8010560 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010534:	4a14      	ldr	r2, [pc, #80]	@ (8010588 <I2C_ITError+0x1dc>)
 8010536:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	2200      	movs	r2, #0
 801053c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010544:	4618      	mov	r0, r3
 8010546:	f7fc f839 	bl	800c5bc <HAL_DMA_Abort_IT>
 801054a:	4603      	mov	r3, r0
 801054c:	2b00      	cmp	r3, #0
 801054e:	d011      	beq.n	8010574 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010556:	687a      	ldr	r2, [r7, #4]
 8010558:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801055a:	4610      	mov	r0, r2
 801055c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 801055e:	e009      	b.n	8010574 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8010560:	6878      	ldr	r0, [r7, #4]
 8010562:	f000 f813 	bl	801058c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010566:	e005      	b.n	8010574 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8010568:	6878      	ldr	r0, [r7, #4]
 801056a:	f000 f80f 	bl	801058c <I2C_TreatErrorCallback>
  }
}
 801056e:	e002      	b.n	8010576 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8010570:	bf00      	nop
 8010572:	e000      	b.n	8010576 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010574:	bf00      	nop
}
 8010576:	bf00      	nop
 8010578:	3710      	adds	r7, #16
 801057a:	46bd      	mov	sp, r7
 801057c:	bd80      	pop	{r7, pc}
 801057e:	bf00      	nop
 8010580:	ffff0000 	.word	0xffff0000
 8010584:	0800ef79 	.word	0x0800ef79
 8010588:	08010623 	.word	0x08010623

0801058c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b082      	sub	sp, #8
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801059a:	b2db      	uxtb	r3, r3
 801059c:	2b60      	cmp	r3, #96	@ 0x60
 801059e:	d10e      	bne.n	80105be <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	2220      	movs	r2, #32
 80105a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	2200      	movs	r2, #0
 80105ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	2200      	movs	r2, #0
 80105b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80105b6:	6878      	ldr	r0, [r7, #4]
 80105b8:	f7fe fbae 	bl	800ed18 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80105bc:	e009      	b.n	80105d2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	2200      	movs	r2, #0
 80105c2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2200      	movs	r2, #0
 80105c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80105cc:	6878      	ldr	r0, [r7, #4]
 80105ce:	f7fe fb99 	bl	800ed04 <HAL_I2C_ErrorCallback>
}
 80105d2:	bf00      	nop
 80105d4:	3708      	adds	r7, #8
 80105d6:	46bd      	mov	sp, r7
 80105d8:	bd80      	pop	{r7, pc}

080105da <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80105da:	b480      	push	{r7}
 80105dc:	b083      	sub	sp, #12
 80105de:	af00      	add	r7, sp, #0
 80105e0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	699b      	ldr	r3, [r3, #24]
 80105e8:	f003 0302 	and.w	r3, r3, #2
 80105ec:	2b02      	cmp	r3, #2
 80105ee:	d103      	bne.n	80105f8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	2200      	movs	r2, #0
 80105f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	699b      	ldr	r3, [r3, #24]
 80105fe:	f003 0301 	and.w	r3, r3, #1
 8010602:	2b01      	cmp	r3, #1
 8010604:	d007      	beq.n	8010616 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	699a      	ldr	r2, [r3, #24]
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f042 0201 	orr.w	r2, r2, #1
 8010614:	619a      	str	r2, [r3, #24]
  }
}
 8010616:	bf00      	nop
 8010618:	370c      	adds	r7, #12
 801061a:	46bd      	mov	sp, r7
 801061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010620:	4770      	bx	lr

08010622 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8010622:	b580      	push	{r7, lr}
 8010624:	b084      	sub	sp, #16
 8010626:	af00      	add	r7, sp, #0
 8010628:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801062e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010634:	2b00      	cmp	r3, #0
 8010636:	d003      	beq.n	8010640 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801063c:	2200      	movs	r2, #0
 801063e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010644:	2b00      	cmp	r3, #0
 8010646:	d003      	beq.n	8010650 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801064c:	2200      	movs	r2, #0
 801064e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8010650:	68f8      	ldr	r0, [r7, #12]
 8010652:	f7ff ff9b 	bl	801058c <I2C_TreatErrorCallback>
}
 8010656:	bf00      	nop
 8010658:	3710      	adds	r7, #16
 801065a:	46bd      	mov	sp, r7
 801065c:	bd80      	pop	{r7, pc}

0801065e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801065e:	b580      	push	{r7, lr}
 8010660:	b084      	sub	sp, #16
 8010662:	af00      	add	r7, sp, #0
 8010664:	60f8      	str	r0, [r7, #12]
 8010666:	60b9      	str	r1, [r7, #8]
 8010668:	603b      	str	r3, [r7, #0]
 801066a:	4613      	mov	r3, r2
 801066c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801066e:	e03b      	b.n	80106e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010670:	69ba      	ldr	r2, [r7, #24]
 8010672:	6839      	ldr	r1, [r7, #0]
 8010674:	68f8      	ldr	r0, [r7, #12]
 8010676:	f000 f8d5 	bl	8010824 <I2C_IsErrorOccurred>
 801067a:	4603      	mov	r3, r0
 801067c:	2b00      	cmp	r3, #0
 801067e:	d001      	beq.n	8010684 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8010680:	2301      	movs	r3, #1
 8010682:	e041      	b.n	8010708 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	f1b3 3fff 	cmp.w	r3, #4294967295
 801068a:	d02d      	beq.n	80106e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801068c:	f7f8 fd5e 	bl	800914c <HAL_GetTick>
 8010690:	4602      	mov	r2, r0
 8010692:	69bb      	ldr	r3, [r7, #24]
 8010694:	1ad3      	subs	r3, r2, r3
 8010696:	683a      	ldr	r2, [r7, #0]
 8010698:	429a      	cmp	r2, r3
 801069a:	d302      	bcc.n	80106a2 <I2C_WaitOnFlagUntilTimeout+0x44>
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d122      	bne.n	80106e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	699a      	ldr	r2, [r3, #24]
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	4013      	ands	r3, r2
 80106ac:	68ba      	ldr	r2, [r7, #8]
 80106ae:	429a      	cmp	r2, r3
 80106b0:	bf0c      	ite	eq
 80106b2:	2301      	moveq	r3, #1
 80106b4:	2300      	movne	r3, #0
 80106b6:	b2db      	uxtb	r3, r3
 80106b8:	461a      	mov	r2, r3
 80106ba:	79fb      	ldrb	r3, [r7, #7]
 80106bc:	429a      	cmp	r2, r3
 80106be:	d113      	bne.n	80106e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106c4:	f043 0220 	orr.w	r2, r3, #32
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	2220      	movs	r2, #32
 80106d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	2200      	movs	r2, #0
 80106d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	2200      	movs	r2, #0
 80106e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80106e4:	2301      	movs	r3, #1
 80106e6:	e00f      	b.n	8010708 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	699a      	ldr	r2, [r3, #24]
 80106ee:	68bb      	ldr	r3, [r7, #8]
 80106f0:	4013      	ands	r3, r2
 80106f2:	68ba      	ldr	r2, [r7, #8]
 80106f4:	429a      	cmp	r2, r3
 80106f6:	bf0c      	ite	eq
 80106f8:	2301      	moveq	r3, #1
 80106fa:	2300      	movne	r3, #0
 80106fc:	b2db      	uxtb	r3, r3
 80106fe:	461a      	mov	r2, r3
 8010700:	79fb      	ldrb	r3, [r7, #7]
 8010702:	429a      	cmp	r2, r3
 8010704:	d0b4      	beq.n	8010670 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010706:	2300      	movs	r3, #0
}
 8010708:	4618      	mov	r0, r3
 801070a:	3710      	adds	r7, #16
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}

08010710 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b084      	sub	sp, #16
 8010714:	af00      	add	r7, sp, #0
 8010716:	60f8      	str	r0, [r7, #12]
 8010718:	60b9      	str	r1, [r7, #8]
 801071a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801071c:	e033      	b.n	8010786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801071e:	687a      	ldr	r2, [r7, #4]
 8010720:	68b9      	ldr	r1, [r7, #8]
 8010722:	68f8      	ldr	r0, [r7, #12]
 8010724:	f000 f87e 	bl	8010824 <I2C_IsErrorOccurred>
 8010728:	4603      	mov	r3, r0
 801072a:	2b00      	cmp	r3, #0
 801072c:	d001      	beq.n	8010732 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801072e:	2301      	movs	r3, #1
 8010730:	e031      	b.n	8010796 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010732:	68bb      	ldr	r3, [r7, #8]
 8010734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010738:	d025      	beq.n	8010786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801073a:	f7f8 fd07 	bl	800914c <HAL_GetTick>
 801073e:	4602      	mov	r2, r0
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	1ad3      	subs	r3, r2, r3
 8010744:	68ba      	ldr	r2, [r7, #8]
 8010746:	429a      	cmp	r2, r3
 8010748:	d302      	bcc.n	8010750 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d11a      	bne.n	8010786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	699b      	ldr	r3, [r3, #24]
 8010756:	f003 0302 	and.w	r3, r3, #2
 801075a:	2b02      	cmp	r3, #2
 801075c:	d013      	beq.n	8010786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010762:	f043 0220 	orr.w	r2, r3, #32
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	2220      	movs	r2, #32
 801076e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	2200      	movs	r2, #0
 8010776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2200      	movs	r2, #0
 801077e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8010782:	2301      	movs	r3, #1
 8010784:	e007      	b.n	8010796 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	699b      	ldr	r3, [r3, #24]
 801078c:	f003 0302 	and.w	r3, r3, #2
 8010790:	2b02      	cmp	r3, #2
 8010792:	d1c4      	bne.n	801071e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8010794:	2300      	movs	r3, #0
}
 8010796:	4618      	mov	r0, r3
 8010798:	3710      	adds	r7, #16
 801079a:	46bd      	mov	sp, r7
 801079c:	bd80      	pop	{r7, pc}

0801079e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 801079e:	b580      	push	{r7, lr}
 80107a0:	b084      	sub	sp, #16
 80107a2:	af00      	add	r7, sp, #0
 80107a4:	60f8      	str	r0, [r7, #12]
 80107a6:	60b9      	str	r1, [r7, #8]
 80107a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80107aa:	e02f      	b.n	801080c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80107ac:	687a      	ldr	r2, [r7, #4]
 80107ae:	68b9      	ldr	r1, [r7, #8]
 80107b0:	68f8      	ldr	r0, [r7, #12]
 80107b2:	f000 f837 	bl	8010824 <I2C_IsErrorOccurred>
 80107b6:	4603      	mov	r3, r0
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d001      	beq.n	80107c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80107bc:	2301      	movs	r3, #1
 80107be:	e02d      	b.n	801081c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80107c0:	f7f8 fcc4 	bl	800914c <HAL_GetTick>
 80107c4:	4602      	mov	r2, r0
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	1ad3      	subs	r3, r2, r3
 80107ca:	68ba      	ldr	r2, [r7, #8]
 80107cc:	429a      	cmp	r2, r3
 80107ce:	d302      	bcc.n	80107d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d11a      	bne.n	801080c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	699b      	ldr	r3, [r3, #24]
 80107dc:	f003 0320 	and.w	r3, r3, #32
 80107e0:	2b20      	cmp	r3, #32
 80107e2:	d013      	beq.n	801080c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107e8:	f043 0220 	orr.w	r2, r3, #32
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	2220      	movs	r2, #32
 80107f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	2200      	movs	r2, #0
 80107fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	2200      	movs	r2, #0
 8010804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8010808:	2301      	movs	r3, #1
 801080a:	e007      	b.n	801081c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	699b      	ldr	r3, [r3, #24]
 8010812:	f003 0320 	and.w	r3, r3, #32
 8010816:	2b20      	cmp	r3, #32
 8010818:	d1c8      	bne.n	80107ac <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 801081a:	2300      	movs	r3, #0
}
 801081c:	4618      	mov	r0, r3
 801081e:	3710      	adds	r7, #16
 8010820:	46bd      	mov	sp, r7
 8010822:	bd80      	pop	{r7, pc}

08010824 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b08a      	sub	sp, #40	@ 0x28
 8010828:	af00      	add	r7, sp, #0
 801082a:	60f8      	str	r0, [r7, #12]
 801082c:	60b9      	str	r1, [r7, #8]
 801082e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010830:	2300      	movs	r3, #0
 8010832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	699b      	ldr	r3, [r3, #24]
 801083c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801083e:	2300      	movs	r3, #0
 8010840:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8010846:	69bb      	ldr	r3, [r7, #24]
 8010848:	f003 0310 	and.w	r3, r3, #16
 801084c:	2b00      	cmp	r3, #0
 801084e:	d068      	beq.n	8010922 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	2210      	movs	r2, #16
 8010856:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8010858:	e049      	b.n	80108ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 801085a:	68bb      	ldr	r3, [r7, #8]
 801085c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010860:	d045      	beq.n	80108ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8010862:	f7f8 fc73 	bl	800914c <HAL_GetTick>
 8010866:	4602      	mov	r2, r0
 8010868:	69fb      	ldr	r3, [r7, #28]
 801086a:	1ad3      	subs	r3, r2, r3
 801086c:	68ba      	ldr	r2, [r7, #8]
 801086e:	429a      	cmp	r2, r3
 8010870:	d302      	bcc.n	8010878 <I2C_IsErrorOccurred+0x54>
 8010872:	68bb      	ldr	r3, [r7, #8]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d13a      	bne.n	80108ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	685b      	ldr	r3, [r3, #4]
 801087e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010882:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801088a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	699b      	ldr	r3, [r3, #24]
 8010892:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010896:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801089a:	d121      	bne.n	80108e0 <I2C_IsErrorOccurred+0xbc>
 801089c:	697b      	ldr	r3, [r7, #20]
 801089e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80108a2:	d01d      	beq.n	80108e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80108a4:	7cfb      	ldrb	r3, [r7, #19]
 80108a6:	2b20      	cmp	r3, #32
 80108a8:	d01a      	beq.n	80108e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	685a      	ldr	r2, [r3, #4]
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80108b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80108ba:	f7f8 fc47 	bl	800914c <HAL_GetTick>
 80108be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80108c0:	e00e      	b.n	80108e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80108c2:	f7f8 fc43 	bl	800914c <HAL_GetTick>
 80108c6:	4602      	mov	r2, r0
 80108c8:	69fb      	ldr	r3, [r7, #28]
 80108ca:	1ad3      	subs	r3, r2, r3
 80108cc:	2b19      	cmp	r3, #25
 80108ce:	d907      	bls.n	80108e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80108d0:	6a3b      	ldr	r3, [r7, #32]
 80108d2:	f043 0320 	orr.w	r3, r3, #32
 80108d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80108d8:	2301      	movs	r3, #1
 80108da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80108de:	e006      	b.n	80108ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	699b      	ldr	r3, [r3, #24]
 80108e6:	f003 0320 	and.w	r3, r3, #32
 80108ea:	2b20      	cmp	r3, #32
 80108ec:	d1e9      	bne.n	80108c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	699b      	ldr	r3, [r3, #24]
 80108f4:	f003 0320 	and.w	r3, r3, #32
 80108f8:	2b20      	cmp	r3, #32
 80108fa:	d003      	beq.n	8010904 <I2C_IsErrorOccurred+0xe0>
 80108fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010900:	2b00      	cmp	r3, #0
 8010902:	d0aa      	beq.n	801085a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8010904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010908:	2b00      	cmp	r3, #0
 801090a:	d103      	bne.n	8010914 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	2220      	movs	r2, #32
 8010912:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8010914:	6a3b      	ldr	r3, [r7, #32]
 8010916:	f043 0304 	orr.w	r3, r3, #4
 801091a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 801091c:	2301      	movs	r3, #1
 801091e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	699b      	ldr	r3, [r3, #24]
 8010928:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801092a:	69bb      	ldr	r3, [r7, #24]
 801092c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010930:	2b00      	cmp	r3, #0
 8010932:	d00b      	beq.n	801094c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8010934:	6a3b      	ldr	r3, [r7, #32]
 8010936:	f043 0301 	orr.w	r3, r3, #1
 801093a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010944:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8010946:	2301      	movs	r3, #1
 8010948:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 801094c:	69bb      	ldr	r3, [r7, #24]
 801094e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010952:	2b00      	cmp	r3, #0
 8010954:	d00b      	beq.n	801096e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8010956:	6a3b      	ldr	r3, [r7, #32]
 8010958:	f043 0308 	orr.w	r3, r3, #8
 801095c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010966:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8010968:	2301      	movs	r3, #1
 801096a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 801096e:	69bb      	ldr	r3, [r7, #24]
 8010970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010974:	2b00      	cmp	r3, #0
 8010976:	d00b      	beq.n	8010990 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8010978:	6a3b      	ldr	r3, [r7, #32]
 801097a:	f043 0302 	orr.w	r3, r3, #2
 801097e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010988:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 801098a:	2301      	movs	r3, #1
 801098c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8010990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010994:	2b00      	cmp	r3, #0
 8010996:	d01c      	beq.n	80109d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8010998:	68f8      	ldr	r0, [r7, #12]
 801099a:	f7ff fe1e 	bl	80105da <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	6859      	ldr	r1, [r3, #4]
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	681a      	ldr	r2, [r3, #0]
 80109a8:	4b0d      	ldr	r3, [pc, #52]	@ (80109e0 <I2C_IsErrorOccurred+0x1bc>)
 80109aa:	400b      	ands	r3, r1
 80109ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80109b2:	6a3b      	ldr	r3, [r7, #32]
 80109b4:	431a      	orrs	r2, r3
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	2220      	movs	r2, #32
 80109be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	2200      	movs	r2, #0
 80109c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	2200      	movs	r2, #0
 80109ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80109d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80109d6:	4618      	mov	r0, r3
 80109d8:	3728      	adds	r7, #40	@ 0x28
 80109da:	46bd      	mov	sp, r7
 80109dc:	bd80      	pop	{r7, pc}
 80109de:	bf00      	nop
 80109e0:	fe00e800 	.word	0xfe00e800

080109e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80109e4:	b480      	push	{r7}
 80109e6:	b087      	sub	sp, #28
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	60f8      	str	r0, [r7, #12]
 80109ec:	607b      	str	r3, [r7, #4]
 80109ee:	460b      	mov	r3, r1
 80109f0:	817b      	strh	r3, [r7, #10]
 80109f2:	4613      	mov	r3, r2
 80109f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80109f6:	897b      	ldrh	r3, [r7, #10]
 80109f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80109fc:	7a7b      	ldrb	r3, [r7, #9]
 80109fe:	041b      	lsls	r3, r3, #16
 8010a00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8010a04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8010a0a:	6a3b      	ldr	r3, [r7, #32]
 8010a0c:	4313      	orrs	r3, r2
 8010a0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010a12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	685a      	ldr	r2, [r3, #4]
 8010a1a:	6a3b      	ldr	r3, [r7, #32]
 8010a1c:	0d5b      	lsrs	r3, r3, #21
 8010a1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8010a22:	4b08      	ldr	r3, [pc, #32]	@ (8010a44 <I2C_TransferConfig+0x60>)
 8010a24:	430b      	orrs	r3, r1
 8010a26:	43db      	mvns	r3, r3
 8010a28:	ea02 0103 	and.w	r1, r2, r3
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	697a      	ldr	r2, [r7, #20]
 8010a32:	430a      	orrs	r2, r1
 8010a34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8010a36:	bf00      	nop
 8010a38:	371c      	adds	r7, #28
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a40:	4770      	bx	lr
 8010a42:	bf00      	nop
 8010a44:	03ff63ff 	.word	0x03ff63ff

08010a48 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8010a48:	b480      	push	{r7}
 8010a4a:	b085      	sub	sp, #20
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	460b      	mov	r3, r1
 8010a52:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8010a54:	2300      	movs	r3, #0
 8010a56:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a5c:	4a39      	ldr	r2, [pc, #228]	@ (8010b44 <I2C_Enable_IRQ+0xfc>)
 8010a5e:	4293      	cmp	r3, r2
 8010a60:	d032      	beq.n	8010ac8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8010a66:	4a38      	ldr	r2, [pc, #224]	@ (8010b48 <I2C_Enable_IRQ+0x100>)
 8010a68:	4293      	cmp	r3, r2
 8010a6a:	d02d      	beq.n	8010ac8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8010a70:	4a36      	ldr	r2, [pc, #216]	@ (8010b4c <I2C_Enable_IRQ+0x104>)
 8010a72:	4293      	cmp	r3, r2
 8010a74:	d028      	beq.n	8010ac8 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8010a76:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	da03      	bge.n	8010a86 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8010a84:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8010a86:	887b      	ldrh	r3, [r7, #2]
 8010a88:	f003 0301 	and.w	r3, r3, #1
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d003      	beq.n	8010a98 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8010a96:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8010a98:	887b      	ldrh	r3, [r7, #2]
 8010a9a:	f003 0302 	and.w	r3, r3, #2
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d003      	beq.n	8010aaa <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8010aa8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8010aaa:	887b      	ldrh	r3, [r7, #2]
 8010aac:	2b10      	cmp	r3, #16
 8010aae:	d103      	bne.n	8010ab8 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8010ab6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8010ab8:	887b      	ldrh	r3, [r7, #2]
 8010aba:	2b20      	cmp	r3, #32
 8010abc:	d133      	bne.n	8010b26 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	f043 0320 	orr.w	r3, r3, #32
 8010ac4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8010ac6:	e02e      	b.n	8010b26 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8010ac8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	da03      	bge.n	8010ad8 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8010ad6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8010ad8:	887b      	ldrh	r3, [r7, #2]
 8010ada:	f003 0301 	and.w	r3, r3, #1
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d003      	beq.n	8010aea <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8010ae8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8010aea:	887b      	ldrh	r3, [r7, #2]
 8010aec:	f003 0302 	and.w	r3, r3, #2
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d003      	beq.n	8010afc <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8010afa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8010afc:	887b      	ldrh	r3, [r7, #2]
 8010afe:	2b10      	cmp	r3, #16
 8010b00:	d103      	bne.n	8010b0a <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8010b08:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8010b0a:	887b      	ldrh	r3, [r7, #2]
 8010b0c:	2b20      	cmp	r3, #32
 8010b0e:	d103      	bne.n	8010b18 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8010b16:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8010b18:	887b      	ldrh	r3, [r7, #2]
 8010b1a:	2b40      	cmp	r3, #64	@ 0x40
 8010b1c:	d103      	bne.n	8010b26 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b24:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	6819      	ldr	r1, [r3, #0]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	68fa      	ldr	r2, [r7, #12]
 8010b32:	430a      	orrs	r2, r1
 8010b34:	601a      	str	r2, [r3, #0]
}
 8010b36:	bf00      	nop
 8010b38:	3714      	adds	r7, #20
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b40:	4770      	bx	lr
 8010b42:	bf00      	nop
 8010b44:	0800f16b 	.word	0x0800f16b
 8010b48:	0800f58d 	.word	0x0800f58d
 8010b4c:	0800f341 	.word	0x0800f341

08010b50 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8010b50:	b480      	push	{r7}
 8010b52:	b085      	sub	sp, #20
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
 8010b58:	460b      	mov	r3, r1
 8010b5a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8010b60:	887b      	ldrh	r3, [r7, #2]
 8010b62:	f003 0301 	and.w	r3, r3, #1
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d00f      	beq.n	8010b8a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8010b70:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010b78:	b2db      	uxtb	r3, r3
 8010b7a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8010b7e:	2b28      	cmp	r3, #40	@ 0x28
 8010b80:	d003      	beq.n	8010b8a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8010b88:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8010b8a:	887b      	ldrh	r3, [r7, #2]
 8010b8c:	f003 0302 	and.w	r3, r3, #2
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d00f      	beq.n	8010bb4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8010b9a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010ba2:	b2db      	uxtb	r3, r3
 8010ba4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8010ba8:	2b28      	cmp	r3, #40	@ 0x28
 8010baa:	d003      	beq.n	8010bb4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8010bb2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8010bb4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	da03      	bge.n	8010bc4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8010bc2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8010bc4:	887b      	ldrh	r3, [r7, #2]
 8010bc6:	2b10      	cmp	r3, #16
 8010bc8:	d103      	bne.n	8010bd2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8010bd0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8010bd2:	887b      	ldrh	r3, [r7, #2]
 8010bd4:	2b20      	cmp	r3, #32
 8010bd6:	d103      	bne.n	8010be0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	f043 0320 	orr.w	r3, r3, #32
 8010bde:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8010be0:	887b      	ldrh	r3, [r7, #2]
 8010be2:	2b40      	cmp	r3, #64	@ 0x40
 8010be4:	d103      	bne.n	8010bee <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bec:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	6819      	ldr	r1, [r3, #0]
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	43da      	mvns	r2, r3
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	400a      	ands	r2, r1
 8010bfe:	601a      	str	r2, [r3, #0]
}
 8010c00:	bf00      	nop
 8010c02:	3714      	adds	r7, #20
 8010c04:	46bd      	mov	sp, r7
 8010c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0a:	4770      	bx	lr

08010c0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8010c0c:	b480      	push	{r7}
 8010c0e:	b083      	sub	sp, #12
 8010c10:	af00      	add	r7, sp, #0
 8010c12:	6078      	str	r0, [r7, #4]
 8010c14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010c1c:	b2db      	uxtb	r3, r3
 8010c1e:	2b20      	cmp	r3, #32
 8010c20:	d138      	bne.n	8010c94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010c28:	2b01      	cmp	r3, #1
 8010c2a:	d101      	bne.n	8010c30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8010c2c:	2302      	movs	r3, #2
 8010c2e:	e032      	b.n	8010c96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	2201      	movs	r2, #1
 8010c34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2224      	movs	r2, #36	@ 0x24
 8010c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	f022 0201 	bic.w	r2, r2, #1
 8010c4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	681a      	ldr	r2, [r3, #0]
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8010c5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	6819      	ldr	r1, [r3, #0]
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	683a      	ldr	r2, [r7, #0]
 8010c6c:	430a      	orrs	r2, r1
 8010c6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	681a      	ldr	r2, [r3, #0]
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	f042 0201 	orr.w	r2, r2, #1
 8010c7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	2220      	movs	r2, #32
 8010c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	2200      	movs	r2, #0
 8010c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8010c90:	2300      	movs	r3, #0
 8010c92:	e000      	b.n	8010c96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010c94:	2302      	movs	r3, #2
  }
}
 8010c96:	4618      	mov	r0, r3
 8010c98:	370c      	adds	r7, #12
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca0:	4770      	bx	lr

08010ca2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8010ca2:	b480      	push	{r7}
 8010ca4:	b085      	sub	sp, #20
 8010ca6:	af00      	add	r7, sp, #0
 8010ca8:	6078      	str	r0, [r7, #4]
 8010caa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010cb2:	b2db      	uxtb	r3, r3
 8010cb4:	2b20      	cmp	r3, #32
 8010cb6:	d139      	bne.n	8010d2c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010cbe:	2b01      	cmp	r3, #1
 8010cc0:	d101      	bne.n	8010cc6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8010cc2:	2302      	movs	r3, #2
 8010cc4:	e033      	b.n	8010d2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	2201      	movs	r2, #1
 8010cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	2224      	movs	r2, #36	@ 0x24
 8010cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	681a      	ldr	r2, [r3, #0]
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	f022 0201 	bic.w	r2, r2, #1
 8010ce4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8010cf4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8010cf6:	683b      	ldr	r3, [r7, #0]
 8010cf8:	021b      	lsls	r3, r3, #8
 8010cfa:	68fa      	ldr	r2, [r7, #12]
 8010cfc:	4313      	orrs	r3, r2
 8010cfe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	68fa      	ldr	r2, [r7, #12]
 8010d06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	681a      	ldr	r2, [r3, #0]
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	f042 0201 	orr.w	r2, r2, #1
 8010d16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2220      	movs	r2, #32
 8010d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2200      	movs	r2, #0
 8010d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8010d28:	2300      	movs	r3, #0
 8010d2a:	e000      	b.n	8010d2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8010d2c:	2302      	movs	r3, #2
  }
}
 8010d2e:	4618      	mov	r0, r3
 8010d30:	3714      	adds	r7, #20
 8010d32:	46bd      	mov	sp, r7
 8010d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d38:	4770      	bx	lr
	...

08010d3c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8010d3c:	b480      	push	{r7}
 8010d3e:	b085      	sub	sp, #20
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010d44:	4b0d      	ldr	r3, [pc, #52]	@ (8010d7c <HAL_I2CEx_EnableFastModePlus+0x40>)
 8010d46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8010d7c <HAL_I2CEx_EnableFastModePlus+0x40>)
 8010d4c:	f043 0302 	orr.w	r3, r3, #2
 8010d50:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8010d54:	4b09      	ldr	r3, [pc, #36]	@ (8010d7c <HAL_I2CEx_EnableFastModePlus+0x40>)
 8010d56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010d5a:	f003 0302 	and.w	r3, r3, #2
 8010d5e:	60fb      	str	r3, [r7, #12]
 8010d60:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8010d62:	4b07      	ldr	r3, [pc, #28]	@ (8010d80 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8010d64:	685a      	ldr	r2, [r3, #4]
 8010d66:	4906      	ldr	r1, [pc, #24]	@ (8010d80 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	4313      	orrs	r3, r2
 8010d6c:	604b      	str	r3, [r1, #4]
}
 8010d6e:	bf00      	nop
 8010d70:	3714      	adds	r7, #20
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr
 8010d7a:	bf00      	nop
 8010d7c:	58024400 	.word	0x58024400
 8010d80:	58000400 	.word	0x58000400

08010d84 <HAL_PWREx_ConfigSupply>:
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b084      	sub	sp, #16
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
 8010d8c:	4b19      	ldr	r3, [pc, #100]	@ (8010df4 <HAL_PWREx_ConfigSupply+0x70>)
 8010d8e:	68db      	ldr	r3, [r3, #12]
 8010d90:	f003 0304 	and.w	r3, r3, #4
 8010d94:	2b04      	cmp	r3, #4
 8010d96:	d00a      	beq.n	8010dae <HAL_PWREx_ConfigSupply+0x2a>
 8010d98:	4b16      	ldr	r3, [pc, #88]	@ (8010df4 <HAL_PWREx_ConfigSupply+0x70>)
 8010d9a:	68db      	ldr	r3, [r3, #12]
 8010d9c:	f003 0307 	and.w	r3, r3, #7
 8010da0:	687a      	ldr	r2, [r7, #4]
 8010da2:	429a      	cmp	r2, r3
 8010da4:	d001      	beq.n	8010daa <HAL_PWREx_ConfigSupply+0x26>
 8010da6:	2301      	movs	r3, #1
 8010da8:	e01f      	b.n	8010dea <HAL_PWREx_ConfigSupply+0x66>
 8010daa:	2300      	movs	r3, #0
 8010dac:	e01d      	b.n	8010dea <HAL_PWREx_ConfigSupply+0x66>
 8010dae:	4b11      	ldr	r3, [pc, #68]	@ (8010df4 <HAL_PWREx_ConfigSupply+0x70>)
 8010db0:	68db      	ldr	r3, [r3, #12]
 8010db2:	f023 0207 	bic.w	r2, r3, #7
 8010db6:	490f      	ldr	r1, [pc, #60]	@ (8010df4 <HAL_PWREx_ConfigSupply+0x70>)
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	4313      	orrs	r3, r2
 8010dbc:	60cb      	str	r3, [r1, #12]
 8010dbe:	f7f8 f9c5 	bl	800914c <HAL_GetTick>
 8010dc2:	60f8      	str	r0, [r7, #12]
 8010dc4:	e009      	b.n	8010dda <HAL_PWREx_ConfigSupply+0x56>
 8010dc6:	f7f8 f9c1 	bl	800914c <HAL_GetTick>
 8010dca:	4602      	mov	r2, r0
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	1ad3      	subs	r3, r2, r3
 8010dd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010dd4:	d901      	bls.n	8010dda <HAL_PWREx_ConfigSupply+0x56>
 8010dd6:	2301      	movs	r3, #1
 8010dd8:	e007      	b.n	8010dea <HAL_PWREx_ConfigSupply+0x66>
 8010dda:	4b06      	ldr	r3, [pc, #24]	@ (8010df4 <HAL_PWREx_ConfigSupply+0x70>)
 8010ddc:	685b      	ldr	r3, [r3, #4]
 8010dde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010de6:	d1ee      	bne.n	8010dc6 <HAL_PWREx_ConfigSupply+0x42>
 8010de8:	2300      	movs	r3, #0
 8010dea:	4618      	mov	r0, r3
 8010dec:	3710      	adds	r7, #16
 8010dee:	46bd      	mov	sp, r7
 8010df0:	bd80      	pop	{r7, pc}
 8010df2:	bf00      	nop
 8010df4:	58024800 	.word	0x58024800

08010df8 <HAL_RCC_OscConfig>:
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b08c      	sub	sp, #48	@ 0x30
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	6078      	str	r0, [r7, #4]
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d101      	bne.n	8010e0a <HAL_RCC_OscConfig+0x12>
 8010e06:	2301      	movs	r3, #1
 8010e08:	e3c8      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	f003 0301 	and.w	r3, r3, #1
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	f000 8087 	beq.w	8010f26 <HAL_RCC_OscConfig+0x12e>
 8010e18:	4b88      	ldr	r3, [pc, #544]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e1a:	691b      	ldr	r3, [r3, #16]
 8010e1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010e22:	4b86      	ldr	r3, [pc, #536]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e2a:	2b10      	cmp	r3, #16
 8010e2c:	d007      	beq.n	8010e3e <HAL_RCC_OscConfig+0x46>
 8010e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e30:	2b18      	cmp	r3, #24
 8010e32:	d110      	bne.n	8010e56 <HAL_RCC_OscConfig+0x5e>
 8010e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e36:	f003 0303 	and.w	r3, r3, #3
 8010e3a:	2b02      	cmp	r3, #2
 8010e3c:	d10b      	bne.n	8010e56 <HAL_RCC_OscConfig+0x5e>
 8010e3e:	4b7f      	ldr	r3, [pc, #508]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d06c      	beq.n	8010f24 <HAL_RCC_OscConfig+0x12c>
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	685b      	ldr	r3, [r3, #4]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d168      	bne.n	8010f24 <HAL_RCC_OscConfig+0x12c>
 8010e52:	2301      	movs	r3, #1
 8010e54:	e3a2      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	685b      	ldr	r3, [r3, #4]
 8010e5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e5e:	d106      	bne.n	8010e6e <HAL_RCC_OscConfig+0x76>
 8010e60:	4b76      	ldr	r3, [pc, #472]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	4a75      	ldr	r2, [pc, #468]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010e6a:	6013      	str	r3, [r2, #0]
 8010e6c:	e02e      	b.n	8010ecc <HAL_RCC_OscConfig+0xd4>
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	685b      	ldr	r3, [r3, #4]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d10c      	bne.n	8010e90 <HAL_RCC_OscConfig+0x98>
 8010e76:	4b71      	ldr	r3, [pc, #452]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	4a70      	ldr	r2, [pc, #448]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010e80:	6013      	str	r3, [r2, #0]
 8010e82:	4b6e      	ldr	r3, [pc, #440]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	4a6d      	ldr	r2, [pc, #436]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010e8c:	6013      	str	r3, [r2, #0]
 8010e8e:	e01d      	b.n	8010ecc <HAL_RCC_OscConfig+0xd4>
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	685b      	ldr	r3, [r3, #4]
 8010e94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010e98:	d10c      	bne.n	8010eb4 <HAL_RCC_OscConfig+0xbc>
 8010e9a:	4b68      	ldr	r3, [pc, #416]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	4a67      	ldr	r2, [pc, #412]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8010ea4:	6013      	str	r3, [r2, #0]
 8010ea6:	4b65      	ldr	r3, [pc, #404]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	4a64      	ldr	r2, [pc, #400]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010eb0:	6013      	str	r3, [r2, #0]
 8010eb2:	e00b      	b.n	8010ecc <HAL_RCC_OscConfig+0xd4>
 8010eb4:	4b61      	ldr	r3, [pc, #388]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	4a60      	ldr	r2, [pc, #384]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010ebe:	6013      	str	r3, [r2, #0]
 8010ec0:	4b5e      	ldr	r3, [pc, #376]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	4a5d      	ldr	r2, [pc, #372]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010ec6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010eca:	6013      	str	r3, [r2, #0]
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	685b      	ldr	r3, [r3, #4]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d013      	beq.n	8010efc <HAL_RCC_OscConfig+0x104>
 8010ed4:	f7f8 f93a 	bl	800914c <HAL_GetTick>
 8010ed8:	6278      	str	r0, [r7, #36]	@ 0x24
 8010eda:	e008      	b.n	8010eee <HAL_RCC_OscConfig+0xf6>
 8010edc:	f7f8 f936 	bl	800914c <HAL_GetTick>
 8010ee0:	4602      	mov	r2, r0
 8010ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee4:	1ad3      	subs	r3, r2, r3
 8010ee6:	2b64      	cmp	r3, #100	@ 0x64
 8010ee8:	d901      	bls.n	8010eee <HAL_RCC_OscConfig+0xf6>
 8010eea:	2303      	movs	r3, #3
 8010eec:	e356      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010eee:	4b53      	ldr	r3, [pc, #332]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d0f0      	beq.n	8010edc <HAL_RCC_OscConfig+0xe4>
 8010efa:	e014      	b.n	8010f26 <HAL_RCC_OscConfig+0x12e>
 8010efc:	f7f8 f926 	bl	800914c <HAL_GetTick>
 8010f00:	6278      	str	r0, [r7, #36]	@ 0x24
 8010f02:	e008      	b.n	8010f16 <HAL_RCC_OscConfig+0x11e>
 8010f04:	f7f8 f922 	bl	800914c <HAL_GetTick>
 8010f08:	4602      	mov	r2, r0
 8010f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f0c:	1ad3      	subs	r3, r2, r3
 8010f0e:	2b64      	cmp	r3, #100	@ 0x64
 8010f10:	d901      	bls.n	8010f16 <HAL_RCC_OscConfig+0x11e>
 8010f12:	2303      	movs	r3, #3
 8010f14:	e342      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010f16:	4b49      	ldr	r3, [pc, #292]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d1f0      	bne.n	8010f04 <HAL_RCC_OscConfig+0x10c>
 8010f22:	e000      	b.n	8010f26 <HAL_RCC_OscConfig+0x12e>
 8010f24:	bf00      	nop
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	f003 0302 	and.w	r3, r3, #2
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	f000 808c 	beq.w	801104c <HAL_RCC_OscConfig+0x254>
 8010f34:	4b41      	ldr	r3, [pc, #260]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010f36:	691b      	ldr	r3, [r3, #16]
 8010f38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010f3c:	623b      	str	r3, [r7, #32]
 8010f3e:	4b3f      	ldr	r3, [pc, #252]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f42:	61fb      	str	r3, [r7, #28]
 8010f44:	6a3b      	ldr	r3, [r7, #32]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d007      	beq.n	8010f5a <HAL_RCC_OscConfig+0x162>
 8010f4a:	6a3b      	ldr	r3, [r7, #32]
 8010f4c:	2b18      	cmp	r3, #24
 8010f4e:	d137      	bne.n	8010fc0 <HAL_RCC_OscConfig+0x1c8>
 8010f50:	69fb      	ldr	r3, [r7, #28]
 8010f52:	f003 0303 	and.w	r3, r3, #3
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d132      	bne.n	8010fc0 <HAL_RCC_OscConfig+0x1c8>
 8010f5a:	4b38      	ldr	r3, [pc, #224]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	f003 0304 	and.w	r3, r3, #4
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d005      	beq.n	8010f72 <HAL_RCC_OscConfig+0x17a>
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	68db      	ldr	r3, [r3, #12]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d101      	bne.n	8010f72 <HAL_RCC_OscConfig+0x17a>
 8010f6e:	2301      	movs	r3, #1
 8010f70:	e314      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010f72:	4b32      	ldr	r3, [pc, #200]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	f023 0219 	bic.w	r2, r3, #25
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	68db      	ldr	r3, [r3, #12]
 8010f7e:	492f      	ldr	r1, [pc, #188]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010f80:	4313      	orrs	r3, r2
 8010f82:	600b      	str	r3, [r1, #0]
 8010f84:	f7f8 f8e2 	bl	800914c <HAL_GetTick>
 8010f88:	6278      	str	r0, [r7, #36]	@ 0x24
 8010f8a:	e008      	b.n	8010f9e <HAL_RCC_OscConfig+0x1a6>
 8010f8c:	f7f8 f8de 	bl	800914c <HAL_GetTick>
 8010f90:	4602      	mov	r2, r0
 8010f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f94:	1ad3      	subs	r3, r2, r3
 8010f96:	2b02      	cmp	r3, #2
 8010f98:	d901      	bls.n	8010f9e <HAL_RCC_OscConfig+0x1a6>
 8010f9a:	2303      	movs	r3, #3
 8010f9c:	e2fe      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010f9e:	4b27      	ldr	r3, [pc, #156]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f003 0304 	and.w	r3, r3, #4
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d0f0      	beq.n	8010f8c <HAL_RCC_OscConfig+0x194>
 8010faa:	4b24      	ldr	r3, [pc, #144]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010fac:	685b      	ldr	r3, [r3, #4]
 8010fae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	691b      	ldr	r3, [r3, #16]
 8010fb6:	061b      	lsls	r3, r3, #24
 8010fb8:	4920      	ldr	r1, [pc, #128]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010fba:	4313      	orrs	r3, r2
 8010fbc:	604b      	str	r3, [r1, #4]
 8010fbe:	e045      	b.n	801104c <HAL_RCC_OscConfig+0x254>
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	68db      	ldr	r3, [r3, #12]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d026      	beq.n	8011016 <HAL_RCC_OscConfig+0x21e>
 8010fc8:	4b1c      	ldr	r3, [pc, #112]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	f023 0219 	bic.w	r2, r3, #25
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	68db      	ldr	r3, [r3, #12]
 8010fd4:	4919      	ldr	r1, [pc, #100]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010fd6:	4313      	orrs	r3, r2
 8010fd8:	600b      	str	r3, [r1, #0]
 8010fda:	f7f8 f8b7 	bl	800914c <HAL_GetTick>
 8010fde:	6278      	str	r0, [r7, #36]	@ 0x24
 8010fe0:	e008      	b.n	8010ff4 <HAL_RCC_OscConfig+0x1fc>
 8010fe2:	f7f8 f8b3 	bl	800914c <HAL_GetTick>
 8010fe6:	4602      	mov	r2, r0
 8010fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fea:	1ad3      	subs	r3, r2, r3
 8010fec:	2b02      	cmp	r3, #2
 8010fee:	d901      	bls.n	8010ff4 <HAL_RCC_OscConfig+0x1fc>
 8010ff0:	2303      	movs	r3, #3
 8010ff2:	e2d3      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8010ff4:	4b11      	ldr	r3, [pc, #68]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f003 0304 	and.w	r3, r3, #4
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d0f0      	beq.n	8010fe2 <HAL_RCC_OscConfig+0x1ea>
 8011000:	4b0e      	ldr	r3, [pc, #56]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8011002:	685b      	ldr	r3, [r3, #4]
 8011004:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	691b      	ldr	r3, [r3, #16]
 801100c:	061b      	lsls	r3, r3, #24
 801100e:	490b      	ldr	r1, [pc, #44]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8011010:	4313      	orrs	r3, r2
 8011012:	604b      	str	r3, [r1, #4]
 8011014:	e01a      	b.n	801104c <HAL_RCC_OscConfig+0x254>
 8011016:	4b09      	ldr	r3, [pc, #36]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	4a08      	ldr	r2, [pc, #32]	@ (801103c <HAL_RCC_OscConfig+0x244>)
 801101c:	f023 0301 	bic.w	r3, r3, #1
 8011020:	6013      	str	r3, [r2, #0]
 8011022:	f7f8 f893 	bl	800914c <HAL_GetTick>
 8011026:	6278      	str	r0, [r7, #36]	@ 0x24
 8011028:	e00a      	b.n	8011040 <HAL_RCC_OscConfig+0x248>
 801102a:	f7f8 f88f 	bl	800914c <HAL_GetTick>
 801102e:	4602      	mov	r2, r0
 8011030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011032:	1ad3      	subs	r3, r2, r3
 8011034:	2b02      	cmp	r3, #2
 8011036:	d903      	bls.n	8011040 <HAL_RCC_OscConfig+0x248>
 8011038:	2303      	movs	r3, #3
 801103a:	e2af      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 801103c:	58024400 	.word	0x58024400
 8011040:	4b96      	ldr	r3, [pc, #600]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	f003 0304 	and.w	r3, r3, #4
 8011048:	2b00      	cmp	r3, #0
 801104a:	d1ee      	bne.n	801102a <HAL_RCC_OscConfig+0x232>
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	f003 0310 	and.w	r3, r3, #16
 8011054:	2b00      	cmp	r3, #0
 8011056:	d06a      	beq.n	801112e <HAL_RCC_OscConfig+0x336>
 8011058:	4b90      	ldr	r3, [pc, #576]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 801105a:	691b      	ldr	r3, [r3, #16]
 801105c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011060:	61bb      	str	r3, [r7, #24]
 8011062:	4b8e      	ldr	r3, [pc, #568]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011066:	617b      	str	r3, [r7, #20]
 8011068:	69bb      	ldr	r3, [r7, #24]
 801106a:	2b08      	cmp	r3, #8
 801106c:	d007      	beq.n	801107e <HAL_RCC_OscConfig+0x286>
 801106e:	69bb      	ldr	r3, [r7, #24]
 8011070:	2b18      	cmp	r3, #24
 8011072:	d11b      	bne.n	80110ac <HAL_RCC_OscConfig+0x2b4>
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	f003 0303 	and.w	r3, r3, #3
 801107a:	2b01      	cmp	r3, #1
 801107c:	d116      	bne.n	80110ac <HAL_RCC_OscConfig+0x2b4>
 801107e:	4b87      	ldr	r3, [pc, #540]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011086:	2b00      	cmp	r3, #0
 8011088:	d005      	beq.n	8011096 <HAL_RCC_OscConfig+0x29e>
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	69db      	ldr	r3, [r3, #28]
 801108e:	2b80      	cmp	r3, #128	@ 0x80
 8011090:	d001      	beq.n	8011096 <HAL_RCC_OscConfig+0x29e>
 8011092:	2301      	movs	r3, #1
 8011094:	e282      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011096:	4b81      	ldr	r3, [pc, #516]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011098:	68db      	ldr	r3, [r3, #12]
 801109a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	6a1b      	ldr	r3, [r3, #32]
 80110a2:	061b      	lsls	r3, r3, #24
 80110a4:	497d      	ldr	r1, [pc, #500]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110a6:	4313      	orrs	r3, r2
 80110a8:	60cb      	str	r3, [r1, #12]
 80110aa:	e040      	b.n	801112e <HAL_RCC_OscConfig+0x336>
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	69db      	ldr	r3, [r3, #28]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d023      	beq.n	80110fc <HAL_RCC_OscConfig+0x304>
 80110b4:	4b79      	ldr	r3, [pc, #484]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	4a78      	ldr	r2, [pc, #480]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110be:	6013      	str	r3, [r2, #0]
 80110c0:	f7f8 f844 	bl	800914c <HAL_GetTick>
 80110c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80110c6:	e008      	b.n	80110da <HAL_RCC_OscConfig+0x2e2>
 80110c8:	f7f8 f840 	bl	800914c <HAL_GetTick>
 80110cc:	4602      	mov	r2, r0
 80110ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110d0:	1ad3      	subs	r3, r2, r3
 80110d2:	2b02      	cmp	r3, #2
 80110d4:	d901      	bls.n	80110da <HAL_RCC_OscConfig+0x2e2>
 80110d6:	2303      	movs	r3, #3
 80110d8:	e260      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 80110da:	4b70      	ldr	r3, [pc, #448]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d0f0      	beq.n	80110c8 <HAL_RCC_OscConfig+0x2d0>
 80110e6:	4b6d      	ldr	r3, [pc, #436]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110e8:	68db      	ldr	r3, [r3, #12]
 80110ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6a1b      	ldr	r3, [r3, #32]
 80110f2:	061b      	lsls	r3, r3, #24
 80110f4:	4969      	ldr	r1, [pc, #420]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110f6:	4313      	orrs	r3, r2
 80110f8:	60cb      	str	r3, [r1, #12]
 80110fa:	e018      	b.n	801112e <HAL_RCC_OscConfig+0x336>
 80110fc:	4b67      	ldr	r3, [pc, #412]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	4a66      	ldr	r2, [pc, #408]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011102:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011106:	6013      	str	r3, [r2, #0]
 8011108:	f7f8 f820 	bl	800914c <HAL_GetTick>
 801110c:	6278      	str	r0, [r7, #36]	@ 0x24
 801110e:	e008      	b.n	8011122 <HAL_RCC_OscConfig+0x32a>
 8011110:	f7f8 f81c 	bl	800914c <HAL_GetTick>
 8011114:	4602      	mov	r2, r0
 8011116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011118:	1ad3      	subs	r3, r2, r3
 801111a:	2b02      	cmp	r3, #2
 801111c:	d901      	bls.n	8011122 <HAL_RCC_OscConfig+0x32a>
 801111e:	2303      	movs	r3, #3
 8011120:	e23c      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011122:	4b5e      	ldr	r3, [pc, #376]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801112a:	2b00      	cmp	r3, #0
 801112c:	d1f0      	bne.n	8011110 <HAL_RCC_OscConfig+0x318>
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	f003 0308 	and.w	r3, r3, #8
 8011136:	2b00      	cmp	r3, #0
 8011138:	d036      	beq.n	80111a8 <HAL_RCC_OscConfig+0x3b0>
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	695b      	ldr	r3, [r3, #20]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d019      	beq.n	8011176 <HAL_RCC_OscConfig+0x37e>
 8011142:	4b56      	ldr	r3, [pc, #344]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011146:	4a55      	ldr	r2, [pc, #340]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011148:	f043 0301 	orr.w	r3, r3, #1
 801114c:	6753      	str	r3, [r2, #116]	@ 0x74
 801114e:	f7f7 fffd 	bl	800914c <HAL_GetTick>
 8011152:	6278      	str	r0, [r7, #36]	@ 0x24
 8011154:	e008      	b.n	8011168 <HAL_RCC_OscConfig+0x370>
 8011156:	f7f7 fff9 	bl	800914c <HAL_GetTick>
 801115a:	4602      	mov	r2, r0
 801115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801115e:	1ad3      	subs	r3, r2, r3
 8011160:	2b02      	cmp	r3, #2
 8011162:	d901      	bls.n	8011168 <HAL_RCC_OscConfig+0x370>
 8011164:	2303      	movs	r3, #3
 8011166:	e219      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011168:	4b4c      	ldr	r3, [pc, #304]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 801116a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801116c:	f003 0302 	and.w	r3, r3, #2
 8011170:	2b00      	cmp	r3, #0
 8011172:	d0f0      	beq.n	8011156 <HAL_RCC_OscConfig+0x35e>
 8011174:	e018      	b.n	80111a8 <HAL_RCC_OscConfig+0x3b0>
 8011176:	4b49      	ldr	r3, [pc, #292]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801117a:	4a48      	ldr	r2, [pc, #288]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 801117c:	f023 0301 	bic.w	r3, r3, #1
 8011180:	6753      	str	r3, [r2, #116]	@ 0x74
 8011182:	f7f7 ffe3 	bl	800914c <HAL_GetTick>
 8011186:	6278      	str	r0, [r7, #36]	@ 0x24
 8011188:	e008      	b.n	801119c <HAL_RCC_OscConfig+0x3a4>
 801118a:	f7f7 ffdf 	bl	800914c <HAL_GetTick>
 801118e:	4602      	mov	r2, r0
 8011190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011192:	1ad3      	subs	r3, r2, r3
 8011194:	2b02      	cmp	r3, #2
 8011196:	d901      	bls.n	801119c <HAL_RCC_OscConfig+0x3a4>
 8011198:	2303      	movs	r3, #3
 801119a:	e1ff      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 801119c:	4b3f      	ldr	r3, [pc, #252]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 801119e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80111a0:	f003 0302 	and.w	r3, r3, #2
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d1f0      	bne.n	801118a <HAL_RCC_OscConfig+0x392>
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	f003 0320 	and.w	r3, r3, #32
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d036      	beq.n	8011222 <HAL_RCC_OscConfig+0x42a>
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	699b      	ldr	r3, [r3, #24]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d019      	beq.n	80111f0 <HAL_RCC_OscConfig+0x3f8>
 80111bc:	4b37      	ldr	r3, [pc, #220]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	4a36      	ldr	r2, [pc, #216]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80111c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80111c6:	6013      	str	r3, [r2, #0]
 80111c8:	f7f7 ffc0 	bl	800914c <HAL_GetTick>
 80111cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80111ce:	e008      	b.n	80111e2 <HAL_RCC_OscConfig+0x3ea>
 80111d0:	f7f7 ffbc 	bl	800914c <HAL_GetTick>
 80111d4:	4602      	mov	r2, r0
 80111d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111d8:	1ad3      	subs	r3, r2, r3
 80111da:	2b02      	cmp	r3, #2
 80111dc:	d901      	bls.n	80111e2 <HAL_RCC_OscConfig+0x3ea>
 80111de:	2303      	movs	r3, #3
 80111e0:	e1dc      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 80111e2:	4b2e      	ldr	r3, [pc, #184]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d0f0      	beq.n	80111d0 <HAL_RCC_OscConfig+0x3d8>
 80111ee:	e018      	b.n	8011222 <HAL_RCC_OscConfig+0x42a>
 80111f0:	4b2a      	ldr	r3, [pc, #168]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	4a29      	ldr	r2, [pc, #164]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 80111f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80111fa:	6013      	str	r3, [r2, #0]
 80111fc:	f7f7 ffa6 	bl	800914c <HAL_GetTick>
 8011200:	6278      	str	r0, [r7, #36]	@ 0x24
 8011202:	e008      	b.n	8011216 <HAL_RCC_OscConfig+0x41e>
 8011204:	f7f7 ffa2 	bl	800914c <HAL_GetTick>
 8011208:	4602      	mov	r2, r0
 801120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801120c:	1ad3      	subs	r3, r2, r3
 801120e:	2b02      	cmp	r3, #2
 8011210:	d901      	bls.n	8011216 <HAL_RCC_OscConfig+0x41e>
 8011212:	2303      	movs	r3, #3
 8011214:	e1c2      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011216:	4b21      	ldr	r3, [pc, #132]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801121e:	2b00      	cmp	r3, #0
 8011220:	d1f0      	bne.n	8011204 <HAL_RCC_OscConfig+0x40c>
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	f003 0304 	and.w	r3, r3, #4
 801122a:	2b00      	cmp	r3, #0
 801122c:	f000 8086 	beq.w	801133c <HAL_RCC_OscConfig+0x544>
 8011230:	4b1b      	ldr	r3, [pc, #108]	@ (80112a0 <HAL_RCC_OscConfig+0x4a8>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	4a1a      	ldr	r2, [pc, #104]	@ (80112a0 <HAL_RCC_OscConfig+0x4a8>)
 8011236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801123a:	6013      	str	r3, [r2, #0]
 801123c:	f7f7 ff86 	bl	800914c <HAL_GetTick>
 8011240:	6278      	str	r0, [r7, #36]	@ 0x24
 8011242:	e008      	b.n	8011256 <HAL_RCC_OscConfig+0x45e>
 8011244:	f7f7 ff82 	bl	800914c <HAL_GetTick>
 8011248:	4602      	mov	r2, r0
 801124a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801124c:	1ad3      	subs	r3, r2, r3
 801124e:	2b64      	cmp	r3, #100	@ 0x64
 8011250:	d901      	bls.n	8011256 <HAL_RCC_OscConfig+0x45e>
 8011252:	2303      	movs	r3, #3
 8011254:	e1a2      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011256:	4b12      	ldr	r3, [pc, #72]	@ (80112a0 <HAL_RCC_OscConfig+0x4a8>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801125e:	2b00      	cmp	r3, #0
 8011260:	d0f0      	beq.n	8011244 <HAL_RCC_OscConfig+0x44c>
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	689b      	ldr	r3, [r3, #8]
 8011266:	2b01      	cmp	r3, #1
 8011268:	d106      	bne.n	8011278 <HAL_RCC_OscConfig+0x480>
 801126a:	4b0c      	ldr	r3, [pc, #48]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 801126c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801126e:	4a0b      	ldr	r2, [pc, #44]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011270:	f043 0301 	orr.w	r3, r3, #1
 8011274:	6713      	str	r3, [r2, #112]	@ 0x70
 8011276:	e032      	b.n	80112de <HAL_RCC_OscConfig+0x4e6>
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	689b      	ldr	r3, [r3, #8]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d111      	bne.n	80112a4 <HAL_RCC_OscConfig+0x4ac>
 8011280:	4b06      	ldr	r3, [pc, #24]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011284:	4a05      	ldr	r2, [pc, #20]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011286:	f023 0301 	bic.w	r3, r3, #1
 801128a:	6713      	str	r3, [r2, #112]	@ 0x70
 801128c:	4b03      	ldr	r3, [pc, #12]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 801128e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011290:	4a02      	ldr	r2, [pc, #8]	@ (801129c <HAL_RCC_OscConfig+0x4a4>)
 8011292:	f023 0304 	bic.w	r3, r3, #4
 8011296:	6713      	str	r3, [r2, #112]	@ 0x70
 8011298:	e021      	b.n	80112de <HAL_RCC_OscConfig+0x4e6>
 801129a:	bf00      	nop
 801129c:	58024400 	.word	0x58024400
 80112a0:	58024800 	.word	0x58024800
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	689b      	ldr	r3, [r3, #8]
 80112a8:	2b05      	cmp	r3, #5
 80112aa:	d10c      	bne.n	80112c6 <HAL_RCC_OscConfig+0x4ce>
 80112ac:	4b83      	ldr	r3, [pc, #524]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112b0:	4a82      	ldr	r2, [pc, #520]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112b2:	f043 0304 	orr.w	r3, r3, #4
 80112b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80112b8:	4b80      	ldr	r3, [pc, #512]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112bc:	4a7f      	ldr	r2, [pc, #508]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112be:	f043 0301 	orr.w	r3, r3, #1
 80112c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80112c4:	e00b      	b.n	80112de <HAL_RCC_OscConfig+0x4e6>
 80112c6:	4b7d      	ldr	r3, [pc, #500]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112ca:	4a7c      	ldr	r2, [pc, #496]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112cc:	f023 0301 	bic.w	r3, r3, #1
 80112d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80112d2:	4b7a      	ldr	r3, [pc, #488]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112d6:	4a79      	ldr	r2, [pc, #484]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80112d8:	f023 0304 	bic.w	r3, r3, #4
 80112dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	689b      	ldr	r3, [r3, #8]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d015      	beq.n	8011312 <HAL_RCC_OscConfig+0x51a>
 80112e6:	f7f7 ff31 	bl	800914c <HAL_GetTick>
 80112ea:	6278      	str	r0, [r7, #36]	@ 0x24
 80112ec:	e00a      	b.n	8011304 <HAL_RCC_OscConfig+0x50c>
 80112ee:	f7f7 ff2d 	bl	800914c <HAL_GetTick>
 80112f2:	4602      	mov	r2, r0
 80112f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112f6:	1ad3      	subs	r3, r2, r3
 80112f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80112fc:	4293      	cmp	r3, r2
 80112fe:	d901      	bls.n	8011304 <HAL_RCC_OscConfig+0x50c>
 8011300:	2303      	movs	r3, #3
 8011302:	e14b      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011304:	4b6d      	ldr	r3, [pc, #436]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011308:	f003 0302 	and.w	r3, r3, #2
 801130c:	2b00      	cmp	r3, #0
 801130e:	d0ee      	beq.n	80112ee <HAL_RCC_OscConfig+0x4f6>
 8011310:	e014      	b.n	801133c <HAL_RCC_OscConfig+0x544>
 8011312:	f7f7 ff1b 	bl	800914c <HAL_GetTick>
 8011316:	6278      	str	r0, [r7, #36]	@ 0x24
 8011318:	e00a      	b.n	8011330 <HAL_RCC_OscConfig+0x538>
 801131a:	f7f7 ff17 	bl	800914c <HAL_GetTick>
 801131e:	4602      	mov	r2, r0
 8011320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011322:	1ad3      	subs	r3, r2, r3
 8011324:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011328:	4293      	cmp	r3, r2
 801132a:	d901      	bls.n	8011330 <HAL_RCC_OscConfig+0x538>
 801132c:	2303      	movs	r3, #3
 801132e:	e135      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011330:	4b62      	ldr	r3, [pc, #392]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011334:	f003 0302 	and.w	r3, r3, #2
 8011338:	2b00      	cmp	r3, #0
 801133a:	d1ee      	bne.n	801131a <HAL_RCC_OscConfig+0x522>
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011340:	2b00      	cmp	r3, #0
 8011342:	f000 812a 	beq.w	801159a <HAL_RCC_OscConfig+0x7a2>
 8011346:	4b5d      	ldr	r3, [pc, #372]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011348:	691b      	ldr	r3, [r3, #16]
 801134a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801134e:	2b18      	cmp	r3, #24
 8011350:	f000 80ba 	beq.w	80114c8 <HAL_RCC_OscConfig+0x6d0>
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011358:	2b02      	cmp	r3, #2
 801135a:	f040 8095 	bne.w	8011488 <HAL_RCC_OscConfig+0x690>
 801135e:	4b57      	ldr	r3, [pc, #348]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	4a56      	ldr	r2, [pc, #344]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011364:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8011368:	6013      	str	r3, [r2, #0]
 801136a:	f7f7 feef 	bl	800914c <HAL_GetTick>
 801136e:	6278      	str	r0, [r7, #36]	@ 0x24
 8011370:	e008      	b.n	8011384 <HAL_RCC_OscConfig+0x58c>
 8011372:	f7f7 feeb 	bl	800914c <HAL_GetTick>
 8011376:	4602      	mov	r2, r0
 8011378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801137a:	1ad3      	subs	r3, r2, r3
 801137c:	2b02      	cmp	r3, #2
 801137e:	d901      	bls.n	8011384 <HAL_RCC_OscConfig+0x58c>
 8011380:	2303      	movs	r3, #3
 8011382:	e10b      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011384:	4b4d      	ldr	r3, [pc, #308]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801138c:	2b00      	cmp	r3, #0
 801138e:	d1f0      	bne.n	8011372 <HAL_RCC_OscConfig+0x57a>
 8011390:	4b4a      	ldr	r3, [pc, #296]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011392:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011394:	4b4a      	ldr	r3, [pc, #296]	@ (80114c0 <HAL_RCC_OscConfig+0x6c8>)
 8011396:	4013      	ands	r3, r2
 8011398:	687a      	ldr	r2, [r7, #4]
 801139a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 801139c:	687a      	ldr	r2, [r7, #4]
 801139e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80113a0:	0112      	lsls	r2, r2, #4
 80113a2:	430a      	orrs	r2, r1
 80113a4:	4945      	ldr	r1, [pc, #276]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80113a6:	4313      	orrs	r3, r2
 80113a8:	628b      	str	r3, [r1, #40]	@ 0x28
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113ae:	3b01      	subs	r3, #1
 80113b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113b8:	3b01      	subs	r3, #1
 80113ba:	025b      	lsls	r3, r3, #9
 80113bc:	b29b      	uxth	r3, r3
 80113be:	431a      	orrs	r2, r3
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113c4:	3b01      	subs	r3, #1
 80113c6:	041b      	lsls	r3, r3, #16
 80113c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80113cc:	431a      	orrs	r2, r3
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113d2:	3b01      	subs	r3, #1
 80113d4:	061b      	lsls	r3, r3, #24
 80113d6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80113da:	4938      	ldr	r1, [pc, #224]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80113dc:	4313      	orrs	r3, r2
 80113de:	630b      	str	r3, [r1, #48]	@ 0x30
 80113e0:	4b36      	ldr	r3, [pc, #216]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80113e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113e4:	4a35      	ldr	r2, [pc, #212]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80113e6:	f023 0301 	bic.w	r3, r3, #1
 80113ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80113ec:	4b33      	ldr	r3, [pc, #204]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80113ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80113f0:	4b34      	ldr	r3, [pc, #208]	@ (80114c4 <HAL_RCC_OscConfig+0x6cc>)
 80113f2:	4013      	ands	r3, r2
 80113f4:	687a      	ldr	r2, [r7, #4]
 80113f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80113f8:	00d2      	lsls	r2, r2, #3
 80113fa:	4930      	ldr	r1, [pc, #192]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80113fc:	4313      	orrs	r3, r2
 80113fe:	634b      	str	r3, [r1, #52]	@ 0x34
 8011400:	4b2e      	ldr	r3, [pc, #184]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011404:	f023 020c 	bic.w	r2, r3, #12
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801140c:	492b      	ldr	r1, [pc, #172]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801140e:	4313      	orrs	r3, r2
 8011410:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8011412:	4b2a      	ldr	r3, [pc, #168]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011416:	f023 0202 	bic.w	r2, r3, #2
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801141e:	4927      	ldr	r1, [pc, #156]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011420:	4313      	orrs	r3, r2
 8011422:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8011424:	4b25      	ldr	r3, [pc, #148]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011428:	4a24      	ldr	r2, [pc, #144]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801142a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801142e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011430:	4b22      	ldr	r3, [pc, #136]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011434:	4a21      	ldr	r2, [pc, #132]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011436:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801143a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801143c:	4b1f      	ldr	r3, [pc, #124]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801143e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011440:	4a1e      	ldr	r2, [pc, #120]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011442:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011446:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011448:	4b1c      	ldr	r3, [pc, #112]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801144a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801144c:	4a1b      	ldr	r2, [pc, #108]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801144e:	f043 0301 	orr.w	r3, r3, #1
 8011452:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011454:	4b19      	ldr	r3, [pc, #100]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	4a18      	ldr	r2, [pc, #96]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801145a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801145e:	6013      	str	r3, [r2, #0]
 8011460:	f7f7 fe74 	bl	800914c <HAL_GetTick>
 8011464:	6278      	str	r0, [r7, #36]	@ 0x24
 8011466:	e008      	b.n	801147a <HAL_RCC_OscConfig+0x682>
 8011468:	f7f7 fe70 	bl	800914c <HAL_GetTick>
 801146c:	4602      	mov	r2, r0
 801146e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011470:	1ad3      	subs	r3, r2, r3
 8011472:	2b02      	cmp	r3, #2
 8011474:	d901      	bls.n	801147a <HAL_RCC_OscConfig+0x682>
 8011476:	2303      	movs	r3, #3
 8011478:	e090      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 801147a:	4b10      	ldr	r3, [pc, #64]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011482:	2b00      	cmp	r3, #0
 8011484:	d0f0      	beq.n	8011468 <HAL_RCC_OscConfig+0x670>
 8011486:	e088      	b.n	801159a <HAL_RCC_OscConfig+0x7a2>
 8011488:	4b0c      	ldr	r3, [pc, #48]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	4a0b      	ldr	r2, [pc, #44]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 801148e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8011492:	6013      	str	r3, [r2, #0]
 8011494:	f7f7 fe5a 	bl	800914c <HAL_GetTick>
 8011498:	6278      	str	r0, [r7, #36]	@ 0x24
 801149a:	e008      	b.n	80114ae <HAL_RCC_OscConfig+0x6b6>
 801149c:	f7f7 fe56 	bl	800914c <HAL_GetTick>
 80114a0:	4602      	mov	r2, r0
 80114a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114a4:	1ad3      	subs	r3, r2, r3
 80114a6:	2b02      	cmp	r3, #2
 80114a8:	d901      	bls.n	80114ae <HAL_RCC_OscConfig+0x6b6>
 80114aa:	2303      	movs	r3, #3
 80114ac:	e076      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 80114ae:	4b03      	ldr	r3, [pc, #12]	@ (80114bc <HAL_RCC_OscConfig+0x6c4>)
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d1f0      	bne.n	801149c <HAL_RCC_OscConfig+0x6a4>
 80114ba:	e06e      	b.n	801159a <HAL_RCC_OscConfig+0x7a2>
 80114bc:	58024400 	.word	0x58024400
 80114c0:	fffffc0c 	.word	0xfffffc0c
 80114c4:	ffff0007 	.word	0xffff0007
 80114c8:	4b36      	ldr	r3, [pc, #216]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 80114ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114cc:	613b      	str	r3, [r7, #16]
 80114ce:	4b35      	ldr	r3, [pc, #212]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 80114d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80114d2:	60fb      	str	r3, [r7, #12]
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114d8:	2b01      	cmp	r3, #1
 80114da:	d031      	beq.n	8011540 <HAL_RCC_OscConfig+0x748>
 80114dc:	693b      	ldr	r3, [r7, #16]
 80114de:	f003 0203 	and.w	r2, r3, #3
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d12a      	bne.n	8011540 <HAL_RCC_OscConfig+0x748>
 80114ea:	693b      	ldr	r3, [r7, #16]
 80114ec:	091b      	lsrs	r3, r3, #4
 80114ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114f6:	429a      	cmp	r2, r3
 80114f8:	d122      	bne.n	8011540 <HAL_RCC_OscConfig+0x748>
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011504:	3b01      	subs	r3, #1
 8011506:	429a      	cmp	r2, r3
 8011508:	d11a      	bne.n	8011540 <HAL_RCC_OscConfig+0x748>
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	0a5b      	lsrs	r3, r3, #9
 801150e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011516:	3b01      	subs	r3, #1
 8011518:	429a      	cmp	r2, r3
 801151a:	d111      	bne.n	8011540 <HAL_RCC_OscConfig+0x748>
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	0c1b      	lsrs	r3, r3, #16
 8011520:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011528:	3b01      	subs	r3, #1
 801152a:	429a      	cmp	r2, r3
 801152c:	d108      	bne.n	8011540 <HAL_RCC_OscConfig+0x748>
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	0e1b      	lsrs	r3, r3, #24
 8011532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801153a:	3b01      	subs	r3, #1
 801153c:	429a      	cmp	r2, r3
 801153e:	d001      	beq.n	8011544 <HAL_RCC_OscConfig+0x74c>
 8011540:	2301      	movs	r3, #1
 8011542:	e02b      	b.n	801159c <HAL_RCC_OscConfig+0x7a4>
 8011544:	4b17      	ldr	r3, [pc, #92]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 8011546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011548:	08db      	lsrs	r3, r3, #3
 801154a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801154e:	613b      	str	r3, [r7, #16]
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011554:	693a      	ldr	r2, [r7, #16]
 8011556:	429a      	cmp	r2, r3
 8011558:	d01f      	beq.n	801159a <HAL_RCC_OscConfig+0x7a2>
 801155a:	4b12      	ldr	r3, [pc, #72]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 801155c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801155e:	4a11      	ldr	r2, [pc, #68]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 8011560:	f023 0301 	bic.w	r3, r3, #1
 8011564:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011566:	f7f7 fdf1 	bl	800914c <HAL_GetTick>
 801156a:	6278      	str	r0, [r7, #36]	@ 0x24
 801156c:	bf00      	nop
 801156e:	f7f7 fded 	bl	800914c <HAL_GetTick>
 8011572:	4602      	mov	r2, r0
 8011574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011576:	4293      	cmp	r3, r2
 8011578:	d0f9      	beq.n	801156e <HAL_RCC_OscConfig+0x776>
 801157a:	4b0a      	ldr	r3, [pc, #40]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 801157c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801157e:	4b0a      	ldr	r3, [pc, #40]	@ (80115a8 <HAL_RCC_OscConfig+0x7b0>)
 8011580:	4013      	ands	r3, r2
 8011582:	687a      	ldr	r2, [r7, #4]
 8011584:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8011586:	00d2      	lsls	r2, r2, #3
 8011588:	4906      	ldr	r1, [pc, #24]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 801158a:	4313      	orrs	r3, r2
 801158c:	634b      	str	r3, [r1, #52]	@ 0x34
 801158e:	4b05      	ldr	r3, [pc, #20]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 8011590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011592:	4a04      	ldr	r2, [pc, #16]	@ (80115a4 <HAL_RCC_OscConfig+0x7ac>)
 8011594:	f043 0301 	orr.w	r3, r3, #1
 8011598:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801159a:	2300      	movs	r3, #0
 801159c:	4618      	mov	r0, r3
 801159e:	3730      	adds	r7, #48	@ 0x30
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	58024400 	.word	0x58024400
 80115a8:	ffff0007 	.word	0xffff0007

080115ac <HAL_RCC_ClockConfig>:
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b086      	sub	sp, #24
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	6078      	str	r0, [r7, #4]
 80115b4:	6039      	str	r1, [r7, #0]
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d101      	bne.n	80115c0 <HAL_RCC_ClockConfig+0x14>
 80115bc:	2301      	movs	r3, #1
 80115be:	e19c      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 80115c0:	4b8a      	ldr	r3, [pc, #552]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	f003 030f 	and.w	r3, r3, #15
 80115c8:	683a      	ldr	r2, [r7, #0]
 80115ca:	429a      	cmp	r2, r3
 80115cc:	d910      	bls.n	80115f0 <HAL_RCC_ClockConfig+0x44>
 80115ce:	4b87      	ldr	r3, [pc, #540]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80115d0:	681b      	ldr	r3, [r3, #0]
 80115d2:	f023 020f 	bic.w	r2, r3, #15
 80115d6:	4985      	ldr	r1, [pc, #532]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	4313      	orrs	r3, r2
 80115dc:	600b      	str	r3, [r1, #0]
 80115de:	4b83      	ldr	r3, [pc, #524]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	f003 030f 	and.w	r3, r3, #15
 80115e6:	683a      	ldr	r2, [r7, #0]
 80115e8:	429a      	cmp	r2, r3
 80115ea:	d001      	beq.n	80115f0 <HAL_RCC_ClockConfig+0x44>
 80115ec:	2301      	movs	r3, #1
 80115ee:	e184      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	f003 0304 	and.w	r3, r3, #4
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d010      	beq.n	801161e <HAL_RCC_ClockConfig+0x72>
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	691a      	ldr	r2, [r3, #16]
 8011600:	4b7b      	ldr	r3, [pc, #492]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 8011602:	699b      	ldr	r3, [r3, #24]
 8011604:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8011608:	429a      	cmp	r2, r3
 801160a:	d908      	bls.n	801161e <HAL_RCC_ClockConfig+0x72>
 801160c:	4b78      	ldr	r3, [pc, #480]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801160e:	699b      	ldr	r3, [r3, #24]
 8011610:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	691b      	ldr	r3, [r3, #16]
 8011618:	4975      	ldr	r1, [pc, #468]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801161a:	4313      	orrs	r3, r2
 801161c:	618b      	str	r3, [r1, #24]
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	f003 0308 	and.w	r3, r3, #8
 8011626:	2b00      	cmp	r3, #0
 8011628:	d010      	beq.n	801164c <HAL_RCC_ClockConfig+0xa0>
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	695a      	ldr	r2, [r3, #20]
 801162e:	4b70      	ldr	r3, [pc, #448]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 8011630:	69db      	ldr	r3, [r3, #28]
 8011632:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8011636:	429a      	cmp	r2, r3
 8011638:	d908      	bls.n	801164c <HAL_RCC_ClockConfig+0xa0>
 801163a:	4b6d      	ldr	r3, [pc, #436]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801163c:	69db      	ldr	r3, [r3, #28]
 801163e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	695b      	ldr	r3, [r3, #20]
 8011646:	496a      	ldr	r1, [pc, #424]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 8011648:	4313      	orrs	r3, r2
 801164a:	61cb      	str	r3, [r1, #28]
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	f003 0310 	and.w	r3, r3, #16
 8011654:	2b00      	cmp	r3, #0
 8011656:	d010      	beq.n	801167a <HAL_RCC_ClockConfig+0xce>
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	699a      	ldr	r2, [r3, #24]
 801165c:	4b64      	ldr	r3, [pc, #400]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801165e:	69db      	ldr	r3, [r3, #28]
 8011660:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011664:	429a      	cmp	r2, r3
 8011666:	d908      	bls.n	801167a <HAL_RCC_ClockConfig+0xce>
 8011668:	4b61      	ldr	r3, [pc, #388]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801166a:	69db      	ldr	r3, [r3, #28]
 801166c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	699b      	ldr	r3, [r3, #24]
 8011674:	495e      	ldr	r1, [pc, #376]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 8011676:	4313      	orrs	r3, r2
 8011678:	61cb      	str	r3, [r1, #28]
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	f003 0320 	and.w	r3, r3, #32
 8011682:	2b00      	cmp	r3, #0
 8011684:	d010      	beq.n	80116a8 <HAL_RCC_ClockConfig+0xfc>
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	69da      	ldr	r2, [r3, #28]
 801168a:	4b59      	ldr	r3, [pc, #356]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801168c:	6a1b      	ldr	r3, [r3, #32]
 801168e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8011692:	429a      	cmp	r2, r3
 8011694:	d908      	bls.n	80116a8 <HAL_RCC_ClockConfig+0xfc>
 8011696:	4b56      	ldr	r3, [pc, #344]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 8011698:	6a1b      	ldr	r3, [r3, #32]
 801169a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	69db      	ldr	r3, [r3, #28]
 80116a2:	4953      	ldr	r1, [pc, #332]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116a4:	4313      	orrs	r3, r2
 80116a6:	620b      	str	r3, [r1, #32]
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	f003 0302 	and.w	r3, r3, #2
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d010      	beq.n	80116d6 <HAL_RCC_ClockConfig+0x12a>
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	68da      	ldr	r2, [r3, #12]
 80116b8:	4b4d      	ldr	r3, [pc, #308]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116ba:	699b      	ldr	r3, [r3, #24]
 80116bc:	f003 030f 	and.w	r3, r3, #15
 80116c0:	429a      	cmp	r2, r3
 80116c2:	d908      	bls.n	80116d6 <HAL_RCC_ClockConfig+0x12a>
 80116c4:	4b4a      	ldr	r3, [pc, #296]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116c6:	699b      	ldr	r3, [r3, #24]
 80116c8:	f023 020f 	bic.w	r2, r3, #15
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	68db      	ldr	r3, [r3, #12]
 80116d0:	4947      	ldr	r1, [pc, #284]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116d2:	4313      	orrs	r3, r2
 80116d4:	618b      	str	r3, [r1, #24]
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	f003 0301 	and.w	r3, r3, #1
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d055      	beq.n	801178e <HAL_RCC_ClockConfig+0x1e2>
 80116e2:	4b43      	ldr	r3, [pc, #268]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116e4:	699b      	ldr	r3, [r3, #24]
 80116e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	689b      	ldr	r3, [r3, #8]
 80116ee:	4940      	ldr	r1, [pc, #256]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116f0:	4313      	orrs	r3, r2
 80116f2:	618b      	str	r3, [r1, #24]
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	685b      	ldr	r3, [r3, #4]
 80116f8:	2b02      	cmp	r3, #2
 80116fa:	d107      	bne.n	801170c <HAL_RCC_ClockConfig+0x160>
 80116fc:	4b3c      	ldr	r3, [pc, #240]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011704:	2b00      	cmp	r3, #0
 8011706:	d121      	bne.n	801174c <HAL_RCC_ClockConfig+0x1a0>
 8011708:	2301      	movs	r3, #1
 801170a:	e0f6      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	685b      	ldr	r3, [r3, #4]
 8011710:	2b03      	cmp	r3, #3
 8011712:	d107      	bne.n	8011724 <HAL_RCC_ClockConfig+0x178>
 8011714:	4b36      	ldr	r3, [pc, #216]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801171c:	2b00      	cmp	r3, #0
 801171e:	d115      	bne.n	801174c <HAL_RCC_ClockConfig+0x1a0>
 8011720:	2301      	movs	r3, #1
 8011722:	e0ea      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	685b      	ldr	r3, [r3, #4]
 8011728:	2b01      	cmp	r3, #1
 801172a:	d107      	bne.n	801173c <HAL_RCC_ClockConfig+0x190>
 801172c:	4b30      	ldr	r3, [pc, #192]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011734:	2b00      	cmp	r3, #0
 8011736:	d109      	bne.n	801174c <HAL_RCC_ClockConfig+0x1a0>
 8011738:	2301      	movs	r3, #1
 801173a:	e0de      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 801173c:	4b2c      	ldr	r3, [pc, #176]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	f003 0304 	and.w	r3, r3, #4
 8011744:	2b00      	cmp	r3, #0
 8011746:	d101      	bne.n	801174c <HAL_RCC_ClockConfig+0x1a0>
 8011748:	2301      	movs	r3, #1
 801174a:	e0d6      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 801174c:	4b28      	ldr	r3, [pc, #160]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801174e:	691b      	ldr	r3, [r3, #16]
 8011750:	f023 0207 	bic.w	r2, r3, #7
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	685b      	ldr	r3, [r3, #4]
 8011758:	4925      	ldr	r1, [pc, #148]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801175a:	4313      	orrs	r3, r2
 801175c:	610b      	str	r3, [r1, #16]
 801175e:	f7f7 fcf5 	bl	800914c <HAL_GetTick>
 8011762:	6178      	str	r0, [r7, #20]
 8011764:	e00a      	b.n	801177c <HAL_RCC_ClockConfig+0x1d0>
 8011766:	f7f7 fcf1 	bl	800914c <HAL_GetTick>
 801176a:	4602      	mov	r2, r0
 801176c:	697b      	ldr	r3, [r7, #20]
 801176e:	1ad3      	subs	r3, r2, r3
 8011770:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011774:	4293      	cmp	r3, r2
 8011776:	d901      	bls.n	801177c <HAL_RCC_ClockConfig+0x1d0>
 8011778:	2303      	movs	r3, #3
 801177a:	e0be      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 801177c:	4b1c      	ldr	r3, [pc, #112]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 801177e:	691b      	ldr	r3, [r3, #16]
 8011780:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	685b      	ldr	r3, [r3, #4]
 8011788:	00db      	lsls	r3, r3, #3
 801178a:	429a      	cmp	r2, r3
 801178c:	d1eb      	bne.n	8011766 <HAL_RCC_ClockConfig+0x1ba>
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	f003 0302 	and.w	r3, r3, #2
 8011796:	2b00      	cmp	r3, #0
 8011798:	d010      	beq.n	80117bc <HAL_RCC_ClockConfig+0x210>
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	68da      	ldr	r2, [r3, #12]
 801179e:	4b14      	ldr	r3, [pc, #80]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80117a0:	699b      	ldr	r3, [r3, #24]
 80117a2:	f003 030f 	and.w	r3, r3, #15
 80117a6:	429a      	cmp	r2, r3
 80117a8:	d208      	bcs.n	80117bc <HAL_RCC_ClockConfig+0x210>
 80117aa:	4b11      	ldr	r3, [pc, #68]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80117ac:	699b      	ldr	r3, [r3, #24]
 80117ae:	f023 020f 	bic.w	r2, r3, #15
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	68db      	ldr	r3, [r3, #12]
 80117b6:	490e      	ldr	r1, [pc, #56]	@ (80117f0 <HAL_RCC_ClockConfig+0x244>)
 80117b8:	4313      	orrs	r3, r2
 80117ba:	618b      	str	r3, [r1, #24]
 80117bc:	4b0b      	ldr	r3, [pc, #44]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	f003 030f 	and.w	r3, r3, #15
 80117c4:	683a      	ldr	r2, [r7, #0]
 80117c6:	429a      	cmp	r2, r3
 80117c8:	d214      	bcs.n	80117f4 <HAL_RCC_ClockConfig+0x248>
 80117ca:	4b08      	ldr	r3, [pc, #32]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	f023 020f 	bic.w	r2, r3, #15
 80117d2:	4906      	ldr	r1, [pc, #24]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80117d4:	683b      	ldr	r3, [r7, #0]
 80117d6:	4313      	orrs	r3, r2
 80117d8:	600b      	str	r3, [r1, #0]
 80117da:	4b04      	ldr	r3, [pc, #16]	@ (80117ec <HAL_RCC_ClockConfig+0x240>)
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	f003 030f 	and.w	r3, r3, #15
 80117e2:	683a      	ldr	r2, [r7, #0]
 80117e4:	429a      	cmp	r2, r3
 80117e6:	d005      	beq.n	80117f4 <HAL_RCC_ClockConfig+0x248>
 80117e8:	2301      	movs	r3, #1
 80117ea:	e086      	b.n	80118fa <HAL_RCC_ClockConfig+0x34e>
 80117ec:	52002000 	.word	0x52002000
 80117f0:	58024400 	.word	0x58024400
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	f003 0304 	and.w	r3, r3, #4
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d010      	beq.n	8011822 <HAL_RCC_ClockConfig+0x276>
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	691a      	ldr	r2, [r3, #16]
 8011804:	4b3f      	ldr	r3, [pc, #252]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 8011806:	699b      	ldr	r3, [r3, #24]
 8011808:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801180c:	429a      	cmp	r2, r3
 801180e:	d208      	bcs.n	8011822 <HAL_RCC_ClockConfig+0x276>
 8011810:	4b3c      	ldr	r3, [pc, #240]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 8011812:	699b      	ldr	r3, [r3, #24]
 8011814:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	691b      	ldr	r3, [r3, #16]
 801181c:	4939      	ldr	r1, [pc, #228]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 801181e:	4313      	orrs	r3, r2
 8011820:	618b      	str	r3, [r1, #24]
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	f003 0308 	and.w	r3, r3, #8
 801182a:	2b00      	cmp	r3, #0
 801182c:	d010      	beq.n	8011850 <HAL_RCC_ClockConfig+0x2a4>
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	695a      	ldr	r2, [r3, #20]
 8011832:	4b34      	ldr	r3, [pc, #208]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 8011834:	69db      	ldr	r3, [r3, #28]
 8011836:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801183a:	429a      	cmp	r2, r3
 801183c:	d208      	bcs.n	8011850 <HAL_RCC_ClockConfig+0x2a4>
 801183e:	4b31      	ldr	r3, [pc, #196]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 8011840:	69db      	ldr	r3, [r3, #28]
 8011842:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	695b      	ldr	r3, [r3, #20]
 801184a:	492e      	ldr	r1, [pc, #184]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 801184c:	4313      	orrs	r3, r2
 801184e:	61cb      	str	r3, [r1, #28]
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	f003 0310 	and.w	r3, r3, #16
 8011858:	2b00      	cmp	r3, #0
 801185a:	d010      	beq.n	801187e <HAL_RCC_ClockConfig+0x2d2>
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	699a      	ldr	r2, [r3, #24]
 8011860:	4b28      	ldr	r3, [pc, #160]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 8011862:	69db      	ldr	r3, [r3, #28]
 8011864:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011868:	429a      	cmp	r2, r3
 801186a:	d208      	bcs.n	801187e <HAL_RCC_ClockConfig+0x2d2>
 801186c:	4b25      	ldr	r3, [pc, #148]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 801186e:	69db      	ldr	r3, [r3, #28]
 8011870:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	699b      	ldr	r3, [r3, #24]
 8011878:	4922      	ldr	r1, [pc, #136]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 801187a:	4313      	orrs	r3, r2
 801187c:	61cb      	str	r3, [r1, #28]
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	f003 0320 	and.w	r3, r3, #32
 8011886:	2b00      	cmp	r3, #0
 8011888:	d010      	beq.n	80118ac <HAL_RCC_ClockConfig+0x300>
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	69da      	ldr	r2, [r3, #28]
 801188e:	4b1d      	ldr	r3, [pc, #116]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 8011890:	6a1b      	ldr	r3, [r3, #32]
 8011892:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8011896:	429a      	cmp	r2, r3
 8011898:	d208      	bcs.n	80118ac <HAL_RCC_ClockConfig+0x300>
 801189a:	4b1a      	ldr	r3, [pc, #104]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 801189c:	6a1b      	ldr	r3, [r3, #32]
 801189e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	69db      	ldr	r3, [r3, #28]
 80118a6:	4917      	ldr	r1, [pc, #92]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 80118a8:	4313      	orrs	r3, r2
 80118aa:	620b      	str	r3, [r1, #32]
 80118ac:	f000 f834 	bl	8011918 <HAL_RCC_GetSysClockFreq>
 80118b0:	4602      	mov	r2, r0
 80118b2:	4b14      	ldr	r3, [pc, #80]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 80118b4:	699b      	ldr	r3, [r3, #24]
 80118b6:	0a1b      	lsrs	r3, r3, #8
 80118b8:	f003 030f 	and.w	r3, r3, #15
 80118bc:	4912      	ldr	r1, [pc, #72]	@ (8011908 <HAL_RCC_ClockConfig+0x35c>)
 80118be:	5ccb      	ldrb	r3, [r1, r3]
 80118c0:	f003 031f 	and.w	r3, r3, #31
 80118c4:	fa22 f303 	lsr.w	r3, r2, r3
 80118c8:	613b      	str	r3, [r7, #16]
 80118ca:	4b0e      	ldr	r3, [pc, #56]	@ (8011904 <HAL_RCC_ClockConfig+0x358>)
 80118cc:	699b      	ldr	r3, [r3, #24]
 80118ce:	f003 030f 	and.w	r3, r3, #15
 80118d2:	4a0d      	ldr	r2, [pc, #52]	@ (8011908 <HAL_RCC_ClockConfig+0x35c>)
 80118d4:	5cd3      	ldrb	r3, [r2, r3]
 80118d6:	f003 031f 	and.w	r3, r3, #31
 80118da:	693a      	ldr	r2, [r7, #16]
 80118dc:	fa22 f303 	lsr.w	r3, r2, r3
 80118e0:	4a0a      	ldr	r2, [pc, #40]	@ (801190c <HAL_RCC_ClockConfig+0x360>)
 80118e2:	6013      	str	r3, [r2, #0]
 80118e4:	4a0a      	ldr	r2, [pc, #40]	@ (8011910 <HAL_RCC_ClockConfig+0x364>)
 80118e6:	693b      	ldr	r3, [r7, #16]
 80118e8:	6013      	str	r3, [r2, #0]
 80118ea:	4b0a      	ldr	r3, [pc, #40]	@ (8011914 <HAL_RCC_ClockConfig+0x368>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	4618      	mov	r0, r3
 80118f0:	f7f7 fbe2 	bl	80090b8 <HAL_InitTick>
 80118f4:	4603      	mov	r3, r0
 80118f6:	73fb      	strb	r3, [r7, #15]
 80118f8:	7bfb      	ldrb	r3, [r7, #15]
 80118fa:	4618      	mov	r0, r3
 80118fc:	3718      	adds	r7, #24
 80118fe:	46bd      	mov	sp, r7
 8011900:	bd80      	pop	{r7, pc}
 8011902:	bf00      	nop
 8011904:	58024400 	.word	0x58024400
 8011908:	0801e7dc 	.word	0x0801e7dc
 801190c:	24000008 	.word	0x24000008
 8011910:	24000004 	.word	0x24000004
 8011914:	2400000c 	.word	0x2400000c

08011918 <HAL_RCC_GetSysClockFreq>:
 8011918:	b480      	push	{r7}
 801191a:	b089      	sub	sp, #36	@ 0x24
 801191c:	af00      	add	r7, sp, #0
 801191e:	4bb3      	ldr	r3, [pc, #716]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011920:	691b      	ldr	r3, [r3, #16]
 8011922:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011926:	2b18      	cmp	r3, #24
 8011928:	f200 8155 	bhi.w	8011bd6 <HAL_RCC_GetSysClockFreq+0x2be>
 801192c:	a201      	add	r2, pc, #4	@ (adr r2, 8011934 <HAL_RCC_GetSysClockFreq+0x1c>)
 801192e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011932:	bf00      	nop
 8011934:	08011999 	.word	0x08011999
 8011938:	08011bd7 	.word	0x08011bd7
 801193c:	08011bd7 	.word	0x08011bd7
 8011940:	08011bd7 	.word	0x08011bd7
 8011944:	08011bd7 	.word	0x08011bd7
 8011948:	08011bd7 	.word	0x08011bd7
 801194c:	08011bd7 	.word	0x08011bd7
 8011950:	08011bd7 	.word	0x08011bd7
 8011954:	080119bf 	.word	0x080119bf
 8011958:	08011bd7 	.word	0x08011bd7
 801195c:	08011bd7 	.word	0x08011bd7
 8011960:	08011bd7 	.word	0x08011bd7
 8011964:	08011bd7 	.word	0x08011bd7
 8011968:	08011bd7 	.word	0x08011bd7
 801196c:	08011bd7 	.word	0x08011bd7
 8011970:	08011bd7 	.word	0x08011bd7
 8011974:	080119c5 	.word	0x080119c5
 8011978:	08011bd7 	.word	0x08011bd7
 801197c:	08011bd7 	.word	0x08011bd7
 8011980:	08011bd7 	.word	0x08011bd7
 8011984:	08011bd7 	.word	0x08011bd7
 8011988:	08011bd7 	.word	0x08011bd7
 801198c:	08011bd7 	.word	0x08011bd7
 8011990:	08011bd7 	.word	0x08011bd7
 8011994:	080119cb 	.word	0x080119cb
 8011998:	4b94      	ldr	r3, [pc, #592]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	f003 0320 	and.w	r3, r3, #32
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d009      	beq.n	80119b8 <HAL_RCC_GetSysClockFreq+0xa0>
 80119a4:	4b91      	ldr	r3, [pc, #580]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	08db      	lsrs	r3, r3, #3
 80119aa:	f003 0303 	and.w	r3, r3, #3
 80119ae:	4a90      	ldr	r2, [pc, #576]	@ (8011bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80119b0:	fa22 f303 	lsr.w	r3, r2, r3
 80119b4:	61bb      	str	r3, [r7, #24]
 80119b6:	e111      	b.n	8011bdc <HAL_RCC_GetSysClockFreq+0x2c4>
 80119b8:	4b8d      	ldr	r3, [pc, #564]	@ (8011bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80119ba:	61bb      	str	r3, [r7, #24]
 80119bc:	e10e      	b.n	8011bdc <HAL_RCC_GetSysClockFreq+0x2c4>
 80119be:	4b8d      	ldr	r3, [pc, #564]	@ (8011bf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80119c0:	61bb      	str	r3, [r7, #24]
 80119c2:	e10b      	b.n	8011bdc <HAL_RCC_GetSysClockFreq+0x2c4>
 80119c4:	4b8c      	ldr	r3, [pc, #560]	@ (8011bf8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80119c6:	61bb      	str	r3, [r7, #24]
 80119c8:	e108      	b.n	8011bdc <HAL_RCC_GetSysClockFreq+0x2c4>
 80119ca:	4b88      	ldr	r3, [pc, #544]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80119cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119ce:	f003 0303 	and.w	r3, r3, #3
 80119d2:	617b      	str	r3, [r7, #20]
 80119d4:	4b85      	ldr	r3, [pc, #532]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80119d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119d8:	091b      	lsrs	r3, r3, #4
 80119da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80119de:	613b      	str	r3, [r7, #16]
 80119e0:	4b82      	ldr	r3, [pc, #520]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80119e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119e4:	f003 0301 	and.w	r3, r3, #1
 80119e8:	60fb      	str	r3, [r7, #12]
 80119ea:	4b80      	ldr	r3, [pc, #512]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80119ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119ee:	08db      	lsrs	r3, r3, #3
 80119f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80119f4:	68fa      	ldr	r2, [r7, #12]
 80119f6:	fb02 f303 	mul.w	r3, r2, r3
 80119fa:	ee07 3a90 	vmov	s15, r3
 80119fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a02:	edc7 7a02 	vstr	s15, [r7, #8]
 8011a06:	693b      	ldr	r3, [r7, #16]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	f000 80e1 	beq.w	8011bd0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	2b02      	cmp	r3, #2
 8011a12:	f000 8083 	beq.w	8011b1c <HAL_RCC_GetSysClockFreq+0x204>
 8011a16:	697b      	ldr	r3, [r7, #20]
 8011a18:	2b02      	cmp	r3, #2
 8011a1a:	f200 80a1 	bhi.w	8011b60 <HAL_RCC_GetSysClockFreq+0x248>
 8011a1e:	697b      	ldr	r3, [r7, #20]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d003      	beq.n	8011a2c <HAL_RCC_GetSysClockFreq+0x114>
 8011a24:	697b      	ldr	r3, [r7, #20]
 8011a26:	2b01      	cmp	r3, #1
 8011a28:	d056      	beq.n	8011ad8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8011a2a:	e099      	b.n	8011b60 <HAL_RCC_GetSysClockFreq+0x248>
 8011a2c:	4b6f      	ldr	r3, [pc, #444]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	f003 0320 	and.w	r3, r3, #32
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d02d      	beq.n	8011a94 <HAL_RCC_GetSysClockFreq+0x17c>
 8011a38:	4b6c      	ldr	r3, [pc, #432]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	08db      	lsrs	r3, r3, #3
 8011a3e:	f003 0303 	and.w	r3, r3, #3
 8011a42:	4a6b      	ldr	r2, [pc, #428]	@ (8011bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8011a44:	fa22 f303 	lsr.w	r3, r2, r3
 8011a48:	607b      	str	r3, [r7, #4]
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	ee07 3a90 	vmov	s15, r3
 8011a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	ee07 3a90 	vmov	s15, r3
 8011a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a62:	4b62      	ldr	r3, [pc, #392]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a6a:	ee07 3a90 	vmov	s15, r3
 8011a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a72:	ed97 6a02 	vldr	s12, [r7, #8]
 8011a76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8011bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8011a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a8e:	edc7 7a07 	vstr	s15, [r7, #28]
 8011a92:	e087      	b.n	8011ba4 <HAL_RCC_GetSysClockFreq+0x28c>
 8011a94:	693b      	ldr	r3, [r7, #16]
 8011a96:	ee07 3a90 	vmov	s15, r3
 8011a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8011c00 <HAL_RCC_GetSysClockFreq+0x2e8>
 8011aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011aa6:	4b51      	ldr	r3, [pc, #324]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011aae:	ee07 3a90 	vmov	s15, r3
 8011ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011ab6:	ed97 6a02 	vldr	s12, [r7, #8]
 8011aba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8011bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8011abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011ad2:	edc7 7a07 	vstr	s15, [r7, #28]
 8011ad6:	e065      	b.n	8011ba4 <HAL_RCC_GetSysClockFreq+0x28c>
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	ee07 3a90 	vmov	s15, r3
 8011ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011ae2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8011c04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8011ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011aea:	4b40      	ldr	r3, [pc, #256]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011af2:	ee07 3a90 	vmov	s15, r3
 8011af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011afa:	ed97 6a02 	vldr	s12, [r7, #8]
 8011afe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8011bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8011b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011b0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b16:	edc7 7a07 	vstr	s15, [r7, #28]
 8011b1a:	e043      	b.n	8011ba4 <HAL_RCC_GetSysClockFreq+0x28c>
 8011b1c:	693b      	ldr	r3, [r7, #16]
 8011b1e:	ee07 3a90 	vmov	s15, r3
 8011b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b26:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8011c08 <HAL_RCC_GetSysClockFreq+0x2f0>
 8011b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011b2e:	4b2f      	ldr	r3, [pc, #188]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011b36:	ee07 3a90 	vmov	s15, r3
 8011b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011b3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8011b42:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8011bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8011b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011b4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b5a:	edc7 7a07 	vstr	s15, [r7, #28]
 8011b5e:	e021      	b.n	8011ba4 <HAL_RCC_GetSysClockFreq+0x28c>
 8011b60:	693b      	ldr	r3, [r7, #16]
 8011b62:	ee07 3a90 	vmov	s15, r3
 8011b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8011c04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8011b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011b72:	4b1e      	ldr	r3, [pc, #120]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011b7a:	ee07 3a90 	vmov	s15, r3
 8011b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011b82:	ed97 6a02 	vldr	s12, [r7, #8]
 8011b86:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8011bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8011b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b9e:	edc7 7a07 	vstr	s15, [r7, #28]
 8011ba2:	bf00      	nop
 8011ba4:	4b11      	ldr	r3, [pc, #68]	@ (8011bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ba8:	0a5b      	lsrs	r3, r3, #9
 8011baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011bae:	3301      	adds	r3, #1
 8011bb0:	603b      	str	r3, [r7, #0]
 8011bb2:	683b      	ldr	r3, [r7, #0]
 8011bb4:	ee07 3a90 	vmov	s15, r3
 8011bb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8011bbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8011bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011bc8:	ee17 3a90 	vmov	r3, s15
 8011bcc:	61bb      	str	r3, [r7, #24]
 8011bce:	e005      	b.n	8011bdc <HAL_RCC_GetSysClockFreq+0x2c4>
 8011bd0:	2300      	movs	r3, #0
 8011bd2:	61bb      	str	r3, [r7, #24]
 8011bd4:	e002      	b.n	8011bdc <HAL_RCC_GetSysClockFreq+0x2c4>
 8011bd6:	4b07      	ldr	r3, [pc, #28]	@ (8011bf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8011bd8:	61bb      	str	r3, [r7, #24]
 8011bda:	bf00      	nop
 8011bdc:	69bb      	ldr	r3, [r7, #24]
 8011bde:	4618      	mov	r0, r3
 8011be0:	3724      	adds	r7, #36	@ 0x24
 8011be2:	46bd      	mov	sp, r7
 8011be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be8:	4770      	bx	lr
 8011bea:	bf00      	nop
 8011bec:	58024400 	.word	0x58024400
 8011bf0:	03d09000 	.word	0x03d09000
 8011bf4:	003d0900 	.word	0x003d0900
 8011bf8:	016e3600 	.word	0x016e3600
 8011bfc:	46000000 	.word	0x46000000
 8011c00:	4c742400 	.word	0x4c742400
 8011c04:	4a742400 	.word	0x4a742400
 8011c08:	4bb71b00 	.word	0x4bb71b00

08011c0c <HAL_RCC_GetHCLKFreq>:
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b082      	sub	sp, #8
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	f7ff fe81 	bl	8011918 <HAL_RCC_GetSysClockFreq>
 8011c16:	4602      	mov	r2, r0
 8011c18:	4b10      	ldr	r3, [pc, #64]	@ (8011c5c <HAL_RCC_GetHCLKFreq+0x50>)
 8011c1a:	699b      	ldr	r3, [r3, #24]
 8011c1c:	0a1b      	lsrs	r3, r3, #8
 8011c1e:	f003 030f 	and.w	r3, r3, #15
 8011c22:	490f      	ldr	r1, [pc, #60]	@ (8011c60 <HAL_RCC_GetHCLKFreq+0x54>)
 8011c24:	5ccb      	ldrb	r3, [r1, r3]
 8011c26:	f003 031f 	and.w	r3, r3, #31
 8011c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8011c2e:	607b      	str	r3, [r7, #4]
 8011c30:	4b0a      	ldr	r3, [pc, #40]	@ (8011c5c <HAL_RCC_GetHCLKFreq+0x50>)
 8011c32:	699b      	ldr	r3, [r3, #24]
 8011c34:	f003 030f 	and.w	r3, r3, #15
 8011c38:	4a09      	ldr	r2, [pc, #36]	@ (8011c60 <HAL_RCC_GetHCLKFreq+0x54>)
 8011c3a:	5cd3      	ldrb	r3, [r2, r3]
 8011c3c:	f003 031f 	and.w	r3, r3, #31
 8011c40:	687a      	ldr	r2, [r7, #4]
 8011c42:	fa22 f303 	lsr.w	r3, r2, r3
 8011c46:	4a07      	ldr	r2, [pc, #28]	@ (8011c64 <HAL_RCC_GetHCLKFreq+0x58>)
 8011c48:	6013      	str	r3, [r2, #0]
 8011c4a:	4a07      	ldr	r2, [pc, #28]	@ (8011c68 <HAL_RCC_GetHCLKFreq+0x5c>)
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	6013      	str	r3, [r2, #0]
 8011c50:	4b04      	ldr	r3, [pc, #16]	@ (8011c64 <HAL_RCC_GetHCLKFreq+0x58>)
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	4618      	mov	r0, r3
 8011c56:	3708      	adds	r7, #8
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	bd80      	pop	{r7, pc}
 8011c5c:	58024400 	.word	0x58024400
 8011c60:	0801e7dc 	.word	0x0801e7dc
 8011c64:	24000008 	.word	0x24000008
 8011c68:	24000004 	.word	0x24000004

08011c6c <HAL_RCC_GetPCLK1Freq>:
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	af00      	add	r7, sp, #0
 8011c70:	f7ff ffcc 	bl	8011c0c <HAL_RCC_GetHCLKFreq>
 8011c74:	4602      	mov	r2, r0
 8011c76:	4b06      	ldr	r3, [pc, #24]	@ (8011c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011c78:	69db      	ldr	r3, [r3, #28]
 8011c7a:	091b      	lsrs	r3, r3, #4
 8011c7c:	f003 0307 	and.w	r3, r3, #7
 8011c80:	4904      	ldr	r1, [pc, #16]	@ (8011c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8011c82:	5ccb      	ldrb	r3, [r1, r3]
 8011c84:	f003 031f 	and.w	r3, r3, #31
 8011c88:	fa22 f303 	lsr.w	r3, r2, r3
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	bd80      	pop	{r7, pc}
 8011c90:	58024400 	.word	0x58024400
 8011c94:	0801e7dc 	.word	0x0801e7dc

08011c98 <HAL_RCC_GetPCLK2Freq>:
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	af00      	add	r7, sp, #0
 8011c9c:	f7ff ffb6 	bl	8011c0c <HAL_RCC_GetHCLKFreq>
 8011ca0:	4602      	mov	r2, r0
 8011ca2:	4b06      	ldr	r3, [pc, #24]	@ (8011cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8011ca4:	69db      	ldr	r3, [r3, #28]
 8011ca6:	0a1b      	lsrs	r3, r3, #8
 8011ca8:	f003 0307 	and.w	r3, r3, #7
 8011cac:	4904      	ldr	r1, [pc, #16]	@ (8011cc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8011cae:	5ccb      	ldrb	r3, [r1, r3]
 8011cb0:	f003 031f 	and.w	r3, r3, #31
 8011cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8011cb8:	4618      	mov	r0, r3
 8011cba:	bd80      	pop	{r7, pc}
 8011cbc:	58024400 	.word	0x58024400
 8011cc0:	0801e7dc 	.word	0x0801e7dc

08011cc4 <HAL_RCCEx_PeriphCLKConfig>:
 8011cc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011cc8:	b0c6      	sub	sp, #280	@ 0x118
 8011cca:	af00      	add	r7, sp, #0
 8011ccc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8011cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ce4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8011ce8:	2500      	movs	r5, #0
 8011cea:	ea54 0305 	orrs.w	r3, r4, r5
 8011cee:	d049      	beq.n	8011d84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8011cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011cf4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cf6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8011cfa:	d02f      	beq.n	8011d5c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8011cfc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8011d00:	d828      	bhi.n	8011d54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8011d02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011d06:	d01a      	beq.n	8011d3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8011d08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011d0c:	d822      	bhi.n	8011d54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d003      	beq.n	8011d1a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8011d12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011d16:	d007      	beq.n	8011d28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8011d18:	e01c      	b.n	8011d54 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8011d1a:	4bab      	ldr	r3, [pc, #684]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d1e:	4aaa      	ldr	r2, [pc, #680]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8011d24:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011d26:	e01a      	b.n	8011d5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8011d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d2c:	3308      	adds	r3, #8
 8011d2e:	2102      	movs	r1, #2
 8011d30:	4618      	mov	r0, r3
 8011d32:	f002 fa49 	bl	80141c8 <RCCEx_PLL2_Config>
 8011d36:	4603      	mov	r3, r0
 8011d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011d3c:	e00f      	b.n	8011d5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8011d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d42:	3328      	adds	r3, #40	@ 0x28
 8011d44:	2102      	movs	r1, #2
 8011d46:	4618      	mov	r0, r3
 8011d48:	f002 faf0 	bl	801432c <RCCEx_PLL3_Config>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011d52:	e004      	b.n	8011d5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8011d54:	2301      	movs	r3, #1
 8011d56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011d5a:	e000      	b.n	8011d5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8011d5c:	bf00      	nop
 8011d5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d10a      	bne.n	8011d7c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8011d66:	4b98      	ldr	r3, [pc, #608]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011d6a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8011d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011d74:	4a94      	ldr	r2, [pc, #592]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011d76:	430b      	orrs	r3, r1
 8011d78:	6513      	str	r3, [r2, #80]	@ 0x50
 8011d7a:	e003      	b.n	8011d84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8011d7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011d80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8011d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d8c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8011d90:	f04f 0900 	mov.w	r9, #0
 8011d94:	ea58 0309 	orrs.w	r3, r8, r9
 8011d98:	d047      	beq.n	8011e2a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8011d9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011da0:	2b04      	cmp	r3, #4
 8011da2:	d82a      	bhi.n	8011dfa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8011da4:	a201      	add	r2, pc, #4	@ (adr r2, 8011dac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8011da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011daa:	bf00      	nop
 8011dac:	08011dc1 	.word	0x08011dc1
 8011db0:	08011dcf 	.word	0x08011dcf
 8011db4:	08011de5 	.word	0x08011de5
 8011db8:	08011e03 	.word	0x08011e03
 8011dbc:	08011e03 	.word	0x08011e03
 8011dc0:	4b81      	ldr	r3, [pc, #516]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dc4:	4a80      	ldr	r2, [pc, #512]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8011dca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011dcc:	e01a      	b.n	8011e04 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8011dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011dd2:	3308      	adds	r3, #8
 8011dd4:	2100      	movs	r1, #0
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f002 f9f6 	bl	80141c8 <RCCEx_PLL2_Config>
 8011ddc:	4603      	mov	r3, r0
 8011dde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011de2:	e00f      	b.n	8011e04 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8011de4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011de8:	3328      	adds	r3, #40	@ 0x28
 8011dea:	2100      	movs	r1, #0
 8011dec:	4618      	mov	r0, r3
 8011dee:	f002 fa9d 	bl	801432c <RCCEx_PLL3_Config>
 8011df2:	4603      	mov	r3, r0
 8011df4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011df8:	e004      	b.n	8011e04 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8011dfa:	2301      	movs	r3, #1
 8011dfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011e00:	e000      	b.n	8011e04 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8011e02:	bf00      	nop
 8011e04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d10a      	bne.n	8011e22 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8011e0c:	4b6e      	ldr	r3, [pc, #440]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011e10:	f023 0107 	bic.w	r1, r3, #7
 8011e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011e1a:	4a6b      	ldr	r2, [pc, #428]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011e1c:	430b      	orrs	r3, r1
 8011e1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8011e20:	e003      	b.n	8011e2a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8011e22:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011e26:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8011e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e32:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8011e36:	f04f 0b00 	mov.w	fp, #0
 8011e3a:	ea5a 030b 	orrs.w	r3, sl, fp
 8011e3e:	d05b      	beq.n	8011ef8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8011e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8011e48:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8011e4c:	d03b      	beq.n	8011ec6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8011e4e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8011e52:	d834      	bhi.n	8011ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8011e54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8011e58:	d037      	beq.n	8011eca <HAL_RCCEx_PeriphCLKConfig+0x206>
 8011e5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8011e5e:	d82e      	bhi.n	8011ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8011e60:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8011e64:	d033      	beq.n	8011ece <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8011e66:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8011e6a:	d828      	bhi.n	8011ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8011e6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011e70:	d01a      	beq.n	8011ea8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8011e72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011e76:	d822      	bhi.n	8011ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d003      	beq.n	8011e84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8011e7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011e80:	d007      	beq.n	8011e92 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8011e82:	e01c      	b.n	8011ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8011e84:	4b50      	ldr	r3, [pc, #320]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e88:	4a4f      	ldr	r2, [pc, #316]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8011e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011e90:	e01e      	b.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8011e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e96:	3308      	adds	r3, #8
 8011e98:	2100      	movs	r1, #0
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f002 f994 	bl	80141c8 <RCCEx_PLL2_Config>
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011ea6:	e013      	b.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8011ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011eac:	3328      	adds	r3, #40	@ 0x28
 8011eae:	2100      	movs	r1, #0
 8011eb0:	4618      	mov	r0, r3
 8011eb2:	f002 fa3b 	bl	801432c <RCCEx_PLL3_Config>
 8011eb6:	4603      	mov	r3, r0
 8011eb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011ebc:	e008      	b.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8011ebe:	2301      	movs	r3, #1
 8011ec0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011ec4:	e004      	b.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8011ec6:	bf00      	nop
 8011ec8:	e002      	b.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8011eca:	bf00      	nop
 8011ecc:	e000      	b.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8011ece:	bf00      	nop
 8011ed0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d10b      	bne.n	8011ef0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8011ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011edc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8011ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011ee4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8011ee8:	4a37      	ldr	r2, [pc, #220]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011eea:	430b      	orrs	r3, r1
 8011eec:	6593      	str	r3, [r2, #88]	@ 0x58
 8011eee:	e003      	b.n	8011ef8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8011ef0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011ef4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8011ef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f00:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8011f04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8011f08:	2300      	movs	r3, #0
 8011f0a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8011f0e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8011f12:	460b      	mov	r3, r1
 8011f14:	4313      	orrs	r3, r2
 8011f16:	d05d      	beq.n	8011fd4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8011f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8011f20:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8011f24:	d03b      	beq.n	8011f9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8011f26:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8011f2a:	d834      	bhi.n	8011f96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8011f2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011f30:	d037      	beq.n	8011fa2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8011f32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011f36:	d82e      	bhi.n	8011f96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8011f38:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8011f3c:	d033      	beq.n	8011fa6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8011f3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8011f42:	d828      	bhi.n	8011f96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8011f44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011f48:	d01a      	beq.n	8011f80 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8011f4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011f4e:	d822      	bhi.n	8011f96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d003      	beq.n	8011f5c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8011f54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011f58:	d007      	beq.n	8011f6a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8011f5a:	e01c      	b.n	8011f96 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8011f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f60:	4a19      	ldr	r2, [pc, #100]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011f62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8011f66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011f68:	e01e      	b.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8011f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f6e:	3308      	adds	r3, #8
 8011f70:	2100      	movs	r1, #0
 8011f72:	4618      	mov	r0, r3
 8011f74:	f002 f928 	bl	80141c8 <RCCEx_PLL2_Config>
 8011f78:	4603      	mov	r3, r0
 8011f7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011f7e:	e013      	b.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8011f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f84:	3328      	adds	r3, #40	@ 0x28
 8011f86:	2100      	movs	r1, #0
 8011f88:	4618      	mov	r0, r3
 8011f8a:	f002 f9cf 	bl	801432c <RCCEx_PLL3_Config>
 8011f8e:	4603      	mov	r3, r0
 8011f90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011f94:	e008      	b.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8011f96:	2301      	movs	r3, #1
 8011f98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8011f9c:	e004      	b.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8011f9e:	bf00      	nop
 8011fa0:	e002      	b.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8011fa2:	bf00      	nop
 8011fa4:	e000      	b.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8011fa6:	bf00      	nop
 8011fa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d10d      	bne.n	8011fcc <HAL_RCCEx_PeriphCLKConfig+0x308>
 8011fb0:	4b05      	ldr	r3, [pc, #20]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fb4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8011fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011fbc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8011fc0:	4a01      	ldr	r2, [pc, #4]	@ (8011fc8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8011fc2:	430b      	orrs	r3, r1
 8011fc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8011fc6:	e005      	b.n	8011fd4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8011fc8:	58024400 	.word	0x58024400
 8011fcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8011fd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8011fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fdc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8011fe0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8011fea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8011fee:	460b      	mov	r3, r1
 8011ff0:	4313      	orrs	r3, r2
 8011ff2:	d03a      	beq.n	801206a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
 8011ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011ffa:	2b30      	cmp	r3, #48	@ 0x30
 8011ffc:	d01f      	beq.n	801203e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8011ffe:	2b30      	cmp	r3, #48	@ 0x30
 8012000:	d819      	bhi.n	8012036 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8012002:	2b20      	cmp	r3, #32
 8012004:	d00c      	beq.n	8012020 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8012006:	2b20      	cmp	r3, #32
 8012008:	d815      	bhi.n	8012036 <HAL_RCCEx_PeriphCLKConfig+0x372>
 801200a:	2b00      	cmp	r3, #0
 801200c:	d019      	beq.n	8012042 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 801200e:	2b10      	cmp	r3, #16
 8012010:	d111      	bne.n	8012036 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8012012:	4baa      	ldr	r3, [pc, #680]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8012014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012016:	4aa9      	ldr	r2, [pc, #676]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8012018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801201c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801201e:	e011      	b.n	8012044 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8012020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012024:	3308      	adds	r3, #8
 8012026:	2102      	movs	r1, #2
 8012028:	4618      	mov	r0, r3
 801202a:	f002 f8cd 	bl	80141c8 <RCCEx_PLL2_Config>
 801202e:	4603      	mov	r3, r0
 8012030:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012034:	e006      	b.n	8012044 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8012036:	2301      	movs	r3, #1
 8012038:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801203c:	e002      	b.n	8012044 <HAL_RCCEx_PeriphCLKConfig+0x380>
 801203e:	bf00      	nop
 8012040:	e000      	b.n	8012044 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8012042:	bf00      	nop
 8012044:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012048:	2b00      	cmp	r3, #0
 801204a:	d10a      	bne.n	8012062 <HAL_RCCEx_PeriphCLKConfig+0x39e>
 801204c:	4b9b      	ldr	r3, [pc, #620]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 801204e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012050:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8012054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801205a:	4a98      	ldr	r2, [pc, #608]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 801205c:	430b      	orrs	r3, r1
 801205e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012060:	e003      	b.n	801206a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
 8012062:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012066:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 801206a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012072:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8012076:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801207a:	2300      	movs	r3, #0
 801207c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012080:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8012084:	460b      	mov	r3, r1
 8012086:	4313      	orrs	r3, r2
 8012088:	d051      	beq.n	801212e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 801208a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801208e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012090:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012094:	d035      	beq.n	8012102 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8012096:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801209a:	d82e      	bhi.n	80120fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 801209c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80120a0:	d031      	beq.n	8012106 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80120a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80120a6:	d828      	bhi.n	80120fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80120a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80120ac:	d01a      	beq.n	80120e4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80120ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80120b2:	d822      	bhi.n	80120fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d003      	beq.n	80120c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80120b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80120bc:	d007      	beq.n	80120ce <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80120be:	e01c      	b.n	80120fa <HAL_RCCEx_PeriphCLKConfig+0x436>
 80120c0:	4b7e      	ldr	r3, [pc, #504]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80120c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120c4:	4a7d      	ldr	r2, [pc, #500]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80120c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80120ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80120cc:	e01c      	b.n	8012108 <HAL_RCCEx_PeriphCLKConfig+0x444>
 80120ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80120d2:	3308      	adds	r3, #8
 80120d4:	2100      	movs	r1, #0
 80120d6:	4618      	mov	r0, r3
 80120d8:	f002 f876 	bl	80141c8 <RCCEx_PLL2_Config>
 80120dc:	4603      	mov	r3, r0
 80120de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80120e2:	e011      	b.n	8012108 <HAL_RCCEx_PeriphCLKConfig+0x444>
 80120e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80120e8:	3328      	adds	r3, #40	@ 0x28
 80120ea:	2100      	movs	r1, #0
 80120ec:	4618      	mov	r0, r3
 80120ee:	f002 f91d 	bl	801432c <RCCEx_PLL3_Config>
 80120f2:	4603      	mov	r3, r0
 80120f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80120f8:	e006      	b.n	8012108 <HAL_RCCEx_PeriphCLKConfig+0x444>
 80120fa:	2301      	movs	r3, #1
 80120fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012100:	e002      	b.n	8012108 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8012102:	bf00      	nop
 8012104:	e000      	b.n	8012108 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8012106:	bf00      	nop
 8012108:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801210c:	2b00      	cmp	r3, #0
 801210e:	d10a      	bne.n	8012126 <HAL_RCCEx_PeriphCLKConfig+0x462>
 8012110:	4b6a      	ldr	r3, [pc, #424]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8012112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012114:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8012118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801211c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801211e:	4a67      	ldr	r2, [pc, #412]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8012120:	430b      	orrs	r3, r1
 8012122:	6513      	str	r3, [r2, #80]	@ 0x50
 8012124:	e003      	b.n	801212e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 8012126:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801212a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 801212e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012136:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 801213a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 801213e:	2300      	movs	r3, #0
 8012140:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012144:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8012148:	460b      	mov	r3, r1
 801214a:	4313      	orrs	r3, r2
 801214c:	d053      	beq.n	80121f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
 801214e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8012158:	d033      	beq.n	80121c2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 801215a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801215e:	d82c      	bhi.n	80121ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8012160:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012164:	d02f      	beq.n	80121c6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8012166:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801216a:	d826      	bhi.n	80121ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 801216c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8012170:	d02b      	beq.n	80121ca <HAL_RCCEx_PeriphCLKConfig+0x506>
 8012172:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8012176:	d820      	bhi.n	80121ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8012178:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801217c:	d012      	beq.n	80121a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 801217e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8012182:	d81a      	bhi.n	80121ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8012184:	2b00      	cmp	r3, #0
 8012186:	d022      	beq.n	80121ce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8012188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801218c:	d115      	bne.n	80121ba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 801218e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012192:	3308      	adds	r3, #8
 8012194:	2101      	movs	r1, #1
 8012196:	4618      	mov	r0, r3
 8012198:	f002 f816 	bl	80141c8 <RCCEx_PLL2_Config>
 801219c:	4603      	mov	r3, r0
 801219e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80121a2:	e015      	b.n	80121d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80121a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80121a8:	3328      	adds	r3, #40	@ 0x28
 80121aa:	2101      	movs	r1, #1
 80121ac:	4618      	mov	r0, r3
 80121ae:	f002 f8bd 	bl	801432c <RCCEx_PLL3_Config>
 80121b2:	4603      	mov	r3, r0
 80121b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80121b8:	e00a      	b.n	80121d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80121ba:	2301      	movs	r3, #1
 80121bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80121c0:	e006      	b.n	80121d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80121c2:	bf00      	nop
 80121c4:	e004      	b.n	80121d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80121c6:	bf00      	nop
 80121c8:	e002      	b.n	80121d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80121ca:	bf00      	nop
 80121cc:	e000      	b.n	80121d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80121ce:	bf00      	nop
 80121d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d10a      	bne.n	80121ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80121d8:	4b38      	ldr	r3, [pc, #224]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80121da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80121dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80121e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80121e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80121e6:	4a35      	ldr	r2, [pc, #212]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80121e8:	430b      	orrs	r3, r1
 80121ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80121ec:	e003      	b.n	80121f6 <HAL_RCCEx_PeriphCLKConfig+0x532>
 80121ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80121f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80121f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80121fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121fe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8012202:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012206:	2300      	movs	r3, #0
 8012208:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 801220c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8012210:	460b      	mov	r3, r1
 8012212:	4313      	orrs	r3, r2
 8012214:	d058      	beq.n	80122c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8012216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801221a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801221e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8012222:	d033      	beq.n	801228c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8012224:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8012228:	d82c      	bhi.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 801222a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801222e:	d02f      	beq.n	8012290 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8012230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012234:	d826      	bhi.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8012236:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801223a:	d02b      	beq.n	8012294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 801223c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8012240:	d820      	bhi.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8012242:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012246:	d012      	beq.n	801226e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8012248:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801224c:	d81a      	bhi.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 801224e:	2b00      	cmp	r3, #0
 8012250:	d022      	beq.n	8012298 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8012252:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012256:	d115      	bne.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8012258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801225c:	3308      	adds	r3, #8
 801225e:	2101      	movs	r1, #1
 8012260:	4618      	mov	r0, r3
 8012262:	f001 ffb1 	bl	80141c8 <RCCEx_PLL2_Config>
 8012266:	4603      	mov	r3, r0
 8012268:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801226c:	e015      	b.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 801226e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012272:	3328      	adds	r3, #40	@ 0x28
 8012274:	2101      	movs	r1, #1
 8012276:	4618      	mov	r0, r3
 8012278:	f002 f858 	bl	801432c <RCCEx_PLL3_Config>
 801227c:	4603      	mov	r3, r0
 801227e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012282:	e00a      	b.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 8012284:	2301      	movs	r3, #1
 8012286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801228a:	e006      	b.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 801228c:	bf00      	nop
 801228e:	e004      	b.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 8012290:	bf00      	nop
 8012292:	e002      	b.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 8012294:	bf00      	nop
 8012296:	e000      	b.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 8012298:	bf00      	nop
 801229a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d10e      	bne.n	80122c0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 80122a2:	4b06      	ldr	r3, [pc, #24]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80122a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80122a6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80122aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80122b2:	4a02      	ldr	r2, [pc, #8]	@ (80122bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80122b4:	430b      	orrs	r3, r1
 80122b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80122b8:	e006      	b.n	80122c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80122ba:	bf00      	nop
 80122bc:	58024400 	.word	0x58024400
 80122c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80122c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80122c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80122d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80122d8:	2300      	movs	r3, #0
 80122da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80122de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80122e2:	460b      	mov	r3, r1
 80122e4:	4313      	orrs	r3, r2
 80122e6:	d037      	beq.n	8012358 <HAL_RCCEx_PeriphCLKConfig+0x694>
 80122e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80122ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80122f2:	d00e      	beq.n	8012312 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80122f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80122f8:	d816      	bhi.n	8012328 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d018      	beq.n	8012330 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80122fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012302:	d111      	bne.n	8012328 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8012304:	4bc4      	ldr	r3, [pc, #784]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012308:	4ac3      	ldr	r2, [pc, #780]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801230a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801230e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012310:	e00f      	b.n	8012332 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8012312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012316:	3308      	adds	r3, #8
 8012318:	2101      	movs	r1, #1
 801231a:	4618      	mov	r0, r3
 801231c:	f001 ff54 	bl	80141c8 <RCCEx_PLL2_Config>
 8012320:	4603      	mov	r3, r0
 8012322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012326:	e004      	b.n	8012332 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8012328:	2301      	movs	r3, #1
 801232a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801232e:	e000      	b.n	8012332 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8012330:	bf00      	nop
 8012332:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012336:	2b00      	cmp	r3, #0
 8012338:	d10a      	bne.n	8012350 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 801233a:	4bb7      	ldr	r3, [pc, #732]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801233c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801233e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8012342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012346:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012348:	4ab3      	ldr	r2, [pc, #716]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801234a:	430b      	orrs	r3, r1
 801234c:	6513      	str	r3, [r2, #80]	@ 0x50
 801234e:	e003      	b.n	8012358 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8012350:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012354:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801235c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012360:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8012364:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012368:	2300      	movs	r3, #0
 801236a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801236e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8012372:	460b      	mov	r3, r1
 8012374:	4313      	orrs	r3, r2
 8012376:	d039      	beq.n	80123ec <HAL_RCCEx_PeriphCLKConfig+0x728>
 8012378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801237c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801237e:	2b03      	cmp	r3, #3
 8012380:	d81c      	bhi.n	80123bc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8012382:	a201      	add	r2, pc, #4	@ (adr r2, 8012388 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8012384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012388:	080123c5 	.word	0x080123c5
 801238c:	08012399 	.word	0x08012399
 8012390:	080123a7 	.word	0x080123a7
 8012394:	080123c5 	.word	0x080123c5
 8012398:	4b9f      	ldr	r3, [pc, #636]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801239c:	4a9e      	ldr	r2, [pc, #632]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801239e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80123a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80123a4:	e00f      	b.n	80123c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
 80123a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123aa:	3308      	adds	r3, #8
 80123ac:	2102      	movs	r1, #2
 80123ae:	4618      	mov	r0, r3
 80123b0:	f001 ff0a 	bl	80141c8 <RCCEx_PLL2_Config>
 80123b4:	4603      	mov	r3, r0
 80123b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80123ba:	e004      	b.n	80123c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
 80123bc:	2301      	movs	r3, #1
 80123be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80123c2:	e000      	b.n	80123c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
 80123c4:	bf00      	nop
 80123c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d10a      	bne.n	80123e4 <HAL_RCCEx_PeriphCLKConfig+0x720>
 80123ce:	4b92      	ldr	r3, [pc, #584]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80123d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80123d2:	f023 0103 	bic.w	r1, r3, #3
 80123d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80123dc:	4a8e      	ldr	r2, [pc, #568]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80123de:	430b      	orrs	r3, r1
 80123e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80123e2:	e003      	b.n	80123ec <HAL_RCCEx_PeriphCLKConfig+0x728>
 80123e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80123e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80123ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123f4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80123f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80123fc:	2300      	movs	r3, #0
 80123fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012402:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8012406:	460b      	mov	r3, r1
 8012408:	4313      	orrs	r3, r2
 801240a:	f000 8099 	beq.w	8012540 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 801240e:	4b83      	ldr	r3, [pc, #524]	@ (801261c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	4a82      	ldr	r2, [pc, #520]	@ (801261c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8012414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012418:	6013      	str	r3, [r2, #0]
 801241a:	f7f6 fe97 	bl	800914c <HAL_GetTick>
 801241e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
 8012422:	e00b      	b.n	801243c <HAL_RCCEx_PeriphCLKConfig+0x778>
 8012424:	f7f6 fe92 	bl	800914c <HAL_GetTick>
 8012428:	4602      	mov	r2, r0
 801242a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 801242e:	1ad3      	subs	r3, r2, r3
 8012430:	2b64      	cmp	r3, #100	@ 0x64
 8012432:	d903      	bls.n	801243c <HAL_RCCEx_PeriphCLKConfig+0x778>
 8012434:	2303      	movs	r3, #3
 8012436:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801243a:	e005      	b.n	8012448 <HAL_RCCEx_PeriphCLKConfig+0x784>
 801243c:	4b77      	ldr	r3, [pc, #476]	@ (801261c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012444:	2b00      	cmp	r3, #0
 8012446:	d0ed      	beq.n	8012424 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8012448:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801244c:	2b00      	cmp	r3, #0
 801244e:	d173      	bne.n	8012538 <HAL_RCCEx_PeriphCLKConfig+0x874>
 8012450:	4b71      	ldr	r3, [pc, #452]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012452:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012458:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801245c:	4053      	eors	r3, r2
 801245e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012462:	2b00      	cmp	r3, #0
 8012464:	d015      	beq.n	8012492 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8012466:	4b6c      	ldr	r3, [pc, #432]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801246a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801246e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8012472:	4b69      	ldr	r3, [pc, #420]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012476:	4a68      	ldr	r2, [pc, #416]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801247c:	6713      	str	r3, [r2, #112]	@ 0x70
 801247e:	4b66      	ldr	r3, [pc, #408]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012482:	4a65      	ldr	r2, [pc, #404]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012484:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012488:	6713      	str	r3, [r2, #112]	@ 0x70
 801248a:	4a63      	ldr	r2, [pc, #396]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801248c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8012490:	6713      	str	r3, [r2, #112]	@ 0x70
 8012492:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012496:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801249a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801249e:	d118      	bne.n	80124d2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 80124a0:	f7f6 fe54 	bl	800914c <HAL_GetTick>
 80124a4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
 80124a8:	e00d      	b.n	80124c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
 80124aa:	f7f6 fe4f 	bl	800914c <HAL_GetTick>
 80124ae:	4602      	mov	r2, r0
 80124b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80124b4:	1ad2      	subs	r2, r2, r3
 80124b6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80124ba:	429a      	cmp	r2, r3
 80124bc:	d903      	bls.n	80124c6 <HAL_RCCEx_PeriphCLKConfig+0x802>
 80124be:	2303      	movs	r3, #3
 80124c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80124c4:	e005      	b.n	80124d2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 80124c6:	4b54      	ldr	r3, [pc, #336]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80124c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80124ca:	f003 0302 	and.w	r3, r3, #2
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d0eb      	beq.n	80124aa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 80124d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d129      	bne.n	801252e <HAL_RCCEx_PeriphCLKConfig+0x86a>
 80124da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80124de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80124e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80124e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80124ea:	d10e      	bne.n	801250a <HAL_RCCEx_PeriphCLKConfig+0x846>
 80124ec:	4b4a      	ldr	r3, [pc, #296]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80124ee:	691b      	ldr	r3, [r3, #16]
 80124f0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80124f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80124f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80124fc:	091a      	lsrs	r2, r3, #4
 80124fe:	4b48      	ldr	r3, [pc, #288]	@ (8012620 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8012500:	4013      	ands	r3, r2
 8012502:	4a45      	ldr	r2, [pc, #276]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012504:	430b      	orrs	r3, r1
 8012506:	6113      	str	r3, [r2, #16]
 8012508:	e005      	b.n	8012516 <HAL_RCCEx_PeriphCLKConfig+0x852>
 801250a:	4b43      	ldr	r3, [pc, #268]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 801250c:	691b      	ldr	r3, [r3, #16]
 801250e:	4a42      	ldr	r2, [pc, #264]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012510:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8012514:	6113      	str	r3, [r2, #16]
 8012516:	4b40      	ldr	r3, [pc, #256]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012518:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801251a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801251e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8012522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012526:	4a3c      	ldr	r2, [pc, #240]	@ (8012618 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8012528:	430b      	orrs	r3, r1
 801252a:	6713      	str	r3, [r2, #112]	@ 0x70
 801252c:	e008      	b.n	8012540 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 801252e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012532:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012536:	e003      	b.n	8012540 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 8012538:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801253c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012548:	f002 0301 	and.w	r3, r2, #1
 801254c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012550:	2300      	movs	r3, #0
 8012552:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012556:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 801255a:	460b      	mov	r3, r1
 801255c:	4313      	orrs	r3, r2
 801255e:	f000 808f 	beq.w	8012680 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 8012562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012566:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012568:	2b28      	cmp	r3, #40	@ 0x28
 801256a:	d871      	bhi.n	8012650 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 801256c:	a201      	add	r2, pc, #4	@ (adr r2, 8012574 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 801256e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012572:	bf00      	nop
 8012574:	08012659 	.word	0x08012659
 8012578:	08012651 	.word	0x08012651
 801257c:	08012651 	.word	0x08012651
 8012580:	08012651 	.word	0x08012651
 8012584:	08012651 	.word	0x08012651
 8012588:	08012651 	.word	0x08012651
 801258c:	08012651 	.word	0x08012651
 8012590:	08012651 	.word	0x08012651
 8012594:	08012625 	.word	0x08012625
 8012598:	08012651 	.word	0x08012651
 801259c:	08012651 	.word	0x08012651
 80125a0:	08012651 	.word	0x08012651
 80125a4:	08012651 	.word	0x08012651
 80125a8:	08012651 	.word	0x08012651
 80125ac:	08012651 	.word	0x08012651
 80125b0:	08012651 	.word	0x08012651
 80125b4:	0801263b 	.word	0x0801263b
 80125b8:	08012651 	.word	0x08012651
 80125bc:	08012651 	.word	0x08012651
 80125c0:	08012651 	.word	0x08012651
 80125c4:	08012651 	.word	0x08012651
 80125c8:	08012651 	.word	0x08012651
 80125cc:	08012651 	.word	0x08012651
 80125d0:	08012651 	.word	0x08012651
 80125d4:	08012659 	.word	0x08012659
 80125d8:	08012651 	.word	0x08012651
 80125dc:	08012651 	.word	0x08012651
 80125e0:	08012651 	.word	0x08012651
 80125e4:	08012651 	.word	0x08012651
 80125e8:	08012651 	.word	0x08012651
 80125ec:	08012651 	.word	0x08012651
 80125f0:	08012651 	.word	0x08012651
 80125f4:	08012659 	.word	0x08012659
 80125f8:	08012651 	.word	0x08012651
 80125fc:	08012651 	.word	0x08012651
 8012600:	08012651 	.word	0x08012651
 8012604:	08012651 	.word	0x08012651
 8012608:	08012651 	.word	0x08012651
 801260c:	08012651 	.word	0x08012651
 8012610:	08012651 	.word	0x08012651
 8012614:	08012659 	.word	0x08012659
 8012618:	58024400 	.word	0x58024400
 801261c:	58024800 	.word	0x58024800
 8012620:	00ffffcf 	.word	0x00ffffcf
 8012624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012628:	3308      	adds	r3, #8
 801262a:	2101      	movs	r1, #1
 801262c:	4618      	mov	r0, r3
 801262e:	f001 fdcb 	bl	80141c8 <RCCEx_PLL2_Config>
 8012632:	4603      	mov	r3, r0
 8012634:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012638:	e00f      	b.n	801265a <HAL_RCCEx_PeriphCLKConfig+0x996>
 801263a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801263e:	3328      	adds	r3, #40	@ 0x28
 8012640:	2101      	movs	r1, #1
 8012642:	4618      	mov	r0, r3
 8012644:	f001 fe72 	bl	801432c <RCCEx_PLL3_Config>
 8012648:	4603      	mov	r3, r0
 801264a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801264e:	e004      	b.n	801265a <HAL_RCCEx_PeriphCLKConfig+0x996>
 8012650:	2301      	movs	r3, #1
 8012652:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012656:	e000      	b.n	801265a <HAL_RCCEx_PeriphCLKConfig+0x996>
 8012658:	bf00      	nop
 801265a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801265e:	2b00      	cmp	r3, #0
 8012660:	d10a      	bne.n	8012678 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8012662:	4bbf      	ldr	r3, [pc, #764]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8012664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012666:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 801266a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801266e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012670:	4abb      	ldr	r2, [pc, #748]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8012672:	430b      	orrs	r3, r1
 8012674:	6553      	str	r3, [r2, #84]	@ 0x54
 8012676:	e003      	b.n	8012680 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 8012678:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801267c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012688:	f002 0302 	and.w	r3, r2, #2
 801268c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012690:	2300      	movs	r3, #0
 8012692:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012696:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 801269a:	460b      	mov	r3, r1
 801269c:	4313      	orrs	r3, r2
 801269e:	d041      	beq.n	8012724 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 80126a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80126a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80126a6:	2b05      	cmp	r3, #5
 80126a8:	d824      	bhi.n	80126f4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80126aa:	a201      	add	r2, pc, #4	@ (adr r2, 80126b0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80126ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126b0:	080126fd 	.word	0x080126fd
 80126b4:	080126c9 	.word	0x080126c9
 80126b8:	080126df 	.word	0x080126df
 80126bc:	080126fd 	.word	0x080126fd
 80126c0:	080126fd 	.word	0x080126fd
 80126c4:	080126fd 	.word	0x080126fd
 80126c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80126cc:	3308      	adds	r3, #8
 80126ce:	2101      	movs	r1, #1
 80126d0:	4618      	mov	r0, r3
 80126d2:	f001 fd79 	bl	80141c8 <RCCEx_PLL2_Config>
 80126d6:	4603      	mov	r3, r0
 80126d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80126dc:	e00f      	b.n	80126fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 80126de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80126e2:	3328      	adds	r3, #40	@ 0x28
 80126e4:	2101      	movs	r1, #1
 80126e6:	4618      	mov	r0, r3
 80126e8:	f001 fe20 	bl	801432c <RCCEx_PLL3_Config>
 80126ec:	4603      	mov	r3, r0
 80126ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80126f2:	e004      	b.n	80126fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 80126f4:	2301      	movs	r3, #1
 80126f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80126fa:	e000      	b.n	80126fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 80126fc:	bf00      	nop
 80126fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012702:	2b00      	cmp	r3, #0
 8012704:	d10a      	bne.n	801271c <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8012706:	4b96      	ldr	r3, [pc, #600]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8012708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801270a:	f023 0107 	bic.w	r1, r3, #7
 801270e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012714:	4a92      	ldr	r2, [pc, #584]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8012716:	430b      	orrs	r3, r1
 8012718:	6553      	str	r3, [r2, #84]	@ 0x54
 801271a:	e003      	b.n	8012724 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 801271c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012720:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801272c:	f002 0304 	and.w	r3, r2, #4
 8012730:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012734:	2300      	movs	r3, #0
 8012736:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801273a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 801273e:	460b      	mov	r3, r1
 8012740:	4313      	orrs	r3, r2
 8012742:	d044      	beq.n	80127ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8012744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801274c:	2b05      	cmp	r3, #5
 801274e:	d825      	bhi.n	801279c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8012750:	a201      	add	r2, pc, #4	@ (adr r2, 8012758 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8012752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012756:	bf00      	nop
 8012758:	080127a5 	.word	0x080127a5
 801275c:	08012771 	.word	0x08012771
 8012760:	08012787 	.word	0x08012787
 8012764:	080127a5 	.word	0x080127a5
 8012768:	080127a5 	.word	0x080127a5
 801276c:	080127a5 	.word	0x080127a5
 8012770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012774:	3308      	adds	r3, #8
 8012776:	2101      	movs	r1, #1
 8012778:	4618      	mov	r0, r3
 801277a:	f001 fd25 	bl	80141c8 <RCCEx_PLL2_Config>
 801277e:	4603      	mov	r3, r0
 8012780:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012784:	e00f      	b.n	80127a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
 8012786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801278a:	3328      	adds	r3, #40	@ 0x28
 801278c:	2101      	movs	r1, #1
 801278e:	4618      	mov	r0, r3
 8012790:	f001 fdcc 	bl	801432c <RCCEx_PLL3_Config>
 8012794:	4603      	mov	r3, r0
 8012796:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801279a:	e004      	b.n	80127a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
 801279c:	2301      	movs	r3, #1
 801279e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80127a2:	e000      	b.n	80127a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
 80127a4:	bf00      	nop
 80127a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d10b      	bne.n	80127c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 80127ae:	4b6c      	ldr	r3, [pc, #432]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80127b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80127b2:	f023 0107 	bic.w	r1, r3, #7
 80127b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80127be:	4a68      	ldr	r2, [pc, #416]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80127c0:	430b      	orrs	r3, r1
 80127c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80127c4:	e003      	b.n	80127ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80127c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80127ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80127ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d6:	f002 0320 	and.w	r3, r2, #32
 80127da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80127de:	2300      	movs	r3, #0
 80127e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80127e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80127e8:	460b      	mov	r3, r1
 80127ea:	4313      	orrs	r3, r2
 80127ec:	d055      	beq.n	801289a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 80127ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80127f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80127fa:	d033      	beq.n	8012864 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80127fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8012800:	d82c      	bhi.n	801285c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8012802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012806:	d02f      	beq.n	8012868 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8012808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801280c:	d826      	bhi.n	801285c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801280e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8012812:	d02b      	beq.n	801286c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8012814:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8012818:	d820      	bhi.n	801285c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801281a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801281e:	d012      	beq.n	8012846 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8012820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012824:	d81a      	bhi.n	801285c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8012826:	2b00      	cmp	r3, #0
 8012828:	d022      	beq.n	8012870 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 801282a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801282e:	d115      	bne.n	801285c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8012830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012834:	3308      	adds	r3, #8
 8012836:	2100      	movs	r1, #0
 8012838:	4618      	mov	r0, r3
 801283a:	f001 fcc5 	bl	80141c8 <RCCEx_PLL2_Config>
 801283e:	4603      	mov	r3, r0
 8012840:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012844:	e015      	b.n	8012872 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8012846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801284a:	3328      	adds	r3, #40	@ 0x28
 801284c:	2102      	movs	r1, #2
 801284e:	4618      	mov	r0, r3
 8012850:	f001 fd6c 	bl	801432c <RCCEx_PLL3_Config>
 8012854:	4603      	mov	r3, r0
 8012856:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801285a:	e00a      	b.n	8012872 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 801285c:	2301      	movs	r3, #1
 801285e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012862:	e006      	b.n	8012872 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8012864:	bf00      	nop
 8012866:	e004      	b.n	8012872 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8012868:	bf00      	nop
 801286a:	e002      	b.n	8012872 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 801286c:	bf00      	nop
 801286e:	e000      	b.n	8012872 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8012870:	bf00      	nop
 8012872:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012876:	2b00      	cmp	r3, #0
 8012878:	d10b      	bne.n	8012892 <HAL_RCCEx_PeriphCLKConfig+0xbce>
 801287a:	4b39      	ldr	r3, [pc, #228]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801287c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801287e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8012882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012886:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801288a:	4a35      	ldr	r2, [pc, #212]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801288c:	430b      	orrs	r3, r1
 801288e:	6553      	str	r3, [r2, #84]	@ 0x54
 8012890:	e003      	b.n	801289a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8012892:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012896:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 801289a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801289e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128a2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80128a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80128aa:	2300      	movs	r3, #0
 80128ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80128b0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80128b4:	460b      	mov	r3, r1
 80128b6:	4313      	orrs	r3, r2
 80128b8:	d058      	beq.n	801296c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80128ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80128be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80128c2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80128c6:	d033      	beq.n	8012930 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80128c8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80128cc:	d82c      	bhi.n	8012928 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80128ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80128d2:	d02f      	beq.n	8012934 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80128d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80128d8:	d826      	bhi.n	8012928 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80128da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80128de:	d02b      	beq.n	8012938 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80128e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80128e4:	d820      	bhi.n	8012928 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80128e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80128ea:	d012      	beq.n	8012912 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80128ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80128f0:	d81a      	bhi.n	8012928 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d022      	beq.n	801293c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80128f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80128fa:	d115      	bne.n	8012928 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80128fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012900:	3308      	adds	r3, #8
 8012902:	2100      	movs	r1, #0
 8012904:	4618      	mov	r0, r3
 8012906:	f001 fc5f 	bl	80141c8 <RCCEx_PLL2_Config>
 801290a:	4603      	mov	r3, r0
 801290c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012910:	e015      	b.n	801293e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8012912:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012916:	3328      	adds	r3, #40	@ 0x28
 8012918:	2102      	movs	r1, #2
 801291a:	4618      	mov	r0, r3
 801291c:	f001 fd06 	bl	801432c <RCCEx_PLL3_Config>
 8012920:	4603      	mov	r3, r0
 8012922:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012926:	e00a      	b.n	801293e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8012928:	2301      	movs	r3, #1
 801292a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 801292e:	e006      	b.n	801293e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8012930:	bf00      	nop
 8012932:	e004      	b.n	801293e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8012934:	bf00      	nop
 8012936:	e002      	b.n	801293e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8012938:	bf00      	nop
 801293a:	e000      	b.n	801293e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 801293c:	bf00      	nop
 801293e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012942:	2b00      	cmp	r3, #0
 8012944:	d10e      	bne.n	8012964 <HAL_RCCEx_PeriphCLKConfig+0xca0>
 8012946:	4b06      	ldr	r3, [pc, #24]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8012948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801294a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 801294e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012952:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8012956:	4a02      	ldr	r2, [pc, #8]	@ (8012960 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8012958:	430b      	orrs	r3, r1
 801295a:	6593      	str	r3, [r2, #88]	@ 0x58
 801295c:	e006      	b.n	801296c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 801295e:	bf00      	nop
 8012960:	58024400 	.word	0x58024400
 8012964:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012968:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 801296c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012974:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8012978:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801297c:	2300      	movs	r3, #0
 801297e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012982:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8012986:	460b      	mov	r3, r1
 8012988:	4313      	orrs	r3, r2
 801298a:	d055      	beq.n	8012a38 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 801298c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012990:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012994:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8012998:	d033      	beq.n	8012a02 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 801299a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801299e:	d82c      	bhi.n	80129fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80129a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80129a4:	d02f      	beq.n	8012a06 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80129a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80129aa:	d826      	bhi.n	80129fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80129ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80129b0:	d02b      	beq.n	8012a0a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80129b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80129b6:	d820      	bhi.n	80129fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80129b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80129bc:	d012      	beq.n	80129e4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80129be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80129c2:	d81a      	bhi.n	80129fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d022      	beq.n	8012a0e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80129c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80129cc:	d115      	bne.n	80129fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80129ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80129d2:	3308      	adds	r3, #8
 80129d4:	2100      	movs	r1, #0
 80129d6:	4618      	mov	r0, r3
 80129d8:	f001 fbf6 	bl	80141c8 <RCCEx_PLL2_Config>
 80129dc:	4603      	mov	r3, r0
 80129de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80129e2:	e015      	b.n	8012a10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
 80129e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80129e8:	3328      	adds	r3, #40	@ 0x28
 80129ea:	2102      	movs	r1, #2
 80129ec:	4618      	mov	r0, r3
 80129ee:	f001 fc9d 	bl	801432c <RCCEx_PLL3_Config>
 80129f2:	4603      	mov	r3, r0
 80129f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80129f8:	e00a      	b.n	8012a10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
 80129fa:	2301      	movs	r3, #1
 80129fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012a00:	e006      	b.n	8012a10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
 8012a02:	bf00      	nop
 8012a04:	e004      	b.n	8012a10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
 8012a06:	bf00      	nop
 8012a08:	e002      	b.n	8012a10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
 8012a0a:	bf00      	nop
 8012a0c:	e000      	b.n	8012a10 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
 8012a0e:	bf00      	nop
 8012a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d10b      	bne.n	8012a30 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8012a18:	4ba0      	ldr	r3, [pc, #640]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012a1c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8012a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012a28:	4a9c      	ldr	r2, [pc, #624]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012a2a:	430b      	orrs	r3, r1
 8012a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8012a2e:	e003      	b.n	8012a38 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8012a30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012a34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a40:	f002 0308 	and.w	r3, r2, #8
 8012a44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012a48:	2300      	movs	r3, #0
 8012a4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012a4e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8012a52:	460b      	mov	r3, r1
 8012a54:	4313      	orrs	r3, r2
 8012a56:	d01e      	beq.n	8012a96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8012a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012a64:	d10c      	bne.n	8012a80 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8012a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a6a:	3328      	adds	r3, #40	@ 0x28
 8012a6c:	2102      	movs	r1, #2
 8012a6e:	4618      	mov	r0, r3
 8012a70:	f001 fc5c 	bl	801432c <RCCEx_PLL3_Config>
 8012a74:	4603      	mov	r3, r0
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d002      	beq.n	8012a80 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8012a7a:	2301      	movs	r3, #1
 8012a7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012a80:	4b86      	ldr	r3, [pc, #536]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a84:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8012a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012a90:	4a82      	ldr	r2, [pc, #520]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012a92:	430b      	orrs	r3, r1
 8012a94:	6553      	str	r3, [r2, #84]	@ 0x54
 8012a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a9e:	f002 0310 	and.w	r3, r2, #16
 8012aa2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012aac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8012ab0:	460b      	mov	r3, r1
 8012ab2:	4313      	orrs	r3, r2
 8012ab4:	d01e      	beq.n	8012af4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
 8012ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012abe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012ac2:	d10c      	bne.n	8012ade <HAL_RCCEx_PeriphCLKConfig+0xe1a>
 8012ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ac8:	3328      	adds	r3, #40	@ 0x28
 8012aca:	2102      	movs	r1, #2
 8012acc:	4618      	mov	r0, r3
 8012ace:	f001 fc2d 	bl	801432c <RCCEx_PLL3_Config>
 8012ad2:	4603      	mov	r3, r0
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d002      	beq.n	8012ade <HAL_RCCEx_PeriphCLKConfig+0xe1a>
 8012ad8:	2301      	movs	r3, #1
 8012ada:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012ade:	4b6f      	ldr	r3, [pc, #444]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ae2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8012ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012aee:	4a6b      	ldr	r2, [pc, #428]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012af0:	430b      	orrs	r3, r1
 8012af2:	6593      	str	r3, [r2, #88]	@ 0x58
 8012af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012afc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8012b00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012b02:	2300      	movs	r3, #0
 8012b04:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012b06:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8012b0a:	460b      	mov	r3, r1
 8012b0c:	4313      	orrs	r3, r2
 8012b0e:	d03e      	beq.n	8012b8e <HAL_RCCEx_PeriphCLKConfig+0xeca>
 8012b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012b18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8012b1c:	d022      	beq.n	8012b64 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8012b1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8012b22:	d81b      	bhi.n	8012b5c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d003      	beq.n	8012b30 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8012b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012b2c:	d00b      	beq.n	8012b46 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8012b2e:	e015      	b.n	8012b5c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8012b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b34:	3308      	adds	r3, #8
 8012b36:	2100      	movs	r1, #0
 8012b38:	4618      	mov	r0, r3
 8012b3a:	f001 fb45 	bl	80141c8 <RCCEx_PLL2_Config>
 8012b3e:	4603      	mov	r3, r0
 8012b40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012b44:	e00f      	b.n	8012b66 <HAL_RCCEx_PeriphCLKConfig+0xea2>
 8012b46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b4a:	3328      	adds	r3, #40	@ 0x28
 8012b4c:	2102      	movs	r1, #2
 8012b4e:	4618      	mov	r0, r3
 8012b50:	f001 fbec 	bl	801432c <RCCEx_PLL3_Config>
 8012b54:	4603      	mov	r3, r0
 8012b56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012b5a:	e004      	b.n	8012b66 <HAL_RCCEx_PeriphCLKConfig+0xea2>
 8012b5c:	2301      	movs	r3, #1
 8012b5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012b62:	e000      	b.n	8012b66 <HAL_RCCEx_PeriphCLKConfig+0xea2>
 8012b64:	bf00      	nop
 8012b66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d10b      	bne.n	8012b86 <HAL_RCCEx_PeriphCLKConfig+0xec2>
 8012b6e:	4b4b      	ldr	r3, [pc, #300]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012b72:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8012b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b7a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012b7e:	4a47      	ldr	r2, [pc, #284]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012b80:	430b      	orrs	r3, r1
 8012b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8012b84:	e003      	b.n	8012b8e <HAL_RCCEx_PeriphCLKConfig+0xeca>
 8012b86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012b8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b96:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8012b9a:	673b      	str	r3, [r7, #112]	@ 0x70
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	677b      	str	r3, [r7, #116]	@ 0x74
 8012ba0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8012ba4:	460b      	mov	r3, r1
 8012ba6:	4313      	orrs	r3, r2
 8012ba8:	d03b      	beq.n	8012c22 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
 8012baa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012bae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012bb2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8012bb6:	d01f      	beq.n	8012bf8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8012bb8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8012bbc:	d818      	bhi.n	8012bf0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8012bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012bc2:	d003      	beq.n	8012bcc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8012bc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012bc8:	d007      	beq.n	8012bda <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8012bca:	e011      	b.n	8012bf0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8012bcc:	4b33      	ldr	r3, [pc, #204]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bd0:	4a32      	ldr	r2, [pc, #200]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8012bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012bd8:	e00f      	b.n	8012bfa <HAL_RCCEx_PeriphCLKConfig+0xf36>
 8012bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012bde:	3328      	adds	r3, #40	@ 0x28
 8012be0:	2101      	movs	r1, #1
 8012be2:	4618      	mov	r0, r3
 8012be4:	f001 fba2 	bl	801432c <RCCEx_PLL3_Config>
 8012be8:	4603      	mov	r3, r0
 8012bea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012bee:	e004      	b.n	8012bfa <HAL_RCCEx_PeriphCLKConfig+0xf36>
 8012bf0:	2301      	movs	r3, #1
 8012bf2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012bf6:	e000      	b.n	8012bfa <HAL_RCCEx_PeriphCLKConfig+0xf36>
 8012bf8:	bf00      	nop
 8012bfa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d10b      	bne.n	8012c1a <HAL_RCCEx_PeriphCLKConfig+0xf56>
 8012c02:	4b26      	ldr	r3, [pc, #152]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8012c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012c12:	4a22      	ldr	r2, [pc, #136]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012c14:	430b      	orrs	r3, r1
 8012c16:	6553      	str	r3, [r2, #84]	@ 0x54
 8012c18:	e003      	b.n	8012c22 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
 8012c1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012c1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012c22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c2a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8012c2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012c30:	2300      	movs	r3, #0
 8012c32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012c34:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8012c38:	460b      	mov	r3, r1
 8012c3a:	4313      	orrs	r3, r2
 8012c3c:	d034      	beq.n	8012ca8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8012c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d003      	beq.n	8012c50 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8012c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012c4c:	d007      	beq.n	8012c5e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8012c4e:	e011      	b.n	8012c74 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
 8012c50:	4b12      	ldr	r3, [pc, #72]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c54:	4a11      	ldr	r2, [pc, #68]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012c56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8012c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012c5c:	e00e      	b.n	8012c7c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8012c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012c62:	3308      	adds	r3, #8
 8012c64:	2102      	movs	r1, #2
 8012c66:	4618      	mov	r0, r3
 8012c68:	f001 faae 	bl	80141c8 <RCCEx_PLL2_Config>
 8012c6c:	4603      	mov	r3, r0
 8012c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012c72:	e003      	b.n	8012c7c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8012c74:	2301      	movs	r3, #1
 8012c76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012c7a:	bf00      	nop
 8012c7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d10d      	bne.n	8012ca0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
 8012c84:	4b05      	ldr	r3, [pc, #20]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012c88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8012c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012c92:	4a02      	ldr	r2, [pc, #8]	@ (8012c9c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8012c94:	430b      	orrs	r3, r1
 8012c96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012c98:	e006      	b.n	8012ca8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8012c9a:	bf00      	nop
 8012c9c:	58024400 	.word	0x58024400
 8012ca0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012ca4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cb0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8012cb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8012cba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8012cbe:	460b      	mov	r3, r1
 8012cc0:	4313      	orrs	r3, r2
 8012cc2:	d00c      	beq.n	8012cde <HAL_RCCEx_PeriphCLKConfig+0x101a>
 8012cc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012cc8:	3328      	adds	r3, #40	@ 0x28
 8012cca:	2102      	movs	r1, #2
 8012ccc:	4618      	mov	r0, r3
 8012cce:	f001 fb2d 	bl	801432c <RCCEx_PLL3_Config>
 8012cd2:	4603      	mov	r3, r0
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d002      	beq.n	8012cde <HAL_RCCEx_PeriphCLKConfig+0x101a>
 8012cd8:	2301      	movs	r3, #1
 8012cda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ce6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8012cea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012cec:	2300      	movs	r3, #0
 8012cee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012cf0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8012cf4:	460b      	mov	r3, r1
 8012cf6:	4313      	orrs	r3, r2
 8012cf8:	d036      	beq.n	8012d68 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
 8012cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012cfe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012d04:	d018      	beq.n	8012d38 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8012d06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012d0a:	d811      	bhi.n	8012d30 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8012d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012d10:	d014      	beq.n	8012d3c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8012d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012d16:	d80b      	bhi.n	8012d30 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d011      	beq.n	8012d40 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8012d1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012d20:	d106      	bne.n	8012d30 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8012d22:	4bb7      	ldr	r3, [pc, #732]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d26:	4ab6      	ldr	r2, [pc, #728]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8012d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8012d2e:	e008      	b.n	8012d42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8012d30:	2301      	movs	r3, #1
 8012d32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012d36:	e004      	b.n	8012d42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8012d38:	bf00      	nop
 8012d3a:	e002      	b.n	8012d42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8012d3c:	bf00      	nop
 8012d3e:	e000      	b.n	8012d42 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8012d40:	bf00      	nop
 8012d42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d10a      	bne.n	8012d60 <HAL_RCCEx_PeriphCLKConfig+0x109c>
 8012d4a:	4bad      	ldr	r3, [pc, #692]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8012d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d58:	4aa9      	ldr	r2, [pc, #676]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012d5a:	430b      	orrs	r3, r1
 8012d5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8012d5e:	e003      	b.n	8012d68 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
 8012d60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012d64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d70:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8012d74:	653b      	str	r3, [r7, #80]	@ 0x50
 8012d76:	2300      	movs	r3, #0
 8012d78:	657b      	str	r3, [r7, #84]	@ 0x54
 8012d7a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8012d7e:	460b      	mov	r3, r1
 8012d80:	4313      	orrs	r3, r2
 8012d82:	d009      	beq.n	8012d98 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
 8012d84:	4b9e      	ldr	r3, [pc, #632]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d88:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012d92:	4a9b      	ldr	r2, [pc, #620]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012d94:	430b      	orrs	r3, r1
 8012d96:	6513      	str	r3, [r2, #80]	@ 0x50
 8012d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8012da4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012da6:	2300      	movs	r3, #0
 8012da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012daa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8012dae:	460b      	mov	r3, r1
 8012db0:	4313      	orrs	r3, r2
 8012db2:	d009      	beq.n	8012dc8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
 8012db4:	4b92      	ldr	r3, [pc, #584]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012db8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8012dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012dc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012dc2:	4a8f      	ldr	r2, [pc, #572]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012dc4:	430b      	orrs	r3, r1
 8012dc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8012dc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dd0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8012dd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8012dda:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8012dde:	460b      	mov	r3, r1
 8012de0:	4313      	orrs	r3, r2
 8012de2:	d00e      	beq.n	8012e02 <HAL_RCCEx_PeriphCLKConfig+0x113e>
 8012de4:	4b86      	ldr	r3, [pc, #536]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012de6:	691b      	ldr	r3, [r3, #16]
 8012de8:	4a85      	ldr	r2, [pc, #532]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012dea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012dee:	6113      	str	r3, [r2, #16]
 8012df0:	4b83      	ldr	r3, [pc, #524]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012df2:	6919      	ldr	r1, [r3, #16]
 8012df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012df8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8012dfc:	4a80      	ldr	r2, [pc, #512]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012dfe:	430b      	orrs	r3, r1
 8012e00:	6113      	str	r3, [r2, #16]
 8012e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e0a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8012e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012e10:	2300      	movs	r3, #0
 8012e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012e14:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8012e18:	460b      	mov	r3, r1
 8012e1a:	4313      	orrs	r3, r2
 8012e1c:	d009      	beq.n	8012e32 <HAL_RCCEx_PeriphCLKConfig+0x116e>
 8012e1e:	4b78      	ldr	r3, [pc, #480]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e22:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8012e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e2c:	4a74      	ldr	r2, [pc, #464]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012e2e:	430b      	orrs	r3, r1
 8012e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e3a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8012e3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012e40:	2300      	movs	r3, #0
 8012e42:	637b      	str	r3, [r7, #52]	@ 0x34
 8012e44:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8012e48:	460b      	mov	r3, r1
 8012e4a:	4313      	orrs	r3, r2
 8012e4c:	d00a      	beq.n	8012e64 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
 8012e4e:	4b6c      	ldr	r3, [pc, #432]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e52:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8012e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012e5e:	4a68      	ldr	r2, [pc, #416]	@ (8013000 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8012e60:	430b      	orrs	r3, r1
 8012e62:	6553      	str	r3, [r2, #84]	@ 0x54
 8012e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e6c:	2100      	movs	r1, #0
 8012e6e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8012e70:	f003 0301 	and.w	r3, r3, #1
 8012e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012e76:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8012e7a:	460b      	mov	r3, r1
 8012e7c:	4313      	orrs	r3, r2
 8012e7e:	d011      	beq.n	8012ea4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
 8012e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e84:	3308      	adds	r3, #8
 8012e86:	2100      	movs	r1, #0
 8012e88:	4618      	mov	r0, r3
 8012e8a:	f001 f99d 	bl	80141c8 <RCCEx_PLL2_Config>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012e94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d003      	beq.n	8012ea4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
 8012e9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012ea0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eac:	2100      	movs	r1, #0
 8012eae:	6239      	str	r1, [r7, #32]
 8012eb0:	f003 0302 	and.w	r3, r3, #2
 8012eb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8012eb6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8012eba:	460b      	mov	r3, r1
 8012ebc:	4313      	orrs	r3, r2
 8012ebe:	d011      	beq.n	8012ee4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
 8012ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ec4:	3308      	adds	r3, #8
 8012ec6:	2101      	movs	r1, #1
 8012ec8:	4618      	mov	r0, r3
 8012eca:	f001 f97d 	bl	80141c8 <RCCEx_PLL2_Config>
 8012ece:	4603      	mov	r3, r0
 8012ed0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d003      	beq.n	8012ee4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
 8012edc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012ee0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eec:	2100      	movs	r1, #0
 8012eee:	61b9      	str	r1, [r7, #24]
 8012ef0:	f003 0304 	and.w	r3, r3, #4
 8012ef4:	61fb      	str	r3, [r7, #28]
 8012ef6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8012efa:	460b      	mov	r3, r1
 8012efc:	4313      	orrs	r3, r2
 8012efe:	d011      	beq.n	8012f24 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8012f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f04:	3308      	adds	r3, #8
 8012f06:	2102      	movs	r1, #2
 8012f08:	4618      	mov	r0, r3
 8012f0a:	f001 f95d 	bl	80141c8 <RCCEx_PLL2_Config>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012f14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d003      	beq.n	8012f24 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8012f1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012f20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f2c:	2100      	movs	r1, #0
 8012f2e:	6139      	str	r1, [r7, #16]
 8012f30:	f003 0308 	and.w	r3, r3, #8
 8012f34:	617b      	str	r3, [r7, #20]
 8012f36:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8012f3a:	460b      	mov	r3, r1
 8012f3c:	4313      	orrs	r3, r2
 8012f3e:	d011      	beq.n	8012f64 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
 8012f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f44:	3328      	adds	r3, #40	@ 0x28
 8012f46:	2100      	movs	r1, #0
 8012f48:	4618      	mov	r0, r3
 8012f4a:	f001 f9ef 	bl	801432c <RCCEx_PLL3_Config>
 8012f4e:	4603      	mov	r3, r0
 8012f50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012f54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d003      	beq.n	8012f64 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
 8012f5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012f60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f6c:	2100      	movs	r1, #0
 8012f6e:	60b9      	str	r1, [r7, #8]
 8012f70:	f003 0310 	and.w	r3, r3, #16
 8012f74:	60fb      	str	r3, [r7, #12]
 8012f76:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8012f7a:	460b      	mov	r3, r1
 8012f7c:	4313      	orrs	r3, r2
 8012f7e:	d011      	beq.n	8012fa4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8012f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f84:	3328      	adds	r3, #40	@ 0x28
 8012f86:	2101      	movs	r1, #1
 8012f88:	4618      	mov	r0, r3
 8012f8a:	f001 f9cf 	bl	801432c <RCCEx_PLL3_Config>
 8012f8e:	4603      	mov	r3, r0
 8012f90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012f94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d003      	beq.n	8012fa4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8012f9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012fa0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fac:	2100      	movs	r1, #0
 8012fae:	6039      	str	r1, [r7, #0]
 8012fb0:	f003 0320 	and.w	r3, r3, #32
 8012fb4:	607b      	str	r3, [r7, #4]
 8012fb6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8012fba:	460b      	mov	r3, r1
 8012fbc:	4313      	orrs	r3, r2
 8012fbe:	d011      	beq.n	8012fe4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8012fc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012fc4:	3328      	adds	r3, #40	@ 0x28
 8012fc6:	2102      	movs	r1, #2
 8012fc8:	4618      	mov	r0, r3
 8012fca:	f001 f9af 	bl	801432c <RCCEx_PLL3_Config>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8012fd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d003      	beq.n	8012fe4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8012fdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8012fe0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8012fe4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d101      	bne.n	8012ff0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8012fec:	2300      	movs	r3, #0
 8012fee:	e000      	b.n	8012ff2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8012ff0:	2301      	movs	r3, #1
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012ffe:	bf00      	nop
 8013000:	58024400 	.word	0x58024400

08013004 <HAL_RCCEx_GetPeriphCLKFreq>:
 8013004:	b580      	push	{r7, lr}
 8013006:	b090      	sub	sp, #64	@ 0x40
 8013008:	af00      	add	r7, sp, #0
 801300a:	e9c7 0100 	strd	r0, r1, [r7]
 801300e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013012:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8013016:	430b      	orrs	r3, r1
 8013018:	f040 8094 	bne.w	8013144 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
 801301c:	4b9b      	ldr	r3, [pc, #620]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801301e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013020:	f003 0307 	and.w	r3, r3, #7
 8013024:	633b      	str	r3, [r7, #48]	@ 0x30
 8013026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013028:	2b04      	cmp	r3, #4
 801302a:	f200 8087 	bhi.w	801313c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 801302e:	a201      	add	r2, pc, #4	@ (adr r2, 8013034 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8013030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013034:	08013049 	.word	0x08013049
 8013038:	08013071 	.word	0x08013071
 801303c:	08013099 	.word	0x08013099
 8013040:	08013135 	.word	0x08013135
 8013044:	080130c1 	.word	0x080130c1
 8013048:	4b90      	ldr	r3, [pc, #576]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013050:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013054:	d108      	bne.n	8013068 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8013056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801305a:	4618      	mov	r0, r3
 801305c:	f000 ff62 	bl	8013f24 <HAL_RCCEx_GetPLL1ClockFreq>
 8013060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013064:	f000 bc93 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013068:	2300      	movs	r3, #0
 801306a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801306c:	f000 bc8f 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013070:	4b86      	ldr	r3, [pc, #536]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801307c:	d108      	bne.n	8013090 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 801307e:	f107 0318 	add.w	r3, r7, #24
 8013082:	4618      	mov	r0, r3
 8013084:	f000 fca6 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 8013088:	69bb      	ldr	r3, [r7, #24]
 801308a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801308c:	f000 bc7f 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013090:	2300      	movs	r3, #0
 8013092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013094:	f000 bc7b 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013098:	4b7c      	ldr	r3, [pc, #496]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80130a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80130a4:	d108      	bne.n	80130b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 80130a6:	f107 030c 	add.w	r3, r7, #12
 80130aa:	4618      	mov	r0, r3
 80130ac:	f000 fde6 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80130b4:	f000 bc6b 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80130b8:	2300      	movs	r3, #0
 80130ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80130bc:	f000 bc67 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80130c0:	4b72      	ldr	r3, [pc, #456]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80130c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80130c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80130c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80130ca:	4b70      	ldr	r3, [pc, #448]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	f003 0304 	and.w	r3, r3, #4
 80130d2:	2b04      	cmp	r3, #4
 80130d4:	d10c      	bne.n	80130f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80130d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d109      	bne.n	80130f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80130dc:	4b6b      	ldr	r3, [pc, #428]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	08db      	lsrs	r3, r3, #3
 80130e2:	f003 0303 	and.w	r3, r3, #3
 80130e6:	4a6a      	ldr	r2, [pc, #424]	@ (8013290 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80130e8:	fa22 f303 	lsr.w	r3, r2, r3
 80130ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80130ee:	e01f      	b.n	8013130 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80130f0:	4b66      	ldr	r3, [pc, #408]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80130f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80130fc:	d106      	bne.n	801310c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80130fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013104:	d102      	bne.n	801310c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8013106:	4b63      	ldr	r3, [pc, #396]	@ (8013294 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8013108:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801310a:	e011      	b.n	8013130 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 801310c:	4b5f      	ldr	r3, [pc, #380]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013114:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013118:	d106      	bne.n	8013128 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 801311a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801311c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013120:	d102      	bne.n	8013128 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8013122:	4b5d      	ldr	r3, [pc, #372]	@ (8013298 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8013124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013126:	e003      	b.n	8013130 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8013128:	2300      	movs	r3, #0
 801312a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801312c:	f000 bc2f 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013130:	f000 bc2d 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013134:	4b59      	ldr	r3, [pc, #356]	@ (801329c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8013136:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013138:	f000 bc29 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801313c:	2300      	movs	r3, #0
 801313e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013140:	f000 bc25 	b.w	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013148:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 801314c:	430b      	orrs	r3, r1
 801314e:	f040 80a7 	bne.w	80132a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8013152:	4b4e      	ldr	r3, [pc, #312]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8013154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013156:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 801315a:	633b      	str	r3, [r7, #48]	@ 0x30
 801315c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801315e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013162:	d054      	beq.n	801320e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8013164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013166:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801316a:	f200 808b 	bhi.w	8013284 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 801316e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013170:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8013174:	f000 8083 	beq.w	801327e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8013178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801317a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801317e:	f200 8081 	bhi.w	8013284 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8013182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013184:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013188:	d02f      	beq.n	80131ea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 801318a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801318c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013190:	d878      	bhi.n	8013284 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8013192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013194:	2b00      	cmp	r3, #0
 8013196:	d004      	beq.n	80131a2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8013198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801319a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801319e:	d012      	beq.n	80131c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80131a0:	e070      	b.n	8013284 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80131a2:	4b3a      	ldr	r3, [pc, #232]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80131aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80131ae:	d107      	bne.n	80131c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80131b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80131b4:	4618      	mov	r0, r3
 80131b6:	f000 feb5 	bl	8013f24 <HAL_RCCEx_GetPLL1ClockFreq>
 80131ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80131be:	e3e6      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80131c0:	2300      	movs	r3, #0
 80131c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80131c4:	e3e3      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80131c6:	4b31      	ldr	r3, [pc, #196]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80131ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80131d2:	d107      	bne.n	80131e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80131d4:	f107 0318 	add.w	r3, r7, #24
 80131d8:	4618      	mov	r0, r3
 80131da:	f000 fbfb 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 80131de:	69bb      	ldr	r3, [r7, #24]
 80131e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80131e2:	e3d4      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80131e4:	2300      	movs	r3, #0
 80131e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80131e8:	e3d1      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80131ea:	4b28      	ldr	r3, [pc, #160]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80131f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80131f6:	d107      	bne.n	8013208 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
 80131f8:	f107 030c 	add.w	r3, r7, #12
 80131fc:	4618      	mov	r0, r3
 80131fe:	f000 fd3d 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013206:	e3c2      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013208:	2300      	movs	r3, #0
 801320a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801320c:	e3bf      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801320e:	4b1f      	ldr	r3, [pc, #124]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8013210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013212:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8013216:	637b      	str	r3, [r7, #52]	@ 0x34
 8013218:	4b1c      	ldr	r3, [pc, #112]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	f003 0304 	and.w	r3, r3, #4
 8013220:	2b04      	cmp	r3, #4
 8013222:	d10c      	bne.n	801323e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8013224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013226:	2b00      	cmp	r3, #0
 8013228:	d109      	bne.n	801323e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 801322a:	4b18      	ldr	r3, [pc, #96]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	08db      	lsrs	r3, r3, #3
 8013230:	f003 0303 	and.w	r3, r3, #3
 8013234:	4a16      	ldr	r2, [pc, #88]	@ (8013290 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8013236:	fa22 f303 	lsr.w	r3, r2, r3
 801323a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801323c:	e01e      	b.n	801327c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 801323e:	4b13      	ldr	r3, [pc, #76]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013246:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801324a:	d106      	bne.n	801325a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 801324c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801324e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013252:	d102      	bne.n	801325a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8013254:	4b0f      	ldr	r3, [pc, #60]	@ (8013294 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8013256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013258:	e010      	b.n	801327c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 801325a:	4b0c      	ldr	r3, [pc, #48]	@ (801328c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013262:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013266:	d106      	bne.n	8013276 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8013268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801326a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801326e:	d102      	bne.n	8013276 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8013270:	4b09      	ldr	r3, [pc, #36]	@ (8013298 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8013272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013274:	e002      	b.n	801327c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 8013276:	2300      	movs	r3, #0
 8013278:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801327a:	e388      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801327c:	e387      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801327e:	4b07      	ldr	r3, [pc, #28]	@ (801329c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8013280:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013282:	e384      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013284:	2300      	movs	r3, #0
 8013286:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013288:	e381      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801328a:	bf00      	nop
 801328c:	58024400 	.word	0x58024400
 8013290:	03d09000 	.word	0x03d09000
 8013294:	003d0900 	.word	0x003d0900
 8013298:	016e3600 	.word	0x016e3600
 801329c:	00bb8000 	.word	0x00bb8000
 80132a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80132a4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80132a8:	430b      	orrs	r3, r1
 80132aa:	f040 809c 	bne.w	80133e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80132ae:	4b9e      	ldr	r3, [pc, #632]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80132b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132b2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80132b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80132b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80132be:	d054      	beq.n	801336a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80132c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80132c6:	f200 808b 	bhi.w	80133e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80132ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80132d0:	f000 8083 	beq.w	80133da <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80132d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80132da:	f200 8081 	bhi.w	80133e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80132de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80132e4:	d02f      	beq.n	8013346 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80132e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80132ec:	d878      	bhi.n	80133e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80132ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d004      	beq.n	80132fe <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80132f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80132fa:	d012      	beq.n	8013322 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80132fc:	e070      	b.n	80133e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80132fe:	4b8a      	ldr	r3, [pc, #552]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013306:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801330a:	d107      	bne.n	801331c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 801330c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013310:	4618      	mov	r0, r3
 8013312:	f000 fe07 	bl	8013f24 <HAL_RCCEx_GetPLL1ClockFreq>
 8013316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801331a:	e338      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801331c:	2300      	movs	r3, #0
 801331e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013320:	e335      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013322:	4b81      	ldr	r3, [pc, #516]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801332a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801332e:	d107      	bne.n	8013340 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 8013330:	f107 0318 	add.w	r3, r7, #24
 8013334:	4618      	mov	r0, r3
 8013336:	f000 fb4d 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 801333a:	69bb      	ldr	r3, [r7, #24]
 801333c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801333e:	e326      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013340:	2300      	movs	r3, #0
 8013342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013344:	e323      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013346:	4b78      	ldr	r3, [pc, #480]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801334e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013352:	d107      	bne.n	8013364 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8013354:	f107 030c 	add.w	r3, r7, #12
 8013358:	4618      	mov	r0, r3
 801335a:	f000 fc8f 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013362:	e314      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013364:	2300      	movs	r3, #0
 8013366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013368:	e311      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801336a:	4b6f      	ldr	r3, [pc, #444]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 801336c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801336e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8013372:	637b      	str	r3, [r7, #52]	@ 0x34
 8013374:	4b6c      	ldr	r3, [pc, #432]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	f003 0304 	and.w	r3, r3, #4
 801337c:	2b04      	cmp	r3, #4
 801337e:	d10c      	bne.n	801339a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8013380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013382:	2b00      	cmp	r3, #0
 8013384:	d109      	bne.n	801339a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8013386:	4b68      	ldr	r3, [pc, #416]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	08db      	lsrs	r3, r3, #3
 801338c:	f003 0303 	and.w	r3, r3, #3
 8013390:	4a66      	ldr	r2, [pc, #408]	@ (801352c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8013392:	fa22 f303 	lsr.w	r3, r2, r3
 8013396:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013398:	e01e      	b.n	80133d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 801339a:	4b63      	ldr	r3, [pc, #396]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80133a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80133a6:	d106      	bne.n	80133b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80133a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80133ae:	d102      	bne.n	80133b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80133b0:	4b5f      	ldr	r3, [pc, #380]	@ (8013530 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80133b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80133b4:	e010      	b.n	80133d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 80133b6:	4b5c      	ldr	r3, [pc, #368]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80133be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80133c2:	d106      	bne.n	80133d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80133c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80133ca:	d102      	bne.n	80133d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80133cc:	4b59      	ldr	r3, [pc, #356]	@ (8013534 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80133ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80133d0:	e002      	b.n	80133d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 80133d2:	2300      	movs	r3, #0
 80133d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80133d6:	e2da      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80133d8:	e2d9      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80133da:	4b57      	ldr	r3, [pc, #348]	@ (8013538 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80133dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80133de:	e2d6      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80133e0:	2300      	movs	r3, #0
 80133e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80133e4:	e2d3      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80133e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80133ea:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80133ee:	430b      	orrs	r3, r1
 80133f0:	f040 80a7 	bne.w	8013542 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
 80133f4:	4b4c      	ldr	r3, [pc, #304]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80133f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80133f8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80133fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80133fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013400:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8013404:	d055      	beq.n	80134b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8013406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013408:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801340c:	f200 8096 	bhi.w	801353c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8013410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013412:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8013416:	f000 8084 	beq.w	8013522 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 801341a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801341c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8013420:	f200 808c 	bhi.w	801353c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8013424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801342a:	d030      	beq.n	801348e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 801342c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801342e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013432:	f200 8083 	bhi.w	801353c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8013436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013438:	2b00      	cmp	r3, #0
 801343a:	d004      	beq.n	8013446 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 801343c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801343e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013442:	d012      	beq.n	801346a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8013444:	e07a      	b.n	801353c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8013446:	4b38      	ldr	r3, [pc, #224]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801344e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013452:	d107      	bne.n	8013464 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 8013454:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013458:	4618      	mov	r0, r3
 801345a:	f000 fd63 	bl	8013f24 <HAL_RCCEx_GetPLL1ClockFreq>
 801345e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013460:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013462:	e294      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013464:	2300      	movs	r3, #0
 8013466:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013468:	e291      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801346a:	4b2f      	ldr	r3, [pc, #188]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8013476:	d107      	bne.n	8013488 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8013478:	f107 0318 	add.w	r3, r7, #24
 801347c:	4618      	mov	r0, r3
 801347e:	f000 faa9 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 8013482:	69bb      	ldr	r3, [r7, #24]
 8013484:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013486:	e282      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013488:	2300      	movs	r3, #0
 801348a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801348c:	e27f      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801348e:	4b26      	ldr	r3, [pc, #152]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8013496:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801349a:	d107      	bne.n	80134ac <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 801349c:	f107 030c 	add.w	r3, r7, #12
 80134a0:	4618      	mov	r0, r3
 80134a2:	f000 fbeb 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134aa:	e270      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80134ac:	2300      	movs	r3, #0
 80134ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134b0:	e26d      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80134b2:	4b1d      	ldr	r3, [pc, #116]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80134b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80134b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80134ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80134bc:	4b1a      	ldr	r3, [pc, #104]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	f003 0304 	and.w	r3, r3, #4
 80134c4:	2b04      	cmp	r3, #4
 80134c6:	d10c      	bne.n	80134e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80134c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d109      	bne.n	80134e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80134ce:	4b16      	ldr	r3, [pc, #88]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	08db      	lsrs	r3, r3, #3
 80134d4:	f003 0303 	and.w	r3, r3, #3
 80134d8:	4a14      	ldr	r2, [pc, #80]	@ (801352c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80134da:	fa22 f303 	lsr.w	r3, r2, r3
 80134de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134e0:	e01e      	b.n	8013520 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
 80134e2:	4b11      	ldr	r3, [pc, #68]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80134e4:	681b      	ldr	r3, [r3, #0]
 80134e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80134ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80134ee:	d106      	bne.n	80134fe <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80134f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80134f6:	d102      	bne.n	80134fe <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80134f8:	4b0d      	ldr	r3, [pc, #52]	@ (8013530 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80134fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80134fc:	e010      	b.n	8013520 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
 80134fe:	4b0a      	ldr	r3, [pc, #40]	@ (8013528 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013506:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801350a:	d106      	bne.n	801351a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 801350c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801350e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013512:	d102      	bne.n	801351a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8013514:	4b07      	ldr	r3, [pc, #28]	@ (8013534 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8013516:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013518:	e002      	b.n	8013520 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
 801351a:	2300      	movs	r3, #0
 801351c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801351e:	e236      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013520:	e235      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013522:	4b05      	ldr	r3, [pc, #20]	@ (8013538 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8013524:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013526:	e232      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013528:	58024400 	.word	0x58024400
 801352c:	03d09000 	.word	0x03d09000
 8013530:	003d0900 	.word	0x003d0900
 8013534:	016e3600 	.word	0x016e3600
 8013538:	00bb8000 	.word	0x00bb8000
 801353c:	2300      	movs	r3, #0
 801353e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013540:	e225      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013542:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013546:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 801354a:	430b      	orrs	r3, r1
 801354c:	f040 8085 	bne.w	801365a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 8013550:	4b9c      	ldr	r3, [pc, #624]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013554:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8013558:	63bb      	str	r3, [r7, #56]	@ 0x38
 801355a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801355c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8013560:	d06b      	beq.n	801363a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8013562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013564:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8013568:	d874      	bhi.n	8013654 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 801356a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801356c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8013570:	d056      	beq.n	8013620 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8013572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013574:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8013578:	d86c      	bhi.n	8013654 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 801357a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801357c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8013580:	d03b      	beq.n	80135fa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8013582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013584:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8013588:	d864      	bhi.n	8013654 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 801358a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801358c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013590:	d021      	beq.n	80135d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8013592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013598:	d85c      	bhi.n	8013654 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 801359a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801359c:	2b00      	cmp	r3, #0
 801359e:	d004      	beq.n	80135aa <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80135a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80135a6:	d004      	beq.n	80135b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80135a8:	e054      	b.n	8013654 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80135aa:	f7fe fb5f 	bl	8011c6c <HAL_RCC_GetPCLK1Freq>
 80135ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80135b0:	e1ed      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80135b2:	4b84      	ldr	r3, [pc, #528]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80135ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80135be:	d107      	bne.n	80135d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80135c0:	f107 0318 	add.w	r3, r7, #24
 80135c4:	4618      	mov	r0, r3
 80135c6:	f000 fa05 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 80135ca:	69fb      	ldr	r3, [r7, #28]
 80135cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80135ce:	e1de      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80135d0:	2300      	movs	r3, #0
 80135d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80135d4:	e1db      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80135d6:	4b7b      	ldr	r3, [pc, #492]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80135de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80135e2:	d107      	bne.n	80135f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80135e4:	f107 030c 	add.w	r3, r7, #12
 80135e8:	4618      	mov	r0, r3
 80135ea:	f000 fb47 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 80135ee:	693b      	ldr	r3, [r7, #16]
 80135f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80135f2:	e1cc      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80135f4:	2300      	movs	r3, #0
 80135f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80135f8:	e1c9      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80135fa:	4b72      	ldr	r3, [pc, #456]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	f003 0304 	and.w	r3, r3, #4
 8013602:	2b04      	cmp	r3, #4
 8013604:	d109      	bne.n	801361a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8013606:	4b6f      	ldr	r3, [pc, #444]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	08db      	lsrs	r3, r3, #3
 801360c:	f003 0303 	and.w	r3, r3, #3
 8013610:	4a6d      	ldr	r2, [pc, #436]	@ (80137c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8013612:	fa22 f303 	lsr.w	r3, r2, r3
 8013616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013618:	e1b9      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801361a:	2300      	movs	r3, #0
 801361c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801361e:	e1b6      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013620:	4b68      	ldr	r3, [pc, #416]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013628:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801362c:	d102      	bne.n	8013634 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 801362e:	4b67      	ldr	r3, [pc, #412]	@ (80137cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8013630:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013632:	e1ac      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013634:	2300      	movs	r3, #0
 8013636:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013638:	e1a9      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801363a:	4b62      	ldr	r3, [pc, #392]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013642:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013646:	d102      	bne.n	801364e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8013648:	4b61      	ldr	r3, [pc, #388]	@ (80137d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 801364a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801364c:	e19f      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801364e:	2300      	movs	r3, #0
 8013650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013652:	e19c      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013654:	2300      	movs	r3, #0
 8013656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013658:	e199      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801365a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801365e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8013662:	430b      	orrs	r3, r1
 8013664:	d173      	bne.n	801374e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8013666:	4b57      	ldr	r3, [pc, #348]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801366a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801366e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013672:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013676:	d02f      	beq.n	80136d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8013678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801367a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801367e:	d863      	bhi.n	8013748 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8013680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013682:	2b00      	cmp	r3, #0
 8013684:	d004      	beq.n	8013690 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8013686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801368c:	d012      	beq.n	80136b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 801368e:	e05b      	b.n	8013748 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8013690:	4b4c      	ldr	r3, [pc, #304]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013698:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801369c:	d107      	bne.n	80136ae <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
 801369e:	f107 0318 	add.w	r3, r7, #24
 80136a2:	4618      	mov	r0, r3
 80136a4:	f000 f996 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 80136a8:	69bb      	ldr	r3, [r7, #24]
 80136aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80136ac:	e16f      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80136ae:	2300      	movs	r3, #0
 80136b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80136b2:	e16c      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80136b4:	4b43      	ldr	r3, [pc, #268]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80136bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80136c0:	d107      	bne.n	80136d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 80136c2:	f107 030c 	add.w	r3, r7, #12
 80136c6:	4618      	mov	r0, r3
 80136c8:	f000 fad8 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 80136cc:	697b      	ldr	r3, [r7, #20]
 80136ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80136d0:	e15d      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80136d2:	2300      	movs	r3, #0
 80136d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80136d6:	e15a      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80136d8:	4b3a      	ldr	r3, [pc, #232]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80136da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80136dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80136e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80136e2:	4b38      	ldr	r3, [pc, #224]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	f003 0304 	and.w	r3, r3, #4
 80136ea:	2b04      	cmp	r3, #4
 80136ec:	d10c      	bne.n	8013708 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80136ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d109      	bne.n	8013708 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80136f4:	4b33      	ldr	r3, [pc, #204]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	08db      	lsrs	r3, r3, #3
 80136fa:	f003 0303 	and.w	r3, r3, #3
 80136fe:	4a32      	ldr	r2, [pc, #200]	@ (80137c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8013700:	fa22 f303 	lsr.w	r3, r2, r3
 8013704:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013706:	e01e      	b.n	8013746 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8013708:	4b2e      	ldr	r3, [pc, #184]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013714:	d106      	bne.n	8013724 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8013716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801371c:	d102      	bne.n	8013724 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 801371e:	4b2b      	ldr	r3, [pc, #172]	@ (80137cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8013720:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013722:	e010      	b.n	8013746 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8013724:	4b27      	ldr	r3, [pc, #156]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801372c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013730:	d106      	bne.n	8013740 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8013732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013738:	d102      	bne.n	8013740 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 801373a:	4b25      	ldr	r3, [pc, #148]	@ (80137d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 801373c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801373e:	e002      	b.n	8013746 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8013740:	2300      	movs	r3, #0
 8013742:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013744:	e123      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013746:	e122      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013748:	2300      	movs	r3, #0
 801374a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801374c:	e11f      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801374e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013752:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8013756:	430b      	orrs	r3, r1
 8013758:	d13c      	bne.n	80137d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 801375a:	4b1a      	ldr	r3, [pc, #104]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801375c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801375e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013762:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013766:	2b00      	cmp	r3, #0
 8013768:	d004      	beq.n	8013774 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 801376a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801376c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013770:	d012      	beq.n	8013798 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8013772:	e023      	b.n	80137bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8013774:	4b13      	ldr	r3, [pc, #76]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801377c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013780:	d107      	bne.n	8013792 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8013782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013786:	4618      	mov	r0, r3
 8013788:	f000 fbcc 	bl	8013f24 <HAL_RCCEx_GetPLL1ClockFreq>
 801378c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801378e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013790:	e0fd      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013792:	2300      	movs	r3, #0
 8013794:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013796:	e0fa      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013798:	4b0a      	ldr	r3, [pc, #40]	@ (80137c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80137a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80137a4:	d107      	bne.n	80137b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80137a6:	f107 0318 	add.w	r3, r7, #24
 80137aa:	4618      	mov	r0, r3
 80137ac:	f000 f912 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 80137b0:	6a3b      	ldr	r3, [r7, #32]
 80137b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80137b4:	e0eb      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80137b6:	2300      	movs	r3, #0
 80137b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80137ba:	e0e8      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80137bc:	2300      	movs	r3, #0
 80137be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80137c0:	e0e5      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80137c2:	bf00      	nop
 80137c4:	58024400 	.word	0x58024400
 80137c8:	03d09000 	.word	0x03d09000
 80137cc:	003d0900 	.word	0x003d0900
 80137d0:	016e3600 	.word	0x016e3600
 80137d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80137d8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80137dc:	430b      	orrs	r3, r1
 80137de:	f040 8085 	bne.w	80138ec <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80137e2:	4b6d      	ldr	r3, [pc, #436]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80137e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80137e6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80137ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80137ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80137f2:	d06b      	beq.n	80138cc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80137f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80137fa:	d874      	bhi.n	80138e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80137fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013802:	d056      	beq.n	80138b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8013804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801380a:	d86c      	bhi.n	80138e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801380c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801380e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8013812:	d03b      	beq.n	801388c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8013814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013816:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801381a:	d864      	bhi.n	80138e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801381c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801381e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013822:	d021      	beq.n	8013868 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8013824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013826:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801382a:	d85c      	bhi.n	80138e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801382c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801382e:	2b00      	cmp	r3, #0
 8013830:	d004      	beq.n	801383c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8013832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013834:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013838:	d004      	beq.n	8013844 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 801383a:	e054      	b.n	80138e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 801383c:	f000 f8b4 	bl	80139a8 <HAL_RCCEx_GetD3PCLK1Freq>
 8013840:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8013842:	e0a4      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013844:	4b54      	ldr	r3, [pc, #336]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8013846:	681b      	ldr	r3, [r3, #0]
 8013848:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801384c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8013850:	d107      	bne.n	8013862 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8013852:	f107 0318 	add.w	r3, r7, #24
 8013856:	4618      	mov	r0, r3
 8013858:	f000 f8bc 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 801385c:	69fb      	ldr	r3, [r7, #28]
 801385e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013860:	e095      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013862:	2300      	movs	r3, #0
 8013864:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013866:	e092      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013868:	4b4b      	ldr	r3, [pc, #300]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8013870:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013874:	d107      	bne.n	8013886 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
 8013876:	f107 030c 	add.w	r3, r7, #12
 801387a:	4618      	mov	r0, r3
 801387c:	f000 f9fe 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 8013880:	693b      	ldr	r3, [r7, #16]
 8013882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013884:	e083      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013886:	2300      	movs	r3, #0
 8013888:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801388a:	e080      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801388c:	4b42      	ldr	r3, [pc, #264]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	f003 0304 	and.w	r3, r3, #4
 8013894:	2b04      	cmp	r3, #4
 8013896:	d109      	bne.n	80138ac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
 8013898:	4b3f      	ldr	r3, [pc, #252]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	08db      	lsrs	r3, r3, #3
 801389e:	f003 0303 	and.w	r3, r3, #3
 80138a2:	4a3e      	ldr	r2, [pc, #248]	@ (801399c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80138a4:	fa22 f303 	lsr.w	r3, r2, r3
 80138a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138aa:	e070      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138ac:	2300      	movs	r3, #0
 80138ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138b0:	e06d      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138b2:	4b39      	ldr	r3, [pc, #228]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80138ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80138be:	d102      	bne.n	80138c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 80138c0:	4b37      	ldr	r3, [pc, #220]	@ (80139a0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80138c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138c4:	e063      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138c6:	2300      	movs	r3, #0
 80138c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138ca:	e060      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138cc:	4b32      	ldr	r3, [pc, #200]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80138d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80138d8:	d102      	bne.n	80138e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
 80138da:	4b32      	ldr	r3, [pc, #200]	@ (80139a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80138dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138de:	e056      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138e0:	2300      	movs	r3, #0
 80138e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138e4:	e053      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138e6:	2300      	movs	r3, #0
 80138e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80138ea:	e050      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80138ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80138f0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80138f4:	430b      	orrs	r3, r1
 80138f6:	d148      	bne.n	801398a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80138f8:	4b27      	ldr	r3, [pc, #156]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80138fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80138fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8013900:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013908:	d02a      	beq.n	8013960 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 801390a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801390c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013910:	d838      	bhi.n	8013984 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8013912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013914:	2b00      	cmp	r3, #0
 8013916:	d004      	beq.n	8013922 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8013918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801391a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801391e:	d00d      	beq.n	801393c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8013920:	e030      	b.n	8013984 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8013922:	4b1d      	ldr	r3, [pc, #116]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801392a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801392e:	d102      	bne.n	8013936 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
 8013930:	4b1c      	ldr	r3, [pc, #112]	@ (80139a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8013932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013934:	e02b      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013936:	2300      	movs	r3, #0
 8013938:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801393a:	e028      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801393c:	4b16      	ldr	r3, [pc, #88]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013944:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013948:	d107      	bne.n	801395a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 801394a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801394e:	4618      	mov	r0, r3
 8013950:	f000 fae8 	bl	8013f24 <HAL_RCCEx_GetPLL1ClockFreq>
 8013954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013958:	e019      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801395a:	2300      	movs	r3, #0
 801395c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801395e:	e016      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013960:	4b0d      	ldr	r3, [pc, #52]	@ (8013998 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013968:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801396c:	d107      	bne.n	801397e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 801396e:	f107 0318 	add.w	r3, r7, #24
 8013972:	4618      	mov	r0, r3
 8013974:	f000 f82e 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 8013978:	69fb      	ldr	r3, [r7, #28]
 801397a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801397c:	e007      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801397e:	2300      	movs	r3, #0
 8013980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013982:	e004      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8013984:	2300      	movs	r3, #0
 8013986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013988:	e001      	b.n	801398e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801398a:	2300      	movs	r3, #0
 801398c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801398e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013990:	4618      	mov	r0, r3
 8013992:	3740      	adds	r7, #64	@ 0x40
 8013994:	46bd      	mov	sp, r7
 8013996:	bd80      	pop	{r7, pc}
 8013998:	58024400 	.word	0x58024400
 801399c:	03d09000 	.word	0x03d09000
 80139a0:	003d0900 	.word	0x003d0900
 80139a4:	016e3600 	.word	0x016e3600

080139a8 <HAL_RCCEx_GetD3PCLK1Freq>:
 80139a8:	b580      	push	{r7, lr}
 80139aa:	af00      	add	r7, sp, #0
 80139ac:	f7fe f92e 	bl	8011c0c <HAL_RCC_GetHCLKFreq>
 80139b0:	4602      	mov	r2, r0
 80139b2:	4b06      	ldr	r3, [pc, #24]	@ (80139cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80139b4:	6a1b      	ldr	r3, [r3, #32]
 80139b6:	091b      	lsrs	r3, r3, #4
 80139b8:	f003 0307 	and.w	r3, r3, #7
 80139bc:	4904      	ldr	r1, [pc, #16]	@ (80139d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80139be:	5ccb      	ldrb	r3, [r1, r3]
 80139c0:	f003 031f 	and.w	r3, r3, #31
 80139c4:	fa22 f303 	lsr.w	r3, r2, r3
 80139c8:	4618      	mov	r0, r3
 80139ca:	bd80      	pop	{r7, pc}
 80139cc:	58024400 	.word	0x58024400
 80139d0:	0801e7dc 	.word	0x0801e7dc

080139d4 <HAL_RCCEx_GetPLL2ClockFreq>:
 80139d4:	b480      	push	{r7}
 80139d6:	b089      	sub	sp, #36	@ 0x24
 80139d8:	af00      	add	r7, sp, #0
 80139da:	6078      	str	r0, [r7, #4]
 80139dc:	4ba1      	ldr	r3, [pc, #644]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80139de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80139e0:	f003 0303 	and.w	r3, r3, #3
 80139e4:	61bb      	str	r3, [r7, #24]
 80139e6:	4b9f      	ldr	r3, [pc, #636]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80139e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80139ea:	0b1b      	lsrs	r3, r3, #12
 80139ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80139f0:	617b      	str	r3, [r7, #20]
 80139f2:	4b9c      	ldr	r3, [pc, #624]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80139f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139f6:	091b      	lsrs	r3, r3, #4
 80139f8:	f003 0301 	and.w	r3, r3, #1
 80139fc:	613b      	str	r3, [r7, #16]
 80139fe:	4b99      	ldr	r3, [pc, #612]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013a02:	08db      	lsrs	r3, r3, #3
 8013a04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013a08:	693a      	ldr	r2, [r7, #16]
 8013a0a:	fb02 f303 	mul.w	r3, r2, r3
 8013a0e:	ee07 3a90 	vmov	s15, r3
 8013a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013a16:	edc7 7a03 	vstr	s15, [r7, #12]
 8013a1a:	697b      	ldr	r3, [r7, #20]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	f000 8111 	beq.w	8013c44 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
 8013a22:	69bb      	ldr	r3, [r7, #24]
 8013a24:	2b02      	cmp	r3, #2
 8013a26:	f000 8083 	beq.w	8013b30 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8013a2a:	69bb      	ldr	r3, [r7, #24]
 8013a2c:	2b02      	cmp	r3, #2
 8013a2e:	f200 80a1 	bhi.w	8013b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8013a32:	69bb      	ldr	r3, [r7, #24]
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d003      	beq.n	8013a40 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8013a38:	69bb      	ldr	r3, [r7, #24]
 8013a3a:	2b01      	cmp	r3, #1
 8013a3c:	d056      	beq.n	8013aec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8013a3e:	e099      	b.n	8013b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8013a40:	4b88      	ldr	r3, [pc, #544]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	f003 0320 	and.w	r3, r3, #32
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d02d      	beq.n	8013aa8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
 8013a4c:	4b85      	ldr	r3, [pc, #532]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	08db      	lsrs	r3, r3, #3
 8013a52:	f003 0303 	and.w	r3, r3, #3
 8013a56:	4a84      	ldr	r2, [pc, #528]	@ (8013c68 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8013a58:	fa22 f303 	lsr.w	r3, r2, r3
 8013a5c:	60bb      	str	r3, [r7, #8]
 8013a5e:	68bb      	ldr	r3, [r7, #8]
 8013a60:	ee07 3a90 	vmov	s15, r3
 8013a64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013a68:	697b      	ldr	r3, [r7, #20]
 8013a6a:	ee07 3a90 	vmov	s15, r3
 8013a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013a76:	4b7b      	ldr	r3, [pc, #492]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013a7e:	ee07 3a90 	vmov	s15, r3
 8013a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8013a8a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8013c6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8013a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013aa2:	edc7 7a07 	vstr	s15, [r7, #28]
 8013aa6:	e087      	b.n	8013bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
 8013aa8:	697b      	ldr	r3, [r7, #20]
 8013aaa:	ee07 3a90 	vmov	s15, r3
 8013aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013ab2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8013c70 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8013ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013aba:	4b6a      	ldr	r3, [pc, #424]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013ac2:	ee07 3a90 	vmov	s15, r3
 8013ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8013ace:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8013c6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8013ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013ada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013ae6:	edc7 7a07 	vstr	s15, [r7, #28]
 8013aea:	e065      	b.n	8013bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
 8013aec:	697b      	ldr	r3, [r7, #20]
 8013aee:	ee07 3a90 	vmov	s15, r3
 8013af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013af6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8013c74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8013afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013afe:	4b59      	ldr	r3, [pc, #356]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013b06:	ee07 3a90 	vmov	s15, r3
 8013b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8013b12:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8013c6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8013b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013b2a:	edc7 7a07 	vstr	s15, [r7, #28]
 8013b2e:	e043      	b.n	8013bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
 8013b30:	697b      	ldr	r3, [r7, #20]
 8013b32:	ee07 3a90 	vmov	s15, r3
 8013b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013b3a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8013c78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8013b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013b42:	4b48      	ldr	r3, [pc, #288]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013b4a:	ee07 3a90 	vmov	s15, r3
 8013b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8013b56:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8013c6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8013b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013b6e:	edc7 7a07 	vstr	s15, [r7, #28]
 8013b72:	e021      	b.n	8013bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
 8013b74:	697b      	ldr	r3, [r7, #20]
 8013b76:	ee07 3a90 	vmov	s15, r3
 8013b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013b7e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8013c74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8013b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013b86:	4b37      	ldr	r3, [pc, #220]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013b8e:	ee07 3a90 	vmov	s15, r3
 8013b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8013b9a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8013c6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8013b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013bb2:	edc7 7a07 	vstr	s15, [r7, #28]
 8013bb6:	bf00      	nop
 8013bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bbc:	0a5b      	lsrs	r3, r3, #9
 8013bbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013bc2:	ee07 3a90 	vmov	s15, r3
 8013bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013bca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013bce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8013bd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8013bd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013bde:	ee17 2a90 	vmov	r2, s15
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	601a      	str	r2, [r3, #0]
 8013be6:	4b1f      	ldr	r3, [pc, #124]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bea:	0c1b      	lsrs	r3, r3, #16
 8013bec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013bf0:	ee07 3a90 	vmov	s15, r3
 8013bf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013bf8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013bfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8013c00:	edd7 6a07 	vldr	s13, [r7, #28]
 8013c04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013c08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013c0c:	ee17 2a90 	vmov	r2, s15
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	605a      	str	r2, [r3, #4]
 8013c14:	4b13      	ldr	r3, [pc, #76]	@ (8013c64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8013c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c18:	0e1b      	lsrs	r3, r3, #24
 8013c1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013c1e:	ee07 3a90 	vmov	s15, r3
 8013c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013c26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013c2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8013c2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8013c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013c3a:	ee17 2a90 	vmov	r2, s15
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	609a      	str	r2, [r3, #8]
 8013c42:	e008      	b.n	8013c56 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	2200      	movs	r2, #0
 8013c48:	601a      	str	r2, [r3, #0]
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	605a      	str	r2, [r3, #4]
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	2200      	movs	r2, #0
 8013c54:	609a      	str	r2, [r3, #8]
 8013c56:	bf00      	nop
 8013c58:	3724      	adds	r7, #36	@ 0x24
 8013c5a:	46bd      	mov	sp, r7
 8013c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c60:	4770      	bx	lr
 8013c62:	bf00      	nop
 8013c64:	58024400 	.word	0x58024400
 8013c68:	03d09000 	.word	0x03d09000
 8013c6c:	46000000 	.word	0x46000000
 8013c70:	4c742400 	.word	0x4c742400
 8013c74:	4a742400 	.word	0x4a742400
 8013c78:	4bb71b00 	.word	0x4bb71b00

08013c7c <HAL_RCCEx_GetPLL3ClockFreq>:
 8013c7c:	b480      	push	{r7}
 8013c7e:	b089      	sub	sp, #36	@ 0x24
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]
 8013c84:	4ba1      	ldr	r3, [pc, #644]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013c88:	f003 0303 	and.w	r3, r3, #3
 8013c8c:	61bb      	str	r3, [r7, #24]
 8013c8e:	4b9f      	ldr	r3, [pc, #636]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013c92:	0d1b      	lsrs	r3, r3, #20
 8013c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013c98:	617b      	str	r3, [r7, #20]
 8013c9a:	4b9c      	ldr	r3, [pc, #624]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c9e:	0a1b      	lsrs	r3, r3, #8
 8013ca0:	f003 0301 	and.w	r3, r3, #1
 8013ca4:	613b      	str	r3, [r7, #16]
 8013ca6:	4b99      	ldr	r3, [pc, #612]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013caa:	08db      	lsrs	r3, r3, #3
 8013cac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013cb0:	693a      	ldr	r2, [r7, #16]
 8013cb2:	fb02 f303 	mul.w	r3, r2, r3
 8013cb6:	ee07 3a90 	vmov	s15, r3
 8013cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013cbe:	edc7 7a03 	vstr	s15, [r7, #12]
 8013cc2:	697b      	ldr	r3, [r7, #20]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	f000 8111 	beq.w	8013eec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
 8013cca:	69bb      	ldr	r3, [r7, #24]
 8013ccc:	2b02      	cmp	r3, #2
 8013cce:	f000 8083 	beq.w	8013dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8013cd2:	69bb      	ldr	r3, [r7, #24]
 8013cd4:	2b02      	cmp	r3, #2
 8013cd6:	f200 80a1 	bhi.w	8013e1c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8013cda:	69bb      	ldr	r3, [r7, #24]
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d003      	beq.n	8013ce8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8013ce0:	69bb      	ldr	r3, [r7, #24]
 8013ce2:	2b01      	cmp	r3, #1
 8013ce4:	d056      	beq.n	8013d94 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8013ce6:	e099      	b.n	8013e1c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8013ce8:	4b88      	ldr	r3, [pc, #544]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	f003 0320 	and.w	r3, r3, #32
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d02d      	beq.n	8013d50 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
 8013cf4:	4b85      	ldr	r3, [pc, #532]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	08db      	lsrs	r3, r3, #3
 8013cfa:	f003 0303 	and.w	r3, r3, #3
 8013cfe:	4a84      	ldr	r2, [pc, #528]	@ (8013f10 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8013d00:	fa22 f303 	lsr.w	r3, r2, r3
 8013d04:	60bb      	str	r3, [r7, #8]
 8013d06:	68bb      	ldr	r3, [r7, #8]
 8013d08:	ee07 3a90 	vmov	s15, r3
 8013d0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013d10:	697b      	ldr	r3, [r7, #20]
 8013d12:	ee07 3a90 	vmov	s15, r3
 8013d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013d1e:	4b7b      	ldr	r3, [pc, #492]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d26:	ee07 3a90 	vmov	s15, r3
 8013d2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013d2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8013d32:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8013f14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8013d36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013d3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013d3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013d42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013d4a:	edc7 7a07 	vstr	s15, [r7, #28]
 8013d4e:	e087      	b.n	8013e60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
 8013d50:	697b      	ldr	r3, [r7, #20]
 8013d52:	ee07 3a90 	vmov	s15, r3
 8013d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013d5a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8013f18 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8013d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013d62:	4b6a      	ldr	r3, [pc, #424]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d6a:	ee07 3a90 	vmov	s15, r3
 8013d6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013d72:	ed97 6a03 	vldr	s12, [r7, #12]
 8013d76:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8013f14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8013d7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013d82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013d8e:	edc7 7a07 	vstr	s15, [r7, #28]
 8013d92:	e065      	b.n	8013e60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
 8013d94:	697b      	ldr	r3, [r7, #20]
 8013d96:	ee07 3a90 	vmov	s15, r3
 8013d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013d9e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8013f1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8013da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013da6:	4b59      	ldr	r3, [pc, #356]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013dae:	ee07 3a90 	vmov	s15, r3
 8013db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013db6:	ed97 6a03 	vldr	s12, [r7, #12]
 8013dba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8013f14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8013dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013dc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013dd2:	edc7 7a07 	vstr	s15, [r7, #28]
 8013dd6:	e043      	b.n	8013e60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
 8013dd8:	697b      	ldr	r3, [r7, #20]
 8013dda:	ee07 3a90 	vmov	s15, r3
 8013dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013de2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8013f20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8013de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013dea:	4b48      	ldr	r3, [pc, #288]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013df2:	ee07 3a90 	vmov	s15, r3
 8013df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8013dfe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8013f14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8013e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013e0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013e16:	edc7 7a07 	vstr	s15, [r7, #28]
 8013e1a:	e021      	b.n	8013e60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
 8013e1c:	697b      	ldr	r3, [r7, #20]
 8013e1e:	ee07 3a90 	vmov	s15, r3
 8013e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013e26:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8013f1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8013e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013e2e:	4b37      	ldr	r3, [pc, #220]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013e36:	ee07 3a90 	vmov	s15, r3
 8013e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8013e42:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8013f14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8013e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013e5a:	edc7 7a07 	vstr	s15, [r7, #28]
 8013e5e:	bf00      	nop
 8013e60:	4b2a      	ldr	r3, [pc, #168]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e64:	0a5b      	lsrs	r3, r3, #9
 8013e66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013e6a:	ee07 3a90 	vmov	s15, r3
 8013e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013e72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013e76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8013e7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8013e7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013e82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013e86:	ee17 2a90 	vmov	r2, s15
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	601a      	str	r2, [r3, #0]
 8013e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e92:	0c1b      	lsrs	r3, r3, #16
 8013e94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013e98:	ee07 3a90 	vmov	s15, r3
 8013e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013ea0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013ea4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8013ea8:	edd7 6a07 	vldr	s13, [r7, #28]
 8013eac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013eb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013eb4:	ee17 2a90 	vmov	r2, s15
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	605a      	str	r2, [r3, #4]
 8013ebc:	4b13      	ldr	r3, [pc, #76]	@ (8013f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8013ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ec0:	0e1b      	lsrs	r3, r3, #24
 8013ec2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013ec6:	ee07 3a90 	vmov	s15, r3
 8013eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013ece:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013ed2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8013ed6:	edd7 6a07 	vldr	s13, [r7, #28]
 8013eda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013ede:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013ee2:	ee17 2a90 	vmov	r2, s15
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	609a      	str	r2, [r3, #8]
 8013eea:	e008      	b.n	8013efe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	2200      	movs	r2, #0
 8013ef0:	601a      	str	r2, [r3, #0]
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	2200      	movs	r2, #0
 8013ef6:	605a      	str	r2, [r3, #4]
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	2200      	movs	r2, #0
 8013efc:	609a      	str	r2, [r3, #8]
 8013efe:	bf00      	nop
 8013f00:	3724      	adds	r7, #36	@ 0x24
 8013f02:	46bd      	mov	sp, r7
 8013f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f08:	4770      	bx	lr
 8013f0a:	bf00      	nop
 8013f0c:	58024400 	.word	0x58024400
 8013f10:	03d09000 	.word	0x03d09000
 8013f14:	46000000 	.word	0x46000000
 8013f18:	4c742400 	.word	0x4c742400
 8013f1c:	4a742400 	.word	0x4a742400
 8013f20:	4bb71b00 	.word	0x4bb71b00

08013f24 <HAL_RCCEx_GetPLL1ClockFreq>:
 8013f24:	b480      	push	{r7}
 8013f26:	b089      	sub	sp, #36	@ 0x24
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
 8013f2c:	4ba0      	ldr	r3, [pc, #640]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f30:	f003 0303 	and.w	r3, r3, #3
 8013f34:	61bb      	str	r3, [r7, #24]
 8013f36:	4b9e      	ldr	r3, [pc, #632]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f3a:	091b      	lsrs	r3, r3, #4
 8013f3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013f40:	617b      	str	r3, [r7, #20]
 8013f42:	4b9b      	ldr	r3, [pc, #620]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f46:	f003 0301 	and.w	r3, r3, #1
 8013f4a:	613b      	str	r3, [r7, #16]
 8013f4c:	4b98      	ldr	r3, [pc, #608]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013f50:	08db      	lsrs	r3, r3, #3
 8013f52:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013f56:	693a      	ldr	r2, [r7, #16]
 8013f58:	fb02 f303 	mul.w	r3, r2, r3
 8013f5c:	ee07 3a90 	vmov	s15, r3
 8013f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013f64:	edc7 7a03 	vstr	s15, [r7, #12]
 8013f68:	697b      	ldr	r3, [r7, #20]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	f000 8111 	beq.w	8014192 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
 8013f70:	69bb      	ldr	r3, [r7, #24]
 8013f72:	2b02      	cmp	r3, #2
 8013f74:	f000 8083 	beq.w	801407e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8013f78:	69bb      	ldr	r3, [r7, #24]
 8013f7a:	2b02      	cmp	r3, #2
 8013f7c:	f200 80a1 	bhi.w	80140c2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8013f80:	69bb      	ldr	r3, [r7, #24]
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d003      	beq.n	8013f8e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8013f86:	69bb      	ldr	r3, [r7, #24]
 8013f88:	2b01      	cmp	r3, #1
 8013f8a:	d056      	beq.n	801403a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8013f8c:	e099      	b.n	80140c2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8013f8e:	4b88      	ldr	r3, [pc, #544]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	f003 0320 	and.w	r3, r3, #32
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d02d      	beq.n	8013ff6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
 8013f9a:	4b85      	ldr	r3, [pc, #532]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	08db      	lsrs	r3, r3, #3
 8013fa0:	f003 0303 	and.w	r3, r3, #3
 8013fa4:	4a83      	ldr	r2, [pc, #524]	@ (80141b4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8013fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8013faa:	60bb      	str	r3, [r7, #8]
 8013fac:	68bb      	ldr	r3, [r7, #8]
 8013fae:	ee07 3a90 	vmov	s15, r3
 8013fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013fb6:	697b      	ldr	r3, [r7, #20]
 8013fb8:	ee07 3a90 	vmov	s15, r3
 8013fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013fc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8013fc4:	4b7a      	ldr	r3, [pc, #488]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8013fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013fcc:	ee07 3a90 	vmov	s15, r3
 8013fd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013fd4:	ed97 6a03 	vldr	s12, [r7, #12]
 8013fd8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80141b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8013fdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8013fe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013fe4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013fe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013ff0:	edc7 7a07 	vstr	s15, [r7, #28]
 8013ff4:	e087      	b.n	8014106 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
 8013ff6:	697b      	ldr	r3, [r7, #20]
 8013ff8:	ee07 3a90 	vmov	s15, r3
 8013ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014000:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80141bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8014004:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014008:	4b69      	ldr	r3, [pc, #420]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801400a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801400c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014010:	ee07 3a90 	vmov	s15, r3
 8014014:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014018:	ed97 6a03 	vldr	s12, [r7, #12]
 801401c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80141b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8014020:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014024:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014028:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801402c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014034:	edc7 7a07 	vstr	s15, [r7, #28]
 8014038:	e065      	b.n	8014106 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
 801403a:	697b      	ldr	r3, [r7, #20]
 801403c:	ee07 3a90 	vmov	s15, r3
 8014040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014044:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80141c0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8014048:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801404c:	4b58      	ldr	r3, [pc, #352]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801404e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014054:	ee07 3a90 	vmov	s15, r3
 8014058:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801405c:	ed97 6a03 	vldr	s12, [r7, #12]
 8014060:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80141b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8014064:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014068:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801406c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014070:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014078:	edc7 7a07 	vstr	s15, [r7, #28]
 801407c:	e043      	b.n	8014106 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	ee07 3a90 	vmov	s15, r3
 8014084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014088:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80141c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 801408c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014090:	4b47      	ldr	r3, [pc, #284]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8014092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014098:	ee07 3a90 	vmov	s15, r3
 801409c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80140a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80140a4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80141b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80140a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80140ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80140b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80140b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80140b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80140bc:	edc7 7a07 	vstr	s15, [r7, #28]
 80140c0:	e021      	b.n	8014106 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
 80140c2:	697b      	ldr	r3, [r7, #20]
 80140c4:	ee07 3a90 	vmov	s15, r3
 80140c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80140cc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80141bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80140d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80140d4:	4b36      	ldr	r3, [pc, #216]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80140d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80140d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80140dc:	ee07 3a90 	vmov	s15, r3
 80140e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80140e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80140e8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80141b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80140ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80140f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80140f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80140f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80140fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014100:	edc7 7a07 	vstr	s15, [r7, #28]
 8014104:	bf00      	nop
 8014106:	4b2a      	ldr	r3, [pc, #168]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8014108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801410a:	0a5b      	lsrs	r3, r3, #9
 801410c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014110:	ee07 3a90 	vmov	s15, r3
 8014114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014118:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801411c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8014120:	edd7 6a07 	vldr	s13, [r7, #28]
 8014124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801412c:	ee17 2a90 	vmov	r2, s15
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	601a      	str	r2, [r3, #0]
 8014134:	4b1e      	ldr	r3, [pc, #120]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8014136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014138:	0c1b      	lsrs	r3, r3, #16
 801413a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801413e:	ee07 3a90 	vmov	s15, r3
 8014142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014146:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801414a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801414e:	edd7 6a07 	vldr	s13, [r7, #28]
 8014152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014156:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801415a:	ee17 2a90 	vmov	r2, s15
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	605a      	str	r2, [r3, #4]
 8014162:	4b13      	ldr	r3, [pc, #76]	@ (80141b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8014164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014166:	0e1b      	lsrs	r3, r3, #24
 8014168:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801416c:	ee07 3a90 	vmov	s15, r3
 8014170:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014174:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014178:	ee37 7a87 	vadd.f32	s14, s15, s14
 801417c:	edd7 6a07 	vldr	s13, [r7, #28]
 8014180:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014184:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014188:	ee17 2a90 	vmov	r2, s15
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	609a      	str	r2, [r3, #8]
 8014190:	e008      	b.n	80141a4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	2200      	movs	r2, #0
 8014196:	601a      	str	r2, [r3, #0]
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	2200      	movs	r2, #0
 801419c:	605a      	str	r2, [r3, #4]
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	2200      	movs	r2, #0
 80141a2:	609a      	str	r2, [r3, #8]
 80141a4:	bf00      	nop
 80141a6:	3724      	adds	r7, #36	@ 0x24
 80141a8:	46bd      	mov	sp, r7
 80141aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ae:	4770      	bx	lr
 80141b0:	58024400 	.word	0x58024400
 80141b4:	03d09000 	.word	0x03d09000
 80141b8:	46000000 	.word	0x46000000
 80141bc:	4c742400 	.word	0x4c742400
 80141c0:	4a742400 	.word	0x4a742400
 80141c4:	4bb71b00 	.word	0x4bb71b00

080141c8 <RCCEx_PLL2_Config>:
 80141c8:	b580      	push	{r7, lr}
 80141ca:	b084      	sub	sp, #16
 80141cc:	af00      	add	r7, sp, #0
 80141ce:	6078      	str	r0, [r7, #4]
 80141d0:	6039      	str	r1, [r7, #0]
 80141d2:	2300      	movs	r3, #0
 80141d4:	73fb      	strb	r3, [r7, #15]
 80141d6:	4b53      	ldr	r3, [pc, #332]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80141d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141da:	f003 0303 	and.w	r3, r3, #3
 80141de:	2b03      	cmp	r3, #3
 80141e0:	d101      	bne.n	80141e6 <RCCEx_PLL2_Config+0x1e>
 80141e2:	2301      	movs	r3, #1
 80141e4:	e099      	b.n	801431a <RCCEx_PLL2_Config+0x152>
 80141e6:	4b4f      	ldr	r3, [pc, #316]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	4a4e      	ldr	r2, [pc, #312]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80141ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80141f0:	6013      	str	r3, [r2, #0]
 80141f2:	f7f4 ffab 	bl	800914c <HAL_GetTick>
 80141f6:	60b8      	str	r0, [r7, #8]
 80141f8:	e008      	b.n	801420c <RCCEx_PLL2_Config+0x44>
 80141fa:	f7f4 ffa7 	bl	800914c <HAL_GetTick>
 80141fe:	4602      	mov	r2, r0
 8014200:	68bb      	ldr	r3, [r7, #8]
 8014202:	1ad3      	subs	r3, r2, r3
 8014204:	2b02      	cmp	r3, #2
 8014206:	d901      	bls.n	801420c <RCCEx_PLL2_Config+0x44>
 8014208:	2303      	movs	r3, #3
 801420a:	e086      	b.n	801431a <RCCEx_PLL2_Config+0x152>
 801420c:	4b45      	ldr	r3, [pc, #276]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014214:	2b00      	cmp	r3, #0
 8014216:	d1f0      	bne.n	80141fa <RCCEx_PLL2_Config+0x32>
 8014218:	4b42      	ldr	r3, [pc, #264]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 801421a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801421c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	031b      	lsls	r3, r3, #12
 8014226:	493f      	ldr	r1, [pc, #252]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014228:	4313      	orrs	r3, r2
 801422a:	628b      	str	r3, [r1, #40]	@ 0x28
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	685b      	ldr	r3, [r3, #4]
 8014230:	3b01      	subs	r3, #1
 8014232:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	689b      	ldr	r3, [r3, #8]
 801423a:	3b01      	subs	r3, #1
 801423c:	025b      	lsls	r3, r3, #9
 801423e:	b29b      	uxth	r3, r3
 8014240:	431a      	orrs	r2, r3
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	68db      	ldr	r3, [r3, #12]
 8014246:	3b01      	subs	r3, #1
 8014248:	041b      	lsls	r3, r3, #16
 801424a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801424e:	431a      	orrs	r2, r3
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	691b      	ldr	r3, [r3, #16]
 8014254:	3b01      	subs	r3, #1
 8014256:	061b      	lsls	r3, r3, #24
 8014258:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801425c:	4931      	ldr	r1, [pc, #196]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 801425e:	4313      	orrs	r3, r2
 8014260:	638b      	str	r3, [r1, #56]	@ 0x38
 8014262:	4b30      	ldr	r3, [pc, #192]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014266:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	695b      	ldr	r3, [r3, #20]
 801426e:	492d      	ldr	r1, [pc, #180]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014270:	4313      	orrs	r3, r2
 8014272:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8014274:	4b2b      	ldr	r3, [pc, #172]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014278:	f023 0220 	bic.w	r2, r3, #32
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	699b      	ldr	r3, [r3, #24]
 8014280:	4928      	ldr	r1, [pc, #160]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014282:	4313      	orrs	r3, r2
 8014284:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8014286:	4b27      	ldr	r3, [pc, #156]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801428a:	4a26      	ldr	r2, [pc, #152]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 801428c:	f023 0310 	bic.w	r3, r3, #16
 8014290:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8014292:	4b24      	ldr	r3, [pc, #144]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 8014294:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014296:	4b24      	ldr	r3, [pc, #144]	@ (8014328 <RCCEx_PLL2_Config+0x160>)
 8014298:	4013      	ands	r3, r2
 801429a:	687a      	ldr	r2, [r7, #4]
 801429c:	69d2      	ldr	r2, [r2, #28]
 801429e:	00d2      	lsls	r2, r2, #3
 80142a0:	4920      	ldr	r1, [pc, #128]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142a2:	4313      	orrs	r3, r2
 80142a4:	63cb      	str	r3, [r1, #60]	@ 0x3c
 80142a6:	4b1f      	ldr	r3, [pc, #124]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142aa:	4a1e      	ldr	r2, [pc, #120]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142ac:	f043 0310 	orr.w	r3, r3, #16
 80142b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80142b2:	683b      	ldr	r3, [r7, #0]
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d106      	bne.n	80142c6 <RCCEx_PLL2_Config+0xfe>
 80142b8:	4b1a      	ldr	r3, [pc, #104]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142bc:	4a19      	ldr	r2, [pc, #100]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80142c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80142c4:	e00f      	b.n	80142e6 <RCCEx_PLL2_Config+0x11e>
 80142c6:	683b      	ldr	r3, [r7, #0]
 80142c8:	2b01      	cmp	r3, #1
 80142ca:	d106      	bne.n	80142da <RCCEx_PLL2_Config+0x112>
 80142cc:	4b15      	ldr	r3, [pc, #84]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142d0:	4a14      	ldr	r2, [pc, #80]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80142d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80142d8:	e005      	b.n	80142e6 <RCCEx_PLL2_Config+0x11e>
 80142da:	4b12      	ldr	r3, [pc, #72]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142de:	4a11      	ldr	r2, [pc, #68]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80142e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80142e6:	4b0f      	ldr	r3, [pc, #60]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	4a0e      	ldr	r2, [pc, #56]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 80142ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80142f0:	6013      	str	r3, [r2, #0]
 80142f2:	f7f4 ff2b 	bl	800914c <HAL_GetTick>
 80142f6:	60b8      	str	r0, [r7, #8]
 80142f8:	e008      	b.n	801430c <RCCEx_PLL2_Config+0x144>
 80142fa:	f7f4 ff27 	bl	800914c <HAL_GetTick>
 80142fe:	4602      	mov	r2, r0
 8014300:	68bb      	ldr	r3, [r7, #8]
 8014302:	1ad3      	subs	r3, r2, r3
 8014304:	2b02      	cmp	r3, #2
 8014306:	d901      	bls.n	801430c <RCCEx_PLL2_Config+0x144>
 8014308:	2303      	movs	r3, #3
 801430a:	e006      	b.n	801431a <RCCEx_PLL2_Config+0x152>
 801430c:	4b05      	ldr	r3, [pc, #20]	@ (8014324 <RCCEx_PLL2_Config+0x15c>)
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014314:	2b00      	cmp	r3, #0
 8014316:	d0f0      	beq.n	80142fa <RCCEx_PLL2_Config+0x132>
 8014318:	7bfb      	ldrb	r3, [r7, #15]
 801431a:	4618      	mov	r0, r3
 801431c:	3710      	adds	r7, #16
 801431e:	46bd      	mov	sp, r7
 8014320:	bd80      	pop	{r7, pc}
 8014322:	bf00      	nop
 8014324:	58024400 	.word	0x58024400
 8014328:	ffff0007 	.word	0xffff0007

0801432c <RCCEx_PLL3_Config>:
 801432c:	b580      	push	{r7, lr}
 801432e:	b084      	sub	sp, #16
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
 8014334:	6039      	str	r1, [r7, #0]
 8014336:	2300      	movs	r3, #0
 8014338:	73fb      	strb	r3, [r7, #15]
 801433a:	4b53      	ldr	r3, [pc, #332]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801433c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801433e:	f003 0303 	and.w	r3, r3, #3
 8014342:	2b03      	cmp	r3, #3
 8014344:	d101      	bne.n	801434a <RCCEx_PLL3_Config+0x1e>
 8014346:	2301      	movs	r3, #1
 8014348:	e099      	b.n	801447e <RCCEx_PLL3_Config+0x152>
 801434a:	4b4f      	ldr	r3, [pc, #316]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	4a4e      	ldr	r2, [pc, #312]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014350:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014354:	6013      	str	r3, [r2, #0]
 8014356:	f7f4 fef9 	bl	800914c <HAL_GetTick>
 801435a:	60b8      	str	r0, [r7, #8]
 801435c:	e008      	b.n	8014370 <RCCEx_PLL3_Config+0x44>
 801435e:	f7f4 fef5 	bl	800914c <HAL_GetTick>
 8014362:	4602      	mov	r2, r0
 8014364:	68bb      	ldr	r3, [r7, #8]
 8014366:	1ad3      	subs	r3, r2, r3
 8014368:	2b02      	cmp	r3, #2
 801436a:	d901      	bls.n	8014370 <RCCEx_PLL3_Config+0x44>
 801436c:	2303      	movs	r3, #3
 801436e:	e086      	b.n	801447e <RCCEx_PLL3_Config+0x152>
 8014370:	4b45      	ldr	r3, [pc, #276]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014378:	2b00      	cmp	r3, #0
 801437a:	d1f0      	bne.n	801435e <RCCEx_PLL3_Config+0x32>
 801437c:	4b42      	ldr	r3, [pc, #264]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801437e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014380:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	051b      	lsls	r3, r3, #20
 801438a:	493f      	ldr	r1, [pc, #252]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801438c:	4313      	orrs	r3, r2
 801438e:	628b      	str	r3, [r1, #40]	@ 0x28
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	685b      	ldr	r3, [r3, #4]
 8014394:	3b01      	subs	r3, #1
 8014396:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	689b      	ldr	r3, [r3, #8]
 801439e:	3b01      	subs	r3, #1
 80143a0:	025b      	lsls	r3, r3, #9
 80143a2:	b29b      	uxth	r3, r3
 80143a4:	431a      	orrs	r2, r3
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	68db      	ldr	r3, [r3, #12]
 80143aa:	3b01      	subs	r3, #1
 80143ac:	041b      	lsls	r3, r3, #16
 80143ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80143b2:	431a      	orrs	r2, r3
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	691b      	ldr	r3, [r3, #16]
 80143b8:	3b01      	subs	r3, #1
 80143ba:	061b      	lsls	r3, r3, #24
 80143bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80143c0:	4931      	ldr	r1, [pc, #196]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143c2:	4313      	orrs	r3, r2
 80143c4:	640b      	str	r3, [r1, #64]	@ 0x40
 80143c6:	4b30      	ldr	r3, [pc, #192]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	695b      	ldr	r3, [r3, #20]
 80143d2:	492d      	ldr	r1, [pc, #180]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143d4:	4313      	orrs	r3, r2
 80143d6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80143d8:	4b2b      	ldr	r3, [pc, #172]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143dc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	699b      	ldr	r3, [r3, #24]
 80143e4:	4928      	ldr	r1, [pc, #160]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143e6:	4313      	orrs	r3, r2
 80143e8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80143ea:	4b27      	ldr	r3, [pc, #156]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143ee:	4a26      	ldr	r2, [pc, #152]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80143f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80143f6:	4b24      	ldr	r3, [pc, #144]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 80143f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80143fa:	4b24      	ldr	r3, [pc, #144]	@ (801448c <RCCEx_PLL3_Config+0x160>)
 80143fc:	4013      	ands	r3, r2
 80143fe:	687a      	ldr	r2, [r7, #4]
 8014400:	69d2      	ldr	r2, [r2, #28]
 8014402:	00d2      	lsls	r2, r2, #3
 8014404:	4920      	ldr	r1, [pc, #128]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014406:	4313      	orrs	r3, r2
 8014408:	644b      	str	r3, [r1, #68]	@ 0x44
 801440a:	4b1f      	ldr	r3, [pc, #124]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801440e:	4a1e      	ldr	r2, [pc, #120]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014414:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8014416:	683b      	ldr	r3, [r7, #0]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d106      	bne.n	801442a <RCCEx_PLL3_Config+0xfe>
 801441c:	4b1a      	ldr	r3, [pc, #104]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014420:	4a19      	ldr	r2, [pc, #100]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014422:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8014426:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8014428:	e00f      	b.n	801444a <RCCEx_PLL3_Config+0x11e>
 801442a:	683b      	ldr	r3, [r7, #0]
 801442c:	2b01      	cmp	r3, #1
 801442e:	d106      	bne.n	801443e <RCCEx_PLL3_Config+0x112>
 8014430:	4b15      	ldr	r3, [pc, #84]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014434:	4a14      	ldr	r2, [pc, #80]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014436:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801443a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801443c:	e005      	b.n	801444a <RCCEx_PLL3_Config+0x11e>
 801443e:	4b12      	ldr	r3, [pc, #72]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014442:	4a11      	ldr	r2, [pc, #68]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014444:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014448:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801444a:	4b0f      	ldr	r3, [pc, #60]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 801444c:	681b      	ldr	r3, [r3, #0]
 801444e:	4a0e      	ldr	r2, [pc, #56]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014454:	6013      	str	r3, [r2, #0]
 8014456:	f7f4 fe79 	bl	800914c <HAL_GetTick>
 801445a:	60b8      	str	r0, [r7, #8]
 801445c:	e008      	b.n	8014470 <RCCEx_PLL3_Config+0x144>
 801445e:	f7f4 fe75 	bl	800914c <HAL_GetTick>
 8014462:	4602      	mov	r2, r0
 8014464:	68bb      	ldr	r3, [r7, #8]
 8014466:	1ad3      	subs	r3, r2, r3
 8014468:	2b02      	cmp	r3, #2
 801446a:	d901      	bls.n	8014470 <RCCEx_PLL3_Config+0x144>
 801446c:	2303      	movs	r3, #3
 801446e:	e006      	b.n	801447e <RCCEx_PLL3_Config+0x152>
 8014470:	4b05      	ldr	r3, [pc, #20]	@ (8014488 <RCCEx_PLL3_Config+0x15c>)
 8014472:	681b      	ldr	r3, [r3, #0]
 8014474:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8014478:	2b00      	cmp	r3, #0
 801447a:	d0f0      	beq.n	801445e <RCCEx_PLL3_Config+0x132>
 801447c:	7bfb      	ldrb	r3, [r7, #15]
 801447e:	4618      	mov	r0, r3
 8014480:	3710      	adds	r7, #16
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}
 8014486:	bf00      	nop
 8014488:	58024400 	.word	0x58024400
 801448c:	ffff0007 	.word	0xffff0007

08014490 <HAL_SPI_Init>:
 8014490:	b580      	push	{r7, lr}
 8014492:	b084      	sub	sp, #16
 8014494:	af00      	add	r7, sp, #0
 8014496:	6078      	str	r0, [r7, #4]
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d101      	bne.n	80144a2 <HAL_SPI_Init+0x12>
 801449e:	2301      	movs	r3, #1
 80144a0:	e10f      	b.n	80146c2 <HAL_SPI_Init+0x232>
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	2200      	movs	r2, #0
 80144a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	4a87      	ldr	r2, [pc, #540]	@ (80146cc <HAL_SPI_Init+0x23c>)
 80144ae:	4293      	cmp	r3, r2
 80144b0:	d00f      	beq.n	80144d2 <HAL_SPI_Init+0x42>
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	681b      	ldr	r3, [r3, #0]
 80144b6:	4a86      	ldr	r2, [pc, #536]	@ (80146d0 <HAL_SPI_Init+0x240>)
 80144b8:	4293      	cmp	r3, r2
 80144ba:	d00a      	beq.n	80144d2 <HAL_SPI_Init+0x42>
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	4a84      	ldr	r2, [pc, #528]	@ (80146d4 <HAL_SPI_Init+0x244>)
 80144c2:	4293      	cmp	r3, r2
 80144c4:	d005      	beq.n	80144d2 <HAL_SPI_Init+0x42>
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	68db      	ldr	r3, [r3, #12]
 80144ca:	2b0f      	cmp	r3, #15
 80144cc:	d901      	bls.n	80144d2 <HAL_SPI_Init+0x42>
 80144ce:	2301      	movs	r3, #1
 80144d0:	e0f7      	b.n	80146c2 <HAL_SPI_Init+0x232>
 80144d2:	6878      	ldr	r0, [r7, #4]
 80144d4:	f001 fd22 	bl	8015f1c <SPI_GetPacketSize>
 80144d8:	60f8      	str	r0, [r7, #12]
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	681b      	ldr	r3, [r3, #0]
 80144de:	4a7b      	ldr	r2, [pc, #492]	@ (80146cc <HAL_SPI_Init+0x23c>)
 80144e0:	4293      	cmp	r3, r2
 80144e2:	d00c      	beq.n	80144fe <HAL_SPI_Init+0x6e>
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	4a79      	ldr	r2, [pc, #484]	@ (80146d0 <HAL_SPI_Init+0x240>)
 80144ea:	4293      	cmp	r3, r2
 80144ec:	d007      	beq.n	80144fe <HAL_SPI_Init+0x6e>
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	4a78      	ldr	r2, [pc, #480]	@ (80146d4 <HAL_SPI_Init+0x244>)
 80144f4:	4293      	cmp	r3, r2
 80144f6:	d002      	beq.n	80144fe <HAL_SPI_Init+0x6e>
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	2b08      	cmp	r3, #8
 80144fc:	d811      	bhi.n	8014522 <HAL_SPI_Init+0x92>
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	4a72      	ldr	r2, [pc, #456]	@ (80146cc <HAL_SPI_Init+0x23c>)
 8014504:	4293      	cmp	r3, r2
 8014506:	d009      	beq.n	801451c <HAL_SPI_Init+0x8c>
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	681b      	ldr	r3, [r3, #0]
 801450c:	4a70      	ldr	r2, [pc, #448]	@ (80146d0 <HAL_SPI_Init+0x240>)
 801450e:	4293      	cmp	r3, r2
 8014510:	d004      	beq.n	801451c <HAL_SPI_Init+0x8c>
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	4a6f      	ldr	r2, [pc, #444]	@ (80146d4 <HAL_SPI_Init+0x244>)
 8014518:	4293      	cmp	r3, r2
 801451a:	d104      	bne.n	8014526 <HAL_SPI_Init+0x96>
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	2b10      	cmp	r3, #16
 8014520:	d901      	bls.n	8014526 <HAL_SPI_Init+0x96>
 8014522:	2301      	movs	r3, #1
 8014524:	e0cd      	b.n	80146c2 <HAL_SPI_Init+0x232>
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801452c:	b2db      	uxtb	r3, r3
 801452e:	2b00      	cmp	r3, #0
 8014530:	d106      	bne.n	8014540 <HAL_SPI_Init+0xb0>
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	2200      	movs	r2, #0
 8014536:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 801453a:	6878      	ldr	r0, [r7, #4]
 801453c:	f7f3 fb5a 	bl	8007bf4 <HAL_SPI_MspInit>
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	2202      	movs	r2, #2
 8014544:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	681a      	ldr	r2, [r3, #0]
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	f022 0201 	bic.w	r2, r2, #1
 8014556:	601a      	str	r2, [r3, #0]
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	689b      	ldr	r3, [r3, #8]
 801455e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8014562:	60bb      	str	r3, [r7, #8]
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	699b      	ldr	r3, [r3, #24]
 8014568:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801456c:	d119      	bne.n	80145a2 <HAL_SPI_Init+0x112>
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	685b      	ldr	r3, [r3, #4]
 8014572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014576:	d103      	bne.n	8014580 <HAL_SPI_Init+0xf0>
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801457c:	2b00      	cmp	r3, #0
 801457e:	d008      	beq.n	8014592 <HAL_SPI_Init+0x102>
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	685b      	ldr	r3, [r3, #4]
 8014584:	2b00      	cmp	r3, #0
 8014586:	d10c      	bne.n	80145a2 <HAL_SPI_Init+0x112>
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801458c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014590:	d107      	bne.n	80145a2 <HAL_SPI_Init+0x112>
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	681a      	ldr	r2, [r3, #0]
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	681b      	ldr	r3, [r3, #0]
 801459c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80145a0:	601a      	str	r2, [r3, #0]
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	685b      	ldr	r3, [r3, #4]
 80145a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d00f      	beq.n	80145ce <HAL_SPI_Init+0x13e>
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	68db      	ldr	r3, [r3, #12]
 80145b2:	2b06      	cmp	r3, #6
 80145b4:	d90b      	bls.n	80145ce <HAL_SPI_Init+0x13e>
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	681b      	ldr	r3, [r3, #0]
 80145bc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	430a      	orrs	r2, r1
 80145ca:	601a      	str	r2, [r3, #0]
 80145cc:	e007      	b.n	80145de <HAL_SPI_Init+0x14e>
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	681a      	ldr	r2, [r3, #0]
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80145dc:	601a      	str	r2, [r3, #0]
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	69da      	ldr	r2, [r3, #28]
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80145e6:	431a      	orrs	r2, r3
 80145e8:	68bb      	ldr	r3, [r7, #8]
 80145ea:	431a      	orrs	r2, r3
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80145f0:	ea42 0103 	orr.w	r1, r2, r3
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	68da      	ldr	r2, [r3, #12]
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	430a      	orrs	r2, r1
 80145fe:	609a      	str	r2, [r3, #8]
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014608:	431a      	orrs	r2, r3
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801460e:	431a      	orrs	r2, r3
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	699b      	ldr	r3, [r3, #24]
 8014614:	431a      	orrs	r2, r3
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	691b      	ldr	r3, [r3, #16]
 801461a:	431a      	orrs	r2, r3
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	695b      	ldr	r3, [r3, #20]
 8014620:	431a      	orrs	r2, r3
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	6a1b      	ldr	r3, [r3, #32]
 8014626:	431a      	orrs	r2, r3
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	685b      	ldr	r3, [r3, #4]
 801462c:	431a      	orrs	r2, r3
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014632:	431a      	orrs	r2, r3
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	689b      	ldr	r3, [r3, #8]
 8014638:	431a      	orrs	r2, r3
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801463e:	ea42 0103 	orr.w	r1, r2, r3
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	681b      	ldr	r3, [r3, #0]
 801464a:	430a      	orrs	r2, r1
 801464c:	60da      	str	r2, [r3, #12]
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	685b      	ldr	r3, [r3, #4]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d113      	bne.n	801467e <HAL_SPI_Init+0x1ee>
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	689b      	ldr	r3, [r3, #8]
 801465c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	681b      	ldr	r3, [r3, #0]
 8014664:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8014668:	609a      	str	r2, [r3, #8]
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	681b      	ldr	r3, [r3, #0]
 801466e:	689b      	ldr	r3, [r3, #8]
 8014670:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801467c:	609a      	str	r2, [r3, #8]
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	f022 0201 	bic.w	r2, r2, #1
 801468c:	651a      	str	r2, [r3, #80]	@ 0x50
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	685b      	ldr	r3, [r3, #4]
 8014692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014696:	2b00      	cmp	r3, #0
 8014698:	d00a      	beq.n	80146b0 <HAL_SPI_Init+0x220>
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	68db      	ldr	r3, [r3, #12]
 80146a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	430a      	orrs	r2, r1
 80146ae:	60da      	str	r2, [r3, #12]
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	2200      	movs	r2, #0
 80146b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	2201      	movs	r2, #1
 80146bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 80146c0:	2300      	movs	r3, #0
 80146c2:	4618      	mov	r0, r3
 80146c4:	3710      	adds	r7, #16
 80146c6:	46bd      	mov	sp, r7
 80146c8:	bd80      	pop	{r7, pc}
 80146ca:	bf00      	nop
 80146cc:	40013000 	.word	0x40013000
 80146d0:	40003800 	.word	0x40003800
 80146d4:	40003c00 	.word	0x40003c00

080146d8 <HAL_SPI_Transmit>:
 80146d8:	b580      	push	{r7, lr}
 80146da:	b088      	sub	sp, #32
 80146dc:	af02      	add	r7, sp, #8
 80146de:	60f8      	str	r0, [r7, #12]
 80146e0:	60b9      	str	r1, [r7, #8]
 80146e2:	603b      	str	r3, [r7, #0]
 80146e4:	4613      	mov	r3, r2
 80146e6:	80fb      	strh	r3, [r7, #6]
 80146e8:	68fb      	ldr	r3, [r7, #12]
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	3320      	adds	r3, #32
 80146ee:	617b      	str	r3, [r7, #20]
 80146f0:	f7f4 fd2c 	bl	800914c <HAL_GetTick>
 80146f4:	6138      	str	r0, [r7, #16]
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80146fc:	b2db      	uxtb	r3, r3
 80146fe:	2b01      	cmp	r3, #1
 8014700:	d001      	beq.n	8014706 <HAL_SPI_Transmit+0x2e>
 8014702:	2302      	movs	r3, #2
 8014704:	e1d1      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 8014706:	68bb      	ldr	r3, [r7, #8]
 8014708:	2b00      	cmp	r3, #0
 801470a:	d002      	beq.n	8014712 <HAL_SPI_Transmit+0x3a>
 801470c:	88fb      	ldrh	r3, [r7, #6]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d101      	bne.n	8014716 <HAL_SPI_Transmit+0x3e>
 8014712:	2301      	movs	r3, #1
 8014714:	e1c9      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 8014716:	68fb      	ldr	r3, [r7, #12]
 8014718:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801471c:	2b01      	cmp	r3, #1
 801471e:	d101      	bne.n	8014724 <HAL_SPI_Transmit+0x4c>
 8014720:	2302      	movs	r3, #2
 8014722:	e1c2      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	2201      	movs	r2, #1
 8014728:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	2203      	movs	r2, #3
 8014730:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	2200      	movs	r2, #0
 8014738:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	68ba      	ldr	r2, [r7, #8]
 8014740:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	88fa      	ldrh	r2, [r7, #6]
 8014746:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	88fa      	ldrh	r2, [r7, #6]
 801474e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	2200      	movs	r2, #0
 8014756:	665a      	str	r2, [r3, #100]	@ 0x64
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	2200      	movs	r2, #0
 801475c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8014760:	68fb      	ldr	r3, [r7, #12]
 8014762:	2200      	movs	r2, #0
 8014764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	2200      	movs	r2, #0
 801476c:	675a      	str	r2, [r3, #116]	@ 0x74
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	2200      	movs	r2, #0
 8014772:	671a      	str	r2, [r3, #112]	@ 0x70
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	689b      	ldr	r3, [r3, #8]
 8014778:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801477c:	d108      	bne.n	8014790 <HAL_SPI_Transmit+0xb8>
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	681b      	ldr	r3, [r3, #0]
 8014782:	681a      	ldr	r2, [r3, #0]
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801478c:	601a      	str	r2, [r3, #0]
 801478e:	e009      	b.n	80147a4 <HAL_SPI_Transmit+0xcc>
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	68db      	ldr	r3, [r3, #12]
 8014796:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	681b      	ldr	r3, [r3, #0]
 801479e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80147a2:	60da      	str	r2, [r3, #12]
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	681b      	ldr	r3, [r3, #0]
 80147a8:	685a      	ldr	r2, [r3, #4]
 80147aa:	4b96      	ldr	r3, [pc, #600]	@ (8014a04 <HAL_SPI_Transmit+0x32c>)
 80147ac:	4013      	ands	r3, r2
 80147ae:	88f9      	ldrh	r1, [r7, #6]
 80147b0:	68fa      	ldr	r2, [r7, #12]
 80147b2:	6812      	ldr	r2, [r2, #0]
 80147b4:	430b      	orrs	r3, r1
 80147b6:	6053      	str	r3, [r2, #4]
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	681a      	ldr	r2, [r3, #0]
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	681b      	ldr	r3, [r3, #0]
 80147c2:	f042 0201 	orr.w	r2, r2, #1
 80147c6:	601a      	str	r2, [r3, #0]
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	685b      	ldr	r3, [r3, #4]
 80147cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80147d0:	d107      	bne.n	80147e2 <HAL_SPI_Transmit+0x10a>
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	681a      	ldr	r2, [r3, #0]
 80147d8:	68fb      	ldr	r3, [r7, #12]
 80147da:	681b      	ldr	r3, [r3, #0]
 80147dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80147e0:	601a      	str	r2, [r3, #0]
 80147e2:	68fb      	ldr	r3, [r7, #12]
 80147e4:	68db      	ldr	r3, [r3, #12]
 80147e6:	2b0f      	cmp	r3, #15
 80147e8:	d947      	bls.n	801487a <HAL_SPI_Transmit+0x1a2>
 80147ea:	e03f      	b.n	801486c <HAL_SPI_Transmit+0x194>
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	681b      	ldr	r3, [r3, #0]
 80147f0:	695b      	ldr	r3, [r3, #20]
 80147f2:	f003 0302 	and.w	r3, r3, #2
 80147f6:	2b02      	cmp	r3, #2
 80147f8:	d114      	bne.n	8014824 <HAL_SPI_Transmit+0x14c>
 80147fa:	68fb      	ldr	r3, [r7, #12]
 80147fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	6812      	ldr	r2, [r2, #0]
 8014804:	621a      	str	r2, [r3, #32]
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801480a:	1d1a      	adds	r2, r3, #4
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014810:	68fb      	ldr	r3, [r7, #12]
 8014812:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8014816:	b29b      	uxth	r3, r3
 8014818:	3b01      	subs	r3, #1
 801481a:	b29a      	uxth	r2, r3
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8014822:	e023      	b.n	801486c <HAL_SPI_Transmit+0x194>
 8014824:	f7f4 fc92 	bl	800914c <HAL_GetTick>
 8014828:	4602      	mov	r2, r0
 801482a:	693b      	ldr	r3, [r7, #16]
 801482c:	1ad3      	subs	r3, r2, r3
 801482e:	683a      	ldr	r2, [r7, #0]
 8014830:	429a      	cmp	r2, r3
 8014832:	d803      	bhi.n	801483c <HAL_SPI_Transmit+0x164>
 8014834:	683b      	ldr	r3, [r7, #0]
 8014836:	f1b3 3fff 	cmp.w	r3, #4294967295
 801483a:	d102      	bne.n	8014842 <HAL_SPI_Transmit+0x16a>
 801483c:	683b      	ldr	r3, [r7, #0]
 801483e:	2b00      	cmp	r3, #0
 8014840:	d114      	bne.n	801486c <HAL_SPI_Transmit+0x194>
 8014842:	68f8      	ldr	r0, [r7, #12]
 8014844:	f001 fa9c 	bl	8015d80 <SPI_CloseTransfer>
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801484e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014852:	68fb      	ldr	r3, [r7, #12]
 8014854:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014858:	68fb      	ldr	r3, [r7, #12]
 801485a:	2201      	movs	r2, #1
 801485c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	2200      	movs	r2, #0
 8014864:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014868:	2303      	movs	r3, #3
 801486a:	e11e      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 801486c:	68fb      	ldr	r3, [r7, #12]
 801486e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8014872:	b29b      	uxth	r3, r3
 8014874:	2b00      	cmp	r3, #0
 8014876:	d1b9      	bne.n	80147ec <HAL_SPI_Transmit+0x114>
 8014878:	e0f1      	b.n	8014a5e <HAL_SPI_Transmit+0x386>
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	68db      	ldr	r3, [r3, #12]
 801487e:	2b07      	cmp	r3, #7
 8014880:	f240 80e6 	bls.w	8014a50 <HAL_SPI_Transmit+0x378>
 8014884:	e05d      	b.n	8014942 <HAL_SPI_Transmit+0x26a>
 8014886:	68fb      	ldr	r3, [r7, #12]
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	695b      	ldr	r3, [r3, #20]
 801488c:	f003 0302 	and.w	r3, r3, #2
 8014890:	2b02      	cmp	r3, #2
 8014892:	d132      	bne.n	80148fa <HAL_SPI_Transmit+0x222>
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801489a:	b29b      	uxth	r3, r3
 801489c:	2b01      	cmp	r3, #1
 801489e:	d918      	bls.n	80148d2 <HAL_SPI_Transmit+0x1fa>
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d014      	beq.n	80148d2 <HAL_SPI_Transmit+0x1fa>
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	6812      	ldr	r2, [r2, #0]
 80148b2:	621a      	str	r2, [r3, #32]
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80148b8:	1d1a      	adds	r2, r3, #4
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80148c4:	b29b      	uxth	r3, r3
 80148c6:	3b02      	subs	r3, #2
 80148c8:	b29a      	uxth	r2, r3
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80148d0:	e037      	b.n	8014942 <HAL_SPI_Transmit+0x26a>
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80148d6:	881a      	ldrh	r2, [r3, #0]
 80148d8:	697b      	ldr	r3, [r7, #20]
 80148da:	801a      	strh	r2, [r3, #0]
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80148e0:	1c9a      	adds	r2, r3, #2
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80148e6:	68fb      	ldr	r3, [r7, #12]
 80148e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80148ec:	b29b      	uxth	r3, r3
 80148ee:	3b01      	subs	r3, #1
 80148f0:	b29a      	uxth	r2, r3
 80148f2:	68fb      	ldr	r3, [r7, #12]
 80148f4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80148f8:	e023      	b.n	8014942 <HAL_SPI_Transmit+0x26a>
 80148fa:	f7f4 fc27 	bl	800914c <HAL_GetTick>
 80148fe:	4602      	mov	r2, r0
 8014900:	693b      	ldr	r3, [r7, #16]
 8014902:	1ad3      	subs	r3, r2, r3
 8014904:	683a      	ldr	r2, [r7, #0]
 8014906:	429a      	cmp	r2, r3
 8014908:	d803      	bhi.n	8014912 <HAL_SPI_Transmit+0x23a>
 801490a:	683b      	ldr	r3, [r7, #0]
 801490c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014910:	d102      	bne.n	8014918 <HAL_SPI_Transmit+0x240>
 8014912:	683b      	ldr	r3, [r7, #0]
 8014914:	2b00      	cmp	r3, #0
 8014916:	d114      	bne.n	8014942 <HAL_SPI_Transmit+0x26a>
 8014918:	68f8      	ldr	r0, [r7, #12]
 801491a:	f001 fa31 	bl	8015d80 <SPI_CloseTransfer>
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014924:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	2201      	movs	r2, #1
 8014932:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014936:	68fb      	ldr	r3, [r7, #12]
 8014938:	2200      	movs	r2, #0
 801493a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 801493e:	2303      	movs	r3, #3
 8014940:	e0b3      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8014948:	b29b      	uxth	r3, r3
 801494a:	2b00      	cmp	r3, #0
 801494c:	d19b      	bne.n	8014886 <HAL_SPI_Transmit+0x1ae>
 801494e:	e086      	b.n	8014a5e <HAL_SPI_Transmit+0x386>
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	695b      	ldr	r3, [r3, #20]
 8014956:	f003 0302 	and.w	r3, r3, #2
 801495a:	2b02      	cmp	r3, #2
 801495c:	d154      	bne.n	8014a08 <HAL_SPI_Transmit+0x330>
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8014964:	b29b      	uxth	r3, r3
 8014966:	2b03      	cmp	r3, #3
 8014968:	d918      	bls.n	801499c <HAL_SPI_Transmit+0x2c4>
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801496e:	2b40      	cmp	r3, #64	@ 0x40
 8014970:	d914      	bls.n	801499c <HAL_SPI_Transmit+0x2c4>
 8014972:	68fb      	ldr	r3, [r7, #12]
 8014974:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	6812      	ldr	r2, [r2, #0]
 801497c:	621a      	str	r2, [r3, #32]
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014982:	1d1a      	adds	r2, r3, #4
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801498e:	b29b      	uxth	r3, r3
 8014990:	3b04      	subs	r3, #4
 8014992:	b29a      	uxth	r2, r3
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801499a:	e059      	b.n	8014a50 <HAL_SPI_Transmit+0x378>
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80149a2:	b29b      	uxth	r3, r3
 80149a4:	2b01      	cmp	r3, #1
 80149a6:	d917      	bls.n	80149d8 <HAL_SPI_Transmit+0x300>
 80149a8:	68fb      	ldr	r3, [r7, #12]
 80149aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d013      	beq.n	80149d8 <HAL_SPI_Transmit+0x300>
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80149b4:	881a      	ldrh	r2, [r3, #0]
 80149b6:	697b      	ldr	r3, [r7, #20]
 80149b8:	801a      	strh	r2, [r3, #0]
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80149be:	1c9a      	adds	r2, r3, #2
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80149ca:	b29b      	uxth	r3, r3
 80149cc:	3b02      	subs	r3, #2
 80149ce:	b29a      	uxth	r2, r3
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80149d6:	e03b      	b.n	8014a50 <HAL_SPI_Transmit+0x378>
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	681b      	ldr	r3, [r3, #0]
 80149e0:	3320      	adds	r3, #32
 80149e2:	7812      	ldrb	r2, [r2, #0]
 80149e4:	701a      	strb	r2, [r3, #0]
 80149e6:	68fb      	ldr	r3, [r7, #12]
 80149e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80149ea:	1c5a      	adds	r2, r3, #1
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80149f0:	68fb      	ldr	r3, [r7, #12]
 80149f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80149f6:	b29b      	uxth	r3, r3
 80149f8:	3b01      	subs	r3, #1
 80149fa:	b29a      	uxth	r2, r3
 80149fc:	68fb      	ldr	r3, [r7, #12]
 80149fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8014a02:	e025      	b.n	8014a50 <HAL_SPI_Transmit+0x378>
 8014a04:	ffff0000 	.word	0xffff0000
 8014a08:	f7f4 fba0 	bl	800914c <HAL_GetTick>
 8014a0c:	4602      	mov	r2, r0
 8014a0e:	693b      	ldr	r3, [r7, #16]
 8014a10:	1ad3      	subs	r3, r2, r3
 8014a12:	683a      	ldr	r2, [r7, #0]
 8014a14:	429a      	cmp	r2, r3
 8014a16:	d803      	bhi.n	8014a20 <HAL_SPI_Transmit+0x348>
 8014a18:	683b      	ldr	r3, [r7, #0]
 8014a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a1e:	d102      	bne.n	8014a26 <HAL_SPI_Transmit+0x34e>
 8014a20:	683b      	ldr	r3, [r7, #0]
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d114      	bne.n	8014a50 <HAL_SPI_Transmit+0x378>
 8014a26:	68f8      	ldr	r0, [r7, #12]
 8014a28:	f001 f9aa 	bl	8015d80 <SPI_CloseTransfer>
 8014a2c:	68fb      	ldr	r3, [r7, #12]
 8014a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014a32:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014a3c:	68fb      	ldr	r3, [r7, #12]
 8014a3e:	2201      	movs	r2, #1
 8014a40:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014a44:	68fb      	ldr	r3, [r7, #12]
 8014a46:	2200      	movs	r2, #0
 8014a48:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014a4c:	2303      	movs	r3, #3
 8014a4e:	e02c      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8014a56:	b29b      	uxth	r3, r3
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	f47f af79 	bne.w	8014950 <HAL_SPI_Transmit+0x278>
 8014a5e:	693b      	ldr	r3, [r7, #16]
 8014a60:	9300      	str	r3, [sp, #0]
 8014a62:	683b      	ldr	r3, [r7, #0]
 8014a64:	2200      	movs	r2, #0
 8014a66:	2108      	movs	r1, #8
 8014a68:	68f8      	ldr	r0, [r7, #12]
 8014a6a:	f001 fa29 	bl	8015ec0 <SPI_WaitOnFlagUntilTimeout>
 8014a6e:	4603      	mov	r3, r0
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d007      	beq.n	8014a84 <HAL_SPI_Transmit+0x3ac>
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014a7a:	f043 0220 	orr.w	r2, r3, #32
 8014a7e:	68fb      	ldr	r3, [r7, #12]
 8014a80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014a84:	68f8      	ldr	r0, [r7, #12]
 8014a86:	f001 f97b 	bl	8015d80 <SPI_CloseTransfer>
 8014a8a:	68fb      	ldr	r3, [r7, #12]
 8014a8c:	2201      	movs	r2, #1
 8014a8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014a92:	68fb      	ldr	r3, [r7, #12]
 8014a94:	2200      	movs	r2, #0
 8014a96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d001      	beq.n	8014aa8 <HAL_SPI_Transmit+0x3d0>
 8014aa4:	2301      	movs	r3, #1
 8014aa6:	e000      	b.n	8014aaa <HAL_SPI_Transmit+0x3d2>
 8014aa8:	2300      	movs	r3, #0
 8014aaa:	4618      	mov	r0, r3
 8014aac:	3718      	adds	r7, #24
 8014aae:	46bd      	mov	sp, r7
 8014ab0:	bd80      	pop	{r7, pc}
 8014ab2:	bf00      	nop

08014ab4 <HAL_SPI_Receive>:
 8014ab4:	b580      	push	{r7, lr}
 8014ab6:	b088      	sub	sp, #32
 8014ab8:	af00      	add	r7, sp, #0
 8014aba:	60f8      	str	r0, [r7, #12]
 8014abc:	60b9      	str	r1, [r7, #8]
 8014abe:	603b      	str	r3, [r7, #0]
 8014ac0:	4613      	mov	r3, r2
 8014ac2:	80fb      	strh	r3, [r7, #6]
 8014ac4:	68fb      	ldr	r3, [r7, #12]
 8014ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ac8:	095b      	lsrs	r3, r3, #5
 8014aca:	b29b      	uxth	r3, r3
 8014acc:	3301      	adds	r3, #1
 8014ace:	83fb      	strh	r3, [r7, #30]
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	3330      	adds	r3, #48	@ 0x30
 8014ad6:	61bb      	str	r3, [r7, #24]
 8014ad8:	f7f4 fb38 	bl	800914c <HAL_GetTick>
 8014adc:	6178      	str	r0, [r7, #20]
 8014ade:	68fb      	ldr	r3, [r7, #12]
 8014ae0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8014ae4:	b2db      	uxtb	r3, r3
 8014ae6:	2b01      	cmp	r3, #1
 8014ae8:	d001      	beq.n	8014aee <HAL_SPI_Receive+0x3a>
 8014aea:	2302      	movs	r3, #2
 8014aec:	e250      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014aee:	68bb      	ldr	r3, [r7, #8]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d002      	beq.n	8014afa <HAL_SPI_Receive+0x46>
 8014af4:	88fb      	ldrh	r3, [r7, #6]
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d101      	bne.n	8014afe <HAL_SPI_Receive+0x4a>
 8014afa:	2301      	movs	r3, #1
 8014afc:	e248      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014afe:	68fb      	ldr	r3, [r7, #12]
 8014b00:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8014b04:	2b01      	cmp	r3, #1
 8014b06:	d101      	bne.n	8014b0c <HAL_SPI_Receive+0x58>
 8014b08:	2302      	movs	r3, #2
 8014b0a:	e241      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014b0c:	68fb      	ldr	r3, [r7, #12]
 8014b0e:	2201      	movs	r2, #1
 8014b10:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	2204      	movs	r2, #4
 8014b18:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014b1c:	68fb      	ldr	r3, [r7, #12]
 8014b1e:	2200      	movs	r2, #0
 8014b20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	68ba      	ldr	r2, [r7, #8]
 8014b28:	665a      	str	r2, [r3, #100]	@ 0x64
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	88fa      	ldrh	r2, [r7, #6]
 8014b2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	88fa      	ldrh	r2, [r7, #6]
 8014b36:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	2200      	movs	r2, #0
 8014b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	2200      	movs	r2, #0
 8014b44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	2200      	movs	r2, #0
 8014b54:	671a      	str	r2, [r3, #112]	@ 0x70
 8014b56:	68fb      	ldr	r3, [r7, #12]
 8014b58:	2200      	movs	r2, #0
 8014b5a:	675a      	str	r2, [r3, #116]	@ 0x74
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	689b      	ldr	r3, [r3, #8]
 8014b60:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8014b64:	d108      	bne.n	8014b78 <HAL_SPI_Receive+0xc4>
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	681b      	ldr	r3, [r3, #0]
 8014b6a:	681a      	ldr	r2, [r3, #0]
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8014b74:	601a      	str	r2, [r3, #0]
 8014b76:	e009      	b.n	8014b8c <HAL_SPI_Receive+0xd8>
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	68db      	ldr	r3, [r3, #12]
 8014b7e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8014b8a:	60da      	str	r2, [r3, #12]
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	685a      	ldr	r2, [r3, #4]
 8014b92:	4b95      	ldr	r3, [pc, #596]	@ (8014de8 <HAL_SPI_Receive+0x334>)
 8014b94:	4013      	ands	r3, r2
 8014b96:	88f9      	ldrh	r1, [r7, #6]
 8014b98:	68fa      	ldr	r2, [r7, #12]
 8014b9a:	6812      	ldr	r2, [r2, #0]
 8014b9c:	430b      	orrs	r3, r1
 8014b9e:	6053      	str	r3, [r2, #4]
 8014ba0:	68fb      	ldr	r3, [r7, #12]
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	681a      	ldr	r2, [r3, #0]
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	681b      	ldr	r3, [r3, #0]
 8014baa:	f042 0201 	orr.w	r2, r2, #1
 8014bae:	601a      	str	r2, [r3, #0]
 8014bb0:	68fb      	ldr	r3, [r7, #12]
 8014bb2:	685b      	ldr	r3, [r3, #4]
 8014bb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014bb8:	d107      	bne.n	8014bca <HAL_SPI_Receive+0x116>
 8014bba:	68fb      	ldr	r3, [r7, #12]
 8014bbc:	681b      	ldr	r3, [r3, #0]
 8014bbe:	681a      	ldr	r2, [r3, #0]
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	681b      	ldr	r3, [r3, #0]
 8014bc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014bc8:	601a      	str	r2, [r3, #0]
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	68db      	ldr	r3, [r3, #12]
 8014bce:	2b0f      	cmp	r3, #15
 8014bd0:	d96c      	bls.n	8014cac <HAL_SPI_Receive+0x1f8>
 8014bd2:	e064      	b.n	8014c9e <HAL_SPI_Receive+0x1ea>
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	681b      	ldr	r3, [r3, #0]
 8014bd8:	695b      	ldr	r3, [r3, #20]
 8014bda:	613b      	str	r3, [r7, #16]
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	695b      	ldr	r3, [r3, #20]
 8014be2:	f003 0301 	and.w	r3, r3, #1
 8014be6:	2b01      	cmp	r3, #1
 8014be8:	d114      	bne.n	8014c14 <HAL_SPI_Receive+0x160>
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	681a      	ldr	r2, [r3, #0]
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014bf2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8014bf4:	601a      	str	r2, [r3, #0]
 8014bf6:	68fb      	ldr	r3, [r7, #12]
 8014bf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014bfa:	1d1a      	adds	r2, r3, #4
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	665a      	str	r2, [r3, #100]	@ 0x64
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014c06:	b29b      	uxth	r3, r3
 8014c08:	3b01      	subs	r3, #1
 8014c0a:	b29a      	uxth	r2, r3
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014c12:	e044      	b.n	8014c9e <HAL_SPI_Receive+0x1ea>
 8014c14:	68fb      	ldr	r3, [r7, #12]
 8014c16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014c1a:	b29b      	uxth	r3, r3
 8014c1c:	8bfa      	ldrh	r2, [r7, #30]
 8014c1e:	429a      	cmp	r2, r3
 8014c20:	d919      	bls.n	8014c56 <HAL_SPI_Receive+0x1a2>
 8014c22:	693b      	ldr	r3, [r7, #16]
 8014c24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	d014      	beq.n	8014c56 <HAL_SPI_Receive+0x1a2>
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	681a      	ldr	r2, [r3, #0]
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014c34:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8014c36:	601a      	str	r2, [r3, #0]
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014c3c:	1d1a      	adds	r2, r3, #4
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	665a      	str	r2, [r3, #100]	@ 0x64
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014c48:	b29b      	uxth	r3, r3
 8014c4a:	3b01      	subs	r3, #1
 8014c4c:	b29a      	uxth	r2, r3
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014c54:	e023      	b.n	8014c9e <HAL_SPI_Receive+0x1ea>
 8014c56:	f7f4 fa79 	bl	800914c <HAL_GetTick>
 8014c5a:	4602      	mov	r2, r0
 8014c5c:	697b      	ldr	r3, [r7, #20]
 8014c5e:	1ad3      	subs	r3, r2, r3
 8014c60:	683a      	ldr	r2, [r7, #0]
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d803      	bhi.n	8014c6e <HAL_SPI_Receive+0x1ba>
 8014c66:	683b      	ldr	r3, [r7, #0]
 8014c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c6c:	d102      	bne.n	8014c74 <HAL_SPI_Receive+0x1c0>
 8014c6e:	683b      	ldr	r3, [r7, #0]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d114      	bne.n	8014c9e <HAL_SPI_Receive+0x1ea>
 8014c74:	68f8      	ldr	r0, [r7, #12]
 8014c76:	f001 f883 	bl	8015d80 <SPI_CloseTransfer>
 8014c7a:	68fb      	ldr	r3, [r7, #12]
 8014c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014c80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014c84:	68fb      	ldr	r3, [r7, #12]
 8014c86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	2201      	movs	r2, #1
 8014c8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014c92:	68fb      	ldr	r3, [r7, #12]
 8014c94:	2200      	movs	r2, #0
 8014c96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014c9a:	2303      	movs	r3, #3
 8014c9c:	e178      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014c9e:	68fb      	ldr	r3, [r7, #12]
 8014ca0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014ca4:	b29b      	uxth	r3, r3
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d194      	bne.n	8014bd4 <HAL_SPI_Receive+0x120>
 8014caa:	e15e      	b.n	8014f6a <HAL_SPI_Receive+0x4b6>
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	68db      	ldr	r3, [r3, #12]
 8014cb0:	2b07      	cmp	r3, #7
 8014cb2:	f240 8153 	bls.w	8014f5c <HAL_SPI_Receive+0x4a8>
 8014cb6:	e08f      	b.n	8014dd8 <HAL_SPI_Receive+0x324>
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	695b      	ldr	r3, [r3, #20]
 8014cbe:	613b      	str	r3, [r7, #16]
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	695b      	ldr	r3, [r3, #20]
 8014cc6:	f003 0301 	and.w	r3, r3, #1
 8014cca:	2b01      	cmp	r3, #1
 8014ccc:	d114      	bne.n	8014cf8 <HAL_SPI_Receive+0x244>
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014cd2:	69ba      	ldr	r2, [r7, #24]
 8014cd4:	8812      	ldrh	r2, [r2, #0]
 8014cd6:	b292      	uxth	r2, r2
 8014cd8:	801a      	strh	r2, [r3, #0]
 8014cda:	68fb      	ldr	r3, [r7, #12]
 8014cdc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014cde:	1c9a      	adds	r2, r3, #2
 8014ce0:	68fb      	ldr	r3, [r7, #12]
 8014ce2:	665a      	str	r2, [r3, #100]	@ 0x64
 8014ce4:	68fb      	ldr	r3, [r7, #12]
 8014ce6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014cea:	b29b      	uxth	r3, r3
 8014cec:	3b01      	subs	r3, #1
 8014cee:	b29a      	uxth	r2, r3
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014cf6:	e06f      	b.n	8014dd8 <HAL_SPI_Receive+0x324>
 8014cf8:	68fb      	ldr	r3, [r7, #12]
 8014cfa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014cfe:	b29b      	uxth	r3, r3
 8014d00:	8bfa      	ldrh	r2, [r7, #30]
 8014d02:	429a      	cmp	r2, r3
 8014d04:	d924      	bls.n	8014d50 <HAL_SPI_Receive+0x29c>
 8014d06:	693b      	ldr	r3, [r7, #16]
 8014d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d01f      	beq.n	8014d50 <HAL_SPI_Receive+0x29c>
 8014d10:	68fb      	ldr	r3, [r7, #12]
 8014d12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d14:	69ba      	ldr	r2, [r7, #24]
 8014d16:	8812      	ldrh	r2, [r2, #0]
 8014d18:	b292      	uxth	r2, r2
 8014d1a:	801a      	strh	r2, [r3, #0]
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d20:	1c9a      	adds	r2, r3, #2
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	665a      	str	r2, [r3, #100]	@ 0x64
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d2a:	69ba      	ldr	r2, [r7, #24]
 8014d2c:	8812      	ldrh	r2, [r2, #0]
 8014d2e:	b292      	uxth	r2, r2
 8014d30:	801a      	strh	r2, [r3, #0]
 8014d32:	68fb      	ldr	r3, [r7, #12]
 8014d34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d36:	1c9a      	adds	r2, r3, #2
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	665a      	str	r2, [r3, #100]	@ 0x64
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014d42:	b29b      	uxth	r3, r3
 8014d44:	3b02      	subs	r3, #2
 8014d46:	b29a      	uxth	r2, r3
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014d4e:	e043      	b.n	8014dd8 <HAL_SPI_Receive+0x324>
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014d56:	b29b      	uxth	r3, r3
 8014d58:	2b01      	cmp	r3, #1
 8014d5a:	d119      	bne.n	8014d90 <HAL_SPI_Receive+0x2dc>
 8014d5c:	693b      	ldr	r3, [r7, #16]
 8014d5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d014      	beq.n	8014d90 <HAL_SPI_Receive+0x2dc>
 8014d66:	68fb      	ldr	r3, [r7, #12]
 8014d68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d6a:	69ba      	ldr	r2, [r7, #24]
 8014d6c:	8812      	ldrh	r2, [r2, #0]
 8014d6e:	b292      	uxth	r2, r2
 8014d70:	801a      	strh	r2, [r3, #0]
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d76:	1c9a      	adds	r2, r3, #2
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	665a      	str	r2, [r3, #100]	@ 0x64
 8014d7c:	68fb      	ldr	r3, [r7, #12]
 8014d7e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014d82:	b29b      	uxth	r3, r3
 8014d84:	3b01      	subs	r3, #1
 8014d86:	b29a      	uxth	r2, r3
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014d8e:	e023      	b.n	8014dd8 <HAL_SPI_Receive+0x324>
 8014d90:	f7f4 f9dc 	bl	800914c <HAL_GetTick>
 8014d94:	4602      	mov	r2, r0
 8014d96:	697b      	ldr	r3, [r7, #20]
 8014d98:	1ad3      	subs	r3, r2, r3
 8014d9a:	683a      	ldr	r2, [r7, #0]
 8014d9c:	429a      	cmp	r2, r3
 8014d9e:	d803      	bhi.n	8014da8 <HAL_SPI_Receive+0x2f4>
 8014da0:	683b      	ldr	r3, [r7, #0]
 8014da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014da6:	d102      	bne.n	8014dae <HAL_SPI_Receive+0x2fa>
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d114      	bne.n	8014dd8 <HAL_SPI_Receive+0x324>
 8014dae:	68f8      	ldr	r0, [r7, #12]
 8014db0:	f000 ffe6 	bl	8015d80 <SPI_CloseTransfer>
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014dba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	2201      	movs	r2, #1
 8014dc8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	2200      	movs	r2, #0
 8014dd0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014dd4:	2303      	movs	r3, #3
 8014dd6:	e0db      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014dde:	b29b      	uxth	r3, r3
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	f47f af69 	bne.w	8014cb8 <HAL_SPI_Receive+0x204>
 8014de6:	e0c0      	b.n	8014f6a <HAL_SPI_Receive+0x4b6>
 8014de8:	ffff0000 	.word	0xffff0000
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	681b      	ldr	r3, [r3, #0]
 8014df0:	695b      	ldr	r3, [r3, #20]
 8014df2:	613b      	str	r3, [r7, #16]
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	695b      	ldr	r3, [r3, #20]
 8014dfa:	f003 0301 	and.w	r3, r3, #1
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d117      	bne.n	8014e32 <HAL_SPI_Receive+0x37e>
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e0e:	7812      	ldrb	r2, [r2, #0]
 8014e10:	b2d2      	uxtb	r2, r2
 8014e12:	701a      	strb	r2, [r3, #0]
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e18:	1c5a      	adds	r2, r3, #1
 8014e1a:	68fb      	ldr	r3, [r7, #12]
 8014e1c:	665a      	str	r2, [r3, #100]	@ 0x64
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014e24:	b29b      	uxth	r3, r3
 8014e26:	3b01      	subs	r3, #1
 8014e28:	b29a      	uxth	r2, r3
 8014e2a:	68fb      	ldr	r3, [r7, #12]
 8014e2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014e30:	e094      	b.n	8014f5c <HAL_SPI_Receive+0x4a8>
 8014e32:	68fb      	ldr	r3, [r7, #12]
 8014e34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014e38:	b29b      	uxth	r3, r3
 8014e3a:	8bfa      	ldrh	r2, [r7, #30]
 8014e3c:	429a      	cmp	r2, r3
 8014e3e:	d946      	bls.n	8014ece <HAL_SPI_Receive+0x41a>
 8014e40:	693b      	ldr	r3, [r7, #16]
 8014e42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d041      	beq.n	8014ece <HAL_SPI_Receive+0x41a>
 8014e4a:	68fb      	ldr	r3, [r7, #12]
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e56:	7812      	ldrb	r2, [r2, #0]
 8014e58:	b2d2      	uxtb	r2, r2
 8014e5a:	701a      	strb	r2, [r3, #0]
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e60:	1c5a      	adds	r2, r3, #1
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	665a      	str	r2, [r3, #100]	@ 0x64
 8014e66:	68fb      	ldr	r3, [r7, #12]
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e72:	7812      	ldrb	r2, [r2, #0]
 8014e74:	b2d2      	uxtb	r2, r2
 8014e76:	701a      	strb	r2, [r3, #0]
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e7c:	1c5a      	adds	r2, r3, #1
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	665a      	str	r2, [r3, #100]	@ 0x64
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e8e:	7812      	ldrb	r2, [r2, #0]
 8014e90:	b2d2      	uxtb	r2, r2
 8014e92:	701a      	strb	r2, [r3, #0]
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014e98:	1c5a      	adds	r2, r3, #1
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	665a      	str	r2, [r3, #100]	@ 0x64
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014eaa:	7812      	ldrb	r2, [r2, #0]
 8014eac:	b2d2      	uxtb	r2, r2
 8014eae:	701a      	strb	r2, [r3, #0]
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014eb4:	1c5a      	adds	r2, r3, #1
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	665a      	str	r2, [r3, #100]	@ 0x64
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014ec0:	b29b      	uxth	r3, r3
 8014ec2:	3b04      	subs	r3, #4
 8014ec4:	b29a      	uxth	r2, r3
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014ecc:	e046      	b.n	8014f5c <HAL_SPI_Receive+0x4a8>
 8014ece:	68fb      	ldr	r3, [r7, #12]
 8014ed0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014ed4:	b29b      	uxth	r3, r3
 8014ed6:	2b03      	cmp	r3, #3
 8014ed8:	d81c      	bhi.n	8014f14 <HAL_SPI_Receive+0x460>
 8014eda:	693b      	ldr	r3, [r7, #16]
 8014edc:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d017      	beq.n	8014f14 <HAL_SPI_Receive+0x460>
 8014ee4:	68fb      	ldr	r3, [r7, #12]
 8014ee6:	681b      	ldr	r3, [r3, #0]
 8014ee8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014ef0:	7812      	ldrb	r2, [r2, #0]
 8014ef2:	b2d2      	uxtb	r2, r2
 8014ef4:	701a      	strb	r2, [r3, #0]
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014efa:	1c5a      	adds	r2, r3, #1
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	665a      	str	r2, [r3, #100]	@ 0x64
 8014f00:	68fb      	ldr	r3, [r7, #12]
 8014f02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014f06:	b29b      	uxth	r3, r3
 8014f08:	3b01      	subs	r3, #1
 8014f0a:	b29a      	uxth	r2, r3
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014f12:	e023      	b.n	8014f5c <HAL_SPI_Receive+0x4a8>
 8014f14:	f7f4 f91a 	bl	800914c <HAL_GetTick>
 8014f18:	4602      	mov	r2, r0
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	1ad3      	subs	r3, r2, r3
 8014f1e:	683a      	ldr	r2, [r7, #0]
 8014f20:	429a      	cmp	r2, r3
 8014f22:	d803      	bhi.n	8014f2c <HAL_SPI_Receive+0x478>
 8014f24:	683b      	ldr	r3, [r7, #0]
 8014f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f2a:	d102      	bne.n	8014f32 <HAL_SPI_Receive+0x47e>
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d114      	bne.n	8014f5c <HAL_SPI_Receive+0x4a8>
 8014f32:	68f8      	ldr	r0, [r7, #12]
 8014f34:	f000 ff24 	bl	8015d80 <SPI_CloseTransfer>
 8014f38:	68fb      	ldr	r3, [r7, #12]
 8014f3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014f3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	2201      	movs	r2, #1
 8014f4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	2200      	movs	r2, #0
 8014f54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014f58:	2303      	movs	r3, #3
 8014f5a:	e019      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014f5c:	68fb      	ldr	r3, [r7, #12]
 8014f5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014f62:	b29b      	uxth	r3, r3
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	f47f af41 	bne.w	8014dec <HAL_SPI_Receive+0x338>
 8014f6a:	68f8      	ldr	r0, [r7, #12]
 8014f6c:	f000 ff08 	bl	8015d80 <SPI_CloseTransfer>
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	2201      	movs	r2, #1
 8014f74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8014f78:	68fb      	ldr	r3, [r7, #12]
 8014f7a:	2200      	movs	r2, #0
 8014f7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8014f80:	68fb      	ldr	r3, [r7, #12]
 8014f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d001      	beq.n	8014f8e <HAL_SPI_Receive+0x4da>
 8014f8a:	2301      	movs	r3, #1
 8014f8c:	e000      	b.n	8014f90 <HAL_SPI_Receive+0x4dc>
 8014f8e:	2300      	movs	r3, #0
 8014f90:	4618      	mov	r0, r3
 8014f92:	3720      	adds	r7, #32
 8014f94:	46bd      	mov	sp, r7
 8014f96:	bd80      	pop	{r7, pc}

08014f98 <HAL_SPI_TransmitReceive>:
 8014f98:	b580      	push	{r7, lr}
 8014f9a:	b08e      	sub	sp, #56	@ 0x38
 8014f9c:	af02      	add	r7, sp, #8
 8014f9e:	60f8      	str	r0, [r7, #12]
 8014fa0:	60b9      	str	r1, [r7, #8]
 8014fa2:	607a      	str	r2, [r7, #4]
 8014fa4:	807b      	strh	r3, [r7, #2]
 8014fa6:	68fb      	ldr	r3, [r7, #12]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	3320      	adds	r3, #32
 8014fac:	627b      	str	r3, [r7, #36]	@ 0x24
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	681b      	ldr	r3, [r3, #0]
 8014fb2:	3330      	adds	r3, #48	@ 0x30
 8014fb4:	623b      	str	r3, [r7, #32]
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014fba:	095b      	lsrs	r3, r3, #5
 8014fbc:	b29b      	uxth	r3, r3
 8014fbe:	3301      	adds	r3, #1
 8014fc0:	83fb      	strh	r3, [r7, #30]
 8014fc2:	f7f4 f8c3 	bl	800914c <HAL_GetTick>
 8014fc6:	61b8      	str	r0, [r7, #24]
 8014fc8:	887b      	ldrh	r3, [r7, #2]
 8014fca:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8014fcc:	887b      	ldrh	r3, [r7, #2]
 8014fce:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014fd0:	68fb      	ldr	r3, [r7, #12]
 8014fd2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8014fd6:	b2db      	uxtb	r3, r3
 8014fd8:	2b01      	cmp	r3, #1
 8014fda:	d001      	beq.n	8014fe0 <HAL_SPI_TransmitReceive+0x48>
 8014fdc:	2302      	movs	r3, #2
 8014fde:	e310      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 8014fe0:	68bb      	ldr	r3, [r7, #8]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d005      	beq.n	8014ff2 <HAL_SPI_TransmitReceive+0x5a>
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d002      	beq.n	8014ff2 <HAL_SPI_TransmitReceive+0x5a>
 8014fec:	887b      	ldrh	r3, [r7, #2]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d101      	bne.n	8014ff6 <HAL_SPI_TransmitReceive+0x5e>
 8014ff2:	2301      	movs	r3, #1
 8014ff4:	e305      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8014ffc:	2b01      	cmp	r3, #1
 8014ffe:	d101      	bne.n	8015004 <HAL_SPI_TransmitReceive+0x6c>
 8015000:	2302      	movs	r3, #2
 8015002:	e2fe      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	2201      	movs	r2, #1
 8015008:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	2205      	movs	r2, #5
 8015010:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	2200      	movs	r2, #0
 8015018:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 801501c:	68fb      	ldr	r3, [r7, #12]
 801501e:	687a      	ldr	r2, [r7, #4]
 8015020:	665a      	str	r2, [r3, #100]	@ 0x64
 8015022:	68fb      	ldr	r3, [r7, #12]
 8015024:	887a      	ldrh	r2, [r7, #2]
 8015026:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	887a      	ldrh	r2, [r7, #2]
 801502e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	68ba      	ldr	r2, [r7, #8]
 8015036:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	887a      	ldrh	r2, [r7, #2]
 801503c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015040:	68fb      	ldr	r3, [r7, #12]
 8015042:	887a      	ldrh	r2, [r7, #2]
 8015044:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	2200      	movs	r2, #0
 801504c:	671a      	str	r2, [r3, #112]	@ 0x70
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	2200      	movs	r2, #0
 8015052:	675a      	str	r2, [r3, #116]	@ 0x74
 8015054:	68fb      	ldr	r3, [r7, #12]
 8015056:	681b      	ldr	r3, [r3, #0]
 8015058:	68da      	ldr	r2, [r3, #12]
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	681b      	ldr	r3, [r3, #0]
 801505e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8015062:	60da      	str	r2, [r3, #12]
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	4a70      	ldr	r2, [pc, #448]	@ (801522c <HAL_SPI_TransmitReceive+0x294>)
 801506a:	4293      	cmp	r3, r2
 801506c:	d009      	beq.n	8015082 <HAL_SPI_TransmitReceive+0xea>
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	4a6f      	ldr	r2, [pc, #444]	@ (8015230 <HAL_SPI_TransmitReceive+0x298>)
 8015074:	4293      	cmp	r3, r2
 8015076:	d004      	beq.n	8015082 <HAL_SPI_TransmitReceive+0xea>
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	4a6d      	ldr	r2, [pc, #436]	@ (8015234 <HAL_SPI_TransmitReceive+0x29c>)
 801507e:	4293      	cmp	r3, r2
 8015080:	d102      	bne.n	8015088 <HAL_SPI_TransmitReceive+0xf0>
 8015082:	2310      	movs	r3, #16
 8015084:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015086:	e001      	b.n	801508c <HAL_SPI_TransmitReceive+0xf4>
 8015088:	2308      	movs	r3, #8
 801508a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	685a      	ldr	r2, [r3, #4]
 8015092:	4b69      	ldr	r3, [pc, #420]	@ (8015238 <HAL_SPI_TransmitReceive+0x2a0>)
 8015094:	4013      	ands	r3, r2
 8015096:	8879      	ldrh	r1, [r7, #2]
 8015098:	68fa      	ldr	r2, [r7, #12]
 801509a:	6812      	ldr	r2, [r2, #0]
 801509c:	430b      	orrs	r3, r1
 801509e:	6053      	str	r3, [r2, #4]
 80150a0:	68fb      	ldr	r3, [r7, #12]
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	681a      	ldr	r2, [r3, #0]
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	f042 0201 	orr.w	r2, r2, #1
 80150ae:	601a      	str	r2, [r3, #0]
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	685b      	ldr	r3, [r3, #4]
 80150b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80150b8:	d107      	bne.n	80150ca <HAL_SPI_TransmitReceive+0x132>
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	681a      	ldr	r2, [r3, #0]
 80150c0:	68fb      	ldr	r3, [r7, #12]
 80150c2:	681b      	ldr	r3, [r3, #0]
 80150c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80150c8:	601a      	str	r2, [r3, #0]
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	68db      	ldr	r3, [r3, #12]
 80150ce:	2b0f      	cmp	r3, #15
 80150d0:	f240 80a2 	bls.w	8015218 <HAL_SPI_TransmitReceive+0x280>
 80150d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150d6:	089b      	lsrs	r3, r3, #2
 80150d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80150da:	e094      	b.n	8015206 <HAL_SPI_TransmitReceive+0x26e>
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	681b      	ldr	r3, [r3, #0]
 80150e0:	695b      	ldr	r3, [r3, #20]
 80150e2:	f003 0302 	and.w	r3, r3, #2
 80150e6:	2b02      	cmp	r3, #2
 80150e8:	d120      	bne.n	801512c <HAL_SPI_TransmitReceive+0x194>
 80150ea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d01d      	beq.n	801512c <HAL_SPI_TransmitReceive+0x194>
 80150f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80150f2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80150f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150f6:	440b      	add	r3, r1
 80150f8:	429a      	cmp	r2, r3
 80150fa:	d217      	bcs.n	801512c <HAL_SPI_TransmitReceive+0x194>
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	6812      	ldr	r2, [r2, #0]
 8015106:	621a      	str	r2, [r3, #32]
 8015108:	68fb      	ldr	r3, [r7, #12]
 801510a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801510c:	1d1a      	adds	r2, r3, #4
 801510e:	68fb      	ldr	r3, [r7, #12]
 8015110:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015112:	68fb      	ldr	r3, [r7, #12]
 8015114:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015118:	b29b      	uxth	r3, r3
 801511a:	3b01      	subs	r3, #1
 801511c:	b29a      	uxth	r2, r3
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801512a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 801512c:	68fb      	ldr	r3, [r7, #12]
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	695b      	ldr	r3, [r3, #20]
 8015132:	617b      	str	r3, [r7, #20]
 8015134:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015136:	2b00      	cmp	r3, #0
 8015138:	d065      	beq.n	8015206 <HAL_SPI_TransmitReceive+0x26e>
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	695b      	ldr	r3, [r3, #20]
 8015140:	f003 0301 	and.w	r3, r3, #1
 8015144:	2b01      	cmp	r3, #1
 8015146:	d118      	bne.n	801517a <HAL_SPI_TransmitReceive+0x1e2>
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	681a      	ldr	r2, [r3, #0]
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015150:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8015152:	601a      	str	r2, [r3, #0]
 8015154:	68fb      	ldr	r3, [r7, #12]
 8015156:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015158:	1d1a      	adds	r2, r3, #4
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	665a      	str	r2, [r3, #100]	@ 0x64
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015164:	b29b      	uxth	r3, r3
 8015166:	3b01      	subs	r3, #1
 8015168:	b29a      	uxth	r2, r3
 801516a:	68fb      	ldr	r3, [r7, #12]
 801516c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015176:	853b      	strh	r3, [r7, #40]	@ 0x28
 8015178:	e045      	b.n	8015206 <HAL_SPI_TransmitReceive+0x26e>
 801517a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801517c:	8bfb      	ldrh	r3, [r7, #30]
 801517e:	429a      	cmp	r2, r3
 8015180:	d21d      	bcs.n	80151be <HAL_SPI_TransmitReceive+0x226>
 8015182:	697b      	ldr	r3, [r7, #20]
 8015184:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015188:	2b00      	cmp	r3, #0
 801518a:	d018      	beq.n	80151be <HAL_SPI_TransmitReceive+0x226>
 801518c:	68fb      	ldr	r3, [r7, #12]
 801518e:	681a      	ldr	r2, [r3, #0]
 8015190:	68fb      	ldr	r3, [r7, #12]
 8015192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015194:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8015196:	601a      	str	r2, [r3, #0]
 8015198:	68fb      	ldr	r3, [r7, #12]
 801519a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801519c:	1d1a      	adds	r2, r3, #4
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	665a      	str	r2, [r3, #100]	@ 0x64
 80151a2:	68fb      	ldr	r3, [r7, #12]
 80151a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80151a8:	b29b      	uxth	r3, r3
 80151aa:	3b01      	subs	r3, #1
 80151ac:	b29a      	uxth	r2, r3
 80151ae:	68fb      	ldr	r3, [r7, #12]
 80151b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80151b4:	68fb      	ldr	r3, [r7, #12]
 80151b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80151ba:	853b      	strh	r3, [r7, #40]	@ 0x28
 80151bc:	e023      	b.n	8015206 <HAL_SPI_TransmitReceive+0x26e>
 80151be:	f7f3 ffc5 	bl	800914c <HAL_GetTick>
 80151c2:	4602      	mov	r2, r0
 80151c4:	69bb      	ldr	r3, [r7, #24]
 80151c6:	1ad3      	subs	r3, r2, r3
 80151c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80151ca:	429a      	cmp	r2, r3
 80151cc:	d803      	bhi.n	80151d6 <HAL_SPI_TransmitReceive+0x23e>
 80151ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80151d4:	d102      	bne.n	80151dc <HAL_SPI_TransmitReceive+0x244>
 80151d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d114      	bne.n	8015206 <HAL_SPI_TransmitReceive+0x26e>
 80151dc:	68f8      	ldr	r0, [r7, #12]
 80151de:	f000 fdcf 	bl	8015d80 <SPI_CloseTransfer>
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80151e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80151f2:	68fb      	ldr	r3, [r7, #12]
 80151f4:	2201      	movs	r2, #1
 80151f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	2200      	movs	r2, #0
 80151fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8015202:	2303      	movs	r3, #3
 8015204:	e1fd      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 8015206:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015208:	2b00      	cmp	r3, #0
 801520a:	f47f af67 	bne.w	80150dc <HAL_SPI_TransmitReceive+0x144>
 801520e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015210:	2b00      	cmp	r3, #0
 8015212:	f47f af63 	bne.w	80150dc <HAL_SPI_TransmitReceive+0x144>
 8015216:	e1ce      	b.n	80155b6 <HAL_SPI_TransmitReceive+0x61e>
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	68db      	ldr	r3, [r3, #12]
 801521c:	2b07      	cmp	r3, #7
 801521e:	f240 81c2 	bls.w	80155a6 <HAL_SPI_TransmitReceive+0x60e>
 8015222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015224:	085b      	lsrs	r3, r3, #1
 8015226:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015228:	e0c9      	b.n	80153be <HAL_SPI_TransmitReceive+0x426>
 801522a:	bf00      	nop
 801522c:	40013000 	.word	0x40013000
 8015230:	40003800 	.word	0x40003800
 8015234:	40003c00 	.word	0x40003c00
 8015238:	ffff0000 	.word	0xffff0000
 801523c:	68fb      	ldr	r3, [r7, #12]
 801523e:	681b      	ldr	r3, [r3, #0]
 8015240:	695b      	ldr	r3, [r3, #20]
 8015242:	f003 0302 	and.w	r3, r3, #2
 8015246:	2b02      	cmp	r3, #2
 8015248:	d11f      	bne.n	801528a <HAL_SPI_TransmitReceive+0x2f2>
 801524a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801524c:	2b00      	cmp	r3, #0
 801524e:	d01c      	beq.n	801528a <HAL_SPI_TransmitReceive+0x2f2>
 8015250:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8015252:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8015254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015256:	440b      	add	r3, r1
 8015258:	429a      	cmp	r2, r3
 801525a:	d216      	bcs.n	801528a <HAL_SPI_TransmitReceive+0x2f2>
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015260:	881a      	ldrh	r2, [r3, #0]
 8015262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015264:	801a      	strh	r2, [r3, #0]
 8015266:	68fb      	ldr	r3, [r7, #12]
 8015268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801526a:	1c9a      	adds	r2, r3, #2
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015276:	b29b      	uxth	r3, r3
 8015278:	3b01      	subs	r3, #1
 801527a:	b29a      	uxth	r2, r3
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015288:	857b      	strh	r3, [r7, #42]	@ 0x2a
 801528a:	68fb      	ldr	r3, [r7, #12]
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	695b      	ldr	r3, [r3, #20]
 8015290:	617b      	str	r3, [r7, #20]
 8015292:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015294:	2b00      	cmp	r3, #0
 8015296:	f000 8092 	beq.w	80153be <HAL_SPI_TransmitReceive+0x426>
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	695b      	ldr	r3, [r3, #20]
 80152a0:	f003 0301 	and.w	r3, r3, #1
 80152a4:	2b01      	cmp	r3, #1
 80152a6:	d118      	bne.n	80152da <HAL_SPI_TransmitReceive+0x342>
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80152ac:	6a3a      	ldr	r2, [r7, #32]
 80152ae:	8812      	ldrh	r2, [r2, #0]
 80152b0:	b292      	uxth	r2, r2
 80152b2:	801a      	strh	r2, [r3, #0]
 80152b4:	68fb      	ldr	r3, [r7, #12]
 80152b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80152b8:	1c9a      	adds	r2, r3, #2
 80152ba:	68fb      	ldr	r3, [r7, #12]
 80152bc:	665a      	str	r2, [r3, #100]	@ 0x64
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80152c4:	b29b      	uxth	r3, r3
 80152c6:	3b01      	subs	r3, #1
 80152c8:	b29a      	uxth	r2, r3
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80152d6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80152d8:	e071      	b.n	80153be <HAL_SPI_TransmitReceive+0x426>
 80152da:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80152dc:	8bfb      	ldrh	r3, [r7, #30]
 80152de:	429a      	cmp	r2, r3
 80152e0:	d228      	bcs.n	8015334 <HAL_SPI_TransmitReceive+0x39c>
 80152e2:	697b      	ldr	r3, [r7, #20]
 80152e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d023      	beq.n	8015334 <HAL_SPI_TransmitReceive+0x39c>
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80152f0:	6a3a      	ldr	r2, [r7, #32]
 80152f2:	8812      	ldrh	r2, [r2, #0]
 80152f4:	b292      	uxth	r2, r2
 80152f6:	801a      	strh	r2, [r3, #0]
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80152fc:	1c9a      	adds	r2, r3, #2
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	665a      	str	r2, [r3, #100]	@ 0x64
 8015302:	68fb      	ldr	r3, [r7, #12]
 8015304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015306:	6a3a      	ldr	r2, [r7, #32]
 8015308:	8812      	ldrh	r2, [r2, #0]
 801530a:	b292      	uxth	r2, r2
 801530c:	801a      	strh	r2, [r3, #0]
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015312:	1c9a      	adds	r2, r3, #2
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	665a      	str	r2, [r3, #100]	@ 0x64
 8015318:	68fb      	ldr	r3, [r7, #12]
 801531a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801531e:	b29b      	uxth	r3, r3
 8015320:	3b02      	subs	r3, #2
 8015322:	b29a      	uxth	r2, r3
 8015324:	68fb      	ldr	r3, [r7, #12]
 8015326:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015330:	853b      	strh	r3, [r7, #40]	@ 0x28
 8015332:	e044      	b.n	80153be <HAL_SPI_TransmitReceive+0x426>
 8015334:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015336:	2b01      	cmp	r3, #1
 8015338:	d11d      	bne.n	8015376 <HAL_SPI_TransmitReceive+0x3de>
 801533a:	697b      	ldr	r3, [r7, #20]
 801533c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015340:	2b00      	cmp	r3, #0
 8015342:	d018      	beq.n	8015376 <HAL_SPI_TransmitReceive+0x3de>
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015348:	6a3a      	ldr	r2, [r7, #32]
 801534a:	8812      	ldrh	r2, [r2, #0]
 801534c:	b292      	uxth	r2, r2
 801534e:	801a      	strh	r2, [r3, #0]
 8015350:	68fb      	ldr	r3, [r7, #12]
 8015352:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015354:	1c9a      	adds	r2, r3, #2
 8015356:	68fb      	ldr	r3, [r7, #12]
 8015358:	665a      	str	r2, [r3, #100]	@ 0x64
 801535a:	68fb      	ldr	r3, [r7, #12]
 801535c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015360:	b29b      	uxth	r3, r3
 8015362:	3b01      	subs	r3, #1
 8015364:	b29a      	uxth	r2, r3
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801536c:	68fb      	ldr	r3, [r7, #12]
 801536e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015372:	853b      	strh	r3, [r7, #40]	@ 0x28
 8015374:	e023      	b.n	80153be <HAL_SPI_TransmitReceive+0x426>
 8015376:	f7f3 fee9 	bl	800914c <HAL_GetTick>
 801537a:	4602      	mov	r2, r0
 801537c:	69bb      	ldr	r3, [r7, #24]
 801537e:	1ad3      	subs	r3, r2, r3
 8015380:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015382:	429a      	cmp	r2, r3
 8015384:	d803      	bhi.n	801538e <HAL_SPI_TransmitReceive+0x3f6>
 8015386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015388:	f1b3 3fff 	cmp.w	r3, #4294967295
 801538c:	d102      	bne.n	8015394 <HAL_SPI_TransmitReceive+0x3fc>
 801538e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015390:	2b00      	cmp	r3, #0
 8015392:	d114      	bne.n	80153be <HAL_SPI_TransmitReceive+0x426>
 8015394:	68f8      	ldr	r0, [r7, #12]
 8015396:	f000 fcf3 	bl	8015d80 <SPI_CloseTransfer>
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80153a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	2201      	movs	r2, #1
 80153ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	2200      	movs	r2, #0
 80153b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80153ba:	2303      	movs	r3, #3
 80153bc:	e121      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 80153be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	f47f af3b 	bne.w	801523c <HAL_SPI_TransmitReceive+0x2a4>
 80153c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	f47f af37 	bne.w	801523c <HAL_SPI_TransmitReceive+0x2a4>
 80153ce:	e0f2      	b.n	80155b6 <HAL_SPI_TransmitReceive+0x61e>
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	695b      	ldr	r3, [r3, #20]
 80153d6:	f003 0302 	and.w	r3, r3, #2
 80153da:	2b02      	cmp	r3, #2
 80153dc:	d121      	bne.n	8015422 <HAL_SPI_TransmitReceive+0x48a>
 80153de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d01e      	beq.n	8015422 <HAL_SPI_TransmitReceive+0x48a>
 80153e4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80153e6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80153e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153ea:	440b      	add	r3, r1
 80153ec:	429a      	cmp	r2, r3
 80153ee:	d218      	bcs.n	8015422 <HAL_SPI_TransmitReceive+0x48a>
 80153f0:	68fb      	ldr	r3, [r7, #12]
 80153f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	3320      	adds	r3, #32
 80153fa:	7812      	ldrb	r2, [r2, #0]
 80153fc:	701a      	strb	r2, [r3, #0]
 80153fe:	68fb      	ldr	r3, [r7, #12]
 8015400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015402:	1c5a      	adds	r2, r3, #1
 8015404:	68fb      	ldr	r3, [r7, #12]
 8015406:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015408:	68fb      	ldr	r3, [r7, #12]
 801540a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801540e:	b29b      	uxth	r3, r3
 8015410:	3b01      	subs	r3, #1
 8015412:	b29a      	uxth	r2, r3
 8015414:	68fb      	ldr	r3, [r7, #12]
 8015416:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015420:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8015422:	68fb      	ldr	r3, [r7, #12]
 8015424:	681b      	ldr	r3, [r3, #0]
 8015426:	695b      	ldr	r3, [r3, #20]
 8015428:	617b      	str	r3, [r7, #20]
 801542a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801542c:	2b00      	cmp	r3, #0
 801542e:	f000 80ba 	beq.w	80155a6 <HAL_SPI_TransmitReceive+0x60e>
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	695b      	ldr	r3, [r3, #20]
 8015438:	f003 0301 	and.w	r3, r3, #1
 801543c:	2b01      	cmp	r3, #1
 801543e:	d11b      	bne.n	8015478 <HAL_SPI_TransmitReceive+0x4e0>
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015448:	68fb      	ldr	r3, [r7, #12]
 801544a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801544c:	7812      	ldrb	r2, [r2, #0]
 801544e:	b2d2      	uxtb	r2, r2
 8015450:	701a      	strb	r2, [r3, #0]
 8015452:	68fb      	ldr	r3, [r7, #12]
 8015454:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015456:	1c5a      	adds	r2, r3, #1
 8015458:	68fb      	ldr	r3, [r7, #12]
 801545a:	665a      	str	r2, [r3, #100]	@ 0x64
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015462:	b29b      	uxth	r3, r3
 8015464:	3b01      	subs	r3, #1
 8015466:	b29a      	uxth	r2, r3
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801546e:	68fb      	ldr	r3, [r7, #12]
 8015470:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015474:	853b      	strh	r3, [r7, #40]	@ 0x28
 8015476:	e096      	b.n	80155a6 <HAL_SPI_TransmitReceive+0x60e>
 8015478:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801547a:	8bfb      	ldrh	r3, [r7, #30]
 801547c:	429a      	cmp	r2, r3
 801547e:	d24a      	bcs.n	8015516 <HAL_SPI_TransmitReceive+0x57e>
 8015480:	697b      	ldr	r3, [r7, #20]
 8015482:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015486:	2b00      	cmp	r3, #0
 8015488:	d045      	beq.n	8015516 <HAL_SPI_TransmitReceive+0x57e>
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015496:	7812      	ldrb	r2, [r2, #0]
 8015498:	b2d2      	uxtb	r2, r2
 801549a:	701a      	strb	r2, [r3, #0]
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154a0:	1c5a      	adds	r2, r3, #1
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	665a      	str	r2, [r3, #100]	@ 0x64
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154b2:	7812      	ldrb	r2, [r2, #0]
 80154b4:	b2d2      	uxtb	r2, r2
 80154b6:	701a      	strb	r2, [r3, #0]
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154bc:	1c5a      	adds	r2, r3, #1
 80154be:	68fb      	ldr	r3, [r7, #12]
 80154c0:	665a      	str	r2, [r3, #100]	@ 0x64
 80154c2:	68fb      	ldr	r3, [r7, #12]
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154ce:	7812      	ldrb	r2, [r2, #0]
 80154d0:	b2d2      	uxtb	r2, r2
 80154d2:	701a      	strb	r2, [r3, #0]
 80154d4:	68fb      	ldr	r3, [r7, #12]
 80154d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154d8:	1c5a      	adds	r2, r3, #1
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	665a      	str	r2, [r3, #100]	@ 0x64
 80154de:	68fb      	ldr	r3, [r7, #12]
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154ea:	7812      	ldrb	r2, [r2, #0]
 80154ec:	b2d2      	uxtb	r2, r2
 80154ee:	701a      	strb	r2, [r3, #0]
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154f4:	1c5a      	adds	r2, r3, #1
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	665a      	str	r2, [r3, #100]	@ 0x64
 80154fa:	68fb      	ldr	r3, [r7, #12]
 80154fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015500:	b29b      	uxth	r3, r3
 8015502:	3b04      	subs	r3, #4
 8015504:	b29a      	uxth	r2, r3
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015512:	853b      	strh	r3, [r7, #40]	@ 0x28
 8015514:	e047      	b.n	80155a6 <HAL_SPI_TransmitReceive+0x60e>
 8015516:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015518:	2b03      	cmp	r3, #3
 801551a:	d820      	bhi.n	801555e <HAL_SPI_TransmitReceive+0x5c6>
 801551c:	697b      	ldr	r3, [r7, #20]
 801551e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8015522:	2b00      	cmp	r3, #0
 8015524:	d01b      	beq.n	801555e <HAL_SPI_TransmitReceive+0x5c6>
 8015526:	68fb      	ldr	r3, [r7, #12]
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015532:	7812      	ldrb	r2, [r2, #0]
 8015534:	b2d2      	uxtb	r2, r2
 8015536:	701a      	strb	r2, [r3, #0]
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801553c:	1c5a      	adds	r2, r3, #1
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	665a      	str	r2, [r3, #100]	@ 0x64
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015548:	b29b      	uxth	r3, r3
 801554a:	3b01      	subs	r3, #1
 801554c:	b29a      	uxth	r2, r3
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801555a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801555c:	e023      	b.n	80155a6 <HAL_SPI_TransmitReceive+0x60e>
 801555e:	f7f3 fdf5 	bl	800914c <HAL_GetTick>
 8015562:	4602      	mov	r2, r0
 8015564:	69bb      	ldr	r3, [r7, #24]
 8015566:	1ad3      	subs	r3, r2, r3
 8015568:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801556a:	429a      	cmp	r2, r3
 801556c:	d803      	bhi.n	8015576 <HAL_SPI_TransmitReceive+0x5de>
 801556e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015574:	d102      	bne.n	801557c <HAL_SPI_TransmitReceive+0x5e4>
 8015576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015578:	2b00      	cmp	r3, #0
 801557a:	d114      	bne.n	80155a6 <HAL_SPI_TransmitReceive+0x60e>
 801557c:	68f8      	ldr	r0, [r7, #12]
 801557e:	f000 fbff 	bl	8015d80 <SPI_CloseTransfer>
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015588:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	2201      	movs	r2, #1
 8015596:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	2200      	movs	r2, #0
 801559e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80155a2:	2303      	movs	r3, #3
 80155a4:	e02d      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 80155a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	f47f af11 	bne.w	80153d0 <HAL_SPI_TransmitReceive+0x438>
 80155ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	f47f af0d 	bne.w	80153d0 <HAL_SPI_TransmitReceive+0x438>
 80155b6:	69bb      	ldr	r3, [r7, #24]
 80155b8:	9300      	str	r3, [sp, #0]
 80155ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155bc:	2200      	movs	r2, #0
 80155be:	2108      	movs	r1, #8
 80155c0:	68f8      	ldr	r0, [r7, #12]
 80155c2:	f000 fc7d 	bl	8015ec0 <SPI_WaitOnFlagUntilTimeout>
 80155c6:	4603      	mov	r3, r0
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d007      	beq.n	80155dc <HAL_SPI_TransmitReceive+0x644>
 80155cc:	68fb      	ldr	r3, [r7, #12]
 80155ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80155d2:	f043 0220 	orr.w	r2, r3, #32
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80155dc:	68f8      	ldr	r0, [r7, #12]
 80155de:	f000 fbcf 	bl	8015d80 <SPI_CloseTransfer>
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	2201      	movs	r2, #1
 80155e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	2200      	movs	r2, #0
 80155ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80155f2:	68fb      	ldr	r3, [r7, #12]
 80155f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d001      	beq.n	8015600 <HAL_SPI_TransmitReceive+0x668>
 80155fc:	2301      	movs	r3, #1
 80155fe:	e000      	b.n	8015602 <HAL_SPI_TransmitReceive+0x66a>
 8015600:	2300      	movs	r3, #0
 8015602:	4618      	mov	r0, r3
 8015604:	3730      	adds	r7, #48	@ 0x30
 8015606:	46bd      	mov	sp, r7
 8015608:	bd80      	pop	{r7, pc}
 801560a:	bf00      	nop

0801560c <HAL_SPI_Transmit_DMA>:
 801560c:	b580      	push	{r7, lr}
 801560e:	b084      	sub	sp, #16
 8015610:	af00      	add	r7, sp, #0
 8015612:	60f8      	str	r0, [r7, #12]
 8015614:	60b9      	str	r1, [r7, #8]
 8015616:	4613      	mov	r3, r2
 8015618:	80fb      	strh	r3, [r7, #6]
 801561a:	68fb      	ldr	r3, [r7, #12]
 801561c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8015620:	b2db      	uxtb	r3, r3
 8015622:	2b01      	cmp	r3, #1
 8015624:	d001      	beq.n	801562a <HAL_SPI_Transmit_DMA+0x1e>
 8015626:	2302      	movs	r3, #2
 8015628:	e126      	b.n	8015878 <HAL_SPI_Transmit_DMA+0x26c>
 801562a:	68bb      	ldr	r3, [r7, #8]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d002      	beq.n	8015636 <HAL_SPI_Transmit_DMA+0x2a>
 8015630:	88fb      	ldrh	r3, [r7, #6]
 8015632:	2b00      	cmp	r3, #0
 8015634:	d101      	bne.n	801563a <HAL_SPI_Transmit_DMA+0x2e>
 8015636:	2301      	movs	r3, #1
 8015638:	e11e      	b.n	8015878 <HAL_SPI_Transmit_DMA+0x26c>
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8015640:	2b01      	cmp	r3, #1
 8015642:	d101      	bne.n	8015648 <HAL_SPI_Transmit_DMA+0x3c>
 8015644:	2302      	movs	r3, #2
 8015646:	e117      	b.n	8015878 <HAL_SPI_Transmit_DMA+0x26c>
 8015648:	68fb      	ldr	r3, [r7, #12]
 801564a:	2201      	movs	r2, #1
 801564c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8015650:	68fb      	ldr	r3, [r7, #12]
 8015652:	2203      	movs	r2, #3
 8015654:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8015658:	68fb      	ldr	r3, [r7, #12]
 801565a:	2200      	movs	r2, #0
 801565c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	68ba      	ldr	r2, [r7, #8]
 8015664:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015666:	68fb      	ldr	r3, [r7, #12]
 8015668:	88fa      	ldrh	r2, [r7, #6]
 801566a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	88fa      	ldrh	r2, [r7, #6]
 8015672:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	2200      	movs	r2, #0
 801567a:	665a      	str	r2, [r3, #100]	@ 0x64
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	2200      	movs	r2, #0
 8015680:	675a      	str	r2, [r3, #116]	@ 0x74
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	2200      	movs	r2, #0
 8015686:	671a      	str	r2, [r3, #112]	@ 0x70
 8015688:	68fb      	ldr	r3, [r7, #12]
 801568a:	2200      	movs	r2, #0
 801568c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	2200      	movs	r2, #0
 8015694:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	689b      	ldr	r3, [r3, #8]
 801569c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80156a0:	d108      	bne.n	80156b4 <HAL_SPI_Transmit_DMA+0xa8>
 80156a2:	68fb      	ldr	r3, [r7, #12]
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	681a      	ldr	r2, [r3, #0]
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	681b      	ldr	r3, [r3, #0]
 80156ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80156b0:	601a      	str	r2, [r3, #0]
 80156b2:	e009      	b.n	80156c8 <HAL_SPI_Transmit_DMA+0xbc>
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	681b      	ldr	r3, [r3, #0]
 80156b8:	68db      	ldr	r3, [r3, #12]
 80156ba:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80156be:	68fb      	ldr	r3, [r7, #12]
 80156c0:	681b      	ldr	r3, [r3, #0]
 80156c2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80156c6:	60da      	str	r2, [r3, #12]
 80156c8:	68fb      	ldr	r3, [r7, #12]
 80156ca:	68db      	ldr	r3, [r3, #12]
 80156cc:	2b0f      	cmp	r3, #15
 80156ce:	d905      	bls.n	80156dc <HAL_SPI_Transmit_DMA+0xd0>
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80156d4:	699b      	ldr	r3, [r3, #24]
 80156d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80156da:	d10f      	bne.n	80156fc <HAL_SPI_Transmit_DMA+0xf0>
 80156dc:	68fb      	ldr	r3, [r7, #12]
 80156de:	68db      	ldr	r3, [r3, #12]
 80156e0:	2b07      	cmp	r3, #7
 80156e2:	d911      	bls.n	8015708 <HAL_SPI_Transmit_DMA+0xfc>
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80156e8:	699b      	ldr	r3, [r3, #24]
 80156ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80156ee:	d00b      	beq.n	8015708 <HAL_SPI_Transmit_DMA+0xfc>
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80156f4:	699b      	ldr	r3, [r3, #24]
 80156f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80156fa:	d005      	beq.n	8015708 <HAL_SPI_Transmit_DMA+0xfc>
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	2200      	movs	r2, #0
 8015700:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8015704:	2301      	movs	r3, #1
 8015706:	e0b7      	b.n	8015878 <HAL_SPI_Transmit_DMA+0x26c>
 8015708:	68fb      	ldr	r3, [r7, #12]
 801570a:	68db      	ldr	r3, [r3, #12]
 801570c:	2b07      	cmp	r3, #7
 801570e:	d820      	bhi.n	8015752 <HAL_SPI_Transmit_DMA+0x146>
 8015710:	68fb      	ldr	r3, [r7, #12]
 8015712:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015714:	699b      	ldr	r3, [r3, #24]
 8015716:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801571a:	d109      	bne.n	8015730 <HAL_SPI_Transmit_DMA+0x124>
 801571c:	68fb      	ldr	r3, [r7, #12]
 801571e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015722:	b29b      	uxth	r3, r3
 8015724:	3301      	adds	r3, #1
 8015726:	105b      	asrs	r3, r3, #1
 8015728:	b29a      	uxth	r2, r3
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015730:	68fb      	ldr	r3, [r7, #12]
 8015732:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015734:	699b      	ldr	r3, [r3, #24]
 8015736:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801573a:	d11e      	bne.n	801577a <HAL_SPI_Transmit_DMA+0x16e>
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015742:	b29b      	uxth	r3, r3
 8015744:	3303      	adds	r3, #3
 8015746:	109b      	asrs	r3, r3, #2
 8015748:	b29a      	uxth	r2, r3
 801574a:	68fb      	ldr	r3, [r7, #12]
 801574c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015750:	e013      	b.n	801577a <HAL_SPI_Transmit_DMA+0x16e>
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	68db      	ldr	r3, [r3, #12]
 8015756:	2b0f      	cmp	r3, #15
 8015758:	d80f      	bhi.n	801577a <HAL_SPI_Transmit_DMA+0x16e>
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801575e:	699b      	ldr	r3, [r3, #24]
 8015760:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015764:	d109      	bne.n	801577a <HAL_SPI_Transmit_DMA+0x16e>
 8015766:	68fb      	ldr	r3, [r7, #12]
 8015768:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801576c:	b29b      	uxth	r3, r3
 801576e:	3301      	adds	r3, #1
 8015770:	105b      	asrs	r3, r3, #1
 8015772:	b29a      	uxth	r2, r3
 8015774:	68fb      	ldr	r3, [r7, #12]
 8015776:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801577e:	4a40      	ldr	r2, [pc, #256]	@ (8015880 <HAL_SPI_Transmit_DMA+0x274>)
 8015780:	641a      	str	r2, [r3, #64]	@ 0x40
 8015782:	68fb      	ldr	r3, [r7, #12]
 8015784:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015786:	4a3f      	ldr	r2, [pc, #252]	@ (8015884 <HAL_SPI_Transmit_DMA+0x278>)
 8015788:	63da      	str	r2, [r3, #60]	@ 0x3c
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801578e:	4a3e      	ldr	r2, [pc, #248]	@ (8015888 <HAL_SPI_Transmit_DMA+0x27c>)
 8015790:	64da      	str	r2, [r3, #76]	@ 0x4c
 8015792:	68fb      	ldr	r3, [r7, #12]
 8015794:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015796:	2200      	movs	r2, #0
 8015798:	651a      	str	r2, [r3, #80]	@ 0x50
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	689a      	ldr	r2, [r3, #8]
 80157a0:	68fb      	ldr	r3, [r7, #12]
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80157a8:	609a      	str	r2, [r3, #8]
 80157aa:	68fb      	ldr	r3, [r7, #12]
 80157ac:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80157b2:	4619      	mov	r1, r3
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	3320      	adds	r3, #32
 80157ba:	461a      	mov	r2, r3
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80157c2:	b29b      	uxth	r3, r3
 80157c4:	f7f6 f972 	bl	800baac <HAL_DMA_Start_IT>
 80157c8:	4603      	mov	r3, r0
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d011      	beq.n	80157f2 <HAL_SPI_Transmit_DMA+0x1e6>
 80157ce:	68fb      	ldr	r3, [r7, #12]
 80157d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80157d4:	f043 0210 	orr.w	r2, r3, #16
 80157d8:	68fb      	ldr	r3, [r7, #12]
 80157da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	2201      	movs	r2, #1
 80157e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	2200      	movs	r2, #0
 80157ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80157ee:	2301      	movs	r3, #1
 80157f0:	e042      	b.n	8015878 <HAL_SPI_Transmit_DMA+0x26c>
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80157f6:	69db      	ldr	r3, [r3, #28]
 80157f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80157fc:	d108      	bne.n	8015810 <HAL_SPI_Transmit_DMA+0x204>
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	6859      	ldr	r1, [r3, #4]
 8015804:	68fb      	ldr	r3, [r7, #12]
 8015806:	681a      	ldr	r2, [r3, #0]
 8015808:	4b20      	ldr	r3, [pc, #128]	@ (801588c <HAL_SPI_Transmit_DMA+0x280>)
 801580a:	400b      	ands	r3, r1
 801580c:	6053      	str	r3, [r2, #4]
 801580e:	e009      	b.n	8015824 <HAL_SPI_Transmit_DMA+0x218>
 8015810:	68fb      	ldr	r3, [r7, #12]
 8015812:	681b      	ldr	r3, [r3, #0]
 8015814:	685a      	ldr	r2, [r3, #4]
 8015816:	4b1d      	ldr	r3, [pc, #116]	@ (801588c <HAL_SPI_Transmit_DMA+0x280>)
 8015818:	4013      	ands	r3, r2
 801581a:	88f9      	ldrh	r1, [r7, #6]
 801581c:	68fa      	ldr	r2, [r7, #12]
 801581e:	6812      	ldr	r2, [r2, #0]
 8015820:	430b      	orrs	r3, r1
 8015822:	6053      	str	r3, [r2, #4]
 8015824:	68fb      	ldr	r3, [r7, #12]
 8015826:	681b      	ldr	r3, [r3, #0]
 8015828:	689a      	ldr	r2, [r3, #8]
 801582a:	68fb      	ldr	r3, [r7, #12]
 801582c:	681b      	ldr	r3, [r3, #0]
 801582e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8015832:	609a      	str	r2, [r3, #8]
 8015834:	68fb      	ldr	r3, [r7, #12]
 8015836:	681b      	ldr	r3, [r3, #0]
 8015838:	691a      	ldr	r2, [r3, #16]
 801583a:	68fb      	ldr	r3, [r7, #12]
 801583c:	681b      	ldr	r3, [r3, #0]
 801583e:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8015842:	611a      	str	r2, [r3, #16]
 8015844:	68fb      	ldr	r3, [r7, #12]
 8015846:	681b      	ldr	r3, [r3, #0]
 8015848:	681a      	ldr	r2, [r3, #0]
 801584a:	68fb      	ldr	r3, [r7, #12]
 801584c:	681b      	ldr	r3, [r3, #0]
 801584e:	f042 0201 	orr.w	r2, r2, #1
 8015852:	601a      	str	r2, [r3, #0]
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	685b      	ldr	r3, [r3, #4]
 8015858:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801585c:	d107      	bne.n	801586e <HAL_SPI_Transmit_DMA+0x262>
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	681a      	ldr	r2, [r3, #0]
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	681b      	ldr	r3, [r3, #0]
 8015868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801586c:	601a      	str	r2, [r3, #0]
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	2200      	movs	r2, #0
 8015872:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8015876:	2300      	movs	r3, #0
 8015878:	4618      	mov	r0, r3
 801587a:	3710      	adds	r7, #16
 801587c:	46bd      	mov	sp, r7
 801587e:	bd80      	pop	{r7, pc}
 8015880:	08015ceb 	.word	0x08015ceb
 8015884:	08015ca5 	.word	0x08015ca5
 8015888:	08015d07 	.word	0x08015d07
 801588c:	ffff0000 	.word	0xffff0000

08015890 <HAL_SPI_IRQHandler>:
 8015890:	b580      	push	{r7, lr}
 8015892:	b08a      	sub	sp, #40	@ 0x28
 8015894:	af00      	add	r7, sp, #0
 8015896:	6078      	str	r0, [r7, #4]
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	681b      	ldr	r3, [r3, #0]
 801589c:	691b      	ldr	r3, [r3, #16]
 801589e:	623b      	str	r3, [r7, #32]
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	695b      	ldr	r3, [r3, #20]
 80158a6:	61fb      	str	r3, [r7, #28]
 80158a8:	6a3a      	ldr	r2, [r7, #32]
 80158aa:	69fb      	ldr	r3, [r7, #28]
 80158ac:	4013      	ands	r3, r2
 80158ae:	61bb      	str	r3, [r7, #24]
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	681b      	ldr	r3, [r3, #0]
 80158b4:	689b      	ldr	r3, [r3, #8]
 80158b6:	617b      	str	r3, [r7, #20]
 80158b8:	2300      	movs	r3, #0
 80158ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80158c2:	74fb      	strb	r3, [r7, #19]
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	681b      	ldr	r3, [r3, #0]
 80158c8:	3330      	adds	r3, #48	@ 0x30
 80158ca:	60fb      	str	r3, [r7, #12]
 80158cc:	69fb      	ldr	r3, [r7, #28]
 80158ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d010      	beq.n	80158f8 <HAL_SPI_IRQHandler+0x68>
 80158d6:	6a3b      	ldr	r3, [r7, #32]
 80158d8:	f003 0308 	and.w	r3, r3, #8
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d00b      	beq.n	80158f8 <HAL_SPI_IRQHandler+0x68>
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	681b      	ldr	r3, [r3, #0]
 80158e4:	699a      	ldr	r2, [r3, #24]
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	681b      	ldr	r3, [r3, #0]
 80158ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80158ee:	619a      	str	r2, [r3, #24]
 80158f0:	6878      	ldr	r0, [r7, #4]
 80158f2:	f000 f9cd 	bl	8015c90 <HAL_SPI_SuspendCallback>
 80158f6:	e192      	b.n	8015c1e <HAL_SPI_IRQHandler+0x38e>
 80158f8:	69bb      	ldr	r3, [r7, #24]
 80158fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d113      	bne.n	801592a <HAL_SPI_IRQHandler+0x9a>
 8015902:	69bb      	ldr	r3, [r7, #24]
 8015904:	f003 0320 	and.w	r3, r3, #32
 8015908:	2b00      	cmp	r3, #0
 801590a:	d10e      	bne.n	801592a <HAL_SPI_IRQHandler+0x9a>
 801590c:	69bb      	ldr	r3, [r7, #24]
 801590e:	f003 0304 	and.w	r3, r3, #4
 8015912:	2b00      	cmp	r3, #0
 8015914:	d009      	beq.n	801592a <HAL_SPI_IRQHandler+0x9a>
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801591a:	6878      	ldr	r0, [r7, #4]
 801591c:	4798      	blx	r3
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015922:	6878      	ldr	r0, [r7, #4]
 8015924:	4798      	blx	r3
 8015926:	2301      	movs	r3, #1
 8015928:	627b      	str	r3, [r7, #36]	@ 0x24
 801592a:	69bb      	ldr	r3, [r7, #24]
 801592c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015930:	2b00      	cmp	r3, #0
 8015932:	d10f      	bne.n	8015954 <HAL_SPI_IRQHandler+0xc4>
 8015934:	69bb      	ldr	r3, [r7, #24]
 8015936:	f003 0301 	and.w	r3, r3, #1
 801593a:	2b00      	cmp	r3, #0
 801593c:	d00a      	beq.n	8015954 <HAL_SPI_IRQHandler+0xc4>
 801593e:	69bb      	ldr	r3, [r7, #24]
 8015940:	f003 0304 	and.w	r3, r3, #4
 8015944:	2b00      	cmp	r3, #0
 8015946:	d105      	bne.n	8015954 <HAL_SPI_IRQHandler+0xc4>
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801594c:	6878      	ldr	r0, [r7, #4]
 801594e:	4798      	blx	r3
 8015950:	2301      	movs	r3, #1
 8015952:	627b      	str	r3, [r7, #36]	@ 0x24
 8015954:	69bb      	ldr	r3, [r7, #24]
 8015956:	f003 0320 	and.w	r3, r3, #32
 801595a:	2b00      	cmp	r3, #0
 801595c:	d10f      	bne.n	801597e <HAL_SPI_IRQHandler+0xee>
 801595e:	69bb      	ldr	r3, [r7, #24]
 8015960:	f003 0302 	and.w	r3, r3, #2
 8015964:	2b00      	cmp	r3, #0
 8015966:	d00a      	beq.n	801597e <HAL_SPI_IRQHandler+0xee>
 8015968:	69bb      	ldr	r3, [r7, #24]
 801596a:	f003 0304 	and.w	r3, r3, #4
 801596e:	2b00      	cmp	r3, #0
 8015970:	d105      	bne.n	801597e <HAL_SPI_IRQHandler+0xee>
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015976:	6878      	ldr	r0, [r7, #4]
 8015978:	4798      	blx	r3
 801597a:	2301      	movs	r3, #1
 801597c:	627b      	str	r3, [r7, #36]	@ 0x24
 801597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015980:	2b00      	cmp	r3, #0
 8015982:	f040 8147 	bne.w	8015c14 <HAL_SPI_IRQHandler+0x384>
 8015986:	69bb      	ldr	r3, [r7, #24]
 8015988:	f003 0308 	and.w	r3, r3, #8
 801598c:	2b00      	cmp	r3, #0
 801598e:	f000 808b 	beq.w	8015aa8 <HAL_SPI_IRQHandler+0x218>
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	699a      	ldr	r2, [r3, #24]
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	f042 0208 	orr.w	r2, r2, #8
 80159a0:	619a      	str	r2, [r3, #24]
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	699a      	ldr	r2, [r3, #24]
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	f042 0210 	orr.w	r2, r2, #16
 80159b0:	619a      	str	r2, [r3, #24]
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	699a      	ldr	r2, [r3, #24]
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	681b      	ldr	r3, [r3, #0]
 80159bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80159c0:	619a      	str	r2, [r3, #24]
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	691a      	ldr	r2, [r3, #16]
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	681b      	ldr	r3, [r3, #0]
 80159cc:	f022 0208 	bic.w	r2, r2, #8
 80159d0:	611a      	str	r2, [r3, #16]
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	681b      	ldr	r3, [r3, #0]
 80159d6:	689b      	ldr	r3, [r3, #8]
 80159d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d13d      	bne.n	8015a5c <HAL_SPI_IRQHandler+0x1cc>
 80159e0:	e036      	b.n	8015a50 <HAL_SPI_IRQHandler+0x1c0>
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	68db      	ldr	r3, [r3, #12]
 80159e6:	2b0f      	cmp	r3, #15
 80159e8:	d90b      	bls.n	8015a02 <HAL_SPI_IRQHandler+0x172>
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	681a      	ldr	r2, [r3, #0]
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80159f2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80159f4:	601a      	str	r2, [r3, #0]
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80159fa:	1d1a      	adds	r2, r3, #4
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	665a      	str	r2, [r3, #100]	@ 0x64
 8015a00:	e01d      	b.n	8015a3e <HAL_SPI_IRQHandler+0x1ae>
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	68db      	ldr	r3, [r3, #12]
 8015a06:	2b07      	cmp	r3, #7
 8015a08:	d90b      	bls.n	8015a22 <HAL_SPI_IRQHandler+0x192>
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015a0e:	68fa      	ldr	r2, [r7, #12]
 8015a10:	8812      	ldrh	r2, [r2, #0]
 8015a12:	b292      	uxth	r2, r2
 8015a14:	801a      	strh	r2, [r3, #0]
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015a1a:	1c9a      	adds	r2, r3, #2
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	665a      	str	r2, [r3, #100]	@ 0x64
 8015a20:	e00d      	b.n	8015a3e <HAL_SPI_IRQHandler+0x1ae>
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	681b      	ldr	r3, [r3, #0]
 8015a26:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015a2e:	7812      	ldrb	r2, [r2, #0]
 8015a30:	b2d2      	uxtb	r2, r2
 8015a32:	701a      	strb	r2, [r3, #0]
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015a38:	1c5a      	adds	r2, r3, #1
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	665a      	str	r2, [r3, #100]	@ 0x64
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015a44:	b29b      	uxth	r3, r3
 8015a46:	3b01      	subs	r3, #1
 8015a48:	b29a      	uxth	r2, r3
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8015a56:	b29b      	uxth	r3, r3
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d1c2      	bne.n	80159e2 <HAL_SPI_IRQHandler+0x152>
 8015a5c:	6878      	ldr	r0, [r7, #4]
 8015a5e:	f000 f98f 	bl	8015d80 <SPI_CloseTransfer>
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	2201      	movs	r2, #1
 8015a66:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d003      	beq.n	8015a7c <HAL_SPI_IRQHandler+0x1ec>
 8015a74:	6878      	ldr	r0, [r7, #4]
 8015a76:	f000 f901 	bl	8015c7c <HAL_SPI_ErrorCallback>
 8015a7a:	e0d0      	b.n	8015c1e <HAL_SPI_IRQHandler+0x38e>
 8015a7c:	7cfb      	ldrb	r3, [r7, #19]
 8015a7e:	2b05      	cmp	r3, #5
 8015a80:	d103      	bne.n	8015a8a <HAL_SPI_IRQHandler+0x1fa>
 8015a82:	6878      	ldr	r0, [r7, #4]
 8015a84:	f000 f8e6 	bl	8015c54 <HAL_SPI_TxRxCpltCallback>
 8015a88:	e0c6      	b.n	8015c18 <HAL_SPI_IRQHandler+0x388>
 8015a8a:	7cfb      	ldrb	r3, [r7, #19]
 8015a8c:	2b04      	cmp	r3, #4
 8015a8e:	d103      	bne.n	8015a98 <HAL_SPI_IRQHandler+0x208>
 8015a90:	6878      	ldr	r0, [r7, #4]
 8015a92:	f000 f8d5 	bl	8015c40 <HAL_SPI_RxCpltCallback>
 8015a96:	e0bf      	b.n	8015c18 <HAL_SPI_IRQHandler+0x388>
 8015a98:	7cfb      	ldrb	r3, [r7, #19]
 8015a9a:	2b03      	cmp	r3, #3
 8015a9c:	f040 80bc 	bne.w	8015c18 <HAL_SPI_IRQHandler+0x388>
 8015aa0:	6878      	ldr	r0, [r7, #4]
 8015aa2:	f000 f8c3 	bl	8015c2c <HAL_SPI_TxCpltCallback>
 8015aa6:	e0b7      	b.n	8015c18 <HAL_SPI_IRQHandler+0x388>
 8015aa8:	69bb      	ldr	r3, [r7, #24]
 8015aaa:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	f000 80b5 	beq.w	8015c1e <HAL_SPI_IRQHandler+0x38e>
 8015ab4:	69bb      	ldr	r3, [r7, #24]
 8015ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d00f      	beq.n	8015ade <HAL_SPI_IRQHandler+0x24e>
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015ac4:	f043 0204 	orr.w	r2, r3, #4
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	681b      	ldr	r3, [r3, #0]
 8015ad2:	699a      	ldr	r2, [r3, #24]
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	681b      	ldr	r3, [r3, #0]
 8015ad8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015adc:	619a      	str	r2, [r3, #24]
 8015ade:	69bb      	ldr	r3, [r7, #24]
 8015ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d00f      	beq.n	8015b08 <HAL_SPI_IRQHandler+0x278>
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015aee:	f043 0201 	orr.w	r2, r3, #1
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	681b      	ldr	r3, [r3, #0]
 8015afc:	699a      	ldr	r2, [r3, #24]
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015b06:	619a      	str	r2, [r3, #24]
 8015b08:	69bb      	ldr	r3, [r7, #24]
 8015b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015b0e:	2b00      	cmp	r3, #0
 8015b10:	d00f      	beq.n	8015b32 <HAL_SPI_IRQHandler+0x2a2>
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015b18:	f043 0208 	orr.w	r2, r3, #8
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	699a      	ldr	r2, [r3, #24]
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8015b30:	619a      	str	r2, [r3, #24]
 8015b32:	69bb      	ldr	r3, [r7, #24]
 8015b34:	f003 0320 	and.w	r3, r3, #32
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d00f      	beq.n	8015b5c <HAL_SPI_IRQHandler+0x2cc>
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015b42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	699a      	ldr	r2, [r3, #24]
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	681b      	ldr	r3, [r3, #0]
 8015b56:	f042 0220 	orr.w	r2, r2, #32
 8015b5a:	619a      	str	r2, [r3, #24]
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015b62:	2b00      	cmp	r3, #0
 8015b64:	d05a      	beq.n	8015c1c <HAL_SPI_IRQHandler+0x38c>
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	681a      	ldr	r2, [r3, #0]
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	681b      	ldr	r3, [r3, #0]
 8015b70:	f022 0201 	bic.w	r2, r2, #1
 8015b74:	601a      	str	r2, [r3, #0]
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	681b      	ldr	r3, [r3, #0]
 8015b7a:	6919      	ldr	r1, [r3, #16]
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	681a      	ldr	r2, [r3, #0]
 8015b80:	4b28      	ldr	r3, [pc, #160]	@ (8015c24 <HAL_SPI_IRQHandler+0x394>)
 8015b82:	400b      	ands	r3, r1
 8015b84:	6113      	str	r3, [r2, #16]
 8015b86:	697b      	ldr	r3, [r7, #20]
 8015b88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8015b8c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8015b90:	d138      	bne.n	8015c04 <HAL_SPI_IRQHandler+0x374>
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	681b      	ldr	r3, [r3, #0]
 8015b96:	689a      	ldr	r2, [r3, #8]
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8015ba0:	609a      	str	r2, [r3, #8]
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d013      	beq.n	8015bd2 <HAL_SPI_IRQHandler+0x342>
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015bae:	4a1e      	ldr	r2, [pc, #120]	@ (8015c28 <HAL_SPI_IRQHandler+0x398>)
 8015bb0:	651a      	str	r2, [r3, #80]	@ 0x50
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	f7f6 fd00 	bl	800c5bc <HAL_DMA_Abort_IT>
 8015bbc:	4603      	mov	r3, r0
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d007      	beq.n	8015bd2 <HAL_SPI_IRQHandler+0x342>
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015bc8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	d020      	beq.n	8015c1c <HAL_SPI_IRQHandler+0x38c>
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015bde:	4a12      	ldr	r2, [pc, #72]	@ (8015c28 <HAL_SPI_IRQHandler+0x398>)
 8015be0:	651a      	str	r2, [r3, #80]	@ 0x50
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015be6:	4618      	mov	r0, r3
 8015be8:	f7f6 fce8 	bl	800c5bc <HAL_DMA_Abort_IT>
 8015bec:	4603      	mov	r3, r0
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d014      	beq.n	8015c1c <HAL_SPI_IRQHandler+0x38c>
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015bf8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015c02:	e00b      	b.n	8015c1c <HAL_SPI_IRQHandler+0x38c>
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	2201      	movs	r2, #1
 8015c08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8015c0c:	6878      	ldr	r0, [r7, #4]
 8015c0e:	f000 f835 	bl	8015c7c <HAL_SPI_ErrorCallback>
 8015c12:	e003      	b.n	8015c1c <HAL_SPI_IRQHandler+0x38c>
 8015c14:	bf00      	nop
 8015c16:	e002      	b.n	8015c1e <HAL_SPI_IRQHandler+0x38e>
 8015c18:	bf00      	nop
 8015c1a:	e000      	b.n	8015c1e <HAL_SPI_IRQHandler+0x38e>
 8015c1c:	bf00      	nop
 8015c1e:	3728      	adds	r7, #40	@ 0x28
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}
 8015c24:	fffffc94 	.word	0xfffffc94
 8015c28:	08015d4d 	.word	0x08015d4d

08015c2c <HAL_SPI_TxCpltCallback>:
 8015c2c:	b480      	push	{r7}
 8015c2e:	b083      	sub	sp, #12
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	6078      	str	r0, [r7, #4]
 8015c34:	bf00      	nop
 8015c36:	370c      	adds	r7, #12
 8015c38:	46bd      	mov	sp, r7
 8015c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c3e:	4770      	bx	lr

08015c40 <HAL_SPI_RxCpltCallback>:
 8015c40:	b480      	push	{r7}
 8015c42:	b083      	sub	sp, #12
 8015c44:	af00      	add	r7, sp, #0
 8015c46:	6078      	str	r0, [r7, #4]
 8015c48:	bf00      	nop
 8015c4a:	370c      	adds	r7, #12
 8015c4c:	46bd      	mov	sp, r7
 8015c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c52:	4770      	bx	lr

08015c54 <HAL_SPI_TxRxCpltCallback>:
 8015c54:	b480      	push	{r7}
 8015c56:	b083      	sub	sp, #12
 8015c58:	af00      	add	r7, sp, #0
 8015c5a:	6078      	str	r0, [r7, #4]
 8015c5c:	bf00      	nop
 8015c5e:	370c      	adds	r7, #12
 8015c60:	46bd      	mov	sp, r7
 8015c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c66:	4770      	bx	lr

08015c68 <HAL_SPI_TxHalfCpltCallback>:
 8015c68:	b480      	push	{r7}
 8015c6a:	b083      	sub	sp, #12
 8015c6c:	af00      	add	r7, sp, #0
 8015c6e:	6078      	str	r0, [r7, #4]
 8015c70:	bf00      	nop
 8015c72:	370c      	adds	r7, #12
 8015c74:	46bd      	mov	sp, r7
 8015c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c7a:	4770      	bx	lr

08015c7c <HAL_SPI_ErrorCallback>:
 8015c7c:	b480      	push	{r7}
 8015c7e:	b083      	sub	sp, #12
 8015c80:	af00      	add	r7, sp, #0
 8015c82:	6078      	str	r0, [r7, #4]
 8015c84:	bf00      	nop
 8015c86:	370c      	adds	r7, #12
 8015c88:	46bd      	mov	sp, r7
 8015c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c8e:	4770      	bx	lr

08015c90 <HAL_SPI_SuspendCallback>:
 8015c90:	b480      	push	{r7}
 8015c92:	b083      	sub	sp, #12
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	6078      	str	r0, [r7, #4]
 8015c98:	bf00      	nop
 8015c9a:	370c      	adds	r7, #12
 8015c9c:	46bd      	mov	sp, r7
 8015c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ca2:	4770      	bx	lr

08015ca4 <SPI_DMATransmitCplt>:
 8015ca4:	b580      	push	{r7, lr}
 8015ca6:	b084      	sub	sp, #16
 8015ca8:	af00      	add	r7, sp, #0
 8015caa:	6078      	str	r0, [r7, #4]
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cb0:	60fb      	str	r3, [r7, #12]
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8015cb8:	b2db      	uxtb	r3, r3
 8015cba:	2b07      	cmp	r3, #7
 8015cbc:	d011      	beq.n	8015ce2 <SPI_DMATransmitCplt+0x3e>
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015cc2:	69db      	ldr	r3, [r3, #28]
 8015cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015cc8:	d103      	bne.n	8015cd2 <SPI_DMATransmitCplt+0x2e>
 8015cca:	68f8      	ldr	r0, [r7, #12]
 8015ccc:	f7ff ffae 	bl	8015c2c <HAL_SPI_TxCpltCallback>
 8015cd0:	e007      	b.n	8015ce2 <SPI_DMATransmitCplt+0x3e>
 8015cd2:	68fb      	ldr	r3, [r7, #12]
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	691a      	ldr	r2, [r3, #16]
 8015cd8:	68fb      	ldr	r3, [r7, #12]
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	f042 0208 	orr.w	r2, r2, #8
 8015ce0:	611a      	str	r2, [r3, #16]
 8015ce2:	bf00      	nop
 8015ce4:	3710      	adds	r7, #16
 8015ce6:	46bd      	mov	sp, r7
 8015ce8:	bd80      	pop	{r7, pc}

08015cea <SPI_DMAHalfTransmitCplt>:
 8015cea:	b580      	push	{r7, lr}
 8015cec:	b084      	sub	sp, #16
 8015cee:	af00      	add	r7, sp, #0
 8015cf0:	6078      	str	r0, [r7, #4]
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cf6:	60fb      	str	r3, [r7, #12]
 8015cf8:	68f8      	ldr	r0, [r7, #12]
 8015cfa:	f7ff ffb5 	bl	8015c68 <HAL_SPI_TxHalfCpltCallback>
 8015cfe:	bf00      	nop
 8015d00:	3710      	adds	r7, #16
 8015d02:	46bd      	mov	sp, r7
 8015d04:	bd80      	pop	{r7, pc}

08015d06 <SPI_DMAError>:
 8015d06:	b580      	push	{r7, lr}
 8015d08:	b084      	sub	sp, #16
 8015d0a:	af00      	add	r7, sp, #0
 8015d0c:	6078      	str	r0, [r7, #4]
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d12:	60fb      	str	r3, [r7, #12]
 8015d14:	6878      	ldr	r0, [r7, #4]
 8015d16:	f7f7 fdcf 	bl	800d8b8 <HAL_DMA_GetError>
 8015d1a:	4603      	mov	r3, r0
 8015d1c:	2b02      	cmp	r3, #2
 8015d1e:	d011      	beq.n	8015d44 <SPI_DMAError+0x3e>
 8015d20:	68f8      	ldr	r0, [r7, #12]
 8015d22:	f000 f82d 	bl	8015d80 <SPI_CloseTransfer>
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015d2c:	f043 0210 	orr.w	r2, r3, #16
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015d36:	68fb      	ldr	r3, [r7, #12]
 8015d38:	2201      	movs	r2, #1
 8015d3a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8015d3e:	68f8      	ldr	r0, [r7, #12]
 8015d40:	f7ff ff9c 	bl	8015c7c <HAL_SPI_ErrorCallback>
 8015d44:	bf00      	nop
 8015d46:	3710      	adds	r7, #16
 8015d48:	46bd      	mov	sp, r7
 8015d4a:	bd80      	pop	{r7, pc}

08015d4c <SPI_DMAAbortOnError>:
 8015d4c:	b580      	push	{r7, lr}
 8015d4e:	b084      	sub	sp, #16
 8015d50:	af00      	add	r7, sp, #0
 8015d52:	6078      	str	r0, [r7, #4]
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d58:	60fb      	str	r3, [r7, #12]
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	2200      	movs	r2, #0
 8015d5e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8015d62:	68fb      	ldr	r3, [r7, #12]
 8015d64:	2200      	movs	r2, #0
 8015d66:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015d6a:	68fb      	ldr	r3, [r7, #12]
 8015d6c:	2201      	movs	r2, #1
 8015d6e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8015d72:	68f8      	ldr	r0, [r7, #12]
 8015d74:	f7ff ff82 	bl	8015c7c <HAL_SPI_ErrorCallback>
 8015d78:	bf00      	nop
 8015d7a:	3710      	adds	r7, #16
 8015d7c:	46bd      	mov	sp, r7
 8015d7e:	bd80      	pop	{r7, pc}

08015d80 <SPI_CloseTransfer>:
 8015d80:	b480      	push	{r7}
 8015d82:	b085      	sub	sp, #20
 8015d84:	af00      	add	r7, sp, #0
 8015d86:	6078      	str	r0, [r7, #4]
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	695b      	ldr	r3, [r3, #20]
 8015d8e:	60fb      	str	r3, [r7, #12]
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	681b      	ldr	r3, [r3, #0]
 8015d94:	699a      	ldr	r2, [r3, #24]
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	681b      	ldr	r3, [r3, #0]
 8015d9a:	f042 0208 	orr.w	r2, r2, #8
 8015d9e:	619a      	str	r2, [r3, #24]
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	681b      	ldr	r3, [r3, #0]
 8015da4:	699a      	ldr	r2, [r3, #24]
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	681b      	ldr	r3, [r3, #0]
 8015daa:	f042 0210 	orr.w	r2, r2, #16
 8015dae:	619a      	str	r2, [r3, #24]
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	681b      	ldr	r3, [r3, #0]
 8015db4:	681a      	ldr	r2, [r3, #0]
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	f022 0201 	bic.w	r2, r2, #1
 8015dbe:	601a      	str	r2, [r3, #0]
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	6919      	ldr	r1, [r3, #16]
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	681a      	ldr	r2, [r3, #0]
 8015dca:	4b3c      	ldr	r3, [pc, #240]	@ (8015ebc <SPI_CloseTransfer+0x13c>)
 8015dcc:	400b      	ands	r3, r1
 8015dce:	6113      	str	r3, [r2, #16]
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	689a      	ldr	r2, [r3, #8]
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8015dde:	609a      	str	r2, [r3, #8]
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8015de6:	b2db      	uxtb	r3, r3
 8015de8:	2b04      	cmp	r3, #4
 8015dea:	d014      	beq.n	8015e16 <SPI_CloseTransfer+0x96>
 8015dec:	68fb      	ldr	r3, [r7, #12]
 8015dee:	f003 0320 	and.w	r3, r3, #32
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	d00f      	beq.n	8015e16 <SPI_CloseTransfer+0x96>
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015dfc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	699a      	ldr	r2, [r3, #24]
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	681b      	ldr	r3, [r3, #0]
 8015e10:	f042 0220 	orr.w	r2, r2, #32
 8015e14:	619a      	str	r2, [r3, #24]
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8015e1c:	b2db      	uxtb	r3, r3
 8015e1e:	2b03      	cmp	r3, #3
 8015e20:	d014      	beq.n	8015e4c <SPI_CloseTransfer+0xcc>
 8015e22:	68fb      	ldr	r3, [r7, #12]
 8015e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d00f      	beq.n	8015e4c <SPI_CloseTransfer+0xcc>
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015e32:	f043 0204 	orr.w	r2, r3, #4
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	681b      	ldr	r3, [r3, #0]
 8015e40:	699a      	ldr	r2, [r3, #24]
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	681b      	ldr	r3, [r3, #0]
 8015e46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015e4a:	619a      	str	r2, [r3, #24]
 8015e4c:	68fb      	ldr	r3, [r7, #12]
 8015e4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d00f      	beq.n	8015e76 <SPI_CloseTransfer+0xf6>
 8015e56:	687b      	ldr	r3, [r7, #4]
 8015e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015e5c:	f043 0201 	orr.w	r2, r3, #1
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	699a      	ldr	r2, [r3, #24]
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015e74:	619a      	str	r2, [r3, #24]
 8015e76:	68fb      	ldr	r3, [r7, #12]
 8015e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015e7c:	2b00      	cmp	r3, #0
 8015e7e:	d00f      	beq.n	8015ea0 <SPI_CloseTransfer+0x120>
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015e86:	f043 0208 	orr.w	r2, r3, #8
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	699a      	ldr	r2, [r3, #24]
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8015e9e:	619a      	str	r2, [r3, #24]
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	2200      	movs	r2, #0
 8015ea4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	2200      	movs	r2, #0
 8015eac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8015eb0:	bf00      	nop
 8015eb2:	3714      	adds	r7, #20
 8015eb4:	46bd      	mov	sp, r7
 8015eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015eba:	4770      	bx	lr
 8015ebc:	fffffc90 	.word	0xfffffc90

08015ec0 <SPI_WaitOnFlagUntilTimeout>:
 8015ec0:	b580      	push	{r7, lr}
 8015ec2:	b084      	sub	sp, #16
 8015ec4:	af00      	add	r7, sp, #0
 8015ec6:	60f8      	str	r0, [r7, #12]
 8015ec8:	60b9      	str	r1, [r7, #8]
 8015eca:	603b      	str	r3, [r7, #0]
 8015ecc:	4613      	mov	r3, r2
 8015ece:	71fb      	strb	r3, [r7, #7]
 8015ed0:	e010      	b.n	8015ef4 <SPI_WaitOnFlagUntilTimeout+0x34>
 8015ed2:	f7f3 f93b 	bl	800914c <HAL_GetTick>
 8015ed6:	4602      	mov	r2, r0
 8015ed8:	69bb      	ldr	r3, [r7, #24]
 8015eda:	1ad3      	subs	r3, r2, r3
 8015edc:	683a      	ldr	r2, [r7, #0]
 8015ede:	429a      	cmp	r2, r3
 8015ee0:	d803      	bhi.n	8015eea <SPI_WaitOnFlagUntilTimeout+0x2a>
 8015ee2:	683b      	ldr	r3, [r7, #0]
 8015ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ee8:	d102      	bne.n	8015ef0 <SPI_WaitOnFlagUntilTimeout+0x30>
 8015eea:	683b      	ldr	r3, [r7, #0]
 8015eec:	2b00      	cmp	r3, #0
 8015eee:	d101      	bne.n	8015ef4 <SPI_WaitOnFlagUntilTimeout+0x34>
 8015ef0:	2303      	movs	r3, #3
 8015ef2:	e00f      	b.n	8015f14 <SPI_WaitOnFlagUntilTimeout+0x54>
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	681b      	ldr	r3, [r3, #0]
 8015ef8:	695a      	ldr	r2, [r3, #20]
 8015efa:	68bb      	ldr	r3, [r7, #8]
 8015efc:	4013      	ands	r3, r2
 8015efe:	68ba      	ldr	r2, [r7, #8]
 8015f00:	429a      	cmp	r2, r3
 8015f02:	bf0c      	ite	eq
 8015f04:	2301      	moveq	r3, #1
 8015f06:	2300      	movne	r3, #0
 8015f08:	b2db      	uxtb	r3, r3
 8015f0a:	461a      	mov	r2, r3
 8015f0c:	79fb      	ldrb	r3, [r7, #7]
 8015f0e:	429a      	cmp	r2, r3
 8015f10:	d0df      	beq.n	8015ed2 <SPI_WaitOnFlagUntilTimeout+0x12>
 8015f12:	2300      	movs	r3, #0
 8015f14:	4618      	mov	r0, r3
 8015f16:	3710      	adds	r7, #16
 8015f18:	46bd      	mov	sp, r7
 8015f1a:	bd80      	pop	{r7, pc}

08015f1c <SPI_GetPacketSize>:
 8015f1c:	b480      	push	{r7}
 8015f1e:	b085      	sub	sp, #20
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	6078      	str	r0, [r7, #4]
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015f28:	095b      	lsrs	r3, r3, #5
 8015f2a:	3301      	adds	r3, #1
 8015f2c:	60fb      	str	r3, [r7, #12]
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	68db      	ldr	r3, [r3, #12]
 8015f32:	3301      	adds	r3, #1
 8015f34:	60bb      	str	r3, [r7, #8]
 8015f36:	68bb      	ldr	r3, [r7, #8]
 8015f38:	3307      	adds	r3, #7
 8015f3a:	08db      	lsrs	r3, r3, #3
 8015f3c:	60bb      	str	r3, [r7, #8]
 8015f3e:	68bb      	ldr	r3, [r7, #8]
 8015f40:	68fa      	ldr	r2, [r7, #12]
 8015f42:	fb02 f303 	mul.w	r3, r2, r3
 8015f46:	4618      	mov	r0, r3
 8015f48:	3714      	adds	r7, #20
 8015f4a:	46bd      	mov	sp, r7
 8015f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f50:	4770      	bx	lr

08015f52 <HAL_TIM_Base_Init>:
 8015f52:	b580      	push	{r7, lr}
 8015f54:	b082      	sub	sp, #8
 8015f56:	af00      	add	r7, sp, #0
 8015f58:	6078      	str	r0, [r7, #4]
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d101      	bne.n	8015f64 <HAL_TIM_Base_Init+0x12>
 8015f60:	2301      	movs	r3, #1
 8015f62:	e049      	b.n	8015ff8 <HAL_TIM_Base_Init+0xa6>
 8015f64:	687b      	ldr	r3, [r7, #4]
 8015f66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8015f6a:	b2db      	uxtb	r3, r3
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d106      	bne.n	8015f7e <HAL_TIM_Base_Init+0x2c>
 8015f70:	687b      	ldr	r3, [r7, #4]
 8015f72:	2200      	movs	r2, #0
 8015f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8015f78:	6878      	ldr	r0, [r7, #4]
 8015f7a:	f7f2 fef1 	bl	8008d60 <HAL_TIM_Base_MspInit>
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	2202      	movs	r2, #2
 8015f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	681a      	ldr	r2, [r3, #0]
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	3304      	adds	r3, #4
 8015f8e:	4619      	mov	r1, r3
 8015f90:	4610      	mov	r0, r2
 8015f92:	f000 fedb 	bl	8016d4c <TIM_Base_SetConfig>
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	2201      	movs	r2, #1
 8015f9a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	2201      	movs	r2, #1
 8015fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	2201      	movs	r2, #1
 8015faa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	2201      	movs	r2, #1
 8015fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	2201      	movs	r2, #1
 8015fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	2201      	movs	r2, #1
 8015fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	2201      	movs	r2, #1
 8015fca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	2201      	movs	r2, #1
 8015fd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	2201      	movs	r2, #1
 8015fda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	2201      	movs	r2, #1
 8015fe2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	2201      	movs	r2, #1
 8015fea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	2201      	movs	r2, #1
 8015ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	4618      	mov	r0, r3
 8015ffa:	3708      	adds	r7, #8
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	bd80      	pop	{r7, pc}

08016000 <HAL_TIM_Base_Start>:
 8016000:	b480      	push	{r7}
 8016002:	b085      	sub	sp, #20
 8016004:	af00      	add	r7, sp, #0
 8016006:	6078      	str	r0, [r7, #4]
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801600e:	b2db      	uxtb	r3, r3
 8016010:	2b01      	cmp	r3, #1
 8016012:	d001      	beq.n	8016018 <HAL_TIM_Base_Start+0x18>
 8016014:	2301      	movs	r3, #1
 8016016:	e056      	b.n	80160c6 <HAL_TIM_Base_Start+0xc6>
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	2202      	movs	r2, #2
 801601c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	681b      	ldr	r3, [r3, #0]
 8016024:	4a2b      	ldr	r2, [pc, #172]	@ (80160d4 <HAL_TIM_Base_Start+0xd4>)
 8016026:	4293      	cmp	r3, r2
 8016028:	d02c      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	681b      	ldr	r3, [r3, #0]
 801602e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016032:	d027      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	4a27      	ldr	r2, [pc, #156]	@ (80160d8 <HAL_TIM_Base_Start+0xd8>)
 801603a:	4293      	cmp	r3, r2
 801603c:	d022      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	681b      	ldr	r3, [r3, #0]
 8016042:	4a26      	ldr	r2, [pc, #152]	@ (80160dc <HAL_TIM_Base_Start+0xdc>)
 8016044:	4293      	cmp	r3, r2
 8016046:	d01d      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	4a24      	ldr	r2, [pc, #144]	@ (80160e0 <HAL_TIM_Base_Start+0xe0>)
 801604e:	4293      	cmp	r3, r2
 8016050:	d018      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	681b      	ldr	r3, [r3, #0]
 8016056:	4a23      	ldr	r2, [pc, #140]	@ (80160e4 <HAL_TIM_Base_Start+0xe4>)
 8016058:	4293      	cmp	r3, r2
 801605a:	d013      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	681b      	ldr	r3, [r3, #0]
 8016060:	4a21      	ldr	r2, [pc, #132]	@ (80160e8 <HAL_TIM_Base_Start+0xe8>)
 8016062:	4293      	cmp	r3, r2
 8016064:	d00e      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	4a20      	ldr	r2, [pc, #128]	@ (80160ec <HAL_TIM_Base_Start+0xec>)
 801606c:	4293      	cmp	r3, r2
 801606e:	d009      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	681b      	ldr	r3, [r3, #0]
 8016074:	4a1e      	ldr	r2, [pc, #120]	@ (80160f0 <HAL_TIM_Base_Start+0xf0>)
 8016076:	4293      	cmp	r3, r2
 8016078:	d004      	beq.n	8016084 <HAL_TIM_Base_Start+0x84>
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	4a1d      	ldr	r2, [pc, #116]	@ (80160f4 <HAL_TIM_Base_Start+0xf4>)
 8016080:	4293      	cmp	r3, r2
 8016082:	d115      	bne.n	80160b0 <HAL_TIM_Base_Start+0xb0>
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	681b      	ldr	r3, [r3, #0]
 8016088:	689a      	ldr	r2, [r3, #8]
 801608a:	4b1b      	ldr	r3, [pc, #108]	@ (80160f8 <HAL_TIM_Base_Start+0xf8>)
 801608c:	4013      	ands	r3, r2
 801608e:	60fb      	str	r3, [r7, #12]
 8016090:	68fb      	ldr	r3, [r7, #12]
 8016092:	2b06      	cmp	r3, #6
 8016094:	d015      	beq.n	80160c2 <HAL_TIM_Base_Start+0xc2>
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801609c:	d011      	beq.n	80160c2 <HAL_TIM_Base_Start+0xc2>
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	681a      	ldr	r2, [r3, #0]
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	681b      	ldr	r3, [r3, #0]
 80160a8:	f042 0201 	orr.w	r2, r2, #1
 80160ac:	601a      	str	r2, [r3, #0]
 80160ae:	e008      	b.n	80160c2 <HAL_TIM_Base_Start+0xc2>
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	681b      	ldr	r3, [r3, #0]
 80160b4:	681a      	ldr	r2, [r3, #0]
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	681b      	ldr	r3, [r3, #0]
 80160ba:	f042 0201 	orr.w	r2, r2, #1
 80160be:	601a      	str	r2, [r3, #0]
 80160c0:	e000      	b.n	80160c4 <HAL_TIM_Base_Start+0xc4>
 80160c2:	bf00      	nop
 80160c4:	2300      	movs	r3, #0
 80160c6:	4618      	mov	r0, r3
 80160c8:	3714      	adds	r7, #20
 80160ca:	46bd      	mov	sp, r7
 80160cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160d0:	4770      	bx	lr
 80160d2:	bf00      	nop
 80160d4:	40010000 	.word	0x40010000
 80160d8:	40000400 	.word	0x40000400
 80160dc:	40000800 	.word	0x40000800
 80160e0:	40000c00 	.word	0x40000c00
 80160e4:	40010400 	.word	0x40010400
 80160e8:	40001800 	.word	0x40001800
 80160ec:	40014000 	.word	0x40014000
 80160f0:	4000e000 	.word	0x4000e000
 80160f4:	4000e400 	.word	0x4000e400
 80160f8:	00010007 	.word	0x00010007

080160fc <HAL_TIM_Base_Start_IT>:
 80160fc:	b480      	push	{r7}
 80160fe:	b085      	sub	sp, #20
 8016100:	af00      	add	r7, sp, #0
 8016102:	6078      	str	r0, [r7, #4]
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801610a:	b2db      	uxtb	r3, r3
 801610c:	2b01      	cmp	r3, #1
 801610e:	d001      	beq.n	8016114 <HAL_TIM_Base_Start_IT+0x18>
 8016110:	2301      	movs	r3, #1
 8016112:	e05e      	b.n	80161d2 <HAL_TIM_Base_Start_IT+0xd6>
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	2202      	movs	r2, #2
 8016118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	68da      	ldr	r2, [r3, #12]
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	f042 0201 	orr.w	r2, r2, #1
 801612a:	60da      	str	r2, [r3, #12]
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	4a2b      	ldr	r2, [pc, #172]	@ (80161e0 <HAL_TIM_Base_Start_IT+0xe4>)
 8016132:	4293      	cmp	r3, r2
 8016134:	d02c      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	681b      	ldr	r3, [r3, #0]
 801613a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801613e:	d027      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	681b      	ldr	r3, [r3, #0]
 8016144:	4a27      	ldr	r2, [pc, #156]	@ (80161e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8016146:	4293      	cmp	r3, r2
 8016148:	d022      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	681b      	ldr	r3, [r3, #0]
 801614e:	4a26      	ldr	r2, [pc, #152]	@ (80161e8 <HAL_TIM_Base_Start_IT+0xec>)
 8016150:	4293      	cmp	r3, r2
 8016152:	d01d      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	681b      	ldr	r3, [r3, #0]
 8016158:	4a24      	ldr	r2, [pc, #144]	@ (80161ec <HAL_TIM_Base_Start_IT+0xf0>)
 801615a:	4293      	cmp	r3, r2
 801615c:	d018      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	4a23      	ldr	r2, [pc, #140]	@ (80161f0 <HAL_TIM_Base_Start_IT+0xf4>)
 8016164:	4293      	cmp	r3, r2
 8016166:	d013      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	681b      	ldr	r3, [r3, #0]
 801616c:	4a21      	ldr	r2, [pc, #132]	@ (80161f4 <HAL_TIM_Base_Start_IT+0xf8>)
 801616e:	4293      	cmp	r3, r2
 8016170:	d00e      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	4a20      	ldr	r2, [pc, #128]	@ (80161f8 <HAL_TIM_Base_Start_IT+0xfc>)
 8016178:	4293      	cmp	r3, r2
 801617a:	d009      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	4a1e      	ldr	r2, [pc, #120]	@ (80161fc <HAL_TIM_Base_Start_IT+0x100>)
 8016182:	4293      	cmp	r3, r2
 8016184:	d004      	beq.n	8016190 <HAL_TIM_Base_Start_IT+0x94>
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	681b      	ldr	r3, [r3, #0]
 801618a:	4a1d      	ldr	r2, [pc, #116]	@ (8016200 <HAL_TIM_Base_Start_IT+0x104>)
 801618c:	4293      	cmp	r3, r2
 801618e:	d115      	bne.n	80161bc <HAL_TIM_Base_Start_IT+0xc0>
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	681b      	ldr	r3, [r3, #0]
 8016194:	689a      	ldr	r2, [r3, #8]
 8016196:	4b1b      	ldr	r3, [pc, #108]	@ (8016204 <HAL_TIM_Base_Start_IT+0x108>)
 8016198:	4013      	ands	r3, r2
 801619a:	60fb      	str	r3, [r7, #12]
 801619c:	68fb      	ldr	r3, [r7, #12]
 801619e:	2b06      	cmp	r3, #6
 80161a0:	d015      	beq.n	80161ce <HAL_TIM_Base_Start_IT+0xd2>
 80161a2:	68fb      	ldr	r3, [r7, #12]
 80161a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80161a8:	d011      	beq.n	80161ce <HAL_TIM_Base_Start_IT+0xd2>
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	681a      	ldr	r2, [r3, #0]
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	681b      	ldr	r3, [r3, #0]
 80161b4:	f042 0201 	orr.w	r2, r2, #1
 80161b8:	601a      	str	r2, [r3, #0]
 80161ba:	e008      	b.n	80161ce <HAL_TIM_Base_Start_IT+0xd2>
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	681b      	ldr	r3, [r3, #0]
 80161c0:	681a      	ldr	r2, [r3, #0]
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	f042 0201 	orr.w	r2, r2, #1
 80161ca:	601a      	str	r2, [r3, #0]
 80161cc:	e000      	b.n	80161d0 <HAL_TIM_Base_Start_IT+0xd4>
 80161ce:	bf00      	nop
 80161d0:	2300      	movs	r3, #0
 80161d2:	4618      	mov	r0, r3
 80161d4:	3714      	adds	r7, #20
 80161d6:	46bd      	mov	sp, r7
 80161d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161dc:	4770      	bx	lr
 80161de:	bf00      	nop
 80161e0:	40010000 	.word	0x40010000
 80161e4:	40000400 	.word	0x40000400
 80161e8:	40000800 	.word	0x40000800
 80161ec:	40000c00 	.word	0x40000c00
 80161f0:	40010400 	.word	0x40010400
 80161f4:	40001800 	.word	0x40001800
 80161f8:	40014000 	.word	0x40014000
 80161fc:	4000e000 	.word	0x4000e000
 8016200:	4000e400 	.word	0x4000e400
 8016204:	00010007 	.word	0x00010007

08016208 <HAL_TIM_PWM_Init>:
 8016208:	b580      	push	{r7, lr}
 801620a:	b082      	sub	sp, #8
 801620c:	af00      	add	r7, sp, #0
 801620e:	6078      	str	r0, [r7, #4]
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	2b00      	cmp	r3, #0
 8016214:	d101      	bne.n	801621a <HAL_TIM_PWM_Init+0x12>
 8016216:	2301      	movs	r3, #1
 8016218:	e049      	b.n	80162ae <HAL_TIM_PWM_Init+0xa6>
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8016220:	b2db      	uxtb	r3, r3
 8016222:	2b00      	cmp	r3, #0
 8016224:	d106      	bne.n	8016234 <HAL_TIM_PWM_Init+0x2c>
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	2200      	movs	r2, #0
 801622a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 801622e:	6878      	ldr	r0, [r7, #4]
 8016230:	f7f2 fd0c 	bl	8008c4c <HAL_TIM_PWM_MspInit>
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	2202      	movs	r2, #2
 8016238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	681a      	ldr	r2, [r3, #0]
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	3304      	adds	r3, #4
 8016244:	4619      	mov	r1, r3
 8016246:	4610      	mov	r0, r2
 8016248:	f000 fd80 	bl	8016d4c <TIM_Base_SetConfig>
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	2201      	movs	r2, #1
 8016250:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	2201      	movs	r2, #1
 8016258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	2201      	movs	r2, #1
 8016260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	2201      	movs	r2, #1
 8016268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	2201      	movs	r2, #1
 8016270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	2201      	movs	r2, #1
 8016278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	2201      	movs	r2, #1
 8016280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	2201      	movs	r2, #1
 8016288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	2201      	movs	r2, #1
 8016290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	2201      	movs	r2, #1
 8016298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	2201      	movs	r2, #1
 80162a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	2201      	movs	r2, #1
 80162a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80162ac:	2300      	movs	r3, #0
 80162ae:	4618      	mov	r0, r3
 80162b0:	3708      	adds	r7, #8
 80162b2:	46bd      	mov	sp, r7
 80162b4:	bd80      	pop	{r7, pc}
	...

080162b8 <HAL_TIM_PWM_Start>:
 80162b8:	b580      	push	{r7, lr}
 80162ba:	b084      	sub	sp, #16
 80162bc:	af00      	add	r7, sp, #0
 80162be:	6078      	str	r0, [r7, #4]
 80162c0:	6039      	str	r1, [r7, #0]
 80162c2:	683b      	ldr	r3, [r7, #0]
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	d109      	bne.n	80162dc <HAL_TIM_PWM_Start+0x24>
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80162ce:	b2db      	uxtb	r3, r3
 80162d0:	2b01      	cmp	r3, #1
 80162d2:	bf14      	ite	ne
 80162d4:	2301      	movne	r3, #1
 80162d6:	2300      	moveq	r3, #0
 80162d8:	b2db      	uxtb	r3, r3
 80162da:	e03c      	b.n	8016356 <HAL_TIM_PWM_Start+0x9e>
 80162dc:	683b      	ldr	r3, [r7, #0]
 80162de:	2b04      	cmp	r3, #4
 80162e0:	d109      	bne.n	80162f6 <HAL_TIM_PWM_Start+0x3e>
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80162e8:	b2db      	uxtb	r3, r3
 80162ea:	2b01      	cmp	r3, #1
 80162ec:	bf14      	ite	ne
 80162ee:	2301      	movne	r3, #1
 80162f0:	2300      	moveq	r3, #0
 80162f2:	b2db      	uxtb	r3, r3
 80162f4:	e02f      	b.n	8016356 <HAL_TIM_PWM_Start+0x9e>
 80162f6:	683b      	ldr	r3, [r7, #0]
 80162f8:	2b08      	cmp	r3, #8
 80162fa:	d109      	bne.n	8016310 <HAL_TIM_PWM_Start+0x58>
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8016302:	b2db      	uxtb	r3, r3
 8016304:	2b01      	cmp	r3, #1
 8016306:	bf14      	ite	ne
 8016308:	2301      	movne	r3, #1
 801630a:	2300      	moveq	r3, #0
 801630c:	b2db      	uxtb	r3, r3
 801630e:	e022      	b.n	8016356 <HAL_TIM_PWM_Start+0x9e>
 8016310:	683b      	ldr	r3, [r7, #0]
 8016312:	2b0c      	cmp	r3, #12
 8016314:	d109      	bne.n	801632a <HAL_TIM_PWM_Start+0x72>
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801631c:	b2db      	uxtb	r3, r3
 801631e:	2b01      	cmp	r3, #1
 8016320:	bf14      	ite	ne
 8016322:	2301      	movne	r3, #1
 8016324:	2300      	moveq	r3, #0
 8016326:	b2db      	uxtb	r3, r3
 8016328:	e015      	b.n	8016356 <HAL_TIM_PWM_Start+0x9e>
 801632a:	683b      	ldr	r3, [r7, #0]
 801632c:	2b10      	cmp	r3, #16
 801632e:	d109      	bne.n	8016344 <HAL_TIM_PWM_Start+0x8c>
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016336:	b2db      	uxtb	r3, r3
 8016338:	2b01      	cmp	r3, #1
 801633a:	bf14      	ite	ne
 801633c:	2301      	movne	r3, #1
 801633e:	2300      	moveq	r3, #0
 8016340:	b2db      	uxtb	r3, r3
 8016342:	e008      	b.n	8016356 <HAL_TIM_PWM_Start+0x9e>
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801634a:	b2db      	uxtb	r3, r3
 801634c:	2b01      	cmp	r3, #1
 801634e:	bf14      	ite	ne
 8016350:	2301      	movne	r3, #1
 8016352:	2300      	moveq	r3, #0
 8016354:	b2db      	uxtb	r3, r3
 8016356:	2b00      	cmp	r3, #0
 8016358:	d001      	beq.n	801635e <HAL_TIM_PWM_Start+0xa6>
 801635a:	2301      	movs	r3, #1
 801635c:	e0ab      	b.n	80164b6 <HAL_TIM_PWM_Start+0x1fe>
 801635e:	683b      	ldr	r3, [r7, #0]
 8016360:	2b00      	cmp	r3, #0
 8016362:	d104      	bne.n	801636e <HAL_TIM_PWM_Start+0xb6>
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	2202      	movs	r2, #2
 8016368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801636c:	e023      	b.n	80163b6 <HAL_TIM_PWM_Start+0xfe>
 801636e:	683b      	ldr	r3, [r7, #0]
 8016370:	2b04      	cmp	r3, #4
 8016372:	d104      	bne.n	801637e <HAL_TIM_PWM_Start+0xc6>
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	2202      	movs	r2, #2
 8016378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801637c:	e01b      	b.n	80163b6 <HAL_TIM_PWM_Start+0xfe>
 801637e:	683b      	ldr	r3, [r7, #0]
 8016380:	2b08      	cmp	r3, #8
 8016382:	d104      	bne.n	801638e <HAL_TIM_PWM_Start+0xd6>
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	2202      	movs	r2, #2
 8016388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801638c:	e013      	b.n	80163b6 <HAL_TIM_PWM_Start+0xfe>
 801638e:	683b      	ldr	r3, [r7, #0]
 8016390:	2b0c      	cmp	r3, #12
 8016392:	d104      	bne.n	801639e <HAL_TIM_PWM_Start+0xe6>
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	2202      	movs	r2, #2
 8016398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801639c:	e00b      	b.n	80163b6 <HAL_TIM_PWM_Start+0xfe>
 801639e:	683b      	ldr	r3, [r7, #0]
 80163a0:	2b10      	cmp	r3, #16
 80163a2:	d104      	bne.n	80163ae <HAL_TIM_PWM_Start+0xf6>
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	2202      	movs	r2, #2
 80163a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80163ac:	e003      	b.n	80163b6 <HAL_TIM_PWM_Start+0xfe>
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	2202      	movs	r2, #2
 80163b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	2201      	movs	r2, #1
 80163bc:	6839      	ldr	r1, [r7, #0]
 80163be:	4618      	mov	r0, r3
 80163c0:	f001 fa20 	bl	8017804 <TIM_CCxChannelCmd>
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	681b      	ldr	r3, [r3, #0]
 80163c8:	4a3d      	ldr	r2, [pc, #244]	@ (80164c0 <HAL_TIM_PWM_Start+0x208>)
 80163ca:	4293      	cmp	r3, r2
 80163cc:	d013      	beq.n	80163f6 <HAL_TIM_PWM_Start+0x13e>
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	681b      	ldr	r3, [r3, #0]
 80163d2:	4a3c      	ldr	r2, [pc, #240]	@ (80164c4 <HAL_TIM_PWM_Start+0x20c>)
 80163d4:	4293      	cmp	r3, r2
 80163d6:	d00e      	beq.n	80163f6 <HAL_TIM_PWM_Start+0x13e>
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	681b      	ldr	r3, [r3, #0]
 80163dc:	4a3a      	ldr	r2, [pc, #232]	@ (80164c8 <HAL_TIM_PWM_Start+0x210>)
 80163de:	4293      	cmp	r3, r2
 80163e0:	d009      	beq.n	80163f6 <HAL_TIM_PWM_Start+0x13e>
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	681b      	ldr	r3, [r3, #0]
 80163e6:	4a39      	ldr	r2, [pc, #228]	@ (80164cc <HAL_TIM_PWM_Start+0x214>)
 80163e8:	4293      	cmp	r3, r2
 80163ea:	d004      	beq.n	80163f6 <HAL_TIM_PWM_Start+0x13e>
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	681b      	ldr	r3, [r3, #0]
 80163f0:	4a37      	ldr	r2, [pc, #220]	@ (80164d0 <HAL_TIM_PWM_Start+0x218>)
 80163f2:	4293      	cmp	r3, r2
 80163f4:	d101      	bne.n	80163fa <HAL_TIM_PWM_Start+0x142>
 80163f6:	2301      	movs	r3, #1
 80163f8:	e000      	b.n	80163fc <HAL_TIM_PWM_Start+0x144>
 80163fa:	2300      	movs	r3, #0
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d007      	beq.n	8016410 <HAL_TIM_PWM_Start+0x158>
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	681b      	ldr	r3, [r3, #0]
 8016404:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	681b      	ldr	r3, [r3, #0]
 801640a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801640e:	645a      	str	r2, [r3, #68]	@ 0x44
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	681b      	ldr	r3, [r3, #0]
 8016414:	4a2a      	ldr	r2, [pc, #168]	@ (80164c0 <HAL_TIM_PWM_Start+0x208>)
 8016416:	4293      	cmp	r3, r2
 8016418:	d02c      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016422:	d027      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	681b      	ldr	r3, [r3, #0]
 8016428:	4a2a      	ldr	r2, [pc, #168]	@ (80164d4 <HAL_TIM_PWM_Start+0x21c>)
 801642a:	4293      	cmp	r3, r2
 801642c:	d022      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	681b      	ldr	r3, [r3, #0]
 8016432:	4a29      	ldr	r2, [pc, #164]	@ (80164d8 <HAL_TIM_PWM_Start+0x220>)
 8016434:	4293      	cmp	r3, r2
 8016436:	d01d      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	4a27      	ldr	r2, [pc, #156]	@ (80164dc <HAL_TIM_PWM_Start+0x224>)
 801643e:	4293      	cmp	r3, r2
 8016440:	d018      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	681b      	ldr	r3, [r3, #0]
 8016446:	4a1f      	ldr	r2, [pc, #124]	@ (80164c4 <HAL_TIM_PWM_Start+0x20c>)
 8016448:	4293      	cmp	r3, r2
 801644a:	d013      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	681b      	ldr	r3, [r3, #0]
 8016450:	4a23      	ldr	r2, [pc, #140]	@ (80164e0 <HAL_TIM_PWM_Start+0x228>)
 8016452:	4293      	cmp	r3, r2
 8016454:	d00e      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	681b      	ldr	r3, [r3, #0]
 801645a:	4a1b      	ldr	r2, [pc, #108]	@ (80164c8 <HAL_TIM_PWM_Start+0x210>)
 801645c:	4293      	cmp	r3, r2
 801645e:	d009      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	4a1f      	ldr	r2, [pc, #124]	@ (80164e4 <HAL_TIM_PWM_Start+0x22c>)
 8016466:	4293      	cmp	r3, r2
 8016468:	d004      	beq.n	8016474 <HAL_TIM_PWM_Start+0x1bc>
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	681b      	ldr	r3, [r3, #0]
 801646e:	4a1e      	ldr	r2, [pc, #120]	@ (80164e8 <HAL_TIM_PWM_Start+0x230>)
 8016470:	4293      	cmp	r3, r2
 8016472:	d115      	bne.n	80164a0 <HAL_TIM_PWM_Start+0x1e8>
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	681b      	ldr	r3, [r3, #0]
 8016478:	689a      	ldr	r2, [r3, #8]
 801647a:	4b1c      	ldr	r3, [pc, #112]	@ (80164ec <HAL_TIM_PWM_Start+0x234>)
 801647c:	4013      	ands	r3, r2
 801647e:	60fb      	str	r3, [r7, #12]
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	2b06      	cmp	r3, #6
 8016484:	d015      	beq.n	80164b2 <HAL_TIM_PWM_Start+0x1fa>
 8016486:	68fb      	ldr	r3, [r7, #12]
 8016488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801648c:	d011      	beq.n	80164b2 <HAL_TIM_PWM_Start+0x1fa>
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	681b      	ldr	r3, [r3, #0]
 8016492:	681a      	ldr	r2, [r3, #0]
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	681b      	ldr	r3, [r3, #0]
 8016498:	f042 0201 	orr.w	r2, r2, #1
 801649c:	601a      	str	r2, [r3, #0]
 801649e:	e008      	b.n	80164b2 <HAL_TIM_PWM_Start+0x1fa>
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	681a      	ldr	r2, [r3, #0]
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	f042 0201 	orr.w	r2, r2, #1
 80164ae:	601a      	str	r2, [r3, #0]
 80164b0:	e000      	b.n	80164b4 <HAL_TIM_PWM_Start+0x1fc>
 80164b2:	bf00      	nop
 80164b4:	2300      	movs	r3, #0
 80164b6:	4618      	mov	r0, r3
 80164b8:	3710      	adds	r7, #16
 80164ba:	46bd      	mov	sp, r7
 80164bc:	bd80      	pop	{r7, pc}
 80164be:	bf00      	nop
 80164c0:	40010000 	.word	0x40010000
 80164c4:	40010400 	.word	0x40010400
 80164c8:	40014000 	.word	0x40014000
 80164cc:	40014400 	.word	0x40014400
 80164d0:	40014800 	.word	0x40014800
 80164d4:	40000400 	.word	0x40000400
 80164d8:	40000800 	.word	0x40000800
 80164dc:	40000c00 	.word	0x40000c00
 80164e0:	40001800 	.word	0x40001800
 80164e4:	4000e000 	.word	0x4000e000
 80164e8:	4000e400 	.word	0x4000e400
 80164ec:	00010007 	.word	0x00010007

080164f0 <HAL_TIM_IC_Init>:
 80164f0:	b580      	push	{r7, lr}
 80164f2:	b082      	sub	sp, #8
 80164f4:	af00      	add	r7, sp, #0
 80164f6:	6078      	str	r0, [r7, #4]
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d101      	bne.n	8016502 <HAL_TIM_IC_Init+0x12>
 80164fe:	2301      	movs	r3, #1
 8016500:	e049      	b.n	8016596 <HAL_TIM_IC_Init+0xa6>
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8016508:	b2db      	uxtb	r3, r3
 801650a:	2b00      	cmp	r3, #0
 801650c:	d106      	bne.n	801651c <HAL_TIM_IC_Init+0x2c>
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	2200      	movs	r2, #0
 8016512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8016516:	6878      	ldr	r0, [r7, #4]
 8016518:	f7f2 fbd2 	bl	8008cc0 <HAL_TIM_IC_MspInit>
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	2202      	movs	r2, #2
 8016520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	681a      	ldr	r2, [r3, #0]
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	3304      	adds	r3, #4
 801652c:	4619      	mov	r1, r3
 801652e:	4610      	mov	r0, r2
 8016530:	f000 fc0c 	bl	8016d4c <TIM_Base_SetConfig>
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	2201      	movs	r2, #1
 8016538:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	2201      	movs	r2, #1
 8016540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	2201      	movs	r2, #1
 8016548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	2201      	movs	r2, #1
 8016550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	2201      	movs	r2, #1
 8016558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801655c:	687b      	ldr	r3, [r7, #4]
 801655e:	2201      	movs	r2, #1
 8016560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	2201      	movs	r2, #1
 8016568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	2201      	movs	r2, #1
 8016570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	2201      	movs	r2, #1
 8016578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	2201      	movs	r2, #1
 8016580:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	2201      	movs	r2, #1
 8016588:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	2201      	movs	r2, #1
 8016590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8016594:	2300      	movs	r3, #0
 8016596:	4618      	mov	r0, r3
 8016598:	3708      	adds	r7, #8
 801659a:	46bd      	mov	sp, r7
 801659c:	bd80      	pop	{r7, pc}

0801659e <HAL_TIM_IRQHandler>:
 801659e:	b580      	push	{r7, lr}
 80165a0:	b084      	sub	sp, #16
 80165a2:	af00      	add	r7, sp, #0
 80165a4:	6078      	str	r0, [r7, #4]
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	681b      	ldr	r3, [r3, #0]
 80165aa:	68db      	ldr	r3, [r3, #12]
 80165ac:	60fb      	str	r3, [r7, #12]
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	691b      	ldr	r3, [r3, #16]
 80165b4:	60bb      	str	r3, [r7, #8]
 80165b6:	68bb      	ldr	r3, [r7, #8]
 80165b8:	f003 0302 	and.w	r3, r3, #2
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d020      	beq.n	8016602 <HAL_TIM_IRQHandler+0x64>
 80165c0:	68fb      	ldr	r3, [r7, #12]
 80165c2:	f003 0302 	and.w	r3, r3, #2
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d01b      	beq.n	8016602 <HAL_TIM_IRQHandler+0x64>
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	681b      	ldr	r3, [r3, #0]
 80165ce:	f06f 0202 	mvn.w	r2, #2
 80165d2:	611a      	str	r2, [r3, #16]
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	2201      	movs	r2, #1
 80165d8:	771a      	strb	r2, [r3, #28]
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	681b      	ldr	r3, [r3, #0]
 80165de:	699b      	ldr	r3, [r3, #24]
 80165e0:	f003 0303 	and.w	r3, r3, #3
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d003      	beq.n	80165f0 <HAL_TIM_IRQHandler+0x52>
 80165e8:	6878      	ldr	r0, [r7, #4]
 80165ea:	f000 fb91 	bl	8016d10 <HAL_TIM_IC_CaptureCallback>
 80165ee:	e005      	b.n	80165fc <HAL_TIM_IRQHandler+0x5e>
 80165f0:	6878      	ldr	r0, [r7, #4]
 80165f2:	f000 fb83 	bl	8016cfc <HAL_TIM_OC_DelayElapsedCallback>
 80165f6:	6878      	ldr	r0, [r7, #4]
 80165f8:	f000 fb94 	bl	8016d24 <HAL_TIM_PWM_PulseFinishedCallback>
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	2200      	movs	r2, #0
 8016600:	771a      	strb	r2, [r3, #28]
 8016602:	68bb      	ldr	r3, [r7, #8]
 8016604:	f003 0304 	and.w	r3, r3, #4
 8016608:	2b00      	cmp	r3, #0
 801660a:	d020      	beq.n	801664e <HAL_TIM_IRQHandler+0xb0>
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	f003 0304 	and.w	r3, r3, #4
 8016612:	2b00      	cmp	r3, #0
 8016614:	d01b      	beq.n	801664e <HAL_TIM_IRQHandler+0xb0>
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	681b      	ldr	r3, [r3, #0]
 801661a:	f06f 0204 	mvn.w	r2, #4
 801661e:	611a      	str	r2, [r3, #16]
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	2202      	movs	r2, #2
 8016624:	771a      	strb	r2, [r3, #28]
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	681b      	ldr	r3, [r3, #0]
 801662a:	699b      	ldr	r3, [r3, #24]
 801662c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8016630:	2b00      	cmp	r3, #0
 8016632:	d003      	beq.n	801663c <HAL_TIM_IRQHandler+0x9e>
 8016634:	6878      	ldr	r0, [r7, #4]
 8016636:	f000 fb6b 	bl	8016d10 <HAL_TIM_IC_CaptureCallback>
 801663a:	e005      	b.n	8016648 <HAL_TIM_IRQHandler+0xaa>
 801663c:	6878      	ldr	r0, [r7, #4]
 801663e:	f000 fb5d 	bl	8016cfc <HAL_TIM_OC_DelayElapsedCallback>
 8016642:	6878      	ldr	r0, [r7, #4]
 8016644:	f000 fb6e 	bl	8016d24 <HAL_TIM_PWM_PulseFinishedCallback>
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	2200      	movs	r2, #0
 801664c:	771a      	strb	r2, [r3, #28]
 801664e:	68bb      	ldr	r3, [r7, #8]
 8016650:	f003 0308 	and.w	r3, r3, #8
 8016654:	2b00      	cmp	r3, #0
 8016656:	d020      	beq.n	801669a <HAL_TIM_IRQHandler+0xfc>
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	f003 0308 	and.w	r3, r3, #8
 801665e:	2b00      	cmp	r3, #0
 8016660:	d01b      	beq.n	801669a <HAL_TIM_IRQHandler+0xfc>
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	681b      	ldr	r3, [r3, #0]
 8016666:	f06f 0208 	mvn.w	r2, #8
 801666a:	611a      	str	r2, [r3, #16]
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	2204      	movs	r2, #4
 8016670:	771a      	strb	r2, [r3, #28]
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	69db      	ldr	r3, [r3, #28]
 8016678:	f003 0303 	and.w	r3, r3, #3
 801667c:	2b00      	cmp	r3, #0
 801667e:	d003      	beq.n	8016688 <HAL_TIM_IRQHandler+0xea>
 8016680:	6878      	ldr	r0, [r7, #4]
 8016682:	f000 fb45 	bl	8016d10 <HAL_TIM_IC_CaptureCallback>
 8016686:	e005      	b.n	8016694 <HAL_TIM_IRQHandler+0xf6>
 8016688:	6878      	ldr	r0, [r7, #4]
 801668a:	f000 fb37 	bl	8016cfc <HAL_TIM_OC_DelayElapsedCallback>
 801668e:	6878      	ldr	r0, [r7, #4]
 8016690:	f000 fb48 	bl	8016d24 <HAL_TIM_PWM_PulseFinishedCallback>
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	2200      	movs	r2, #0
 8016698:	771a      	strb	r2, [r3, #28]
 801669a:	68bb      	ldr	r3, [r7, #8]
 801669c:	f003 0310 	and.w	r3, r3, #16
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d020      	beq.n	80166e6 <HAL_TIM_IRQHandler+0x148>
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	f003 0310 	and.w	r3, r3, #16
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d01b      	beq.n	80166e6 <HAL_TIM_IRQHandler+0x148>
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	681b      	ldr	r3, [r3, #0]
 80166b2:	f06f 0210 	mvn.w	r2, #16
 80166b6:	611a      	str	r2, [r3, #16]
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	2208      	movs	r2, #8
 80166bc:	771a      	strb	r2, [r3, #28]
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	69db      	ldr	r3, [r3, #28]
 80166c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	d003      	beq.n	80166d4 <HAL_TIM_IRQHandler+0x136>
 80166cc:	6878      	ldr	r0, [r7, #4]
 80166ce:	f000 fb1f 	bl	8016d10 <HAL_TIM_IC_CaptureCallback>
 80166d2:	e005      	b.n	80166e0 <HAL_TIM_IRQHandler+0x142>
 80166d4:	6878      	ldr	r0, [r7, #4]
 80166d6:	f000 fb11 	bl	8016cfc <HAL_TIM_OC_DelayElapsedCallback>
 80166da:	6878      	ldr	r0, [r7, #4]
 80166dc:	f000 fb22 	bl	8016d24 <HAL_TIM_PWM_PulseFinishedCallback>
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	2200      	movs	r2, #0
 80166e4:	771a      	strb	r2, [r3, #28]
 80166e6:	68bb      	ldr	r3, [r7, #8]
 80166e8:	f003 0301 	and.w	r3, r3, #1
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d00c      	beq.n	801670a <HAL_TIM_IRQHandler+0x16c>
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	f003 0301 	and.w	r3, r3, #1
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d007      	beq.n	801670a <HAL_TIM_IRQHandler+0x16c>
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	681b      	ldr	r3, [r3, #0]
 80166fe:	f06f 0201 	mvn.w	r2, #1
 8016702:	611a      	str	r2, [r3, #16]
 8016704:	6878      	ldr	r0, [r7, #4]
 8016706:	f7ef fae9 	bl	8005cdc <HAL_TIM_PeriodElapsedCallback>
 801670a:	68bb      	ldr	r3, [r7, #8]
 801670c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016710:	2b00      	cmp	r3, #0
 8016712:	d104      	bne.n	801671e <HAL_TIM_IRQHandler+0x180>
 8016714:	68bb      	ldr	r3, [r7, #8]
 8016716:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801671a:	2b00      	cmp	r3, #0
 801671c:	d00c      	beq.n	8016738 <HAL_TIM_IRQHandler+0x19a>
 801671e:	68fb      	ldr	r3, [r7, #12]
 8016720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016724:	2b00      	cmp	r3, #0
 8016726:	d007      	beq.n	8016738 <HAL_TIM_IRQHandler+0x19a>
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	681b      	ldr	r3, [r3, #0]
 801672c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8016730:	611a      	str	r2, [r3, #16]
 8016732:	6878      	ldr	r0, [r7, #4]
 8016734:	f001 f9be 	bl	8017ab4 <HAL_TIMEx_BreakCallback>
 8016738:	68bb      	ldr	r3, [r7, #8]
 801673a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801673e:	2b00      	cmp	r3, #0
 8016740:	d00c      	beq.n	801675c <HAL_TIM_IRQHandler+0x1be>
 8016742:	68fb      	ldr	r3, [r7, #12]
 8016744:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016748:	2b00      	cmp	r3, #0
 801674a:	d007      	beq.n	801675c <HAL_TIM_IRQHandler+0x1be>
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	681b      	ldr	r3, [r3, #0]
 8016750:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8016754:	611a      	str	r2, [r3, #16]
 8016756:	6878      	ldr	r0, [r7, #4]
 8016758:	f001 f9b6 	bl	8017ac8 <HAL_TIMEx_Break2Callback>
 801675c:	68bb      	ldr	r3, [r7, #8]
 801675e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016762:	2b00      	cmp	r3, #0
 8016764:	d00c      	beq.n	8016780 <HAL_TIM_IRQHandler+0x1e2>
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801676c:	2b00      	cmp	r3, #0
 801676e:	d007      	beq.n	8016780 <HAL_TIM_IRQHandler+0x1e2>
 8016770:	687b      	ldr	r3, [r7, #4]
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8016778:	611a      	str	r2, [r3, #16]
 801677a:	6878      	ldr	r0, [r7, #4]
 801677c:	f000 fadc 	bl	8016d38 <HAL_TIM_TriggerCallback>
 8016780:	68bb      	ldr	r3, [r7, #8]
 8016782:	f003 0320 	and.w	r3, r3, #32
 8016786:	2b00      	cmp	r3, #0
 8016788:	d00c      	beq.n	80167a4 <HAL_TIM_IRQHandler+0x206>
 801678a:	68fb      	ldr	r3, [r7, #12]
 801678c:	f003 0320 	and.w	r3, r3, #32
 8016790:	2b00      	cmp	r3, #0
 8016792:	d007      	beq.n	80167a4 <HAL_TIM_IRQHandler+0x206>
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	f06f 0220 	mvn.w	r2, #32
 801679c:	611a      	str	r2, [r3, #16]
 801679e:	6878      	ldr	r0, [r7, #4]
 80167a0:	f001 f97e 	bl	8017aa0 <HAL_TIMEx_CommutCallback>
 80167a4:	bf00      	nop
 80167a6:	3710      	adds	r7, #16
 80167a8:	46bd      	mov	sp, r7
 80167aa:	bd80      	pop	{r7, pc}

080167ac <HAL_TIM_IC_ConfigChannel>:
 80167ac:	b580      	push	{r7, lr}
 80167ae:	b086      	sub	sp, #24
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	60f8      	str	r0, [r7, #12]
 80167b4:	60b9      	str	r1, [r7, #8]
 80167b6:	607a      	str	r2, [r7, #4]
 80167b8:	2300      	movs	r3, #0
 80167ba:	75fb      	strb	r3, [r7, #23]
 80167bc:	68fb      	ldr	r3, [r7, #12]
 80167be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80167c2:	2b01      	cmp	r3, #1
 80167c4:	d101      	bne.n	80167ca <HAL_TIM_IC_ConfigChannel+0x1e>
 80167c6:	2302      	movs	r3, #2
 80167c8:	e088      	b.n	80168dc <HAL_TIM_IC_ConfigChannel+0x130>
 80167ca:	68fb      	ldr	r3, [r7, #12]
 80167cc:	2201      	movs	r2, #1
 80167ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80167d2:	687b      	ldr	r3, [r7, #4]
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d11b      	bne.n	8016810 <HAL_TIM_IC_ConfigChannel+0x64>
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	6818      	ldr	r0, [r3, #0]
 80167dc:	68bb      	ldr	r3, [r7, #8]
 80167de:	6819      	ldr	r1, [r3, #0]
 80167e0:	68bb      	ldr	r3, [r7, #8]
 80167e2:	685a      	ldr	r2, [r3, #4]
 80167e4:	68bb      	ldr	r3, [r7, #8]
 80167e6:	68db      	ldr	r3, [r3, #12]
 80167e8:	f000 fe38 	bl	801745c <TIM_TI1_SetConfig>
 80167ec:	68fb      	ldr	r3, [r7, #12]
 80167ee:	681b      	ldr	r3, [r3, #0]
 80167f0:	699a      	ldr	r2, [r3, #24]
 80167f2:	68fb      	ldr	r3, [r7, #12]
 80167f4:	681b      	ldr	r3, [r3, #0]
 80167f6:	f022 020c 	bic.w	r2, r2, #12
 80167fa:	619a      	str	r2, [r3, #24]
 80167fc:	68fb      	ldr	r3, [r7, #12]
 80167fe:	681b      	ldr	r3, [r3, #0]
 8016800:	6999      	ldr	r1, [r3, #24]
 8016802:	68bb      	ldr	r3, [r7, #8]
 8016804:	689a      	ldr	r2, [r3, #8]
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	430a      	orrs	r2, r1
 801680c:	619a      	str	r2, [r3, #24]
 801680e:	e060      	b.n	80168d2 <HAL_TIM_IC_ConfigChannel+0x126>
 8016810:	687b      	ldr	r3, [r7, #4]
 8016812:	2b04      	cmp	r3, #4
 8016814:	d11c      	bne.n	8016850 <HAL_TIM_IC_ConfigChannel+0xa4>
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	6818      	ldr	r0, [r3, #0]
 801681a:	68bb      	ldr	r3, [r7, #8]
 801681c:	6819      	ldr	r1, [r3, #0]
 801681e:	68bb      	ldr	r3, [r7, #8]
 8016820:	685a      	ldr	r2, [r3, #4]
 8016822:	68bb      	ldr	r3, [r7, #8]
 8016824:	68db      	ldr	r3, [r3, #12]
 8016826:	f000 fec8 	bl	80175ba <TIM_TI2_SetConfig>
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	681b      	ldr	r3, [r3, #0]
 801682e:	699a      	ldr	r2, [r3, #24]
 8016830:	68fb      	ldr	r3, [r7, #12]
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8016838:	619a      	str	r2, [r3, #24]
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	681b      	ldr	r3, [r3, #0]
 801683e:	6999      	ldr	r1, [r3, #24]
 8016840:	68bb      	ldr	r3, [r7, #8]
 8016842:	689b      	ldr	r3, [r3, #8]
 8016844:	021a      	lsls	r2, r3, #8
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	681b      	ldr	r3, [r3, #0]
 801684a:	430a      	orrs	r2, r1
 801684c:	619a      	str	r2, [r3, #24]
 801684e:	e040      	b.n	80168d2 <HAL_TIM_IC_ConfigChannel+0x126>
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	2b08      	cmp	r3, #8
 8016854:	d11b      	bne.n	801688e <HAL_TIM_IC_ConfigChannel+0xe2>
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	6818      	ldr	r0, [r3, #0]
 801685a:	68bb      	ldr	r3, [r7, #8]
 801685c:	6819      	ldr	r1, [r3, #0]
 801685e:	68bb      	ldr	r3, [r7, #8]
 8016860:	685a      	ldr	r2, [r3, #4]
 8016862:	68bb      	ldr	r3, [r7, #8]
 8016864:	68db      	ldr	r3, [r3, #12]
 8016866:	f000 ff15 	bl	8017694 <TIM_TI3_SetConfig>
 801686a:	68fb      	ldr	r3, [r7, #12]
 801686c:	681b      	ldr	r3, [r3, #0]
 801686e:	69da      	ldr	r2, [r3, #28]
 8016870:	68fb      	ldr	r3, [r7, #12]
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	f022 020c 	bic.w	r2, r2, #12
 8016878:	61da      	str	r2, [r3, #28]
 801687a:	68fb      	ldr	r3, [r7, #12]
 801687c:	681b      	ldr	r3, [r3, #0]
 801687e:	69d9      	ldr	r1, [r3, #28]
 8016880:	68bb      	ldr	r3, [r7, #8]
 8016882:	689a      	ldr	r2, [r3, #8]
 8016884:	68fb      	ldr	r3, [r7, #12]
 8016886:	681b      	ldr	r3, [r3, #0]
 8016888:	430a      	orrs	r2, r1
 801688a:	61da      	str	r2, [r3, #28]
 801688c:	e021      	b.n	80168d2 <HAL_TIM_IC_ConfigChannel+0x126>
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	2b0c      	cmp	r3, #12
 8016892:	d11c      	bne.n	80168ce <HAL_TIM_IC_ConfigChannel+0x122>
 8016894:	68fb      	ldr	r3, [r7, #12]
 8016896:	6818      	ldr	r0, [r3, #0]
 8016898:	68bb      	ldr	r3, [r7, #8]
 801689a:	6819      	ldr	r1, [r3, #0]
 801689c:	68bb      	ldr	r3, [r7, #8]
 801689e:	685a      	ldr	r2, [r3, #4]
 80168a0:	68bb      	ldr	r3, [r7, #8]
 80168a2:	68db      	ldr	r3, [r3, #12]
 80168a4:	f000 ff32 	bl	801770c <TIM_TI4_SetConfig>
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	681b      	ldr	r3, [r3, #0]
 80168ac:	69da      	ldr	r2, [r3, #28]
 80168ae:	68fb      	ldr	r3, [r7, #12]
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80168b6:	61da      	str	r2, [r3, #28]
 80168b8:	68fb      	ldr	r3, [r7, #12]
 80168ba:	681b      	ldr	r3, [r3, #0]
 80168bc:	69d9      	ldr	r1, [r3, #28]
 80168be:	68bb      	ldr	r3, [r7, #8]
 80168c0:	689b      	ldr	r3, [r3, #8]
 80168c2:	021a      	lsls	r2, r3, #8
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	681b      	ldr	r3, [r3, #0]
 80168c8:	430a      	orrs	r2, r1
 80168ca:	61da      	str	r2, [r3, #28]
 80168cc:	e001      	b.n	80168d2 <HAL_TIM_IC_ConfigChannel+0x126>
 80168ce:	2301      	movs	r3, #1
 80168d0:	75fb      	strb	r3, [r7, #23]
 80168d2:	68fb      	ldr	r3, [r7, #12]
 80168d4:	2200      	movs	r2, #0
 80168d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80168da:	7dfb      	ldrb	r3, [r7, #23]
 80168dc:	4618      	mov	r0, r3
 80168de:	3718      	adds	r7, #24
 80168e0:	46bd      	mov	sp, r7
 80168e2:	bd80      	pop	{r7, pc}

080168e4 <HAL_TIM_PWM_ConfigChannel>:
 80168e4:	b580      	push	{r7, lr}
 80168e6:	b086      	sub	sp, #24
 80168e8:	af00      	add	r7, sp, #0
 80168ea:	60f8      	str	r0, [r7, #12]
 80168ec:	60b9      	str	r1, [r7, #8]
 80168ee:	607a      	str	r2, [r7, #4]
 80168f0:	2300      	movs	r3, #0
 80168f2:	75fb      	strb	r3, [r7, #23]
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80168fa:	2b01      	cmp	r3, #1
 80168fc:	d101      	bne.n	8016902 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80168fe:	2302      	movs	r3, #2
 8016900:	e0ff      	b.n	8016b02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	2201      	movs	r2, #1
 8016906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 801690a:	687b      	ldr	r3, [r7, #4]
 801690c:	2b14      	cmp	r3, #20
 801690e:	f200 80f0 	bhi.w	8016af2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8016912:	a201      	add	r2, pc, #4	@ (adr r2, 8016918 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8016914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016918:	0801696d 	.word	0x0801696d
 801691c:	08016af3 	.word	0x08016af3
 8016920:	08016af3 	.word	0x08016af3
 8016924:	08016af3 	.word	0x08016af3
 8016928:	080169ad 	.word	0x080169ad
 801692c:	08016af3 	.word	0x08016af3
 8016930:	08016af3 	.word	0x08016af3
 8016934:	08016af3 	.word	0x08016af3
 8016938:	080169ef 	.word	0x080169ef
 801693c:	08016af3 	.word	0x08016af3
 8016940:	08016af3 	.word	0x08016af3
 8016944:	08016af3 	.word	0x08016af3
 8016948:	08016a2f 	.word	0x08016a2f
 801694c:	08016af3 	.word	0x08016af3
 8016950:	08016af3 	.word	0x08016af3
 8016954:	08016af3 	.word	0x08016af3
 8016958:	08016a71 	.word	0x08016a71
 801695c:	08016af3 	.word	0x08016af3
 8016960:	08016af3 	.word	0x08016af3
 8016964:	08016af3 	.word	0x08016af3
 8016968:	08016ab1 	.word	0x08016ab1
 801696c:	68fb      	ldr	r3, [r7, #12]
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	68b9      	ldr	r1, [r7, #8]
 8016972:	4618      	mov	r0, r3
 8016974:	f000 fa9c 	bl	8016eb0 <TIM_OC1_SetConfig>
 8016978:	68fb      	ldr	r3, [r7, #12]
 801697a:	681b      	ldr	r3, [r3, #0]
 801697c:	699a      	ldr	r2, [r3, #24]
 801697e:	68fb      	ldr	r3, [r7, #12]
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	f042 0208 	orr.w	r2, r2, #8
 8016986:	619a      	str	r2, [r3, #24]
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	699a      	ldr	r2, [r3, #24]
 801698e:	68fb      	ldr	r3, [r7, #12]
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	f022 0204 	bic.w	r2, r2, #4
 8016996:	619a      	str	r2, [r3, #24]
 8016998:	68fb      	ldr	r3, [r7, #12]
 801699a:	681b      	ldr	r3, [r3, #0]
 801699c:	6999      	ldr	r1, [r3, #24]
 801699e:	68bb      	ldr	r3, [r7, #8]
 80169a0:	691a      	ldr	r2, [r3, #16]
 80169a2:	68fb      	ldr	r3, [r7, #12]
 80169a4:	681b      	ldr	r3, [r3, #0]
 80169a6:	430a      	orrs	r2, r1
 80169a8:	619a      	str	r2, [r3, #24]
 80169aa:	e0a5      	b.n	8016af8 <HAL_TIM_PWM_ConfigChannel+0x214>
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	681b      	ldr	r3, [r3, #0]
 80169b0:	68b9      	ldr	r1, [r7, #8]
 80169b2:	4618      	mov	r0, r3
 80169b4:	f000 fb0c 	bl	8016fd0 <TIM_OC2_SetConfig>
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	699a      	ldr	r2, [r3, #24]
 80169be:	68fb      	ldr	r3, [r7, #12]
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80169c6:	619a      	str	r2, [r3, #24]
 80169c8:	68fb      	ldr	r3, [r7, #12]
 80169ca:	681b      	ldr	r3, [r3, #0]
 80169cc:	699a      	ldr	r2, [r3, #24]
 80169ce:	68fb      	ldr	r3, [r7, #12]
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80169d6:	619a      	str	r2, [r3, #24]
 80169d8:	68fb      	ldr	r3, [r7, #12]
 80169da:	681b      	ldr	r3, [r3, #0]
 80169dc:	6999      	ldr	r1, [r3, #24]
 80169de:	68bb      	ldr	r3, [r7, #8]
 80169e0:	691b      	ldr	r3, [r3, #16]
 80169e2:	021a      	lsls	r2, r3, #8
 80169e4:	68fb      	ldr	r3, [r7, #12]
 80169e6:	681b      	ldr	r3, [r3, #0]
 80169e8:	430a      	orrs	r2, r1
 80169ea:	619a      	str	r2, [r3, #24]
 80169ec:	e084      	b.n	8016af8 <HAL_TIM_PWM_ConfigChannel+0x214>
 80169ee:	68fb      	ldr	r3, [r7, #12]
 80169f0:	681b      	ldr	r3, [r3, #0]
 80169f2:	68b9      	ldr	r1, [r7, #8]
 80169f4:	4618      	mov	r0, r3
 80169f6:	f000 fb75 	bl	80170e4 <TIM_OC3_SetConfig>
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	681b      	ldr	r3, [r3, #0]
 80169fe:	69da      	ldr	r2, [r3, #28]
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	681b      	ldr	r3, [r3, #0]
 8016a04:	f042 0208 	orr.w	r2, r2, #8
 8016a08:	61da      	str	r2, [r3, #28]
 8016a0a:	68fb      	ldr	r3, [r7, #12]
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	69da      	ldr	r2, [r3, #28]
 8016a10:	68fb      	ldr	r3, [r7, #12]
 8016a12:	681b      	ldr	r3, [r3, #0]
 8016a14:	f022 0204 	bic.w	r2, r2, #4
 8016a18:	61da      	str	r2, [r3, #28]
 8016a1a:	68fb      	ldr	r3, [r7, #12]
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	69d9      	ldr	r1, [r3, #28]
 8016a20:	68bb      	ldr	r3, [r7, #8]
 8016a22:	691a      	ldr	r2, [r3, #16]
 8016a24:	68fb      	ldr	r3, [r7, #12]
 8016a26:	681b      	ldr	r3, [r3, #0]
 8016a28:	430a      	orrs	r2, r1
 8016a2a:	61da      	str	r2, [r3, #28]
 8016a2c:	e064      	b.n	8016af8 <HAL_TIM_PWM_ConfigChannel+0x214>
 8016a2e:	68fb      	ldr	r3, [r7, #12]
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	68b9      	ldr	r1, [r7, #8]
 8016a34:	4618      	mov	r0, r3
 8016a36:	f000 fbdd 	bl	80171f4 <TIM_OC4_SetConfig>
 8016a3a:	68fb      	ldr	r3, [r7, #12]
 8016a3c:	681b      	ldr	r3, [r3, #0]
 8016a3e:	69da      	ldr	r2, [r3, #28]
 8016a40:	68fb      	ldr	r3, [r7, #12]
 8016a42:	681b      	ldr	r3, [r3, #0]
 8016a44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8016a48:	61da      	str	r2, [r3, #28]
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	681b      	ldr	r3, [r3, #0]
 8016a4e:	69da      	ldr	r2, [r3, #28]
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	681b      	ldr	r3, [r3, #0]
 8016a54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8016a58:	61da      	str	r2, [r3, #28]
 8016a5a:	68fb      	ldr	r3, [r7, #12]
 8016a5c:	681b      	ldr	r3, [r3, #0]
 8016a5e:	69d9      	ldr	r1, [r3, #28]
 8016a60:	68bb      	ldr	r3, [r7, #8]
 8016a62:	691b      	ldr	r3, [r3, #16]
 8016a64:	021a      	lsls	r2, r3, #8
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	681b      	ldr	r3, [r3, #0]
 8016a6a:	430a      	orrs	r2, r1
 8016a6c:	61da      	str	r2, [r3, #28]
 8016a6e:	e043      	b.n	8016af8 <HAL_TIM_PWM_ConfigChannel+0x214>
 8016a70:	68fb      	ldr	r3, [r7, #12]
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	68b9      	ldr	r1, [r7, #8]
 8016a76:	4618      	mov	r0, r3
 8016a78:	f000 fc26 	bl	80172c8 <TIM_OC5_SetConfig>
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	681b      	ldr	r3, [r3, #0]
 8016a80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016a82:	68fb      	ldr	r3, [r7, #12]
 8016a84:	681b      	ldr	r3, [r3, #0]
 8016a86:	f042 0208 	orr.w	r2, r2, #8
 8016a8a:	655a      	str	r2, [r3, #84]	@ 0x54
 8016a8c:	68fb      	ldr	r3, [r7, #12]
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016a92:	68fb      	ldr	r3, [r7, #12]
 8016a94:	681b      	ldr	r3, [r3, #0]
 8016a96:	f022 0204 	bic.w	r2, r2, #4
 8016a9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8016a9c:	68fb      	ldr	r3, [r7, #12]
 8016a9e:	681b      	ldr	r3, [r3, #0]
 8016aa0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8016aa2:	68bb      	ldr	r3, [r7, #8]
 8016aa4:	691a      	ldr	r2, [r3, #16]
 8016aa6:	68fb      	ldr	r3, [r7, #12]
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	430a      	orrs	r2, r1
 8016aac:	655a      	str	r2, [r3, #84]	@ 0x54
 8016aae:	e023      	b.n	8016af8 <HAL_TIM_PWM_ConfigChannel+0x214>
 8016ab0:	68fb      	ldr	r3, [r7, #12]
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	68b9      	ldr	r1, [r7, #8]
 8016ab6:	4618      	mov	r0, r3
 8016ab8:	f000 fc6a 	bl	8017390 <TIM_OC6_SetConfig>
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	681b      	ldr	r3, [r3, #0]
 8016ac0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016ac2:	68fb      	ldr	r3, [r7, #12]
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8016aca:	655a      	str	r2, [r3, #84]	@ 0x54
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016ad2:	68fb      	ldr	r3, [r7, #12]
 8016ad4:	681b      	ldr	r3, [r3, #0]
 8016ad6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8016ada:	655a      	str	r2, [r3, #84]	@ 0x54
 8016adc:	68fb      	ldr	r3, [r7, #12]
 8016ade:	681b      	ldr	r3, [r3, #0]
 8016ae0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8016ae2:	68bb      	ldr	r3, [r7, #8]
 8016ae4:	691b      	ldr	r3, [r3, #16]
 8016ae6:	021a      	lsls	r2, r3, #8
 8016ae8:	68fb      	ldr	r3, [r7, #12]
 8016aea:	681b      	ldr	r3, [r3, #0]
 8016aec:	430a      	orrs	r2, r1
 8016aee:	655a      	str	r2, [r3, #84]	@ 0x54
 8016af0:	e002      	b.n	8016af8 <HAL_TIM_PWM_ConfigChannel+0x214>
 8016af2:	2301      	movs	r3, #1
 8016af4:	75fb      	strb	r3, [r7, #23]
 8016af6:	bf00      	nop
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	2200      	movs	r2, #0
 8016afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8016b00:	7dfb      	ldrb	r3, [r7, #23]
 8016b02:	4618      	mov	r0, r3
 8016b04:	3718      	adds	r7, #24
 8016b06:	46bd      	mov	sp, r7
 8016b08:	bd80      	pop	{r7, pc}
 8016b0a:	bf00      	nop

08016b0c <HAL_TIM_ConfigClockSource>:
 8016b0c:	b580      	push	{r7, lr}
 8016b0e:	b084      	sub	sp, #16
 8016b10:	af00      	add	r7, sp, #0
 8016b12:	6078      	str	r0, [r7, #4]
 8016b14:	6039      	str	r1, [r7, #0]
 8016b16:	2300      	movs	r3, #0
 8016b18:	73fb      	strb	r3, [r7, #15]
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8016b20:	2b01      	cmp	r3, #1
 8016b22:	d101      	bne.n	8016b28 <HAL_TIM_ConfigClockSource+0x1c>
 8016b24:	2302      	movs	r3, #2
 8016b26:	e0dc      	b.n	8016ce2 <HAL_TIM_ConfigClockSource+0x1d6>
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	2201      	movs	r2, #1
 8016b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	2202      	movs	r2, #2
 8016b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	689b      	ldr	r3, [r3, #8]
 8016b3e:	60bb      	str	r3, [r7, #8]
 8016b40:	68ba      	ldr	r2, [r7, #8]
 8016b42:	4b6a      	ldr	r3, [pc, #424]	@ (8016cec <HAL_TIM_ConfigClockSource+0x1e0>)
 8016b44:	4013      	ands	r3, r2
 8016b46:	60bb      	str	r3, [r7, #8]
 8016b48:	68bb      	ldr	r3, [r7, #8]
 8016b4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8016b4e:	60bb      	str	r3, [r7, #8]
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	68ba      	ldr	r2, [r7, #8]
 8016b56:	609a      	str	r2, [r3, #8]
 8016b58:	683b      	ldr	r3, [r7, #0]
 8016b5a:	681b      	ldr	r3, [r3, #0]
 8016b5c:	4a64      	ldr	r2, [pc, #400]	@ (8016cf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8016b5e:	4293      	cmp	r3, r2
 8016b60:	f000 80a9 	beq.w	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016b64:	4a62      	ldr	r2, [pc, #392]	@ (8016cf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8016b66:	4293      	cmp	r3, r2
 8016b68:	f200 80ae 	bhi.w	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016b6c:	4a61      	ldr	r2, [pc, #388]	@ (8016cf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8016b6e:	4293      	cmp	r3, r2
 8016b70:	f000 80a1 	beq.w	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016b74:	4a5f      	ldr	r2, [pc, #380]	@ (8016cf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8016b76:	4293      	cmp	r3, r2
 8016b78:	f200 80a6 	bhi.w	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016b7c:	4a5e      	ldr	r2, [pc, #376]	@ (8016cf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8016b7e:	4293      	cmp	r3, r2
 8016b80:	f000 8099 	beq.w	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016b84:	4a5c      	ldr	r2, [pc, #368]	@ (8016cf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8016b86:	4293      	cmp	r3, r2
 8016b88:	f200 809e 	bhi.w	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016b8c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8016b90:	f000 8091 	beq.w	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016b94:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8016b98:	f200 8096 	bhi.w	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016b9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016ba0:	f000 8089 	beq.w	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016ba4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016ba8:	f200 808e 	bhi.w	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016bb0:	d03e      	beq.n	8016c30 <HAL_TIM_ConfigClockSource+0x124>
 8016bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016bb6:	f200 8087 	bhi.w	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016bbe:	f000 8086 	beq.w	8016cce <HAL_TIM_ConfigClockSource+0x1c2>
 8016bc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016bc6:	d87f      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bc8:	2b70      	cmp	r3, #112	@ 0x70
 8016bca:	d01a      	beq.n	8016c02 <HAL_TIM_ConfigClockSource+0xf6>
 8016bcc:	2b70      	cmp	r3, #112	@ 0x70
 8016bce:	d87b      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bd0:	2b60      	cmp	r3, #96	@ 0x60
 8016bd2:	d050      	beq.n	8016c76 <HAL_TIM_ConfigClockSource+0x16a>
 8016bd4:	2b60      	cmp	r3, #96	@ 0x60
 8016bd6:	d877      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bd8:	2b50      	cmp	r3, #80	@ 0x50
 8016bda:	d03c      	beq.n	8016c56 <HAL_TIM_ConfigClockSource+0x14a>
 8016bdc:	2b50      	cmp	r3, #80	@ 0x50
 8016bde:	d873      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016be0:	2b40      	cmp	r3, #64	@ 0x40
 8016be2:	d058      	beq.n	8016c96 <HAL_TIM_ConfigClockSource+0x18a>
 8016be4:	2b40      	cmp	r3, #64	@ 0x40
 8016be6:	d86f      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016be8:	2b30      	cmp	r3, #48	@ 0x30
 8016bea:	d064      	beq.n	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016bec:	2b30      	cmp	r3, #48	@ 0x30
 8016bee:	d86b      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bf0:	2b20      	cmp	r3, #32
 8016bf2:	d060      	beq.n	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016bf4:	2b20      	cmp	r3, #32
 8016bf6:	d867      	bhi.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d05c      	beq.n	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016bfc:	2b10      	cmp	r3, #16
 8016bfe:	d05a      	beq.n	8016cb6 <HAL_TIM_ConfigClockSource+0x1aa>
 8016c00:	e062      	b.n	8016cc8 <HAL_TIM_ConfigClockSource+0x1bc>
 8016c02:	687b      	ldr	r3, [r7, #4]
 8016c04:	6818      	ldr	r0, [r3, #0]
 8016c06:	683b      	ldr	r3, [r7, #0]
 8016c08:	6899      	ldr	r1, [r3, #8]
 8016c0a:	683b      	ldr	r3, [r7, #0]
 8016c0c:	685a      	ldr	r2, [r3, #4]
 8016c0e:	683b      	ldr	r3, [r7, #0]
 8016c10:	68db      	ldr	r3, [r3, #12]
 8016c12:	f000 fdd7 	bl	80177c4 <TIM_ETR_SetConfig>
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	689b      	ldr	r3, [r3, #8]
 8016c1c:	60bb      	str	r3, [r7, #8]
 8016c1e:	68bb      	ldr	r3, [r7, #8]
 8016c20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8016c24:	60bb      	str	r3, [r7, #8]
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	681b      	ldr	r3, [r3, #0]
 8016c2a:	68ba      	ldr	r2, [r7, #8]
 8016c2c:	609a      	str	r2, [r3, #8]
 8016c2e:	e04f      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	6818      	ldr	r0, [r3, #0]
 8016c34:	683b      	ldr	r3, [r7, #0]
 8016c36:	6899      	ldr	r1, [r3, #8]
 8016c38:	683b      	ldr	r3, [r7, #0]
 8016c3a:	685a      	ldr	r2, [r3, #4]
 8016c3c:	683b      	ldr	r3, [r7, #0]
 8016c3e:	68db      	ldr	r3, [r3, #12]
 8016c40:	f000 fdc0 	bl	80177c4 <TIM_ETR_SetConfig>
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	681b      	ldr	r3, [r3, #0]
 8016c48:	689a      	ldr	r2, [r3, #8]
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	681b      	ldr	r3, [r3, #0]
 8016c4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8016c52:	609a      	str	r2, [r3, #8]
 8016c54:	e03c      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	6818      	ldr	r0, [r3, #0]
 8016c5a:	683b      	ldr	r3, [r7, #0]
 8016c5c:	6859      	ldr	r1, [r3, #4]
 8016c5e:	683b      	ldr	r3, [r7, #0]
 8016c60:	68db      	ldr	r3, [r3, #12]
 8016c62:	461a      	mov	r2, r3
 8016c64:	f000 fc7a 	bl	801755c <TIM_TI1_ConfigInputStage>
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	681b      	ldr	r3, [r3, #0]
 8016c6c:	2150      	movs	r1, #80	@ 0x50
 8016c6e:	4618      	mov	r0, r3
 8016c70:	f000 fd8a 	bl	8017788 <TIM_ITRx_SetConfig>
 8016c74:	e02c      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	6818      	ldr	r0, [r3, #0]
 8016c7a:	683b      	ldr	r3, [r7, #0]
 8016c7c:	6859      	ldr	r1, [r3, #4]
 8016c7e:	683b      	ldr	r3, [r7, #0]
 8016c80:	68db      	ldr	r3, [r3, #12]
 8016c82:	461a      	mov	r2, r3
 8016c84:	f000 fcd6 	bl	8017634 <TIM_TI2_ConfigInputStage>
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	681b      	ldr	r3, [r3, #0]
 8016c8c:	2160      	movs	r1, #96	@ 0x60
 8016c8e:	4618      	mov	r0, r3
 8016c90:	f000 fd7a 	bl	8017788 <TIM_ITRx_SetConfig>
 8016c94:	e01c      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	6818      	ldr	r0, [r3, #0]
 8016c9a:	683b      	ldr	r3, [r7, #0]
 8016c9c:	6859      	ldr	r1, [r3, #4]
 8016c9e:	683b      	ldr	r3, [r7, #0]
 8016ca0:	68db      	ldr	r3, [r3, #12]
 8016ca2:	461a      	mov	r2, r3
 8016ca4:	f000 fc5a 	bl	801755c <TIM_TI1_ConfigInputStage>
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	681b      	ldr	r3, [r3, #0]
 8016cac:	2140      	movs	r1, #64	@ 0x40
 8016cae:	4618      	mov	r0, r3
 8016cb0:	f000 fd6a 	bl	8017788 <TIM_ITRx_SetConfig>
 8016cb4:	e00c      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	681a      	ldr	r2, [r3, #0]
 8016cba:	683b      	ldr	r3, [r7, #0]
 8016cbc:	681b      	ldr	r3, [r3, #0]
 8016cbe:	4619      	mov	r1, r3
 8016cc0:	4610      	mov	r0, r2
 8016cc2:	f000 fd61 	bl	8017788 <TIM_ITRx_SetConfig>
 8016cc6:	e003      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016cc8:	2301      	movs	r3, #1
 8016cca:	73fb      	strb	r3, [r7, #15]
 8016ccc:	e000      	b.n	8016cd0 <HAL_TIM_ConfigClockSource+0x1c4>
 8016cce:	bf00      	nop
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	2201      	movs	r2, #1
 8016cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	2200      	movs	r2, #0
 8016cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8016ce0:	7bfb      	ldrb	r3, [r7, #15]
 8016ce2:	4618      	mov	r0, r3
 8016ce4:	3710      	adds	r7, #16
 8016ce6:	46bd      	mov	sp, r7
 8016ce8:	bd80      	pop	{r7, pc}
 8016cea:	bf00      	nop
 8016cec:	ffceff88 	.word	0xffceff88
 8016cf0:	00100040 	.word	0x00100040
 8016cf4:	00100030 	.word	0x00100030
 8016cf8:	00100020 	.word	0x00100020

08016cfc <HAL_TIM_OC_DelayElapsedCallback>:
 8016cfc:	b480      	push	{r7}
 8016cfe:	b083      	sub	sp, #12
 8016d00:	af00      	add	r7, sp, #0
 8016d02:	6078      	str	r0, [r7, #4]
 8016d04:	bf00      	nop
 8016d06:	370c      	adds	r7, #12
 8016d08:	46bd      	mov	sp, r7
 8016d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d0e:	4770      	bx	lr

08016d10 <HAL_TIM_IC_CaptureCallback>:
 8016d10:	b480      	push	{r7}
 8016d12:	b083      	sub	sp, #12
 8016d14:	af00      	add	r7, sp, #0
 8016d16:	6078      	str	r0, [r7, #4]
 8016d18:	bf00      	nop
 8016d1a:	370c      	adds	r7, #12
 8016d1c:	46bd      	mov	sp, r7
 8016d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d22:	4770      	bx	lr

08016d24 <HAL_TIM_PWM_PulseFinishedCallback>:
 8016d24:	b480      	push	{r7}
 8016d26:	b083      	sub	sp, #12
 8016d28:	af00      	add	r7, sp, #0
 8016d2a:	6078      	str	r0, [r7, #4]
 8016d2c:	bf00      	nop
 8016d2e:	370c      	adds	r7, #12
 8016d30:	46bd      	mov	sp, r7
 8016d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d36:	4770      	bx	lr

08016d38 <HAL_TIM_TriggerCallback>:
 8016d38:	b480      	push	{r7}
 8016d3a:	b083      	sub	sp, #12
 8016d3c:	af00      	add	r7, sp, #0
 8016d3e:	6078      	str	r0, [r7, #4]
 8016d40:	bf00      	nop
 8016d42:	370c      	adds	r7, #12
 8016d44:	46bd      	mov	sp, r7
 8016d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d4a:	4770      	bx	lr

08016d4c <TIM_Base_SetConfig>:
 8016d4c:	b480      	push	{r7}
 8016d4e:	b085      	sub	sp, #20
 8016d50:	af00      	add	r7, sp, #0
 8016d52:	6078      	str	r0, [r7, #4]
 8016d54:	6039      	str	r1, [r7, #0]
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	681b      	ldr	r3, [r3, #0]
 8016d5a:	60fb      	str	r3, [r7, #12]
 8016d5c:	687b      	ldr	r3, [r7, #4]
 8016d5e:	4a4a      	ldr	r2, [pc, #296]	@ (8016e88 <TIM_Base_SetConfig+0x13c>)
 8016d60:	4293      	cmp	r3, r2
 8016d62:	d013      	beq.n	8016d8c <TIM_Base_SetConfig+0x40>
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016d6a:	d00f      	beq.n	8016d8c <TIM_Base_SetConfig+0x40>
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	4a47      	ldr	r2, [pc, #284]	@ (8016e8c <TIM_Base_SetConfig+0x140>)
 8016d70:	4293      	cmp	r3, r2
 8016d72:	d00b      	beq.n	8016d8c <TIM_Base_SetConfig+0x40>
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	4a46      	ldr	r2, [pc, #280]	@ (8016e90 <TIM_Base_SetConfig+0x144>)
 8016d78:	4293      	cmp	r3, r2
 8016d7a:	d007      	beq.n	8016d8c <TIM_Base_SetConfig+0x40>
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	4a45      	ldr	r2, [pc, #276]	@ (8016e94 <TIM_Base_SetConfig+0x148>)
 8016d80:	4293      	cmp	r3, r2
 8016d82:	d003      	beq.n	8016d8c <TIM_Base_SetConfig+0x40>
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	4a44      	ldr	r2, [pc, #272]	@ (8016e98 <TIM_Base_SetConfig+0x14c>)
 8016d88:	4293      	cmp	r3, r2
 8016d8a:	d108      	bne.n	8016d9e <TIM_Base_SetConfig+0x52>
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8016d92:	60fb      	str	r3, [r7, #12]
 8016d94:	683b      	ldr	r3, [r7, #0]
 8016d96:	685b      	ldr	r3, [r3, #4]
 8016d98:	68fa      	ldr	r2, [r7, #12]
 8016d9a:	4313      	orrs	r3, r2
 8016d9c:	60fb      	str	r3, [r7, #12]
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	4a39      	ldr	r2, [pc, #228]	@ (8016e88 <TIM_Base_SetConfig+0x13c>)
 8016da2:	4293      	cmp	r3, r2
 8016da4:	d027      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016dac:	d023      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	4a36      	ldr	r2, [pc, #216]	@ (8016e8c <TIM_Base_SetConfig+0x140>)
 8016db2:	4293      	cmp	r3, r2
 8016db4:	d01f      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	4a35      	ldr	r2, [pc, #212]	@ (8016e90 <TIM_Base_SetConfig+0x144>)
 8016dba:	4293      	cmp	r3, r2
 8016dbc:	d01b      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	4a34      	ldr	r2, [pc, #208]	@ (8016e94 <TIM_Base_SetConfig+0x148>)
 8016dc2:	4293      	cmp	r3, r2
 8016dc4:	d017      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	4a33      	ldr	r2, [pc, #204]	@ (8016e98 <TIM_Base_SetConfig+0x14c>)
 8016dca:	4293      	cmp	r3, r2
 8016dcc:	d013      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	4a32      	ldr	r2, [pc, #200]	@ (8016e9c <TIM_Base_SetConfig+0x150>)
 8016dd2:	4293      	cmp	r3, r2
 8016dd4:	d00f      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	4a31      	ldr	r2, [pc, #196]	@ (8016ea0 <TIM_Base_SetConfig+0x154>)
 8016dda:	4293      	cmp	r3, r2
 8016ddc:	d00b      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	4a30      	ldr	r2, [pc, #192]	@ (8016ea4 <TIM_Base_SetConfig+0x158>)
 8016de2:	4293      	cmp	r3, r2
 8016de4:	d007      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	4a2f      	ldr	r2, [pc, #188]	@ (8016ea8 <TIM_Base_SetConfig+0x15c>)
 8016dea:	4293      	cmp	r3, r2
 8016dec:	d003      	beq.n	8016df6 <TIM_Base_SetConfig+0xaa>
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	4a2e      	ldr	r2, [pc, #184]	@ (8016eac <TIM_Base_SetConfig+0x160>)
 8016df2:	4293      	cmp	r3, r2
 8016df4:	d108      	bne.n	8016e08 <TIM_Base_SetConfig+0xbc>
 8016df6:	68fb      	ldr	r3, [r7, #12]
 8016df8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8016dfc:	60fb      	str	r3, [r7, #12]
 8016dfe:	683b      	ldr	r3, [r7, #0]
 8016e00:	68db      	ldr	r3, [r3, #12]
 8016e02:	68fa      	ldr	r2, [r7, #12]
 8016e04:	4313      	orrs	r3, r2
 8016e06:	60fb      	str	r3, [r7, #12]
 8016e08:	68fb      	ldr	r3, [r7, #12]
 8016e0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8016e0e:	683b      	ldr	r3, [r7, #0]
 8016e10:	695b      	ldr	r3, [r3, #20]
 8016e12:	4313      	orrs	r3, r2
 8016e14:	60fb      	str	r3, [r7, #12]
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	68fa      	ldr	r2, [r7, #12]
 8016e1a:	601a      	str	r2, [r3, #0]
 8016e1c:	683b      	ldr	r3, [r7, #0]
 8016e1e:	689a      	ldr	r2, [r3, #8]
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	62da      	str	r2, [r3, #44]	@ 0x2c
 8016e24:	683b      	ldr	r3, [r7, #0]
 8016e26:	681a      	ldr	r2, [r3, #0]
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	629a      	str	r2, [r3, #40]	@ 0x28
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	4a16      	ldr	r2, [pc, #88]	@ (8016e88 <TIM_Base_SetConfig+0x13c>)
 8016e30:	4293      	cmp	r3, r2
 8016e32:	d00f      	beq.n	8016e54 <TIM_Base_SetConfig+0x108>
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	4a18      	ldr	r2, [pc, #96]	@ (8016e98 <TIM_Base_SetConfig+0x14c>)
 8016e38:	4293      	cmp	r3, r2
 8016e3a:	d00b      	beq.n	8016e54 <TIM_Base_SetConfig+0x108>
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	4a17      	ldr	r2, [pc, #92]	@ (8016e9c <TIM_Base_SetConfig+0x150>)
 8016e40:	4293      	cmp	r3, r2
 8016e42:	d007      	beq.n	8016e54 <TIM_Base_SetConfig+0x108>
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	4a16      	ldr	r2, [pc, #88]	@ (8016ea0 <TIM_Base_SetConfig+0x154>)
 8016e48:	4293      	cmp	r3, r2
 8016e4a:	d003      	beq.n	8016e54 <TIM_Base_SetConfig+0x108>
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	4a15      	ldr	r2, [pc, #84]	@ (8016ea4 <TIM_Base_SetConfig+0x158>)
 8016e50:	4293      	cmp	r3, r2
 8016e52:	d103      	bne.n	8016e5c <TIM_Base_SetConfig+0x110>
 8016e54:	683b      	ldr	r3, [r7, #0]
 8016e56:	691a      	ldr	r2, [r3, #16]
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	2201      	movs	r2, #1
 8016e60:	615a      	str	r2, [r3, #20]
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	691b      	ldr	r3, [r3, #16]
 8016e66:	f003 0301 	and.w	r3, r3, #1
 8016e6a:	2b01      	cmp	r3, #1
 8016e6c:	d105      	bne.n	8016e7a <TIM_Base_SetConfig+0x12e>
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	691b      	ldr	r3, [r3, #16]
 8016e72:	f023 0201 	bic.w	r2, r3, #1
 8016e76:	687b      	ldr	r3, [r7, #4]
 8016e78:	611a      	str	r2, [r3, #16]
 8016e7a:	bf00      	nop
 8016e7c:	3714      	adds	r7, #20
 8016e7e:	46bd      	mov	sp, r7
 8016e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e84:	4770      	bx	lr
 8016e86:	bf00      	nop
 8016e88:	40010000 	.word	0x40010000
 8016e8c:	40000400 	.word	0x40000400
 8016e90:	40000800 	.word	0x40000800
 8016e94:	40000c00 	.word	0x40000c00
 8016e98:	40010400 	.word	0x40010400
 8016e9c:	40014000 	.word	0x40014000
 8016ea0:	40014400 	.word	0x40014400
 8016ea4:	40014800 	.word	0x40014800
 8016ea8:	4000e000 	.word	0x4000e000
 8016eac:	4000e400 	.word	0x4000e400

08016eb0 <TIM_OC1_SetConfig>:
 8016eb0:	b480      	push	{r7}
 8016eb2:	b087      	sub	sp, #28
 8016eb4:	af00      	add	r7, sp, #0
 8016eb6:	6078      	str	r0, [r7, #4]
 8016eb8:	6039      	str	r1, [r7, #0]
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	6a1b      	ldr	r3, [r3, #32]
 8016ebe:	617b      	str	r3, [r7, #20]
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	6a1b      	ldr	r3, [r3, #32]
 8016ec4:	f023 0201 	bic.w	r2, r3, #1
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	621a      	str	r2, [r3, #32]
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	685b      	ldr	r3, [r3, #4]
 8016ed0:	613b      	str	r3, [r7, #16]
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	699b      	ldr	r3, [r3, #24]
 8016ed6:	60fb      	str	r3, [r7, #12]
 8016ed8:	68fa      	ldr	r2, [r7, #12]
 8016eda:	4b37      	ldr	r3, [pc, #220]	@ (8016fb8 <TIM_OC1_SetConfig+0x108>)
 8016edc:	4013      	ands	r3, r2
 8016ede:	60fb      	str	r3, [r7, #12]
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	f023 0303 	bic.w	r3, r3, #3
 8016ee6:	60fb      	str	r3, [r7, #12]
 8016ee8:	683b      	ldr	r3, [r7, #0]
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	68fa      	ldr	r2, [r7, #12]
 8016eee:	4313      	orrs	r3, r2
 8016ef0:	60fb      	str	r3, [r7, #12]
 8016ef2:	697b      	ldr	r3, [r7, #20]
 8016ef4:	f023 0302 	bic.w	r3, r3, #2
 8016ef8:	617b      	str	r3, [r7, #20]
 8016efa:	683b      	ldr	r3, [r7, #0]
 8016efc:	689b      	ldr	r3, [r3, #8]
 8016efe:	697a      	ldr	r2, [r7, #20]
 8016f00:	4313      	orrs	r3, r2
 8016f02:	617b      	str	r3, [r7, #20]
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	4a2d      	ldr	r2, [pc, #180]	@ (8016fbc <TIM_OC1_SetConfig+0x10c>)
 8016f08:	4293      	cmp	r3, r2
 8016f0a:	d00f      	beq.n	8016f2c <TIM_OC1_SetConfig+0x7c>
 8016f0c:	687b      	ldr	r3, [r7, #4]
 8016f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8016fc0 <TIM_OC1_SetConfig+0x110>)
 8016f10:	4293      	cmp	r3, r2
 8016f12:	d00b      	beq.n	8016f2c <TIM_OC1_SetConfig+0x7c>
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	4a2b      	ldr	r2, [pc, #172]	@ (8016fc4 <TIM_OC1_SetConfig+0x114>)
 8016f18:	4293      	cmp	r3, r2
 8016f1a:	d007      	beq.n	8016f2c <TIM_OC1_SetConfig+0x7c>
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8016fc8 <TIM_OC1_SetConfig+0x118>)
 8016f20:	4293      	cmp	r3, r2
 8016f22:	d003      	beq.n	8016f2c <TIM_OC1_SetConfig+0x7c>
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	4a29      	ldr	r2, [pc, #164]	@ (8016fcc <TIM_OC1_SetConfig+0x11c>)
 8016f28:	4293      	cmp	r3, r2
 8016f2a:	d10c      	bne.n	8016f46 <TIM_OC1_SetConfig+0x96>
 8016f2c:	697b      	ldr	r3, [r7, #20]
 8016f2e:	f023 0308 	bic.w	r3, r3, #8
 8016f32:	617b      	str	r3, [r7, #20]
 8016f34:	683b      	ldr	r3, [r7, #0]
 8016f36:	68db      	ldr	r3, [r3, #12]
 8016f38:	697a      	ldr	r2, [r7, #20]
 8016f3a:	4313      	orrs	r3, r2
 8016f3c:	617b      	str	r3, [r7, #20]
 8016f3e:	697b      	ldr	r3, [r7, #20]
 8016f40:	f023 0304 	bic.w	r3, r3, #4
 8016f44:	617b      	str	r3, [r7, #20]
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	4a1c      	ldr	r2, [pc, #112]	@ (8016fbc <TIM_OC1_SetConfig+0x10c>)
 8016f4a:	4293      	cmp	r3, r2
 8016f4c:	d00f      	beq.n	8016f6e <TIM_OC1_SetConfig+0xbe>
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	4a1b      	ldr	r2, [pc, #108]	@ (8016fc0 <TIM_OC1_SetConfig+0x110>)
 8016f52:	4293      	cmp	r3, r2
 8016f54:	d00b      	beq.n	8016f6e <TIM_OC1_SetConfig+0xbe>
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	4a1a      	ldr	r2, [pc, #104]	@ (8016fc4 <TIM_OC1_SetConfig+0x114>)
 8016f5a:	4293      	cmp	r3, r2
 8016f5c:	d007      	beq.n	8016f6e <TIM_OC1_SetConfig+0xbe>
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	4a19      	ldr	r2, [pc, #100]	@ (8016fc8 <TIM_OC1_SetConfig+0x118>)
 8016f62:	4293      	cmp	r3, r2
 8016f64:	d003      	beq.n	8016f6e <TIM_OC1_SetConfig+0xbe>
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	4a18      	ldr	r2, [pc, #96]	@ (8016fcc <TIM_OC1_SetConfig+0x11c>)
 8016f6a:	4293      	cmp	r3, r2
 8016f6c:	d111      	bne.n	8016f92 <TIM_OC1_SetConfig+0xe2>
 8016f6e:	693b      	ldr	r3, [r7, #16]
 8016f70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8016f74:	613b      	str	r3, [r7, #16]
 8016f76:	693b      	ldr	r3, [r7, #16]
 8016f78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8016f7c:	613b      	str	r3, [r7, #16]
 8016f7e:	683b      	ldr	r3, [r7, #0]
 8016f80:	695b      	ldr	r3, [r3, #20]
 8016f82:	693a      	ldr	r2, [r7, #16]
 8016f84:	4313      	orrs	r3, r2
 8016f86:	613b      	str	r3, [r7, #16]
 8016f88:	683b      	ldr	r3, [r7, #0]
 8016f8a:	699b      	ldr	r3, [r3, #24]
 8016f8c:	693a      	ldr	r2, [r7, #16]
 8016f8e:	4313      	orrs	r3, r2
 8016f90:	613b      	str	r3, [r7, #16]
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	693a      	ldr	r2, [r7, #16]
 8016f96:	605a      	str	r2, [r3, #4]
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	68fa      	ldr	r2, [r7, #12]
 8016f9c:	619a      	str	r2, [r3, #24]
 8016f9e:	683b      	ldr	r3, [r7, #0]
 8016fa0:	685a      	ldr	r2, [r3, #4]
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	635a      	str	r2, [r3, #52]	@ 0x34
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	697a      	ldr	r2, [r7, #20]
 8016faa:	621a      	str	r2, [r3, #32]
 8016fac:	bf00      	nop
 8016fae:	371c      	adds	r7, #28
 8016fb0:	46bd      	mov	sp, r7
 8016fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fb6:	4770      	bx	lr
 8016fb8:	fffeff8f 	.word	0xfffeff8f
 8016fbc:	40010000 	.word	0x40010000
 8016fc0:	40010400 	.word	0x40010400
 8016fc4:	40014000 	.word	0x40014000
 8016fc8:	40014400 	.word	0x40014400
 8016fcc:	40014800 	.word	0x40014800

08016fd0 <TIM_OC2_SetConfig>:
 8016fd0:	b480      	push	{r7}
 8016fd2:	b087      	sub	sp, #28
 8016fd4:	af00      	add	r7, sp, #0
 8016fd6:	6078      	str	r0, [r7, #4]
 8016fd8:	6039      	str	r1, [r7, #0]
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	6a1b      	ldr	r3, [r3, #32]
 8016fde:	617b      	str	r3, [r7, #20]
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	6a1b      	ldr	r3, [r3, #32]
 8016fe4:	f023 0210 	bic.w	r2, r3, #16
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	621a      	str	r2, [r3, #32]
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	685b      	ldr	r3, [r3, #4]
 8016ff0:	613b      	str	r3, [r7, #16]
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	699b      	ldr	r3, [r3, #24]
 8016ff6:	60fb      	str	r3, [r7, #12]
 8016ff8:	68fa      	ldr	r2, [r7, #12]
 8016ffa:	4b34      	ldr	r3, [pc, #208]	@ (80170cc <TIM_OC2_SetConfig+0xfc>)
 8016ffc:	4013      	ands	r3, r2
 8016ffe:	60fb      	str	r3, [r7, #12]
 8017000:	68fb      	ldr	r3, [r7, #12]
 8017002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8017006:	60fb      	str	r3, [r7, #12]
 8017008:	683b      	ldr	r3, [r7, #0]
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	021b      	lsls	r3, r3, #8
 801700e:	68fa      	ldr	r2, [r7, #12]
 8017010:	4313      	orrs	r3, r2
 8017012:	60fb      	str	r3, [r7, #12]
 8017014:	697b      	ldr	r3, [r7, #20]
 8017016:	f023 0320 	bic.w	r3, r3, #32
 801701a:	617b      	str	r3, [r7, #20]
 801701c:	683b      	ldr	r3, [r7, #0]
 801701e:	689b      	ldr	r3, [r3, #8]
 8017020:	011b      	lsls	r3, r3, #4
 8017022:	697a      	ldr	r2, [r7, #20]
 8017024:	4313      	orrs	r3, r2
 8017026:	617b      	str	r3, [r7, #20]
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	4a29      	ldr	r2, [pc, #164]	@ (80170d0 <TIM_OC2_SetConfig+0x100>)
 801702c:	4293      	cmp	r3, r2
 801702e:	d003      	beq.n	8017038 <TIM_OC2_SetConfig+0x68>
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	4a28      	ldr	r2, [pc, #160]	@ (80170d4 <TIM_OC2_SetConfig+0x104>)
 8017034:	4293      	cmp	r3, r2
 8017036:	d10d      	bne.n	8017054 <TIM_OC2_SetConfig+0x84>
 8017038:	697b      	ldr	r3, [r7, #20]
 801703a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801703e:	617b      	str	r3, [r7, #20]
 8017040:	683b      	ldr	r3, [r7, #0]
 8017042:	68db      	ldr	r3, [r3, #12]
 8017044:	011b      	lsls	r3, r3, #4
 8017046:	697a      	ldr	r2, [r7, #20]
 8017048:	4313      	orrs	r3, r2
 801704a:	617b      	str	r3, [r7, #20]
 801704c:	697b      	ldr	r3, [r7, #20]
 801704e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017052:	617b      	str	r3, [r7, #20]
 8017054:	687b      	ldr	r3, [r7, #4]
 8017056:	4a1e      	ldr	r2, [pc, #120]	@ (80170d0 <TIM_OC2_SetConfig+0x100>)
 8017058:	4293      	cmp	r3, r2
 801705a:	d00f      	beq.n	801707c <TIM_OC2_SetConfig+0xac>
 801705c:	687b      	ldr	r3, [r7, #4]
 801705e:	4a1d      	ldr	r2, [pc, #116]	@ (80170d4 <TIM_OC2_SetConfig+0x104>)
 8017060:	4293      	cmp	r3, r2
 8017062:	d00b      	beq.n	801707c <TIM_OC2_SetConfig+0xac>
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	4a1c      	ldr	r2, [pc, #112]	@ (80170d8 <TIM_OC2_SetConfig+0x108>)
 8017068:	4293      	cmp	r3, r2
 801706a:	d007      	beq.n	801707c <TIM_OC2_SetConfig+0xac>
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	4a1b      	ldr	r2, [pc, #108]	@ (80170dc <TIM_OC2_SetConfig+0x10c>)
 8017070:	4293      	cmp	r3, r2
 8017072:	d003      	beq.n	801707c <TIM_OC2_SetConfig+0xac>
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	4a1a      	ldr	r2, [pc, #104]	@ (80170e0 <TIM_OC2_SetConfig+0x110>)
 8017078:	4293      	cmp	r3, r2
 801707a:	d113      	bne.n	80170a4 <TIM_OC2_SetConfig+0xd4>
 801707c:	693b      	ldr	r3, [r7, #16]
 801707e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8017082:	613b      	str	r3, [r7, #16]
 8017084:	693b      	ldr	r3, [r7, #16]
 8017086:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801708a:	613b      	str	r3, [r7, #16]
 801708c:	683b      	ldr	r3, [r7, #0]
 801708e:	695b      	ldr	r3, [r3, #20]
 8017090:	009b      	lsls	r3, r3, #2
 8017092:	693a      	ldr	r2, [r7, #16]
 8017094:	4313      	orrs	r3, r2
 8017096:	613b      	str	r3, [r7, #16]
 8017098:	683b      	ldr	r3, [r7, #0]
 801709a:	699b      	ldr	r3, [r3, #24]
 801709c:	009b      	lsls	r3, r3, #2
 801709e:	693a      	ldr	r2, [r7, #16]
 80170a0:	4313      	orrs	r3, r2
 80170a2:	613b      	str	r3, [r7, #16]
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	693a      	ldr	r2, [r7, #16]
 80170a8:	605a      	str	r2, [r3, #4]
 80170aa:	687b      	ldr	r3, [r7, #4]
 80170ac:	68fa      	ldr	r2, [r7, #12]
 80170ae:	619a      	str	r2, [r3, #24]
 80170b0:	683b      	ldr	r3, [r7, #0]
 80170b2:	685a      	ldr	r2, [r3, #4]
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	697a      	ldr	r2, [r7, #20]
 80170bc:	621a      	str	r2, [r3, #32]
 80170be:	bf00      	nop
 80170c0:	371c      	adds	r7, #28
 80170c2:	46bd      	mov	sp, r7
 80170c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170c8:	4770      	bx	lr
 80170ca:	bf00      	nop
 80170cc:	feff8fff 	.word	0xfeff8fff
 80170d0:	40010000 	.word	0x40010000
 80170d4:	40010400 	.word	0x40010400
 80170d8:	40014000 	.word	0x40014000
 80170dc:	40014400 	.word	0x40014400
 80170e0:	40014800 	.word	0x40014800

080170e4 <TIM_OC3_SetConfig>:
 80170e4:	b480      	push	{r7}
 80170e6:	b087      	sub	sp, #28
 80170e8:	af00      	add	r7, sp, #0
 80170ea:	6078      	str	r0, [r7, #4]
 80170ec:	6039      	str	r1, [r7, #0]
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	6a1b      	ldr	r3, [r3, #32]
 80170f2:	617b      	str	r3, [r7, #20]
 80170f4:	687b      	ldr	r3, [r7, #4]
 80170f6:	6a1b      	ldr	r3, [r3, #32]
 80170f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	621a      	str	r2, [r3, #32]
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	685b      	ldr	r3, [r3, #4]
 8017104:	613b      	str	r3, [r7, #16]
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	69db      	ldr	r3, [r3, #28]
 801710a:	60fb      	str	r3, [r7, #12]
 801710c:	68fa      	ldr	r2, [r7, #12]
 801710e:	4b33      	ldr	r3, [pc, #204]	@ (80171dc <TIM_OC3_SetConfig+0xf8>)
 8017110:	4013      	ands	r3, r2
 8017112:	60fb      	str	r3, [r7, #12]
 8017114:	68fb      	ldr	r3, [r7, #12]
 8017116:	f023 0303 	bic.w	r3, r3, #3
 801711a:	60fb      	str	r3, [r7, #12]
 801711c:	683b      	ldr	r3, [r7, #0]
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	68fa      	ldr	r2, [r7, #12]
 8017122:	4313      	orrs	r3, r2
 8017124:	60fb      	str	r3, [r7, #12]
 8017126:	697b      	ldr	r3, [r7, #20]
 8017128:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801712c:	617b      	str	r3, [r7, #20]
 801712e:	683b      	ldr	r3, [r7, #0]
 8017130:	689b      	ldr	r3, [r3, #8]
 8017132:	021b      	lsls	r3, r3, #8
 8017134:	697a      	ldr	r2, [r7, #20]
 8017136:	4313      	orrs	r3, r2
 8017138:	617b      	str	r3, [r7, #20]
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	4a28      	ldr	r2, [pc, #160]	@ (80171e0 <TIM_OC3_SetConfig+0xfc>)
 801713e:	4293      	cmp	r3, r2
 8017140:	d003      	beq.n	801714a <TIM_OC3_SetConfig+0x66>
 8017142:	687b      	ldr	r3, [r7, #4]
 8017144:	4a27      	ldr	r2, [pc, #156]	@ (80171e4 <TIM_OC3_SetConfig+0x100>)
 8017146:	4293      	cmp	r3, r2
 8017148:	d10d      	bne.n	8017166 <TIM_OC3_SetConfig+0x82>
 801714a:	697b      	ldr	r3, [r7, #20]
 801714c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017150:	617b      	str	r3, [r7, #20]
 8017152:	683b      	ldr	r3, [r7, #0]
 8017154:	68db      	ldr	r3, [r3, #12]
 8017156:	021b      	lsls	r3, r3, #8
 8017158:	697a      	ldr	r2, [r7, #20]
 801715a:	4313      	orrs	r3, r2
 801715c:	617b      	str	r3, [r7, #20]
 801715e:	697b      	ldr	r3, [r7, #20]
 8017160:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8017164:	617b      	str	r3, [r7, #20]
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	4a1d      	ldr	r2, [pc, #116]	@ (80171e0 <TIM_OC3_SetConfig+0xfc>)
 801716a:	4293      	cmp	r3, r2
 801716c:	d00f      	beq.n	801718e <TIM_OC3_SetConfig+0xaa>
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	4a1c      	ldr	r2, [pc, #112]	@ (80171e4 <TIM_OC3_SetConfig+0x100>)
 8017172:	4293      	cmp	r3, r2
 8017174:	d00b      	beq.n	801718e <TIM_OC3_SetConfig+0xaa>
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	4a1b      	ldr	r2, [pc, #108]	@ (80171e8 <TIM_OC3_SetConfig+0x104>)
 801717a:	4293      	cmp	r3, r2
 801717c:	d007      	beq.n	801718e <TIM_OC3_SetConfig+0xaa>
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	4a1a      	ldr	r2, [pc, #104]	@ (80171ec <TIM_OC3_SetConfig+0x108>)
 8017182:	4293      	cmp	r3, r2
 8017184:	d003      	beq.n	801718e <TIM_OC3_SetConfig+0xaa>
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	4a19      	ldr	r2, [pc, #100]	@ (80171f0 <TIM_OC3_SetConfig+0x10c>)
 801718a:	4293      	cmp	r3, r2
 801718c:	d113      	bne.n	80171b6 <TIM_OC3_SetConfig+0xd2>
 801718e:	693b      	ldr	r3, [r7, #16]
 8017190:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8017194:	613b      	str	r3, [r7, #16]
 8017196:	693b      	ldr	r3, [r7, #16]
 8017198:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801719c:	613b      	str	r3, [r7, #16]
 801719e:	683b      	ldr	r3, [r7, #0]
 80171a0:	695b      	ldr	r3, [r3, #20]
 80171a2:	011b      	lsls	r3, r3, #4
 80171a4:	693a      	ldr	r2, [r7, #16]
 80171a6:	4313      	orrs	r3, r2
 80171a8:	613b      	str	r3, [r7, #16]
 80171aa:	683b      	ldr	r3, [r7, #0]
 80171ac:	699b      	ldr	r3, [r3, #24]
 80171ae:	011b      	lsls	r3, r3, #4
 80171b0:	693a      	ldr	r2, [r7, #16]
 80171b2:	4313      	orrs	r3, r2
 80171b4:	613b      	str	r3, [r7, #16]
 80171b6:	687b      	ldr	r3, [r7, #4]
 80171b8:	693a      	ldr	r2, [r7, #16]
 80171ba:	605a      	str	r2, [r3, #4]
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	68fa      	ldr	r2, [r7, #12]
 80171c0:	61da      	str	r2, [r3, #28]
 80171c2:	683b      	ldr	r3, [r7, #0]
 80171c4:	685a      	ldr	r2, [r3, #4]
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	697a      	ldr	r2, [r7, #20]
 80171ce:	621a      	str	r2, [r3, #32]
 80171d0:	bf00      	nop
 80171d2:	371c      	adds	r7, #28
 80171d4:	46bd      	mov	sp, r7
 80171d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171da:	4770      	bx	lr
 80171dc:	fffeff8f 	.word	0xfffeff8f
 80171e0:	40010000 	.word	0x40010000
 80171e4:	40010400 	.word	0x40010400
 80171e8:	40014000 	.word	0x40014000
 80171ec:	40014400 	.word	0x40014400
 80171f0:	40014800 	.word	0x40014800

080171f4 <TIM_OC4_SetConfig>:
 80171f4:	b480      	push	{r7}
 80171f6:	b087      	sub	sp, #28
 80171f8:	af00      	add	r7, sp, #0
 80171fa:	6078      	str	r0, [r7, #4]
 80171fc:	6039      	str	r1, [r7, #0]
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	6a1b      	ldr	r3, [r3, #32]
 8017202:	613b      	str	r3, [r7, #16]
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	6a1b      	ldr	r3, [r3, #32]
 8017208:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	621a      	str	r2, [r3, #32]
 8017210:	687b      	ldr	r3, [r7, #4]
 8017212:	685b      	ldr	r3, [r3, #4]
 8017214:	617b      	str	r3, [r7, #20]
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	69db      	ldr	r3, [r3, #28]
 801721a:	60fb      	str	r3, [r7, #12]
 801721c:	68fa      	ldr	r2, [r7, #12]
 801721e:	4b24      	ldr	r3, [pc, #144]	@ (80172b0 <TIM_OC4_SetConfig+0xbc>)
 8017220:	4013      	ands	r3, r2
 8017222:	60fb      	str	r3, [r7, #12]
 8017224:	68fb      	ldr	r3, [r7, #12]
 8017226:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801722a:	60fb      	str	r3, [r7, #12]
 801722c:	683b      	ldr	r3, [r7, #0]
 801722e:	681b      	ldr	r3, [r3, #0]
 8017230:	021b      	lsls	r3, r3, #8
 8017232:	68fa      	ldr	r2, [r7, #12]
 8017234:	4313      	orrs	r3, r2
 8017236:	60fb      	str	r3, [r7, #12]
 8017238:	693b      	ldr	r3, [r7, #16]
 801723a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801723e:	613b      	str	r3, [r7, #16]
 8017240:	683b      	ldr	r3, [r7, #0]
 8017242:	689b      	ldr	r3, [r3, #8]
 8017244:	031b      	lsls	r3, r3, #12
 8017246:	693a      	ldr	r2, [r7, #16]
 8017248:	4313      	orrs	r3, r2
 801724a:	613b      	str	r3, [r7, #16]
 801724c:	687b      	ldr	r3, [r7, #4]
 801724e:	4a19      	ldr	r2, [pc, #100]	@ (80172b4 <TIM_OC4_SetConfig+0xc0>)
 8017250:	4293      	cmp	r3, r2
 8017252:	d00f      	beq.n	8017274 <TIM_OC4_SetConfig+0x80>
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	4a18      	ldr	r2, [pc, #96]	@ (80172b8 <TIM_OC4_SetConfig+0xc4>)
 8017258:	4293      	cmp	r3, r2
 801725a:	d00b      	beq.n	8017274 <TIM_OC4_SetConfig+0x80>
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	4a17      	ldr	r2, [pc, #92]	@ (80172bc <TIM_OC4_SetConfig+0xc8>)
 8017260:	4293      	cmp	r3, r2
 8017262:	d007      	beq.n	8017274 <TIM_OC4_SetConfig+0x80>
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	4a16      	ldr	r2, [pc, #88]	@ (80172c0 <TIM_OC4_SetConfig+0xcc>)
 8017268:	4293      	cmp	r3, r2
 801726a:	d003      	beq.n	8017274 <TIM_OC4_SetConfig+0x80>
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	4a15      	ldr	r2, [pc, #84]	@ (80172c4 <TIM_OC4_SetConfig+0xd0>)
 8017270:	4293      	cmp	r3, r2
 8017272:	d109      	bne.n	8017288 <TIM_OC4_SetConfig+0x94>
 8017274:	697b      	ldr	r3, [r7, #20]
 8017276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801727a:	617b      	str	r3, [r7, #20]
 801727c:	683b      	ldr	r3, [r7, #0]
 801727e:	695b      	ldr	r3, [r3, #20]
 8017280:	019b      	lsls	r3, r3, #6
 8017282:	697a      	ldr	r2, [r7, #20]
 8017284:	4313      	orrs	r3, r2
 8017286:	617b      	str	r3, [r7, #20]
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	697a      	ldr	r2, [r7, #20]
 801728c:	605a      	str	r2, [r3, #4]
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	68fa      	ldr	r2, [r7, #12]
 8017292:	61da      	str	r2, [r3, #28]
 8017294:	683b      	ldr	r3, [r7, #0]
 8017296:	685a      	ldr	r2, [r3, #4]
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	641a      	str	r2, [r3, #64]	@ 0x40
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	693a      	ldr	r2, [r7, #16]
 80172a0:	621a      	str	r2, [r3, #32]
 80172a2:	bf00      	nop
 80172a4:	371c      	adds	r7, #28
 80172a6:	46bd      	mov	sp, r7
 80172a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ac:	4770      	bx	lr
 80172ae:	bf00      	nop
 80172b0:	feff8fff 	.word	0xfeff8fff
 80172b4:	40010000 	.word	0x40010000
 80172b8:	40010400 	.word	0x40010400
 80172bc:	40014000 	.word	0x40014000
 80172c0:	40014400 	.word	0x40014400
 80172c4:	40014800 	.word	0x40014800

080172c8 <TIM_OC5_SetConfig>:
 80172c8:	b480      	push	{r7}
 80172ca:	b087      	sub	sp, #28
 80172cc:	af00      	add	r7, sp, #0
 80172ce:	6078      	str	r0, [r7, #4]
 80172d0:	6039      	str	r1, [r7, #0]
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	6a1b      	ldr	r3, [r3, #32]
 80172d6:	613b      	str	r3, [r7, #16]
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	6a1b      	ldr	r3, [r3, #32]
 80172dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	621a      	str	r2, [r3, #32]
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	685b      	ldr	r3, [r3, #4]
 80172e8:	617b      	str	r3, [r7, #20]
 80172ea:	687b      	ldr	r3, [r7, #4]
 80172ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80172ee:	60fb      	str	r3, [r7, #12]
 80172f0:	68fa      	ldr	r2, [r7, #12]
 80172f2:	4b21      	ldr	r3, [pc, #132]	@ (8017378 <TIM_OC5_SetConfig+0xb0>)
 80172f4:	4013      	ands	r3, r2
 80172f6:	60fb      	str	r3, [r7, #12]
 80172f8:	683b      	ldr	r3, [r7, #0]
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	68fa      	ldr	r2, [r7, #12]
 80172fe:	4313      	orrs	r3, r2
 8017300:	60fb      	str	r3, [r7, #12]
 8017302:	693b      	ldr	r3, [r7, #16]
 8017304:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8017308:	613b      	str	r3, [r7, #16]
 801730a:	683b      	ldr	r3, [r7, #0]
 801730c:	689b      	ldr	r3, [r3, #8]
 801730e:	041b      	lsls	r3, r3, #16
 8017310:	693a      	ldr	r2, [r7, #16]
 8017312:	4313      	orrs	r3, r2
 8017314:	613b      	str	r3, [r7, #16]
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	4a18      	ldr	r2, [pc, #96]	@ (801737c <TIM_OC5_SetConfig+0xb4>)
 801731a:	4293      	cmp	r3, r2
 801731c:	d00f      	beq.n	801733e <TIM_OC5_SetConfig+0x76>
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	4a17      	ldr	r2, [pc, #92]	@ (8017380 <TIM_OC5_SetConfig+0xb8>)
 8017322:	4293      	cmp	r3, r2
 8017324:	d00b      	beq.n	801733e <TIM_OC5_SetConfig+0x76>
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	4a16      	ldr	r2, [pc, #88]	@ (8017384 <TIM_OC5_SetConfig+0xbc>)
 801732a:	4293      	cmp	r3, r2
 801732c:	d007      	beq.n	801733e <TIM_OC5_SetConfig+0x76>
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	4a15      	ldr	r2, [pc, #84]	@ (8017388 <TIM_OC5_SetConfig+0xc0>)
 8017332:	4293      	cmp	r3, r2
 8017334:	d003      	beq.n	801733e <TIM_OC5_SetConfig+0x76>
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	4a14      	ldr	r2, [pc, #80]	@ (801738c <TIM_OC5_SetConfig+0xc4>)
 801733a:	4293      	cmp	r3, r2
 801733c:	d109      	bne.n	8017352 <TIM_OC5_SetConfig+0x8a>
 801733e:	697b      	ldr	r3, [r7, #20]
 8017340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8017344:	617b      	str	r3, [r7, #20]
 8017346:	683b      	ldr	r3, [r7, #0]
 8017348:	695b      	ldr	r3, [r3, #20]
 801734a:	021b      	lsls	r3, r3, #8
 801734c:	697a      	ldr	r2, [r7, #20]
 801734e:	4313      	orrs	r3, r2
 8017350:	617b      	str	r3, [r7, #20]
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	697a      	ldr	r2, [r7, #20]
 8017356:	605a      	str	r2, [r3, #4]
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	68fa      	ldr	r2, [r7, #12]
 801735c:	655a      	str	r2, [r3, #84]	@ 0x54
 801735e:	683b      	ldr	r3, [r7, #0]
 8017360:	685a      	ldr	r2, [r3, #4]
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	659a      	str	r2, [r3, #88]	@ 0x58
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	693a      	ldr	r2, [r7, #16]
 801736a:	621a      	str	r2, [r3, #32]
 801736c:	bf00      	nop
 801736e:	371c      	adds	r7, #28
 8017370:	46bd      	mov	sp, r7
 8017372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017376:	4770      	bx	lr
 8017378:	fffeff8f 	.word	0xfffeff8f
 801737c:	40010000 	.word	0x40010000
 8017380:	40010400 	.word	0x40010400
 8017384:	40014000 	.word	0x40014000
 8017388:	40014400 	.word	0x40014400
 801738c:	40014800 	.word	0x40014800

08017390 <TIM_OC6_SetConfig>:
 8017390:	b480      	push	{r7}
 8017392:	b087      	sub	sp, #28
 8017394:	af00      	add	r7, sp, #0
 8017396:	6078      	str	r0, [r7, #4]
 8017398:	6039      	str	r1, [r7, #0]
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	6a1b      	ldr	r3, [r3, #32]
 801739e:	613b      	str	r3, [r7, #16]
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	6a1b      	ldr	r3, [r3, #32]
 80173a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	621a      	str	r2, [r3, #32]
 80173ac:	687b      	ldr	r3, [r7, #4]
 80173ae:	685b      	ldr	r3, [r3, #4]
 80173b0:	617b      	str	r3, [r7, #20]
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80173b6:	60fb      	str	r3, [r7, #12]
 80173b8:	68fa      	ldr	r2, [r7, #12]
 80173ba:	4b22      	ldr	r3, [pc, #136]	@ (8017444 <TIM_OC6_SetConfig+0xb4>)
 80173bc:	4013      	ands	r3, r2
 80173be:	60fb      	str	r3, [r7, #12]
 80173c0:	683b      	ldr	r3, [r7, #0]
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	021b      	lsls	r3, r3, #8
 80173c6:	68fa      	ldr	r2, [r7, #12]
 80173c8:	4313      	orrs	r3, r2
 80173ca:	60fb      	str	r3, [r7, #12]
 80173cc:	693b      	ldr	r3, [r7, #16]
 80173ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80173d2:	613b      	str	r3, [r7, #16]
 80173d4:	683b      	ldr	r3, [r7, #0]
 80173d6:	689b      	ldr	r3, [r3, #8]
 80173d8:	051b      	lsls	r3, r3, #20
 80173da:	693a      	ldr	r2, [r7, #16]
 80173dc:	4313      	orrs	r3, r2
 80173de:	613b      	str	r3, [r7, #16]
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	4a19      	ldr	r2, [pc, #100]	@ (8017448 <TIM_OC6_SetConfig+0xb8>)
 80173e4:	4293      	cmp	r3, r2
 80173e6:	d00f      	beq.n	8017408 <TIM_OC6_SetConfig+0x78>
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	4a18      	ldr	r2, [pc, #96]	@ (801744c <TIM_OC6_SetConfig+0xbc>)
 80173ec:	4293      	cmp	r3, r2
 80173ee:	d00b      	beq.n	8017408 <TIM_OC6_SetConfig+0x78>
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	4a17      	ldr	r2, [pc, #92]	@ (8017450 <TIM_OC6_SetConfig+0xc0>)
 80173f4:	4293      	cmp	r3, r2
 80173f6:	d007      	beq.n	8017408 <TIM_OC6_SetConfig+0x78>
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	4a16      	ldr	r2, [pc, #88]	@ (8017454 <TIM_OC6_SetConfig+0xc4>)
 80173fc:	4293      	cmp	r3, r2
 80173fe:	d003      	beq.n	8017408 <TIM_OC6_SetConfig+0x78>
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	4a15      	ldr	r2, [pc, #84]	@ (8017458 <TIM_OC6_SetConfig+0xc8>)
 8017404:	4293      	cmp	r3, r2
 8017406:	d109      	bne.n	801741c <TIM_OC6_SetConfig+0x8c>
 8017408:	697b      	ldr	r3, [r7, #20]
 801740a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801740e:	617b      	str	r3, [r7, #20]
 8017410:	683b      	ldr	r3, [r7, #0]
 8017412:	695b      	ldr	r3, [r3, #20]
 8017414:	029b      	lsls	r3, r3, #10
 8017416:	697a      	ldr	r2, [r7, #20]
 8017418:	4313      	orrs	r3, r2
 801741a:	617b      	str	r3, [r7, #20]
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	697a      	ldr	r2, [r7, #20]
 8017420:	605a      	str	r2, [r3, #4]
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	68fa      	ldr	r2, [r7, #12]
 8017426:	655a      	str	r2, [r3, #84]	@ 0x54
 8017428:	683b      	ldr	r3, [r7, #0]
 801742a:	685a      	ldr	r2, [r3, #4]
 801742c:	687b      	ldr	r3, [r7, #4]
 801742e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	693a      	ldr	r2, [r7, #16]
 8017434:	621a      	str	r2, [r3, #32]
 8017436:	bf00      	nop
 8017438:	371c      	adds	r7, #28
 801743a:	46bd      	mov	sp, r7
 801743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017440:	4770      	bx	lr
 8017442:	bf00      	nop
 8017444:	feff8fff 	.word	0xfeff8fff
 8017448:	40010000 	.word	0x40010000
 801744c:	40010400 	.word	0x40010400
 8017450:	40014000 	.word	0x40014000
 8017454:	40014400 	.word	0x40014400
 8017458:	40014800 	.word	0x40014800

0801745c <TIM_TI1_SetConfig>:
 801745c:	b480      	push	{r7}
 801745e:	b087      	sub	sp, #28
 8017460:	af00      	add	r7, sp, #0
 8017462:	60f8      	str	r0, [r7, #12]
 8017464:	60b9      	str	r1, [r7, #8]
 8017466:	607a      	str	r2, [r7, #4]
 8017468:	603b      	str	r3, [r7, #0]
 801746a:	68fb      	ldr	r3, [r7, #12]
 801746c:	6a1b      	ldr	r3, [r3, #32]
 801746e:	613b      	str	r3, [r7, #16]
 8017470:	68fb      	ldr	r3, [r7, #12]
 8017472:	6a1b      	ldr	r3, [r3, #32]
 8017474:	f023 0201 	bic.w	r2, r3, #1
 8017478:	68fb      	ldr	r3, [r7, #12]
 801747a:	621a      	str	r2, [r3, #32]
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	699b      	ldr	r3, [r3, #24]
 8017480:	617b      	str	r3, [r7, #20]
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	4a2c      	ldr	r2, [pc, #176]	@ (8017538 <TIM_TI1_SetConfig+0xdc>)
 8017486:	4293      	cmp	r3, r2
 8017488:	d023      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017490:	d01f      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	4a29      	ldr	r2, [pc, #164]	@ (801753c <TIM_TI1_SetConfig+0xe0>)
 8017496:	4293      	cmp	r3, r2
 8017498:	d01b      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 801749a:	68fb      	ldr	r3, [r7, #12]
 801749c:	4a28      	ldr	r2, [pc, #160]	@ (8017540 <TIM_TI1_SetConfig+0xe4>)
 801749e:	4293      	cmp	r3, r2
 80174a0:	d017      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 80174a2:	68fb      	ldr	r3, [r7, #12]
 80174a4:	4a27      	ldr	r2, [pc, #156]	@ (8017544 <TIM_TI1_SetConfig+0xe8>)
 80174a6:	4293      	cmp	r3, r2
 80174a8:	d013      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 80174aa:	68fb      	ldr	r3, [r7, #12]
 80174ac:	4a26      	ldr	r2, [pc, #152]	@ (8017548 <TIM_TI1_SetConfig+0xec>)
 80174ae:	4293      	cmp	r3, r2
 80174b0:	d00f      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	4a25      	ldr	r2, [pc, #148]	@ (801754c <TIM_TI1_SetConfig+0xf0>)
 80174b6:	4293      	cmp	r3, r2
 80174b8:	d00b      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	4a24      	ldr	r2, [pc, #144]	@ (8017550 <TIM_TI1_SetConfig+0xf4>)
 80174be:	4293      	cmp	r3, r2
 80174c0:	d007      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 80174c2:	68fb      	ldr	r3, [r7, #12]
 80174c4:	4a23      	ldr	r2, [pc, #140]	@ (8017554 <TIM_TI1_SetConfig+0xf8>)
 80174c6:	4293      	cmp	r3, r2
 80174c8:	d003      	beq.n	80174d2 <TIM_TI1_SetConfig+0x76>
 80174ca:	68fb      	ldr	r3, [r7, #12]
 80174cc:	4a22      	ldr	r2, [pc, #136]	@ (8017558 <TIM_TI1_SetConfig+0xfc>)
 80174ce:	4293      	cmp	r3, r2
 80174d0:	d101      	bne.n	80174d6 <TIM_TI1_SetConfig+0x7a>
 80174d2:	2301      	movs	r3, #1
 80174d4:	e000      	b.n	80174d8 <TIM_TI1_SetConfig+0x7c>
 80174d6:	2300      	movs	r3, #0
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d008      	beq.n	80174ee <TIM_TI1_SetConfig+0x92>
 80174dc:	697b      	ldr	r3, [r7, #20]
 80174de:	f023 0303 	bic.w	r3, r3, #3
 80174e2:	617b      	str	r3, [r7, #20]
 80174e4:	697a      	ldr	r2, [r7, #20]
 80174e6:	687b      	ldr	r3, [r7, #4]
 80174e8:	4313      	orrs	r3, r2
 80174ea:	617b      	str	r3, [r7, #20]
 80174ec:	e003      	b.n	80174f6 <TIM_TI1_SetConfig+0x9a>
 80174ee:	697b      	ldr	r3, [r7, #20]
 80174f0:	f043 0301 	orr.w	r3, r3, #1
 80174f4:	617b      	str	r3, [r7, #20]
 80174f6:	697b      	ldr	r3, [r7, #20]
 80174f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80174fc:	617b      	str	r3, [r7, #20]
 80174fe:	683b      	ldr	r3, [r7, #0]
 8017500:	011b      	lsls	r3, r3, #4
 8017502:	b2db      	uxtb	r3, r3
 8017504:	697a      	ldr	r2, [r7, #20]
 8017506:	4313      	orrs	r3, r2
 8017508:	617b      	str	r3, [r7, #20]
 801750a:	693b      	ldr	r3, [r7, #16]
 801750c:	f023 030a 	bic.w	r3, r3, #10
 8017510:	613b      	str	r3, [r7, #16]
 8017512:	68bb      	ldr	r3, [r7, #8]
 8017514:	f003 030a 	and.w	r3, r3, #10
 8017518:	693a      	ldr	r2, [r7, #16]
 801751a:	4313      	orrs	r3, r2
 801751c:	613b      	str	r3, [r7, #16]
 801751e:	68fb      	ldr	r3, [r7, #12]
 8017520:	697a      	ldr	r2, [r7, #20]
 8017522:	619a      	str	r2, [r3, #24]
 8017524:	68fb      	ldr	r3, [r7, #12]
 8017526:	693a      	ldr	r2, [r7, #16]
 8017528:	621a      	str	r2, [r3, #32]
 801752a:	bf00      	nop
 801752c:	371c      	adds	r7, #28
 801752e:	46bd      	mov	sp, r7
 8017530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017534:	4770      	bx	lr
 8017536:	bf00      	nop
 8017538:	40010000 	.word	0x40010000
 801753c:	40000400 	.word	0x40000400
 8017540:	40000800 	.word	0x40000800
 8017544:	40000c00 	.word	0x40000c00
 8017548:	40010400 	.word	0x40010400
 801754c:	40001800 	.word	0x40001800
 8017550:	40014000 	.word	0x40014000
 8017554:	4000e000 	.word	0x4000e000
 8017558:	4000e400 	.word	0x4000e400

0801755c <TIM_TI1_ConfigInputStage>:
 801755c:	b480      	push	{r7}
 801755e:	b087      	sub	sp, #28
 8017560:	af00      	add	r7, sp, #0
 8017562:	60f8      	str	r0, [r7, #12]
 8017564:	60b9      	str	r1, [r7, #8]
 8017566:	607a      	str	r2, [r7, #4]
 8017568:	68fb      	ldr	r3, [r7, #12]
 801756a:	6a1b      	ldr	r3, [r3, #32]
 801756c:	617b      	str	r3, [r7, #20]
 801756e:	68fb      	ldr	r3, [r7, #12]
 8017570:	6a1b      	ldr	r3, [r3, #32]
 8017572:	f023 0201 	bic.w	r2, r3, #1
 8017576:	68fb      	ldr	r3, [r7, #12]
 8017578:	621a      	str	r2, [r3, #32]
 801757a:	68fb      	ldr	r3, [r7, #12]
 801757c:	699b      	ldr	r3, [r3, #24]
 801757e:	613b      	str	r3, [r7, #16]
 8017580:	693b      	ldr	r3, [r7, #16]
 8017582:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8017586:	613b      	str	r3, [r7, #16]
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	011b      	lsls	r3, r3, #4
 801758c:	693a      	ldr	r2, [r7, #16]
 801758e:	4313      	orrs	r3, r2
 8017590:	613b      	str	r3, [r7, #16]
 8017592:	697b      	ldr	r3, [r7, #20]
 8017594:	f023 030a 	bic.w	r3, r3, #10
 8017598:	617b      	str	r3, [r7, #20]
 801759a:	697a      	ldr	r2, [r7, #20]
 801759c:	68bb      	ldr	r3, [r7, #8]
 801759e:	4313      	orrs	r3, r2
 80175a0:	617b      	str	r3, [r7, #20]
 80175a2:	68fb      	ldr	r3, [r7, #12]
 80175a4:	693a      	ldr	r2, [r7, #16]
 80175a6:	619a      	str	r2, [r3, #24]
 80175a8:	68fb      	ldr	r3, [r7, #12]
 80175aa:	697a      	ldr	r2, [r7, #20]
 80175ac:	621a      	str	r2, [r3, #32]
 80175ae:	bf00      	nop
 80175b0:	371c      	adds	r7, #28
 80175b2:	46bd      	mov	sp, r7
 80175b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b8:	4770      	bx	lr

080175ba <TIM_TI2_SetConfig>:
 80175ba:	b480      	push	{r7}
 80175bc:	b087      	sub	sp, #28
 80175be:	af00      	add	r7, sp, #0
 80175c0:	60f8      	str	r0, [r7, #12]
 80175c2:	60b9      	str	r1, [r7, #8]
 80175c4:	607a      	str	r2, [r7, #4]
 80175c6:	603b      	str	r3, [r7, #0]
 80175c8:	68fb      	ldr	r3, [r7, #12]
 80175ca:	6a1b      	ldr	r3, [r3, #32]
 80175cc:	617b      	str	r3, [r7, #20]
 80175ce:	68fb      	ldr	r3, [r7, #12]
 80175d0:	6a1b      	ldr	r3, [r3, #32]
 80175d2:	f023 0210 	bic.w	r2, r3, #16
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	621a      	str	r2, [r3, #32]
 80175da:	68fb      	ldr	r3, [r7, #12]
 80175dc:	699b      	ldr	r3, [r3, #24]
 80175de:	613b      	str	r3, [r7, #16]
 80175e0:	693b      	ldr	r3, [r7, #16]
 80175e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80175e6:	613b      	str	r3, [r7, #16]
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	021b      	lsls	r3, r3, #8
 80175ec:	693a      	ldr	r2, [r7, #16]
 80175ee:	4313      	orrs	r3, r2
 80175f0:	613b      	str	r3, [r7, #16]
 80175f2:	693b      	ldr	r3, [r7, #16]
 80175f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80175f8:	613b      	str	r3, [r7, #16]
 80175fa:	683b      	ldr	r3, [r7, #0]
 80175fc:	031b      	lsls	r3, r3, #12
 80175fe:	b29b      	uxth	r3, r3
 8017600:	693a      	ldr	r2, [r7, #16]
 8017602:	4313      	orrs	r3, r2
 8017604:	613b      	str	r3, [r7, #16]
 8017606:	697b      	ldr	r3, [r7, #20]
 8017608:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801760c:	617b      	str	r3, [r7, #20]
 801760e:	68bb      	ldr	r3, [r7, #8]
 8017610:	011b      	lsls	r3, r3, #4
 8017612:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8017616:	697a      	ldr	r2, [r7, #20]
 8017618:	4313      	orrs	r3, r2
 801761a:	617b      	str	r3, [r7, #20]
 801761c:	68fb      	ldr	r3, [r7, #12]
 801761e:	693a      	ldr	r2, [r7, #16]
 8017620:	619a      	str	r2, [r3, #24]
 8017622:	68fb      	ldr	r3, [r7, #12]
 8017624:	697a      	ldr	r2, [r7, #20]
 8017626:	621a      	str	r2, [r3, #32]
 8017628:	bf00      	nop
 801762a:	371c      	adds	r7, #28
 801762c:	46bd      	mov	sp, r7
 801762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017632:	4770      	bx	lr

08017634 <TIM_TI2_ConfigInputStage>:
 8017634:	b480      	push	{r7}
 8017636:	b087      	sub	sp, #28
 8017638:	af00      	add	r7, sp, #0
 801763a:	60f8      	str	r0, [r7, #12]
 801763c:	60b9      	str	r1, [r7, #8]
 801763e:	607a      	str	r2, [r7, #4]
 8017640:	68fb      	ldr	r3, [r7, #12]
 8017642:	6a1b      	ldr	r3, [r3, #32]
 8017644:	617b      	str	r3, [r7, #20]
 8017646:	68fb      	ldr	r3, [r7, #12]
 8017648:	6a1b      	ldr	r3, [r3, #32]
 801764a:	f023 0210 	bic.w	r2, r3, #16
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	621a      	str	r2, [r3, #32]
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	699b      	ldr	r3, [r3, #24]
 8017656:	613b      	str	r3, [r7, #16]
 8017658:	693b      	ldr	r3, [r7, #16]
 801765a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801765e:	613b      	str	r3, [r7, #16]
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	031b      	lsls	r3, r3, #12
 8017664:	693a      	ldr	r2, [r7, #16]
 8017666:	4313      	orrs	r3, r2
 8017668:	613b      	str	r3, [r7, #16]
 801766a:	697b      	ldr	r3, [r7, #20]
 801766c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8017670:	617b      	str	r3, [r7, #20]
 8017672:	68bb      	ldr	r3, [r7, #8]
 8017674:	011b      	lsls	r3, r3, #4
 8017676:	697a      	ldr	r2, [r7, #20]
 8017678:	4313      	orrs	r3, r2
 801767a:	617b      	str	r3, [r7, #20]
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	693a      	ldr	r2, [r7, #16]
 8017680:	619a      	str	r2, [r3, #24]
 8017682:	68fb      	ldr	r3, [r7, #12]
 8017684:	697a      	ldr	r2, [r7, #20]
 8017686:	621a      	str	r2, [r3, #32]
 8017688:	bf00      	nop
 801768a:	371c      	adds	r7, #28
 801768c:	46bd      	mov	sp, r7
 801768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017692:	4770      	bx	lr

08017694 <TIM_TI3_SetConfig>:
 8017694:	b480      	push	{r7}
 8017696:	b087      	sub	sp, #28
 8017698:	af00      	add	r7, sp, #0
 801769a:	60f8      	str	r0, [r7, #12]
 801769c:	60b9      	str	r1, [r7, #8]
 801769e:	607a      	str	r2, [r7, #4]
 80176a0:	603b      	str	r3, [r7, #0]
 80176a2:	68fb      	ldr	r3, [r7, #12]
 80176a4:	6a1b      	ldr	r3, [r3, #32]
 80176a6:	617b      	str	r3, [r7, #20]
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	6a1b      	ldr	r3, [r3, #32]
 80176ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	621a      	str	r2, [r3, #32]
 80176b4:	68fb      	ldr	r3, [r7, #12]
 80176b6:	69db      	ldr	r3, [r3, #28]
 80176b8:	613b      	str	r3, [r7, #16]
 80176ba:	693b      	ldr	r3, [r7, #16]
 80176bc:	f023 0303 	bic.w	r3, r3, #3
 80176c0:	613b      	str	r3, [r7, #16]
 80176c2:	693a      	ldr	r2, [r7, #16]
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	4313      	orrs	r3, r2
 80176c8:	613b      	str	r3, [r7, #16]
 80176ca:	693b      	ldr	r3, [r7, #16]
 80176cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80176d0:	613b      	str	r3, [r7, #16]
 80176d2:	683b      	ldr	r3, [r7, #0]
 80176d4:	011b      	lsls	r3, r3, #4
 80176d6:	b2db      	uxtb	r3, r3
 80176d8:	693a      	ldr	r2, [r7, #16]
 80176da:	4313      	orrs	r3, r2
 80176dc:	613b      	str	r3, [r7, #16]
 80176de:	697b      	ldr	r3, [r7, #20]
 80176e0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80176e4:	617b      	str	r3, [r7, #20]
 80176e6:	68bb      	ldr	r3, [r7, #8]
 80176e8:	021b      	lsls	r3, r3, #8
 80176ea:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80176ee:	697a      	ldr	r2, [r7, #20]
 80176f0:	4313      	orrs	r3, r2
 80176f2:	617b      	str	r3, [r7, #20]
 80176f4:	68fb      	ldr	r3, [r7, #12]
 80176f6:	693a      	ldr	r2, [r7, #16]
 80176f8:	61da      	str	r2, [r3, #28]
 80176fa:	68fb      	ldr	r3, [r7, #12]
 80176fc:	697a      	ldr	r2, [r7, #20]
 80176fe:	621a      	str	r2, [r3, #32]
 8017700:	bf00      	nop
 8017702:	371c      	adds	r7, #28
 8017704:	46bd      	mov	sp, r7
 8017706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801770a:	4770      	bx	lr

0801770c <TIM_TI4_SetConfig>:
 801770c:	b480      	push	{r7}
 801770e:	b087      	sub	sp, #28
 8017710:	af00      	add	r7, sp, #0
 8017712:	60f8      	str	r0, [r7, #12]
 8017714:	60b9      	str	r1, [r7, #8]
 8017716:	607a      	str	r2, [r7, #4]
 8017718:	603b      	str	r3, [r7, #0]
 801771a:	68fb      	ldr	r3, [r7, #12]
 801771c:	6a1b      	ldr	r3, [r3, #32]
 801771e:	617b      	str	r3, [r7, #20]
 8017720:	68fb      	ldr	r3, [r7, #12]
 8017722:	6a1b      	ldr	r3, [r3, #32]
 8017724:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8017728:	68fb      	ldr	r3, [r7, #12]
 801772a:	621a      	str	r2, [r3, #32]
 801772c:	68fb      	ldr	r3, [r7, #12]
 801772e:	69db      	ldr	r3, [r3, #28]
 8017730:	613b      	str	r3, [r7, #16]
 8017732:	693b      	ldr	r3, [r7, #16]
 8017734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8017738:	613b      	str	r3, [r7, #16]
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	021b      	lsls	r3, r3, #8
 801773e:	693a      	ldr	r2, [r7, #16]
 8017740:	4313      	orrs	r3, r2
 8017742:	613b      	str	r3, [r7, #16]
 8017744:	693b      	ldr	r3, [r7, #16]
 8017746:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801774a:	613b      	str	r3, [r7, #16]
 801774c:	683b      	ldr	r3, [r7, #0]
 801774e:	031b      	lsls	r3, r3, #12
 8017750:	b29b      	uxth	r3, r3
 8017752:	693a      	ldr	r2, [r7, #16]
 8017754:	4313      	orrs	r3, r2
 8017756:	613b      	str	r3, [r7, #16]
 8017758:	697b      	ldr	r3, [r7, #20]
 801775a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 801775e:	617b      	str	r3, [r7, #20]
 8017760:	68bb      	ldr	r3, [r7, #8]
 8017762:	031b      	lsls	r3, r3, #12
 8017764:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8017768:	697a      	ldr	r2, [r7, #20]
 801776a:	4313      	orrs	r3, r2
 801776c:	617b      	str	r3, [r7, #20]
 801776e:	68fb      	ldr	r3, [r7, #12]
 8017770:	693a      	ldr	r2, [r7, #16]
 8017772:	61da      	str	r2, [r3, #28]
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	697a      	ldr	r2, [r7, #20]
 8017778:	621a      	str	r2, [r3, #32]
 801777a:	bf00      	nop
 801777c:	371c      	adds	r7, #28
 801777e:	46bd      	mov	sp, r7
 8017780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017784:	4770      	bx	lr
	...

08017788 <TIM_ITRx_SetConfig>:
 8017788:	b480      	push	{r7}
 801778a:	b085      	sub	sp, #20
 801778c:	af00      	add	r7, sp, #0
 801778e:	6078      	str	r0, [r7, #4]
 8017790:	6039      	str	r1, [r7, #0]
 8017792:	687b      	ldr	r3, [r7, #4]
 8017794:	689b      	ldr	r3, [r3, #8]
 8017796:	60fb      	str	r3, [r7, #12]
 8017798:	68fa      	ldr	r2, [r7, #12]
 801779a:	4b09      	ldr	r3, [pc, #36]	@ (80177c0 <TIM_ITRx_SetConfig+0x38>)
 801779c:	4013      	ands	r3, r2
 801779e:	60fb      	str	r3, [r7, #12]
 80177a0:	683a      	ldr	r2, [r7, #0]
 80177a2:	68fb      	ldr	r3, [r7, #12]
 80177a4:	4313      	orrs	r3, r2
 80177a6:	f043 0307 	orr.w	r3, r3, #7
 80177aa:	60fb      	str	r3, [r7, #12]
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	68fa      	ldr	r2, [r7, #12]
 80177b0:	609a      	str	r2, [r3, #8]
 80177b2:	bf00      	nop
 80177b4:	3714      	adds	r7, #20
 80177b6:	46bd      	mov	sp, r7
 80177b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177bc:	4770      	bx	lr
 80177be:	bf00      	nop
 80177c0:	ffcfff8f 	.word	0xffcfff8f

080177c4 <TIM_ETR_SetConfig>:
 80177c4:	b480      	push	{r7}
 80177c6:	b087      	sub	sp, #28
 80177c8:	af00      	add	r7, sp, #0
 80177ca:	60f8      	str	r0, [r7, #12]
 80177cc:	60b9      	str	r1, [r7, #8]
 80177ce:	607a      	str	r2, [r7, #4]
 80177d0:	603b      	str	r3, [r7, #0]
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	689b      	ldr	r3, [r3, #8]
 80177d6:	617b      	str	r3, [r7, #20]
 80177d8:	697b      	ldr	r3, [r7, #20]
 80177da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80177de:	617b      	str	r3, [r7, #20]
 80177e0:	683b      	ldr	r3, [r7, #0]
 80177e2:	021a      	lsls	r2, r3, #8
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	431a      	orrs	r2, r3
 80177e8:	68bb      	ldr	r3, [r7, #8]
 80177ea:	4313      	orrs	r3, r2
 80177ec:	697a      	ldr	r2, [r7, #20]
 80177ee:	4313      	orrs	r3, r2
 80177f0:	617b      	str	r3, [r7, #20]
 80177f2:	68fb      	ldr	r3, [r7, #12]
 80177f4:	697a      	ldr	r2, [r7, #20]
 80177f6:	609a      	str	r2, [r3, #8]
 80177f8:	bf00      	nop
 80177fa:	371c      	adds	r7, #28
 80177fc:	46bd      	mov	sp, r7
 80177fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017802:	4770      	bx	lr

08017804 <TIM_CCxChannelCmd>:
 8017804:	b480      	push	{r7}
 8017806:	b087      	sub	sp, #28
 8017808:	af00      	add	r7, sp, #0
 801780a:	60f8      	str	r0, [r7, #12]
 801780c:	60b9      	str	r1, [r7, #8]
 801780e:	607a      	str	r2, [r7, #4]
 8017810:	68bb      	ldr	r3, [r7, #8]
 8017812:	f003 031f 	and.w	r3, r3, #31
 8017816:	2201      	movs	r2, #1
 8017818:	fa02 f303 	lsl.w	r3, r2, r3
 801781c:	617b      	str	r3, [r7, #20]
 801781e:	68fb      	ldr	r3, [r7, #12]
 8017820:	6a1a      	ldr	r2, [r3, #32]
 8017822:	697b      	ldr	r3, [r7, #20]
 8017824:	43db      	mvns	r3, r3
 8017826:	401a      	ands	r2, r3
 8017828:	68fb      	ldr	r3, [r7, #12]
 801782a:	621a      	str	r2, [r3, #32]
 801782c:	68fb      	ldr	r3, [r7, #12]
 801782e:	6a1a      	ldr	r2, [r3, #32]
 8017830:	68bb      	ldr	r3, [r7, #8]
 8017832:	f003 031f 	and.w	r3, r3, #31
 8017836:	6879      	ldr	r1, [r7, #4]
 8017838:	fa01 f303 	lsl.w	r3, r1, r3
 801783c:	431a      	orrs	r2, r3
 801783e:	68fb      	ldr	r3, [r7, #12]
 8017840:	621a      	str	r2, [r3, #32]
 8017842:	bf00      	nop
 8017844:	371c      	adds	r7, #28
 8017846:	46bd      	mov	sp, r7
 8017848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801784c:	4770      	bx	lr
	...

08017850 <HAL_TIMEx_MasterConfigSynchronization>:
 8017850:	b480      	push	{r7}
 8017852:	b085      	sub	sp, #20
 8017854:	af00      	add	r7, sp, #0
 8017856:	6078      	str	r0, [r7, #4]
 8017858:	6039      	str	r1, [r7, #0]
 801785a:	687b      	ldr	r3, [r7, #4]
 801785c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8017860:	2b01      	cmp	r3, #1
 8017862:	d101      	bne.n	8017868 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8017864:	2302      	movs	r3, #2
 8017866:	e077      	b.n	8017958 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	2201      	movs	r2, #1
 801786c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	2202      	movs	r2, #2
 8017874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8017878:	687b      	ldr	r3, [r7, #4]
 801787a:	681b      	ldr	r3, [r3, #0]
 801787c:	685b      	ldr	r3, [r3, #4]
 801787e:	60fb      	str	r3, [r7, #12]
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	681b      	ldr	r3, [r3, #0]
 8017884:	689b      	ldr	r3, [r3, #8]
 8017886:	60bb      	str	r3, [r7, #8]
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	681b      	ldr	r3, [r3, #0]
 801788c:	4a35      	ldr	r2, [pc, #212]	@ (8017964 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801788e:	4293      	cmp	r3, r2
 8017890:	d004      	beq.n	801789c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	681b      	ldr	r3, [r3, #0]
 8017896:	4a34      	ldr	r2, [pc, #208]	@ (8017968 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8017898:	4293      	cmp	r3, r2
 801789a:	d108      	bne.n	80178ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 801789c:	68fb      	ldr	r3, [r7, #12]
 801789e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80178a2:	60fb      	str	r3, [r7, #12]
 80178a4:	683b      	ldr	r3, [r7, #0]
 80178a6:	685b      	ldr	r3, [r3, #4]
 80178a8:	68fa      	ldr	r2, [r7, #12]
 80178aa:	4313      	orrs	r3, r2
 80178ac:	60fb      	str	r3, [r7, #12]
 80178ae:	68fb      	ldr	r3, [r7, #12]
 80178b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80178b4:	60fb      	str	r3, [r7, #12]
 80178b6:	683b      	ldr	r3, [r7, #0]
 80178b8:	681b      	ldr	r3, [r3, #0]
 80178ba:	68fa      	ldr	r2, [r7, #12]
 80178bc:	4313      	orrs	r3, r2
 80178be:	60fb      	str	r3, [r7, #12]
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	681b      	ldr	r3, [r3, #0]
 80178c4:	68fa      	ldr	r2, [r7, #12]
 80178c6:	605a      	str	r2, [r3, #4]
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	681b      	ldr	r3, [r3, #0]
 80178cc:	4a25      	ldr	r2, [pc, #148]	@ (8017964 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80178ce:	4293      	cmp	r3, r2
 80178d0:	d02c      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80178d2:	687b      	ldr	r3, [r7, #4]
 80178d4:	681b      	ldr	r3, [r3, #0]
 80178d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80178da:	d027      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	4a22      	ldr	r2, [pc, #136]	@ (801796c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80178e2:	4293      	cmp	r3, r2
 80178e4:	d022      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	681b      	ldr	r3, [r3, #0]
 80178ea:	4a21      	ldr	r2, [pc, #132]	@ (8017970 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80178ec:	4293      	cmp	r3, r2
 80178ee:	d01d      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80178f0:	687b      	ldr	r3, [r7, #4]
 80178f2:	681b      	ldr	r3, [r3, #0]
 80178f4:	4a1f      	ldr	r2, [pc, #124]	@ (8017974 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80178f6:	4293      	cmp	r3, r2
 80178f8:	d018      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80178fa:	687b      	ldr	r3, [r7, #4]
 80178fc:	681b      	ldr	r3, [r3, #0]
 80178fe:	4a1a      	ldr	r2, [pc, #104]	@ (8017968 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8017900:	4293      	cmp	r3, r2
 8017902:	d013      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8017904:	687b      	ldr	r3, [r7, #4]
 8017906:	681b      	ldr	r3, [r3, #0]
 8017908:	4a1b      	ldr	r2, [pc, #108]	@ (8017978 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 801790a:	4293      	cmp	r3, r2
 801790c:	d00e      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	681b      	ldr	r3, [r3, #0]
 8017912:	4a1a      	ldr	r2, [pc, #104]	@ (801797c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8017914:	4293      	cmp	r3, r2
 8017916:	d009      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	681b      	ldr	r3, [r3, #0]
 801791c:	4a18      	ldr	r2, [pc, #96]	@ (8017980 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801791e:	4293      	cmp	r3, r2
 8017920:	d004      	beq.n	801792c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	681b      	ldr	r3, [r3, #0]
 8017926:	4a17      	ldr	r2, [pc, #92]	@ (8017984 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8017928:	4293      	cmp	r3, r2
 801792a:	d10c      	bne.n	8017946 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
 801792c:	68bb      	ldr	r3, [r7, #8]
 801792e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8017932:	60bb      	str	r3, [r7, #8]
 8017934:	683b      	ldr	r3, [r7, #0]
 8017936:	689b      	ldr	r3, [r3, #8]
 8017938:	68ba      	ldr	r2, [r7, #8]
 801793a:	4313      	orrs	r3, r2
 801793c:	60bb      	str	r3, [r7, #8]
 801793e:	687b      	ldr	r3, [r7, #4]
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	68ba      	ldr	r2, [r7, #8]
 8017944:	609a      	str	r2, [r3, #8]
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	2201      	movs	r2, #1
 801794a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	2200      	movs	r2, #0
 8017952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8017956:	2300      	movs	r3, #0
 8017958:	4618      	mov	r0, r3
 801795a:	3714      	adds	r7, #20
 801795c:	46bd      	mov	sp, r7
 801795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017962:	4770      	bx	lr
 8017964:	40010000 	.word	0x40010000
 8017968:	40010400 	.word	0x40010400
 801796c:	40000400 	.word	0x40000400
 8017970:	40000800 	.word	0x40000800
 8017974:	40000c00 	.word	0x40000c00
 8017978:	40001800 	.word	0x40001800
 801797c:	40014000 	.word	0x40014000
 8017980:	4000e000 	.word	0x4000e000
 8017984:	4000e400 	.word	0x4000e400

08017988 <HAL_TIMEx_ConfigBreakDeadTime>:
 8017988:	b480      	push	{r7}
 801798a:	b085      	sub	sp, #20
 801798c:	af00      	add	r7, sp, #0
 801798e:	6078      	str	r0, [r7, #4]
 8017990:	6039      	str	r1, [r7, #0]
 8017992:	2300      	movs	r3, #0
 8017994:	60fb      	str	r3, [r7, #12]
 8017996:	687b      	ldr	r3, [r7, #4]
 8017998:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801799c:	2b01      	cmp	r3, #1
 801799e:	d101      	bne.n	80179a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80179a0:	2302      	movs	r3, #2
 80179a2:	e073      	b.n	8017a8c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	2201      	movs	r2, #1
 80179a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80179ac:	68fb      	ldr	r3, [r7, #12]
 80179ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80179b2:	683b      	ldr	r3, [r7, #0]
 80179b4:	68db      	ldr	r3, [r3, #12]
 80179b6:	4313      	orrs	r3, r2
 80179b8:	60fb      	str	r3, [r7, #12]
 80179ba:	68fb      	ldr	r3, [r7, #12]
 80179bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80179c0:	683b      	ldr	r3, [r7, #0]
 80179c2:	689b      	ldr	r3, [r3, #8]
 80179c4:	4313      	orrs	r3, r2
 80179c6:	60fb      	str	r3, [r7, #12]
 80179c8:	68fb      	ldr	r3, [r7, #12]
 80179ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80179ce:	683b      	ldr	r3, [r7, #0]
 80179d0:	685b      	ldr	r3, [r3, #4]
 80179d2:	4313      	orrs	r3, r2
 80179d4:	60fb      	str	r3, [r7, #12]
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80179dc:	683b      	ldr	r3, [r7, #0]
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	4313      	orrs	r3, r2
 80179e2:	60fb      	str	r3, [r7, #12]
 80179e4:	68fb      	ldr	r3, [r7, #12]
 80179e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80179ea:	683b      	ldr	r3, [r7, #0]
 80179ec:	691b      	ldr	r3, [r3, #16]
 80179ee:	4313      	orrs	r3, r2
 80179f0:	60fb      	str	r3, [r7, #12]
 80179f2:	68fb      	ldr	r3, [r7, #12]
 80179f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80179f8:	683b      	ldr	r3, [r7, #0]
 80179fa:	695b      	ldr	r3, [r3, #20]
 80179fc:	4313      	orrs	r3, r2
 80179fe:	60fb      	str	r3, [r7, #12]
 8017a00:	68fb      	ldr	r3, [r7, #12]
 8017a02:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8017a06:	683b      	ldr	r3, [r7, #0]
 8017a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017a0a:	4313      	orrs	r3, r2
 8017a0c:	60fb      	str	r3, [r7, #12]
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8017a14:	683b      	ldr	r3, [r7, #0]
 8017a16:	699b      	ldr	r3, [r3, #24]
 8017a18:	041b      	lsls	r3, r3, #16
 8017a1a:	4313      	orrs	r3, r2
 8017a1c:	60fb      	str	r3, [r7, #12]
 8017a1e:	68fb      	ldr	r3, [r7, #12]
 8017a20:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8017a24:	683b      	ldr	r3, [r7, #0]
 8017a26:	69db      	ldr	r3, [r3, #28]
 8017a28:	4313      	orrs	r3, r2
 8017a2a:	60fb      	str	r3, [r7, #12]
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	681b      	ldr	r3, [r3, #0]
 8017a30:	4a19      	ldr	r2, [pc, #100]	@ (8017a98 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8017a32:	4293      	cmp	r3, r2
 8017a34:	d004      	beq.n	8017a40 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	681b      	ldr	r3, [r3, #0]
 8017a3a:	4a18      	ldr	r2, [pc, #96]	@ (8017a9c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8017a3c:	4293      	cmp	r3, r2
 8017a3e:	d11c      	bne.n	8017a7a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8017a40:	68fb      	ldr	r3, [r7, #12]
 8017a42:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8017a46:	683b      	ldr	r3, [r7, #0]
 8017a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a4a:	051b      	lsls	r3, r3, #20
 8017a4c:	4313      	orrs	r3, r2
 8017a4e:	60fb      	str	r3, [r7, #12]
 8017a50:	68fb      	ldr	r3, [r7, #12]
 8017a52:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8017a56:	683b      	ldr	r3, [r7, #0]
 8017a58:	6a1b      	ldr	r3, [r3, #32]
 8017a5a:	4313      	orrs	r3, r2
 8017a5c:	60fb      	str	r3, [r7, #12]
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8017a64:	683b      	ldr	r3, [r7, #0]
 8017a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a68:	4313      	orrs	r3, r2
 8017a6a:	60fb      	str	r3, [r7, #12]
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8017a72:	683b      	ldr	r3, [r7, #0]
 8017a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a76:	4313      	orrs	r3, r2
 8017a78:	60fb      	str	r3, [r7, #12]
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	681b      	ldr	r3, [r3, #0]
 8017a7e:	68fa      	ldr	r2, [r7, #12]
 8017a80:	645a      	str	r2, [r3, #68]	@ 0x44
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	2200      	movs	r2, #0
 8017a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8017a8a:	2300      	movs	r3, #0
 8017a8c:	4618      	mov	r0, r3
 8017a8e:	3714      	adds	r7, #20
 8017a90:	46bd      	mov	sp, r7
 8017a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a96:	4770      	bx	lr
 8017a98:	40010000 	.word	0x40010000
 8017a9c:	40010400 	.word	0x40010400

08017aa0 <HAL_TIMEx_CommutCallback>:
 8017aa0:	b480      	push	{r7}
 8017aa2:	b083      	sub	sp, #12
 8017aa4:	af00      	add	r7, sp, #0
 8017aa6:	6078      	str	r0, [r7, #4]
 8017aa8:	bf00      	nop
 8017aaa:	370c      	adds	r7, #12
 8017aac:	46bd      	mov	sp, r7
 8017aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab2:	4770      	bx	lr

08017ab4 <HAL_TIMEx_BreakCallback>:
 8017ab4:	b480      	push	{r7}
 8017ab6:	b083      	sub	sp, #12
 8017ab8:	af00      	add	r7, sp, #0
 8017aba:	6078      	str	r0, [r7, #4]
 8017abc:	bf00      	nop
 8017abe:	370c      	adds	r7, #12
 8017ac0:	46bd      	mov	sp, r7
 8017ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ac6:	4770      	bx	lr

08017ac8 <HAL_TIMEx_Break2Callback>:
 8017ac8:	b480      	push	{r7}
 8017aca:	b083      	sub	sp, #12
 8017acc:	af00      	add	r7, sp, #0
 8017ace:	6078      	str	r0, [r7, #4]
 8017ad0:	bf00      	nop
 8017ad2:	370c      	adds	r7, #12
 8017ad4:	46bd      	mov	sp, r7
 8017ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ada:	4770      	bx	lr

08017adc <HAL_UART_Init>:
 8017adc:	b580      	push	{r7, lr}
 8017ade:	b082      	sub	sp, #8
 8017ae0:	af00      	add	r7, sp, #0
 8017ae2:	6078      	str	r0, [r7, #4]
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d101      	bne.n	8017aee <HAL_UART_Init+0x12>
 8017aea:	2301      	movs	r3, #1
 8017aec:	e042      	b.n	8017b74 <HAL_UART_Init+0x98>
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017af4:	2b00      	cmp	r3, #0
 8017af6:	d106      	bne.n	8017b06 <HAL_UART_Init+0x2a>
 8017af8:	687b      	ldr	r3, [r7, #4]
 8017afa:	2200      	movs	r2, #0
 8017afc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 8017b00:	6878      	ldr	r0, [r7, #4]
 8017b02:	f7f1 fa01 	bl	8008f08 <HAL_UART_MspInit>
 8017b06:	687b      	ldr	r3, [r7, #4]
 8017b08:	2224      	movs	r2, #36	@ 0x24
 8017b0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	681b      	ldr	r3, [r3, #0]
 8017b12:	681a      	ldr	r2, [r3, #0]
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	681b      	ldr	r3, [r3, #0]
 8017b18:	f022 0201 	bic.w	r2, r2, #1
 8017b1c:	601a      	str	r2, [r3, #0]
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	d002      	beq.n	8017b2c <HAL_UART_Init+0x50>
 8017b26:	6878      	ldr	r0, [r7, #4]
 8017b28:	f001 fbdc 	bl	80192e4 <UART_AdvFeatureConfig>
 8017b2c:	6878      	ldr	r0, [r7, #4]
 8017b2e:	f000 fd6d 	bl	801860c <UART_SetConfig>
 8017b32:	4603      	mov	r3, r0
 8017b34:	2b01      	cmp	r3, #1
 8017b36:	d101      	bne.n	8017b3c <HAL_UART_Init+0x60>
 8017b38:	2301      	movs	r3, #1
 8017b3a:	e01b      	b.n	8017b74 <HAL_UART_Init+0x98>
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	685a      	ldr	r2, [r3, #4]
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	681b      	ldr	r3, [r3, #0]
 8017b46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8017b4a:	605a      	str	r2, [r3, #4]
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	681b      	ldr	r3, [r3, #0]
 8017b50:	689a      	ldr	r2, [r3, #8]
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	681b      	ldr	r3, [r3, #0]
 8017b56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8017b5a:	609a      	str	r2, [r3, #8]
 8017b5c:	687b      	ldr	r3, [r7, #4]
 8017b5e:	681b      	ldr	r3, [r3, #0]
 8017b60:	681a      	ldr	r2, [r3, #0]
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	681b      	ldr	r3, [r3, #0]
 8017b66:	f042 0201 	orr.w	r2, r2, #1
 8017b6a:	601a      	str	r2, [r3, #0]
 8017b6c:	6878      	ldr	r0, [r7, #4]
 8017b6e:	f001 fc5b 	bl	8019428 <UART_CheckIdleState>
 8017b72:	4603      	mov	r3, r0
 8017b74:	4618      	mov	r0, r3
 8017b76:	3708      	adds	r7, #8
 8017b78:	46bd      	mov	sp, r7
 8017b7a:	bd80      	pop	{r7, pc}

08017b7c <HAL_UART_Transmit>:
 8017b7c:	b580      	push	{r7, lr}
 8017b7e:	b08a      	sub	sp, #40	@ 0x28
 8017b80:	af02      	add	r7, sp, #8
 8017b82:	60f8      	str	r0, [r7, #12]
 8017b84:	60b9      	str	r1, [r7, #8]
 8017b86:	603b      	str	r3, [r7, #0]
 8017b88:	4613      	mov	r3, r2
 8017b8a:	80fb      	strh	r3, [r7, #6]
 8017b8c:	68fb      	ldr	r3, [r7, #12]
 8017b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017b92:	2b20      	cmp	r3, #32
 8017b94:	d17b      	bne.n	8017c8e <HAL_UART_Transmit+0x112>
 8017b96:	68bb      	ldr	r3, [r7, #8]
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	d002      	beq.n	8017ba2 <HAL_UART_Transmit+0x26>
 8017b9c:	88fb      	ldrh	r3, [r7, #6]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d101      	bne.n	8017ba6 <HAL_UART_Transmit+0x2a>
 8017ba2:	2301      	movs	r3, #1
 8017ba4:	e074      	b.n	8017c90 <HAL_UART_Transmit+0x114>
 8017ba6:	68fb      	ldr	r3, [r7, #12]
 8017ba8:	2200      	movs	r2, #0
 8017baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017bae:	68fb      	ldr	r3, [r7, #12]
 8017bb0:	2221      	movs	r2, #33	@ 0x21
 8017bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8017bb6:	f7f1 fac9 	bl	800914c <HAL_GetTick>
 8017bba:	6178      	str	r0, [r7, #20]
 8017bbc:	68fb      	ldr	r3, [r7, #12]
 8017bbe:	88fa      	ldrh	r2, [r7, #6]
 8017bc0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8017bc4:	68fb      	ldr	r3, [r7, #12]
 8017bc6:	88fa      	ldrh	r2, [r7, #6]
 8017bc8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8017bcc:	68fb      	ldr	r3, [r7, #12]
 8017bce:	689b      	ldr	r3, [r3, #8]
 8017bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017bd4:	d108      	bne.n	8017be8 <HAL_UART_Transmit+0x6c>
 8017bd6:	68fb      	ldr	r3, [r7, #12]
 8017bd8:	691b      	ldr	r3, [r3, #16]
 8017bda:	2b00      	cmp	r3, #0
 8017bdc:	d104      	bne.n	8017be8 <HAL_UART_Transmit+0x6c>
 8017bde:	2300      	movs	r3, #0
 8017be0:	61fb      	str	r3, [r7, #28]
 8017be2:	68bb      	ldr	r3, [r7, #8]
 8017be4:	61bb      	str	r3, [r7, #24]
 8017be6:	e003      	b.n	8017bf0 <HAL_UART_Transmit+0x74>
 8017be8:	68bb      	ldr	r3, [r7, #8]
 8017bea:	61fb      	str	r3, [r7, #28]
 8017bec:	2300      	movs	r3, #0
 8017bee:	61bb      	str	r3, [r7, #24]
 8017bf0:	e030      	b.n	8017c54 <HAL_UART_Transmit+0xd8>
 8017bf2:	683b      	ldr	r3, [r7, #0]
 8017bf4:	9300      	str	r3, [sp, #0]
 8017bf6:	697b      	ldr	r3, [r7, #20]
 8017bf8:	2200      	movs	r2, #0
 8017bfa:	2180      	movs	r1, #128	@ 0x80
 8017bfc:	68f8      	ldr	r0, [r7, #12]
 8017bfe:	f001 fcbd 	bl	801957c <UART_WaitOnFlagUntilTimeout>
 8017c02:	4603      	mov	r3, r0
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	d005      	beq.n	8017c14 <HAL_UART_Transmit+0x98>
 8017c08:	68fb      	ldr	r3, [r7, #12]
 8017c0a:	2220      	movs	r2, #32
 8017c0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8017c10:	2303      	movs	r3, #3
 8017c12:	e03d      	b.n	8017c90 <HAL_UART_Transmit+0x114>
 8017c14:	69fb      	ldr	r3, [r7, #28]
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	d10b      	bne.n	8017c32 <HAL_UART_Transmit+0xb6>
 8017c1a:	69bb      	ldr	r3, [r7, #24]
 8017c1c:	881b      	ldrh	r3, [r3, #0]
 8017c1e:	461a      	mov	r2, r3
 8017c20:	68fb      	ldr	r3, [r7, #12]
 8017c22:	681b      	ldr	r3, [r3, #0]
 8017c24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8017c28:	629a      	str	r2, [r3, #40]	@ 0x28
 8017c2a:	69bb      	ldr	r3, [r7, #24]
 8017c2c:	3302      	adds	r3, #2
 8017c2e:	61bb      	str	r3, [r7, #24]
 8017c30:	e007      	b.n	8017c42 <HAL_UART_Transmit+0xc6>
 8017c32:	69fb      	ldr	r3, [r7, #28]
 8017c34:	781a      	ldrb	r2, [r3, #0]
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	681b      	ldr	r3, [r3, #0]
 8017c3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8017c3c:	69fb      	ldr	r3, [r7, #28]
 8017c3e:	3301      	adds	r3, #1
 8017c40:	61fb      	str	r3, [r7, #28]
 8017c42:	68fb      	ldr	r3, [r7, #12]
 8017c44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8017c48:	b29b      	uxth	r3, r3
 8017c4a:	3b01      	subs	r3, #1
 8017c4c:	b29a      	uxth	r2, r3
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8017c54:	68fb      	ldr	r3, [r7, #12]
 8017c56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8017c5a:	b29b      	uxth	r3, r3
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d1c8      	bne.n	8017bf2 <HAL_UART_Transmit+0x76>
 8017c60:	683b      	ldr	r3, [r7, #0]
 8017c62:	9300      	str	r3, [sp, #0]
 8017c64:	697b      	ldr	r3, [r7, #20]
 8017c66:	2200      	movs	r2, #0
 8017c68:	2140      	movs	r1, #64	@ 0x40
 8017c6a:	68f8      	ldr	r0, [r7, #12]
 8017c6c:	f001 fc86 	bl	801957c <UART_WaitOnFlagUntilTimeout>
 8017c70:	4603      	mov	r3, r0
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	d005      	beq.n	8017c82 <HAL_UART_Transmit+0x106>
 8017c76:	68fb      	ldr	r3, [r7, #12]
 8017c78:	2220      	movs	r2, #32
 8017c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8017c7e:	2303      	movs	r3, #3
 8017c80:	e006      	b.n	8017c90 <HAL_UART_Transmit+0x114>
 8017c82:	68fb      	ldr	r3, [r7, #12]
 8017c84:	2220      	movs	r2, #32
 8017c86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8017c8a:	2300      	movs	r3, #0
 8017c8c:	e000      	b.n	8017c90 <HAL_UART_Transmit+0x114>
 8017c8e:	2302      	movs	r3, #2
 8017c90:	4618      	mov	r0, r3
 8017c92:	3720      	adds	r7, #32
 8017c94:	46bd      	mov	sp, r7
 8017c96:	bd80      	pop	{r7, pc}

08017c98 <HAL_UART_Transmit_IT>:
 8017c98:	b480      	push	{r7}
 8017c9a:	b091      	sub	sp, #68	@ 0x44
 8017c9c:	af00      	add	r7, sp, #0
 8017c9e:	60f8      	str	r0, [r7, #12]
 8017ca0:	60b9      	str	r1, [r7, #8]
 8017ca2:	4613      	mov	r3, r2
 8017ca4:	80fb      	strh	r3, [r7, #6]
 8017ca6:	68fb      	ldr	r3, [r7, #12]
 8017ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017cac:	2b20      	cmp	r3, #32
 8017cae:	d178      	bne.n	8017da2 <HAL_UART_Transmit_IT+0x10a>
 8017cb0:	68bb      	ldr	r3, [r7, #8]
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d002      	beq.n	8017cbc <HAL_UART_Transmit_IT+0x24>
 8017cb6:	88fb      	ldrh	r3, [r7, #6]
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	d101      	bne.n	8017cc0 <HAL_UART_Transmit_IT+0x28>
 8017cbc:	2301      	movs	r3, #1
 8017cbe:	e071      	b.n	8017da4 <HAL_UART_Transmit_IT+0x10c>
 8017cc0:	68fb      	ldr	r3, [r7, #12]
 8017cc2:	68ba      	ldr	r2, [r7, #8]
 8017cc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8017cc6:	68fb      	ldr	r3, [r7, #12]
 8017cc8:	88fa      	ldrh	r2, [r7, #6]
 8017cca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8017cce:	68fb      	ldr	r3, [r7, #12]
 8017cd0:	88fa      	ldrh	r2, [r7, #6]
 8017cd2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8017cd6:	68fb      	ldr	r3, [r7, #12]
 8017cd8:	2200      	movs	r2, #0
 8017cda:	679a      	str	r2, [r3, #120]	@ 0x78
 8017cdc:	68fb      	ldr	r3, [r7, #12]
 8017cde:	2200      	movs	r2, #0
 8017ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017ce4:	68fb      	ldr	r3, [r7, #12]
 8017ce6:	2221      	movs	r2, #33	@ 0x21
 8017ce8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8017cec:	68fb      	ldr	r3, [r7, #12]
 8017cee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017cf4:	d12a      	bne.n	8017d4c <HAL_UART_Transmit_IT+0xb4>
 8017cf6:	68fb      	ldr	r3, [r7, #12]
 8017cf8:	689b      	ldr	r3, [r3, #8]
 8017cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017cfe:	d107      	bne.n	8017d10 <HAL_UART_Transmit_IT+0x78>
 8017d00:	68fb      	ldr	r3, [r7, #12]
 8017d02:	691b      	ldr	r3, [r3, #16]
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d103      	bne.n	8017d10 <HAL_UART_Transmit_IT+0x78>
 8017d08:	68fb      	ldr	r3, [r7, #12]
 8017d0a:	4a29      	ldr	r2, [pc, #164]	@ (8017db0 <HAL_UART_Transmit_IT+0x118>)
 8017d0c:	679a      	str	r2, [r3, #120]	@ 0x78
 8017d0e:	e002      	b.n	8017d16 <HAL_UART_Transmit_IT+0x7e>
 8017d10:	68fb      	ldr	r3, [r7, #12]
 8017d12:	4a28      	ldr	r2, [pc, #160]	@ (8017db4 <HAL_UART_Transmit_IT+0x11c>)
 8017d14:	679a      	str	r2, [r3, #120]	@ 0x78
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	681b      	ldr	r3, [r3, #0]
 8017d1a:	3308      	adds	r3, #8
 8017d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d20:	e853 3f00 	ldrex	r3, [r3]
 8017d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8017d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d28:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017d2e:	68fb      	ldr	r3, [r7, #12]
 8017d30:	681b      	ldr	r3, [r3, #0]
 8017d32:	3308      	adds	r3, #8
 8017d34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017d36:	637a      	str	r2, [r7, #52]	@ 0x34
 8017d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8017d3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017d3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017d3e:	e841 2300 	strex	r3, r2, [r1]
 8017d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	d1e5      	bne.n	8017d16 <HAL_UART_Transmit_IT+0x7e>
 8017d4a:	e028      	b.n	8017d9e <HAL_UART_Transmit_IT+0x106>
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	689b      	ldr	r3, [r3, #8]
 8017d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017d54:	d107      	bne.n	8017d66 <HAL_UART_Transmit_IT+0xce>
 8017d56:	68fb      	ldr	r3, [r7, #12]
 8017d58:	691b      	ldr	r3, [r3, #16]
 8017d5a:	2b00      	cmp	r3, #0
 8017d5c:	d103      	bne.n	8017d66 <HAL_UART_Transmit_IT+0xce>
 8017d5e:	68fb      	ldr	r3, [r7, #12]
 8017d60:	4a15      	ldr	r2, [pc, #84]	@ (8017db8 <HAL_UART_Transmit_IT+0x120>)
 8017d62:	679a      	str	r2, [r3, #120]	@ 0x78
 8017d64:	e002      	b.n	8017d6c <HAL_UART_Transmit_IT+0xd4>
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	4a14      	ldr	r2, [pc, #80]	@ (8017dbc <HAL_UART_Transmit_IT+0x124>)
 8017d6a:	679a      	str	r2, [r3, #120]	@ 0x78
 8017d6c:	68fb      	ldr	r3, [r7, #12]
 8017d6e:	681b      	ldr	r3, [r3, #0]
 8017d70:	617b      	str	r3, [r7, #20]
 8017d72:	697b      	ldr	r3, [r7, #20]
 8017d74:	e853 3f00 	ldrex	r3, [r3]
 8017d78:	613b      	str	r3, [r7, #16]
 8017d7a:	693b      	ldr	r3, [r7, #16]
 8017d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017d82:	68fb      	ldr	r3, [r7, #12]
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	461a      	mov	r2, r3
 8017d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017d8a:	623b      	str	r3, [r7, #32]
 8017d8c:	61fa      	str	r2, [r7, #28]
 8017d8e:	69f9      	ldr	r1, [r7, #28]
 8017d90:	6a3a      	ldr	r2, [r7, #32]
 8017d92:	e841 2300 	strex	r3, r2, [r1]
 8017d96:	61bb      	str	r3, [r7, #24]
 8017d98:	69bb      	ldr	r3, [r7, #24]
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	d1e6      	bne.n	8017d6c <HAL_UART_Transmit_IT+0xd4>
 8017d9e:	2300      	movs	r3, #0
 8017da0:	e000      	b.n	8017da4 <HAL_UART_Transmit_IT+0x10c>
 8017da2:	2302      	movs	r3, #2
 8017da4:	4618      	mov	r0, r3
 8017da6:	3744      	adds	r7, #68	@ 0x44
 8017da8:	46bd      	mov	sp, r7
 8017daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dae:	4770      	bx	lr
 8017db0:	08019bef 	.word	0x08019bef
 8017db4:	08019b0f 	.word	0x08019b0f
 8017db8:	08019a4d 	.word	0x08019a4d
 8017dbc:	08019995 	.word	0x08019995

08017dc0 <HAL_UART_Receive_IT>:
 8017dc0:	b580      	push	{r7, lr}
 8017dc2:	b08a      	sub	sp, #40	@ 0x28
 8017dc4:	af00      	add	r7, sp, #0
 8017dc6:	60f8      	str	r0, [r7, #12]
 8017dc8:	60b9      	str	r1, [r7, #8]
 8017dca:	4613      	mov	r3, r2
 8017dcc:	80fb      	strh	r3, [r7, #6]
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017dd4:	2b20      	cmp	r3, #32
 8017dd6:	d137      	bne.n	8017e48 <HAL_UART_Receive_IT+0x88>
 8017dd8:	68bb      	ldr	r3, [r7, #8]
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	d002      	beq.n	8017de4 <HAL_UART_Receive_IT+0x24>
 8017dde:	88fb      	ldrh	r3, [r7, #6]
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	d101      	bne.n	8017de8 <HAL_UART_Receive_IT+0x28>
 8017de4:	2301      	movs	r3, #1
 8017de6:	e030      	b.n	8017e4a <HAL_UART_Receive_IT+0x8a>
 8017de8:	68fb      	ldr	r3, [r7, #12]
 8017dea:	2200      	movs	r2, #0
 8017dec:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017dee:	68fb      	ldr	r3, [r7, #12]
 8017df0:	681b      	ldr	r3, [r3, #0]
 8017df2:	4a18      	ldr	r2, [pc, #96]	@ (8017e54 <HAL_UART_Receive_IT+0x94>)
 8017df4:	4293      	cmp	r3, r2
 8017df6:	d01f      	beq.n	8017e38 <HAL_UART_Receive_IT+0x78>
 8017df8:	68fb      	ldr	r3, [r7, #12]
 8017dfa:	681b      	ldr	r3, [r3, #0]
 8017dfc:	685b      	ldr	r3, [r3, #4]
 8017dfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	d018      	beq.n	8017e38 <HAL_UART_Receive_IT+0x78>
 8017e06:	68fb      	ldr	r3, [r7, #12]
 8017e08:	681b      	ldr	r3, [r3, #0]
 8017e0a:	617b      	str	r3, [r7, #20]
 8017e0c:	697b      	ldr	r3, [r7, #20]
 8017e0e:	e853 3f00 	ldrex	r3, [r3]
 8017e12:	613b      	str	r3, [r7, #16]
 8017e14:	693b      	ldr	r3, [r7, #16]
 8017e16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8017e1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e1c:	68fb      	ldr	r3, [r7, #12]
 8017e1e:	681b      	ldr	r3, [r3, #0]
 8017e20:	461a      	mov	r2, r3
 8017e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e24:	623b      	str	r3, [r7, #32]
 8017e26:	61fa      	str	r2, [r7, #28]
 8017e28:	69f9      	ldr	r1, [r7, #28]
 8017e2a:	6a3a      	ldr	r2, [r7, #32]
 8017e2c:	e841 2300 	strex	r3, r2, [r1]
 8017e30:	61bb      	str	r3, [r7, #24]
 8017e32:	69bb      	ldr	r3, [r7, #24]
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	d1e6      	bne.n	8017e06 <HAL_UART_Receive_IT+0x46>
 8017e38:	88fb      	ldrh	r3, [r7, #6]
 8017e3a:	461a      	mov	r2, r3
 8017e3c:	68b9      	ldr	r1, [r7, #8]
 8017e3e:	68f8      	ldr	r0, [r7, #12]
 8017e40:	f001 fc0a 	bl	8019658 <UART_Start_Receive_IT>
 8017e44:	4603      	mov	r3, r0
 8017e46:	e000      	b.n	8017e4a <HAL_UART_Receive_IT+0x8a>
 8017e48:	2302      	movs	r3, #2
 8017e4a:	4618      	mov	r0, r3
 8017e4c:	3728      	adds	r7, #40	@ 0x28
 8017e4e:	46bd      	mov	sp, r7
 8017e50:	bd80      	pop	{r7, pc}
 8017e52:	bf00      	nop
 8017e54:	58000c00 	.word	0x58000c00

08017e58 <HAL_UART_IRQHandler>:
 8017e58:	b580      	push	{r7, lr}
 8017e5a:	b0ba      	sub	sp, #232	@ 0xe8
 8017e5c:	af00      	add	r7, sp, #0
 8017e5e:	6078      	str	r0, [r7, #4]
 8017e60:	687b      	ldr	r3, [r7, #4]
 8017e62:	681b      	ldr	r3, [r3, #0]
 8017e64:	69db      	ldr	r3, [r3, #28]
 8017e66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	681b      	ldr	r3, [r3, #0]
 8017e6e:	681b      	ldr	r3, [r3, #0]
 8017e70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8017e74:	687b      	ldr	r3, [r7, #4]
 8017e76:	681b      	ldr	r3, [r3, #0]
 8017e78:	689b      	ldr	r3, [r3, #8]
 8017e7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8017e7e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8017e82:	f640 030f 	movw	r3, #2063	@ 0x80f
 8017e86:	4013      	ands	r3, r2
 8017e88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8017e8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d11b      	bne.n	8017ecc <HAL_UART_IRQHandler+0x74>
 8017e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017e98:	f003 0320 	and.w	r3, r3, #32
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d015      	beq.n	8017ecc <HAL_UART_IRQHandler+0x74>
 8017ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8017ea4:	f003 0320 	and.w	r3, r3, #32
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d105      	bne.n	8017eb8 <HAL_UART_IRQHandler+0x60>
 8017eac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8017eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	d009      	beq.n	8017ecc <HAL_UART_IRQHandler+0x74>
 8017eb8:	687b      	ldr	r3, [r7, #4]
 8017eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	f000 8377 	beq.w	80185b0 <HAL_UART_IRQHandler+0x758>
 8017ec2:	687b      	ldr	r3, [r7, #4]
 8017ec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ec6:	6878      	ldr	r0, [r7, #4]
 8017ec8:	4798      	blx	r3
 8017eca:	e371      	b.n	80185b0 <HAL_UART_IRQHandler+0x758>
 8017ecc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	f000 8123 	beq.w	801811c <HAL_UART_IRQHandler+0x2c4>
 8017ed6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8017eda:	4b8d      	ldr	r3, [pc, #564]	@ (8018110 <HAL_UART_IRQHandler+0x2b8>)
 8017edc:	4013      	ands	r3, r2
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	d106      	bne.n	8017ef0 <HAL_UART_IRQHandler+0x98>
 8017ee2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8017ee6:	4b8b      	ldr	r3, [pc, #556]	@ (8018114 <HAL_UART_IRQHandler+0x2bc>)
 8017ee8:	4013      	ands	r3, r2
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	f000 8116 	beq.w	801811c <HAL_UART_IRQHandler+0x2c4>
 8017ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017ef4:	f003 0301 	and.w	r3, r3, #1
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	d011      	beq.n	8017f20 <HAL_UART_IRQHandler+0xc8>
 8017efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8017f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017f04:	2b00      	cmp	r3, #0
 8017f06:	d00b      	beq.n	8017f20 <HAL_UART_IRQHandler+0xc8>
 8017f08:	687b      	ldr	r3, [r7, #4]
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	2201      	movs	r2, #1
 8017f0e:	621a      	str	r2, [r3, #32]
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017f16:	f043 0201 	orr.w	r2, r3, #1
 8017f1a:	687b      	ldr	r3, [r7, #4]
 8017f1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017f24:	f003 0302 	and.w	r3, r3, #2
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	d011      	beq.n	8017f50 <HAL_UART_IRQHandler+0xf8>
 8017f2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8017f30:	f003 0301 	and.w	r3, r3, #1
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d00b      	beq.n	8017f50 <HAL_UART_IRQHandler+0xf8>
 8017f38:	687b      	ldr	r3, [r7, #4]
 8017f3a:	681b      	ldr	r3, [r3, #0]
 8017f3c:	2202      	movs	r2, #2
 8017f3e:	621a      	str	r2, [r3, #32]
 8017f40:	687b      	ldr	r3, [r7, #4]
 8017f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017f46:	f043 0204 	orr.w	r2, r3, #4
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017f54:	f003 0304 	and.w	r3, r3, #4
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d011      	beq.n	8017f80 <HAL_UART_IRQHandler+0x128>
 8017f5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8017f60:	f003 0301 	and.w	r3, r3, #1
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	d00b      	beq.n	8017f80 <HAL_UART_IRQHandler+0x128>
 8017f68:	687b      	ldr	r3, [r7, #4]
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	2204      	movs	r2, #4
 8017f6e:	621a      	str	r2, [r3, #32]
 8017f70:	687b      	ldr	r3, [r7, #4]
 8017f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017f76:	f043 0202 	orr.w	r2, r3, #2
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017f80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017f84:	f003 0308 	and.w	r3, r3, #8
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	d017      	beq.n	8017fbc <HAL_UART_IRQHandler+0x164>
 8017f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8017f90:	f003 0320 	and.w	r3, r3, #32
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d105      	bne.n	8017fa4 <HAL_UART_IRQHandler+0x14c>
 8017f98:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8017f9c:	4b5c      	ldr	r3, [pc, #368]	@ (8018110 <HAL_UART_IRQHandler+0x2b8>)
 8017f9e:	4013      	ands	r3, r2
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d00b      	beq.n	8017fbc <HAL_UART_IRQHandler+0x164>
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	681b      	ldr	r3, [r3, #0]
 8017fa8:	2208      	movs	r2, #8
 8017faa:	621a      	str	r2, [r3, #32]
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017fb2:	f043 0208 	orr.w	r2, r3, #8
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017fc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017fc4:	2b00      	cmp	r3, #0
 8017fc6:	d012      	beq.n	8017fee <HAL_UART_IRQHandler+0x196>
 8017fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8017fcc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8017fd0:	2b00      	cmp	r3, #0
 8017fd2:	d00c      	beq.n	8017fee <HAL_UART_IRQHandler+0x196>
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	681b      	ldr	r3, [r3, #0]
 8017fd8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8017fdc:	621a      	str	r2, [r3, #32]
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017fe4:	f043 0220 	orr.w	r2, r3, #32
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	f000 82dd 	beq.w	80185b4 <HAL_UART_IRQHandler+0x75c>
 8017ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8017ffe:	f003 0320 	and.w	r3, r3, #32
 8018002:	2b00      	cmp	r3, #0
 8018004:	d013      	beq.n	801802e <HAL_UART_IRQHandler+0x1d6>
 8018006:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801800a:	f003 0320 	and.w	r3, r3, #32
 801800e:	2b00      	cmp	r3, #0
 8018010:	d105      	bne.n	801801e <HAL_UART_IRQHandler+0x1c6>
 8018012:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8018016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801801a:	2b00      	cmp	r3, #0
 801801c:	d007      	beq.n	801802e <HAL_UART_IRQHandler+0x1d6>
 801801e:	687b      	ldr	r3, [r7, #4]
 8018020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018022:	2b00      	cmp	r3, #0
 8018024:	d003      	beq.n	801802e <HAL_UART_IRQHandler+0x1d6>
 8018026:	687b      	ldr	r3, [r7, #4]
 8018028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801802a:	6878      	ldr	r0, [r7, #4]
 801802c:	4798      	blx	r3
 801802e:	687b      	ldr	r3, [r7, #4]
 8018030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018034:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8018038:	687b      	ldr	r3, [r7, #4]
 801803a:	681b      	ldr	r3, [r3, #0]
 801803c:	689b      	ldr	r3, [r3, #8]
 801803e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018042:	2b40      	cmp	r3, #64	@ 0x40
 8018044:	d005      	beq.n	8018052 <HAL_UART_IRQHandler+0x1fa>
 8018046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801804a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 801804e:	2b00      	cmp	r3, #0
 8018050:	d054      	beq.n	80180fc <HAL_UART_IRQHandler+0x2a4>
 8018052:	6878      	ldr	r0, [r7, #4]
 8018054:	f001 fc22 	bl	801989c <UART_EndRxTransfer>
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	681b      	ldr	r3, [r3, #0]
 801805c:	689b      	ldr	r3, [r3, #8]
 801805e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018062:	2b40      	cmp	r3, #64	@ 0x40
 8018064:	d146      	bne.n	80180f4 <HAL_UART_IRQHandler+0x29c>
 8018066:	687b      	ldr	r3, [r7, #4]
 8018068:	681b      	ldr	r3, [r3, #0]
 801806a:	3308      	adds	r3, #8
 801806c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8018070:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8018074:	e853 3f00 	ldrex	r3, [r3]
 8018078:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801807c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8018080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8018084:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	681b      	ldr	r3, [r3, #0]
 801808c:	3308      	adds	r3, #8
 801808e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8018092:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8018096:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801809a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801809e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80180a2:	e841 2300 	strex	r3, r2, [r1]
 80180a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80180aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80180ae:	2b00      	cmp	r3, #0
 80180b0:	d1d9      	bne.n	8018066 <HAL_UART_IRQHandler+0x20e>
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80180b8:	2b00      	cmp	r3, #0
 80180ba:	d017      	beq.n	80180ec <HAL_UART_IRQHandler+0x294>
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80180c2:	4a15      	ldr	r2, [pc, #84]	@ (8018118 <HAL_UART_IRQHandler+0x2c0>)
 80180c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80180c6:	687b      	ldr	r3, [r7, #4]
 80180c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80180cc:	4618      	mov	r0, r3
 80180ce:	f7f4 fa75 	bl	800c5bc <HAL_DMA_Abort_IT>
 80180d2:	4603      	mov	r3, r0
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d019      	beq.n	801810c <HAL_UART_IRQHandler+0x2b4>
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80180de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80180e0:	687a      	ldr	r2, [r7, #4]
 80180e2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80180e6:	4610      	mov	r0, r2
 80180e8:	4798      	blx	r3
 80180ea:	e00f      	b.n	801810c <HAL_UART_IRQHandler+0x2b4>
 80180ec:	6878      	ldr	r0, [r7, #4]
 80180ee:	f000 fa77 	bl	80185e0 <HAL_UART_ErrorCallback>
 80180f2:	e00b      	b.n	801810c <HAL_UART_IRQHandler+0x2b4>
 80180f4:	6878      	ldr	r0, [r7, #4]
 80180f6:	f000 fa73 	bl	80185e0 <HAL_UART_ErrorCallback>
 80180fa:	e007      	b.n	801810c <HAL_UART_IRQHandler+0x2b4>
 80180fc:	6878      	ldr	r0, [r7, #4]
 80180fe:	f000 fa6f 	bl	80185e0 <HAL_UART_ErrorCallback>
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	2200      	movs	r2, #0
 8018106:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801810a:	e253      	b.n	80185b4 <HAL_UART_IRQHandler+0x75c>
 801810c:	bf00      	nop
 801810e:	e251      	b.n	80185b4 <HAL_UART_IRQHandler+0x75c>
 8018110:	10000001 	.word	0x10000001
 8018114:	04000120 	.word	0x04000120
 8018118:	08019969 	.word	0x08019969
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018120:	2b01      	cmp	r3, #1
 8018122:	f040 81e7 	bne.w	80184f4 <HAL_UART_IRQHandler+0x69c>
 8018126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801812a:	f003 0310 	and.w	r3, r3, #16
 801812e:	2b00      	cmp	r3, #0
 8018130:	f000 81e0 	beq.w	80184f4 <HAL_UART_IRQHandler+0x69c>
 8018134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8018138:	f003 0310 	and.w	r3, r3, #16
 801813c:	2b00      	cmp	r3, #0
 801813e:	f000 81d9 	beq.w	80184f4 <HAL_UART_IRQHandler+0x69c>
 8018142:	687b      	ldr	r3, [r7, #4]
 8018144:	681b      	ldr	r3, [r3, #0]
 8018146:	2210      	movs	r2, #16
 8018148:	621a      	str	r2, [r3, #32]
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	689b      	ldr	r3, [r3, #8]
 8018150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018154:	2b40      	cmp	r3, #64	@ 0x40
 8018156:	f040 8151 	bne.w	80183fc <HAL_UART_IRQHandler+0x5a4>
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018160:	681b      	ldr	r3, [r3, #0]
 8018162:	4a96      	ldr	r2, [pc, #600]	@ (80183bc <HAL_UART_IRQHandler+0x564>)
 8018164:	4293      	cmp	r3, r2
 8018166:	d068      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801816e:	681b      	ldr	r3, [r3, #0]
 8018170:	4a93      	ldr	r2, [pc, #588]	@ (80183c0 <HAL_UART_IRQHandler+0x568>)
 8018172:	4293      	cmp	r3, r2
 8018174:	d061      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 8018176:	687b      	ldr	r3, [r7, #4]
 8018178:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801817c:	681b      	ldr	r3, [r3, #0]
 801817e:	4a91      	ldr	r2, [pc, #580]	@ (80183c4 <HAL_UART_IRQHandler+0x56c>)
 8018180:	4293      	cmp	r3, r2
 8018182:	d05a      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 8018184:	687b      	ldr	r3, [r7, #4]
 8018186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801818a:	681b      	ldr	r3, [r3, #0]
 801818c:	4a8e      	ldr	r2, [pc, #568]	@ (80183c8 <HAL_UART_IRQHandler+0x570>)
 801818e:	4293      	cmp	r3, r2
 8018190:	d053      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018198:	681b      	ldr	r3, [r3, #0]
 801819a:	4a8c      	ldr	r2, [pc, #560]	@ (80183cc <HAL_UART_IRQHandler+0x574>)
 801819c:	4293      	cmp	r3, r2
 801819e:	d04c      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181a0:	687b      	ldr	r3, [r7, #4]
 80181a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	4a89      	ldr	r2, [pc, #548]	@ (80183d0 <HAL_UART_IRQHandler+0x578>)
 80181aa:	4293      	cmp	r3, r2
 80181ac:	d045      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181ae:	687b      	ldr	r3, [r7, #4]
 80181b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181b4:	681b      	ldr	r3, [r3, #0]
 80181b6:	4a87      	ldr	r2, [pc, #540]	@ (80183d4 <HAL_UART_IRQHandler+0x57c>)
 80181b8:	4293      	cmp	r3, r2
 80181ba:	d03e      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181c2:	681b      	ldr	r3, [r3, #0]
 80181c4:	4a84      	ldr	r2, [pc, #528]	@ (80183d8 <HAL_UART_IRQHandler+0x580>)
 80181c6:	4293      	cmp	r3, r2
 80181c8:	d037      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181d0:	681b      	ldr	r3, [r3, #0]
 80181d2:	4a82      	ldr	r2, [pc, #520]	@ (80183dc <HAL_UART_IRQHandler+0x584>)
 80181d4:	4293      	cmp	r3, r2
 80181d6:	d030      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181de:	681b      	ldr	r3, [r3, #0]
 80181e0:	4a7f      	ldr	r2, [pc, #508]	@ (80183e0 <HAL_UART_IRQHandler+0x588>)
 80181e2:	4293      	cmp	r3, r2
 80181e4:	d029      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181ec:	681b      	ldr	r3, [r3, #0]
 80181ee:	4a7d      	ldr	r2, [pc, #500]	@ (80183e4 <HAL_UART_IRQHandler+0x58c>)
 80181f0:	4293      	cmp	r3, r2
 80181f2:	d022      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181fa:	681b      	ldr	r3, [r3, #0]
 80181fc:	4a7a      	ldr	r2, [pc, #488]	@ (80183e8 <HAL_UART_IRQHandler+0x590>)
 80181fe:	4293      	cmp	r3, r2
 8018200:	d01b      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018208:	681b      	ldr	r3, [r3, #0]
 801820a:	4a78      	ldr	r2, [pc, #480]	@ (80183ec <HAL_UART_IRQHandler+0x594>)
 801820c:	4293      	cmp	r3, r2
 801820e:	d014      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018216:	681b      	ldr	r3, [r3, #0]
 8018218:	4a75      	ldr	r2, [pc, #468]	@ (80183f0 <HAL_UART_IRQHandler+0x598>)
 801821a:	4293      	cmp	r3, r2
 801821c:	d00d      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 801821e:	687b      	ldr	r3, [r7, #4]
 8018220:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018224:	681b      	ldr	r3, [r3, #0]
 8018226:	4a73      	ldr	r2, [pc, #460]	@ (80183f4 <HAL_UART_IRQHandler+0x59c>)
 8018228:	4293      	cmp	r3, r2
 801822a:	d006      	beq.n	801823a <HAL_UART_IRQHandler+0x3e2>
 801822c:	687b      	ldr	r3, [r7, #4]
 801822e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018232:	681b      	ldr	r3, [r3, #0]
 8018234:	4a70      	ldr	r2, [pc, #448]	@ (80183f8 <HAL_UART_IRQHandler+0x5a0>)
 8018236:	4293      	cmp	r3, r2
 8018238:	d106      	bne.n	8018248 <HAL_UART_IRQHandler+0x3f0>
 801823a:	687b      	ldr	r3, [r7, #4]
 801823c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018240:	681b      	ldr	r3, [r3, #0]
 8018242:	685b      	ldr	r3, [r3, #4]
 8018244:	b29b      	uxth	r3, r3
 8018246:	e005      	b.n	8018254 <HAL_UART_IRQHandler+0x3fc>
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801824e:	681b      	ldr	r3, [r3, #0]
 8018250:	685b      	ldr	r3, [r3, #4]
 8018252:	b29b      	uxth	r3, r3
 8018254:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 8018258:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801825c:	2b00      	cmp	r3, #0
 801825e:	f000 81ab 	beq.w	80185b8 <HAL_UART_IRQHandler+0x760>
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8018268:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801826c:	429a      	cmp	r2, r3
 801826e:	f080 81a3 	bcs.w	80185b8 <HAL_UART_IRQHandler+0x760>
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8018278:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018282:	69db      	ldr	r3, [r3, #28]
 8018284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018288:	f000 8087 	beq.w	801839a <HAL_UART_IRQHandler+0x542>
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	681b      	ldr	r3, [r3, #0]
 8018290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8018294:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8018298:	e853 3f00 	ldrex	r3, [r3]
 801829c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80182a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80182a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80182a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	681b      	ldr	r3, [r3, #0]
 80182b0:	461a      	mov	r2, r3
 80182b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80182b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80182ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80182be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80182c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80182c6:	e841 2300 	strex	r3, r2, [r1]
 80182ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80182ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d1da      	bne.n	801828c <HAL_UART_IRQHandler+0x434>
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	3308      	adds	r3, #8
 80182dc:	677b      	str	r3, [r7, #116]	@ 0x74
 80182de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80182e0:	e853 3f00 	ldrex	r3, [r3]
 80182e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80182e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80182e8:	f023 0301 	bic.w	r3, r3, #1
 80182ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80182f0:	687b      	ldr	r3, [r7, #4]
 80182f2:	681b      	ldr	r3, [r3, #0]
 80182f4:	3308      	adds	r3, #8
 80182f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80182fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80182fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8018300:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8018302:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8018306:	e841 2300 	strex	r3, r2, [r1]
 801830a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801830c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801830e:	2b00      	cmp	r3, #0
 8018310:	d1e1      	bne.n	80182d6 <HAL_UART_IRQHandler+0x47e>
 8018312:	687b      	ldr	r3, [r7, #4]
 8018314:	681b      	ldr	r3, [r3, #0]
 8018316:	3308      	adds	r3, #8
 8018318:	663b      	str	r3, [r7, #96]	@ 0x60
 801831a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801831c:	e853 3f00 	ldrex	r3, [r3]
 8018320:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8018322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8018324:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8018328:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	681b      	ldr	r3, [r3, #0]
 8018330:	3308      	adds	r3, #8
 8018332:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8018336:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8018338:	66bb      	str	r3, [r7, #104]	@ 0x68
 801833a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801833c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801833e:	e841 2300 	strex	r3, r2, [r1]
 8018342:	667b      	str	r3, [r7, #100]	@ 0x64
 8018344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018346:	2b00      	cmp	r3, #0
 8018348:	d1e3      	bne.n	8018312 <HAL_UART_IRQHandler+0x4ba>
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	2220      	movs	r2, #32
 801834e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	2200      	movs	r2, #0
 8018356:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	681b      	ldr	r3, [r3, #0]
 801835c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801835e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018360:	e853 3f00 	ldrex	r3, [r3]
 8018364:	64bb      	str	r3, [r7, #72]	@ 0x48
 8018366:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018368:	f023 0310 	bic.w	r3, r3, #16
 801836c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8018370:	687b      	ldr	r3, [r7, #4]
 8018372:	681b      	ldr	r3, [r3, #0]
 8018374:	461a      	mov	r2, r3
 8018376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801837a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801837c:	657a      	str	r2, [r7, #84]	@ 0x54
 801837e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018380:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8018382:	e841 2300 	strex	r3, r2, [r1]
 8018386:	653b      	str	r3, [r7, #80]	@ 0x50
 8018388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801838a:	2b00      	cmp	r3, #0
 801838c:	d1e4      	bne.n	8018358 <HAL_UART_IRQHandler+0x500>
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018394:	4618      	mov	r0, r3
 8018396:	f7f3 fdf3 	bl	800bf80 <HAL_DMA_Abort>
 801839a:	687b      	ldr	r3, [r7, #4]
 801839c:	2202      	movs	r2, #2
 801839e:	671a      	str	r2, [r3, #112]	@ 0x70
 80183a0:	687b      	ldr	r3, [r7, #4]
 80183a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80183ac:	b29b      	uxth	r3, r3
 80183ae:	1ad3      	subs	r3, r2, r3
 80183b0:	b29b      	uxth	r3, r3
 80183b2:	4619      	mov	r1, r3
 80183b4:	6878      	ldr	r0, [r7, #4]
 80183b6:	f000 f91d 	bl	80185f4 <HAL_UARTEx_RxEventCallback>
 80183ba:	e0fd      	b.n	80185b8 <HAL_UART_IRQHandler+0x760>
 80183bc:	40020010 	.word	0x40020010
 80183c0:	40020028 	.word	0x40020028
 80183c4:	40020040 	.word	0x40020040
 80183c8:	40020058 	.word	0x40020058
 80183cc:	40020070 	.word	0x40020070
 80183d0:	40020088 	.word	0x40020088
 80183d4:	400200a0 	.word	0x400200a0
 80183d8:	400200b8 	.word	0x400200b8
 80183dc:	40020410 	.word	0x40020410
 80183e0:	40020428 	.word	0x40020428
 80183e4:	40020440 	.word	0x40020440
 80183e8:	40020458 	.word	0x40020458
 80183ec:	40020470 	.word	0x40020470
 80183f0:	40020488 	.word	0x40020488
 80183f4:	400204a0 	.word	0x400204a0
 80183f8:	400204b8 	.word	0x400204b8
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8018408:	b29b      	uxth	r3, r3
 801840a:	1ad3      	subs	r3, r2, r3
 801840c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8018416:	b29b      	uxth	r3, r3
 8018418:	2b00      	cmp	r3, #0
 801841a:	f000 80cf 	beq.w	80185bc <HAL_UART_IRQHandler+0x764>
 801841e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8018422:	2b00      	cmp	r3, #0
 8018424:	f000 80ca 	beq.w	80185bc <HAL_UART_IRQHandler+0x764>
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	681b      	ldr	r3, [r3, #0]
 801842c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801842e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018430:	e853 3f00 	ldrex	r3, [r3]
 8018434:	637b      	str	r3, [r7, #52]	@ 0x34
 8018436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801843c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	681b      	ldr	r3, [r3, #0]
 8018444:	461a      	mov	r2, r3
 8018446:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801844a:	647b      	str	r3, [r7, #68]	@ 0x44
 801844c:	643a      	str	r2, [r7, #64]	@ 0x40
 801844e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8018450:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018452:	e841 2300 	strex	r3, r2, [r1]
 8018456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801845a:	2b00      	cmp	r3, #0
 801845c:	d1e4      	bne.n	8018428 <HAL_UART_IRQHandler+0x5d0>
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	681b      	ldr	r3, [r3, #0]
 8018462:	3308      	adds	r3, #8
 8018464:	627b      	str	r3, [r7, #36]	@ 0x24
 8018466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018468:	e853 3f00 	ldrex	r3, [r3]
 801846c:	623b      	str	r3, [r7, #32]
 801846e:	6a3a      	ldr	r2, [r7, #32]
 8018470:	4b55      	ldr	r3, [pc, #340]	@ (80185c8 <HAL_UART_IRQHandler+0x770>)
 8018472:	4013      	ands	r3, r2
 8018474:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	681b      	ldr	r3, [r3, #0]
 801847c:	3308      	adds	r3, #8
 801847e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8018482:	633a      	str	r2, [r7, #48]	@ 0x30
 8018484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018486:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801848a:	e841 2300 	strex	r3, r2, [r1]
 801848e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018492:	2b00      	cmp	r3, #0
 8018494:	d1e3      	bne.n	801845e <HAL_UART_IRQHandler+0x606>
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	2220      	movs	r2, #32
 801849a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 801849e:	687b      	ldr	r3, [r7, #4]
 80184a0:	2200      	movs	r2, #0
 80184a2:	66da      	str	r2, [r3, #108]	@ 0x6c
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	2200      	movs	r2, #0
 80184a8:	675a      	str	r2, [r3, #116]	@ 0x74
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	681b      	ldr	r3, [r3, #0]
 80184ae:	613b      	str	r3, [r7, #16]
 80184b0:	693b      	ldr	r3, [r7, #16]
 80184b2:	e853 3f00 	ldrex	r3, [r3]
 80184b6:	60fb      	str	r3, [r7, #12]
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	f023 0310 	bic.w	r3, r3, #16
 80184be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80184c2:	687b      	ldr	r3, [r7, #4]
 80184c4:	681b      	ldr	r3, [r3, #0]
 80184c6:	461a      	mov	r2, r3
 80184c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80184cc:	61fb      	str	r3, [r7, #28]
 80184ce:	61ba      	str	r2, [r7, #24]
 80184d0:	69b9      	ldr	r1, [r7, #24]
 80184d2:	69fa      	ldr	r2, [r7, #28]
 80184d4:	e841 2300 	strex	r3, r2, [r1]
 80184d8:	617b      	str	r3, [r7, #20]
 80184da:	697b      	ldr	r3, [r7, #20]
 80184dc:	2b00      	cmp	r3, #0
 80184de:	d1e4      	bne.n	80184aa <HAL_UART_IRQHandler+0x652>
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	2202      	movs	r2, #2
 80184e4:	671a      	str	r2, [r3, #112]	@ 0x70
 80184e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80184ea:	4619      	mov	r1, r3
 80184ec:	6878      	ldr	r0, [r7, #4]
 80184ee:	f000 f881 	bl	80185f4 <HAL_UARTEx_RxEventCallback>
 80184f2:	e063      	b.n	80185bc <HAL_UART_IRQHandler+0x764>
 80184f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80184f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80184fc:	2b00      	cmp	r3, #0
 80184fe:	d00e      	beq.n	801851e <HAL_UART_IRQHandler+0x6c6>
 8018500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8018504:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018508:	2b00      	cmp	r3, #0
 801850a:	d008      	beq.n	801851e <HAL_UART_IRQHandler+0x6c6>
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	681b      	ldr	r3, [r3, #0]
 8018510:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8018514:	621a      	str	r2, [r3, #32]
 8018516:	6878      	ldr	r0, [r7, #4]
 8018518:	f002 f926 	bl	801a768 <HAL_UARTEx_WakeupCallback>
 801851c:	e051      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 801851e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8018522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018526:	2b00      	cmp	r3, #0
 8018528:	d014      	beq.n	8018554 <HAL_UART_IRQHandler+0x6fc>
 801852a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801852e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018532:	2b00      	cmp	r3, #0
 8018534:	d105      	bne.n	8018542 <HAL_UART_IRQHandler+0x6ea>
 8018536:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801853a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801853e:	2b00      	cmp	r3, #0
 8018540:	d008      	beq.n	8018554 <HAL_UART_IRQHandler+0x6fc>
 8018542:	687b      	ldr	r3, [r7, #4]
 8018544:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018546:	2b00      	cmp	r3, #0
 8018548:	d03a      	beq.n	80185c0 <HAL_UART_IRQHandler+0x768>
 801854a:	687b      	ldr	r3, [r7, #4]
 801854c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801854e:	6878      	ldr	r0, [r7, #4]
 8018550:	4798      	blx	r3
 8018552:	e035      	b.n	80185c0 <HAL_UART_IRQHandler+0x768>
 8018554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8018558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801855c:	2b00      	cmp	r3, #0
 801855e:	d009      	beq.n	8018574 <HAL_UART_IRQHandler+0x71c>
 8018560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8018564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018568:	2b00      	cmp	r3, #0
 801856a:	d003      	beq.n	8018574 <HAL_UART_IRQHandler+0x71c>
 801856c:	6878      	ldr	r0, [r7, #4]
 801856e:	f001 fbb3 	bl	8019cd8 <UART_EndTransmit_IT>
 8018572:	e026      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 8018574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8018578:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801857c:	2b00      	cmp	r3, #0
 801857e:	d009      	beq.n	8018594 <HAL_UART_IRQHandler+0x73c>
 8018580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8018584:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8018588:	2b00      	cmp	r3, #0
 801858a:	d003      	beq.n	8018594 <HAL_UART_IRQHandler+0x73c>
 801858c:	6878      	ldr	r0, [r7, #4]
 801858e:	f002 f8ff 	bl	801a790 <HAL_UARTEx_TxFifoEmptyCallback>
 8018592:	e016      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 8018594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8018598:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801859c:	2b00      	cmp	r3, #0
 801859e:	d010      	beq.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	da0c      	bge.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185a8:	6878      	ldr	r0, [r7, #4]
 80185aa:	f002 f8e7 	bl	801a77c <HAL_UARTEx_RxFifoFullCallback>
 80185ae:	e008      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185b0:	bf00      	nop
 80185b2:	e006      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185b4:	bf00      	nop
 80185b6:	e004      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185b8:	bf00      	nop
 80185ba:	e002      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185bc:	bf00      	nop
 80185be:	e000      	b.n	80185c2 <HAL_UART_IRQHandler+0x76a>
 80185c0:	bf00      	nop
 80185c2:	37e8      	adds	r7, #232	@ 0xe8
 80185c4:	46bd      	mov	sp, r7
 80185c6:	bd80      	pop	{r7, pc}
 80185c8:	effffffe 	.word	0xeffffffe

080185cc <HAL_UART_TxCpltCallback>:
 80185cc:	b480      	push	{r7}
 80185ce:	b083      	sub	sp, #12
 80185d0:	af00      	add	r7, sp, #0
 80185d2:	6078      	str	r0, [r7, #4]
 80185d4:	bf00      	nop
 80185d6:	370c      	adds	r7, #12
 80185d8:	46bd      	mov	sp, r7
 80185da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185de:	4770      	bx	lr

080185e0 <HAL_UART_ErrorCallback>:
 80185e0:	b480      	push	{r7}
 80185e2:	b083      	sub	sp, #12
 80185e4:	af00      	add	r7, sp, #0
 80185e6:	6078      	str	r0, [r7, #4]
 80185e8:	bf00      	nop
 80185ea:	370c      	adds	r7, #12
 80185ec:	46bd      	mov	sp, r7
 80185ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185f2:	4770      	bx	lr

080185f4 <HAL_UARTEx_RxEventCallback>:
 80185f4:	b480      	push	{r7}
 80185f6:	b083      	sub	sp, #12
 80185f8:	af00      	add	r7, sp, #0
 80185fa:	6078      	str	r0, [r7, #4]
 80185fc:	460b      	mov	r3, r1
 80185fe:	807b      	strh	r3, [r7, #2]
 8018600:	bf00      	nop
 8018602:	370c      	adds	r7, #12
 8018604:	46bd      	mov	sp, r7
 8018606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801860a:	4770      	bx	lr

0801860c <UART_SetConfig>:
 801860c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8018610:	b092      	sub	sp, #72	@ 0x48
 8018612:	af00      	add	r7, sp, #0
 8018614:	6178      	str	r0, [r7, #20]
 8018616:	2300      	movs	r3, #0
 8018618:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801861c:	697b      	ldr	r3, [r7, #20]
 801861e:	689a      	ldr	r2, [r3, #8]
 8018620:	697b      	ldr	r3, [r7, #20]
 8018622:	691b      	ldr	r3, [r3, #16]
 8018624:	431a      	orrs	r2, r3
 8018626:	697b      	ldr	r3, [r7, #20]
 8018628:	695b      	ldr	r3, [r3, #20]
 801862a:	431a      	orrs	r2, r3
 801862c:	697b      	ldr	r3, [r7, #20]
 801862e:	69db      	ldr	r3, [r3, #28]
 8018630:	4313      	orrs	r3, r2
 8018632:	647b      	str	r3, [r7, #68]	@ 0x44
 8018634:	697b      	ldr	r3, [r7, #20]
 8018636:	681b      	ldr	r3, [r3, #0]
 8018638:	681a      	ldr	r2, [r3, #0]
 801863a:	4bbe      	ldr	r3, [pc, #760]	@ (8018934 <UART_SetConfig+0x328>)
 801863c:	4013      	ands	r3, r2
 801863e:	697a      	ldr	r2, [r7, #20]
 8018640:	6812      	ldr	r2, [r2, #0]
 8018642:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8018644:	430b      	orrs	r3, r1
 8018646:	6013      	str	r3, [r2, #0]
 8018648:	697b      	ldr	r3, [r7, #20]
 801864a:	681b      	ldr	r3, [r3, #0]
 801864c:	685b      	ldr	r3, [r3, #4]
 801864e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8018652:	697b      	ldr	r3, [r7, #20]
 8018654:	68da      	ldr	r2, [r3, #12]
 8018656:	697b      	ldr	r3, [r7, #20]
 8018658:	681b      	ldr	r3, [r3, #0]
 801865a:	430a      	orrs	r2, r1
 801865c:	605a      	str	r2, [r3, #4]
 801865e:	697b      	ldr	r3, [r7, #20]
 8018660:	699b      	ldr	r3, [r3, #24]
 8018662:	647b      	str	r3, [r7, #68]	@ 0x44
 8018664:	697b      	ldr	r3, [r7, #20]
 8018666:	681b      	ldr	r3, [r3, #0]
 8018668:	4ab3      	ldr	r2, [pc, #716]	@ (8018938 <UART_SetConfig+0x32c>)
 801866a:	4293      	cmp	r3, r2
 801866c:	d004      	beq.n	8018678 <UART_SetConfig+0x6c>
 801866e:	697b      	ldr	r3, [r7, #20]
 8018670:	6a1b      	ldr	r3, [r3, #32]
 8018672:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018674:	4313      	orrs	r3, r2
 8018676:	647b      	str	r3, [r7, #68]	@ 0x44
 8018678:	697b      	ldr	r3, [r7, #20]
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	689a      	ldr	r2, [r3, #8]
 801867e:	4baf      	ldr	r3, [pc, #700]	@ (801893c <UART_SetConfig+0x330>)
 8018680:	4013      	ands	r3, r2
 8018682:	697a      	ldr	r2, [r7, #20]
 8018684:	6812      	ldr	r2, [r2, #0]
 8018686:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8018688:	430b      	orrs	r3, r1
 801868a:	6093      	str	r3, [r2, #8]
 801868c:	697b      	ldr	r3, [r7, #20]
 801868e:	681b      	ldr	r3, [r3, #0]
 8018690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018692:	f023 010f 	bic.w	r1, r3, #15
 8018696:	697b      	ldr	r3, [r7, #20]
 8018698:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801869a:	697b      	ldr	r3, [r7, #20]
 801869c:	681b      	ldr	r3, [r3, #0]
 801869e:	430a      	orrs	r2, r1
 80186a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80186a2:	697b      	ldr	r3, [r7, #20]
 80186a4:	681b      	ldr	r3, [r3, #0]
 80186a6:	4aa6      	ldr	r2, [pc, #664]	@ (8018940 <UART_SetConfig+0x334>)
 80186a8:	4293      	cmp	r3, r2
 80186aa:	d177      	bne.n	801879c <UART_SetConfig+0x190>
 80186ac:	4ba5      	ldr	r3, [pc, #660]	@ (8018944 <UART_SetConfig+0x338>)
 80186ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80186b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80186b4:	2b28      	cmp	r3, #40	@ 0x28
 80186b6:	d86d      	bhi.n	8018794 <UART_SetConfig+0x188>
 80186b8:	a201      	add	r2, pc, #4	@ (adr r2, 80186c0 <UART_SetConfig+0xb4>)
 80186ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80186be:	bf00      	nop
 80186c0:	08018765 	.word	0x08018765
 80186c4:	08018795 	.word	0x08018795
 80186c8:	08018795 	.word	0x08018795
 80186cc:	08018795 	.word	0x08018795
 80186d0:	08018795 	.word	0x08018795
 80186d4:	08018795 	.word	0x08018795
 80186d8:	08018795 	.word	0x08018795
 80186dc:	08018795 	.word	0x08018795
 80186e0:	0801876d 	.word	0x0801876d
 80186e4:	08018795 	.word	0x08018795
 80186e8:	08018795 	.word	0x08018795
 80186ec:	08018795 	.word	0x08018795
 80186f0:	08018795 	.word	0x08018795
 80186f4:	08018795 	.word	0x08018795
 80186f8:	08018795 	.word	0x08018795
 80186fc:	08018795 	.word	0x08018795
 8018700:	08018775 	.word	0x08018775
 8018704:	08018795 	.word	0x08018795
 8018708:	08018795 	.word	0x08018795
 801870c:	08018795 	.word	0x08018795
 8018710:	08018795 	.word	0x08018795
 8018714:	08018795 	.word	0x08018795
 8018718:	08018795 	.word	0x08018795
 801871c:	08018795 	.word	0x08018795
 8018720:	0801877d 	.word	0x0801877d
 8018724:	08018795 	.word	0x08018795
 8018728:	08018795 	.word	0x08018795
 801872c:	08018795 	.word	0x08018795
 8018730:	08018795 	.word	0x08018795
 8018734:	08018795 	.word	0x08018795
 8018738:	08018795 	.word	0x08018795
 801873c:	08018795 	.word	0x08018795
 8018740:	08018785 	.word	0x08018785
 8018744:	08018795 	.word	0x08018795
 8018748:	08018795 	.word	0x08018795
 801874c:	08018795 	.word	0x08018795
 8018750:	08018795 	.word	0x08018795
 8018754:	08018795 	.word	0x08018795
 8018758:	08018795 	.word	0x08018795
 801875c:	08018795 	.word	0x08018795
 8018760:	0801878d 	.word	0x0801878d
 8018764:	2301      	movs	r3, #1
 8018766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801876a:	e326      	b.n	8018dba <UART_SetConfig+0x7ae>
 801876c:	2304      	movs	r3, #4
 801876e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018772:	e322      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018774:	2308      	movs	r3, #8
 8018776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801877a:	e31e      	b.n	8018dba <UART_SetConfig+0x7ae>
 801877c:	2310      	movs	r3, #16
 801877e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018782:	e31a      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018784:	2320      	movs	r3, #32
 8018786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801878a:	e316      	b.n	8018dba <UART_SetConfig+0x7ae>
 801878c:	2340      	movs	r3, #64	@ 0x40
 801878e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018792:	e312      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018794:	2380      	movs	r3, #128	@ 0x80
 8018796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801879a:	e30e      	b.n	8018dba <UART_SetConfig+0x7ae>
 801879c:	697b      	ldr	r3, [r7, #20]
 801879e:	681b      	ldr	r3, [r3, #0]
 80187a0:	4a69      	ldr	r2, [pc, #420]	@ (8018948 <UART_SetConfig+0x33c>)
 80187a2:	4293      	cmp	r3, r2
 80187a4:	d130      	bne.n	8018808 <UART_SetConfig+0x1fc>
 80187a6:	4b67      	ldr	r3, [pc, #412]	@ (8018944 <UART_SetConfig+0x338>)
 80187a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80187aa:	f003 0307 	and.w	r3, r3, #7
 80187ae:	2b05      	cmp	r3, #5
 80187b0:	d826      	bhi.n	8018800 <UART_SetConfig+0x1f4>
 80187b2:	a201      	add	r2, pc, #4	@ (adr r2, 80187b8 <UART_SetConfig+0x1ac>)
 80187b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80187b8:	080187d1 	.word	0x080187d1
 80187bc:	080187d9 	.word	0x080187d9
 80187c0:	080187e1 	.word	0x080187e1
 80187c4:	080187e9 	.word	0x080187e9
 80187c8:	080187f1 	.word	0x080187f1
 80187cc:	080187f9 	.word	0x080187f9
 80187d0:	2300      	movs	r3, #0
 80187d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80187d6:	e2f0      	b.n	8018dba <UART_SetConfig+0x7ae>
 80187d8:	2304      	movs	r3, #4
 80187da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80187de:	e2ec      	b.n	8018dba <UART_SetConfig+0x7ae>
 80187e0:	2308      	movs	r3, #8
 80187e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80187e6:	e2e8      	b.n	8018dba <UART_SetConfig+0x7ae>
 80187e8:	2310      	movs	r3, #16
 80187ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80187ee:	e2e4      	b.n	8018dba <UART_SetConfig+0x7ae>
 80187f0:	2320      	movs	r3, #32
 80187f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80187f6:	e2e0      	b.n	8018dba <UART_SetConfig+0x7ae>
 80187f8:	2340      	movs	r3, #64	@ 0x40
 80187fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80187fe:	e2dc      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018800:	2380      	movs	r3, #128	@ 0x80
 8018802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018806:	e2d8      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018808:	697b      	ldr	r3, [r7, #20]
 801880a:	681b      	ldr	r3, [r3, #0]
 801880c:	4a4f      	ldr	r2, [pc, #316]	@ (801894c <UART_SetConfig+0x340>)
 801880e:	4293      	cmp	r3, r2
 8018810:	d130      	bne.n	8018874 <UART_SetConfig+0x268>
 8018812:	4b4c      	ldr	r3, [pc, #304]	@ (8018944 <UART_SetConfig+0x338>)
 8018814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018816:	f003 0307 	and.w	r3, r3, #7
 801881a:	2b05      	cmp	r3, #5
 801881c:	d826      	bhi.n	801886c <UART_SetConfig+0x260>
 801881e:	a201      	add	r2, pc, #4	@ (adr r2, 8018824 <UART_SetConfig+0x218>)
 8018820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018824:	0801883d 	.word	0x0801883d
 8018828:	08018845 	.word	0x08018845
 801882c:	0801884d 	.word	0x0801884d
 8018830:	08018855 	.word	0x08018855
 8018834:	0801885d 	.word	0x0801885d
 8018838:	08018865 	.word	0x08018865
 801883c:	2300      	movs	r3, #0
 801883e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018842:	e2ba      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018844:	2304      	movs	r3, #4
 8018846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801884a:	e2b6      	b.n	8018dba <UART_SetConfig+0x7ae>
 801884c:	2308      	movs	r3, #8
 801884e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018852:	e2b2      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018854:	2310      	movs	r3, #16
 8018856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801885a:	e2ae      	b.n	8018dba <UART_SetConfig+0x7ae>
 801885c:	2320      	movs	r3, #32
 801885e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018862:	e2aa      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018864:	2340      	movs	r3, #64	@ 0x40
 8018866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801886a:	e2a6      	b.n	8018dba <UART_SetConfig+0x7ae>
 801886c:	2380      	movs	r3, #128	@ 0x80
 801886e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018872:	e2a2      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018874:	697b      	ldr	r3, [r7, #20]
 8018876:	681b      	ldr	r3, [r3, #0]
 8018878:	4a35      	ldr	r2, [pc, #212]	@ (8018950 <UART_SetConfig+0x344>)
 801887a:	4293      	cmp	r3, r2
 801887c:	d130      	bne.n	80188e0 <UART_SetConfig+0x2d4>
 801887e:	4b31      	ldr	r3, [pc, #196]	@ (8018944 <UART_SetConfig+0x338>)
 8018880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018882:	f003 0307 	and.w	r3, r3, #7
 8018886:	2b05      	cmp	r3, #5
 8018888:	d826      	bhi.n	80188d8 <UART_SetConfig+0x2cc>
 801888a:	a201      	add	r2, pc, #4	@ (adr r2, 8018890 <UART_SetConfig+0x284>)
 801888c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018890:	080188a9 	.word	0x080188a9
 8018894:	080188b1 	.word	0x080188b1
 8018898:	080188b9 	.word	0x080188b9
 801889c:	080188c1 	.word	0x080188c1
 80188a0:	080188c9 	.word	0x080188c9
 80188a4:	080188d1 	.word	0x080188d1
 80188a8:	2300      	movs	r3, #0
 80188aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188ae:	e284      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188b0:	2304      	movs	r3, #4
 80188b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188b6:	e280      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188b8:	2308      	movs	r3, #8
 80188ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188be:	e27c      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188c0:	2310      	movs	r3, #16
 80188c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188c6:	e278      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188c8:	2320      	movs	r3, #32
 80188ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188ce:	e274      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188d0:	2340      	movs	r3, #64	@ 0x40
 80188d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188d6:	e270      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188d8:	2380      	movs	r3, #128	@ 0x80
 80188da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80188de:	e26c      	b.n	8018dba <UART_SetConfig+0x7ae>
 80188e0:	697b      	ldr	r3, [r7, #20]
 80188e2:	681b      	ldr	r3, [r3, #0]
 80188e4:	4a1b      	ldr	r2, [pc, #108]	@ (8018954 <UART_SetConfig+0x348>)
 80188e6:	4293      	cmp	r3, r2
 80188e8:	d142      	bne.n	8018970 <UART_SetConfig+0x364>
 80188ea:	4b16      	ldr	r3, [pc, #88]	@ (8018944 <UART_SetConfig+0x338>)
 80188ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80188ee:	f003 0307 	and.w	r3, r3, #7
 80188f2:	2b05      	cmp	r3, #5
 80188f4:	d838      	bhi.n	8018968 <UART_SetConfig+0x35c>
 80188f6:	a201      	add	r2, pc, #4	@ (adr r2, 80188fc <UART_SetConfig+0x2f0>)
 80188f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80188fc:	08018915 	.word	0x08018915
 8018900:	0801891d 	.word	0x0801891d
 8018904:	08018925 	.word	0x08018925
 8018908:	0801892d 	.word	0x0801892d
 801890c:	08018959 	.word	0x08018959
 8018910:	08018961 	.word	0x08018961
 8018914:	2300      	movs	r3, #0
 8018916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801891a:	e24e      	b.n	8018dba <UART_SetConfig+0x7ae>
 801891c:	2304      	movs	r3, #4
 801891e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018922:	e24a      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018924:	2308      	movs	r3, #8
 8018926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801892a:	e246      	b.n	8018dba <UART_SetConfig+0x7ae>
 801892c:	2310      	movs	r3, #16
 801892e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018932:	e242      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018934:	cfff69f3 	.word	0xcfff69f3
 8018938:	58000c00 	.word	0x58000c00
 801893c:	11fff4ff 	.word	0x11fff4ff
 8018940:	40011000 	.word	0x40011000
 8018944:	58024400 	.word	0x58024400
 8018948:	40004400 	.word	0x40004400
 801894c:	40004800 	.word	0x40004800
 8018950:	40004c00 	.word	0x40004c00
 8018954:	40005000 	.word	0x40005000
 8018958:	2320      	movs	r3, #32
 801895a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801895e:	e22c      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018960:	2340      	movs	r3, #64	@ 0x40
 8018962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018966:	e228      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018968:	2380      	movs	r3, #128	@ 0x80
 801896a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801896e:	e224      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018970:	697b      	ldr	r3, [r7, #20]
 8018972:	681b      	ldr	r3, [r3, #0]
 8018974:	4ab1      	ldr	r2, [pc, #708]	@ (8018c3c <UART_SetConfig+0x630>)
 8018976:	4293      	cmp	r3, r2
 8018978:	d176      	bne.n	8018a68 <UART_SetConfig+0x45c>
 801897a:	4bb1      	ldr	r3, [pc, #708]	@ (8018c40 <UART_SetConfig+0x634>)
 801897c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801897e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8018982:	2b28      	cmp	r3, #40	@ 0x28
 8018984:	d86c      	bhi.n	8018a60 <UART_SetConfig+0x454>
 8018986:	a201      	add	r2, pc, #4	@ (adr r2, 801898c <UART_SetConfig+0x380>)
 8018988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801898c:	08018a31 	.word	0x08018a31
 8018990:	08018a61 	.word	0x08018a61
 8018994:	08018a61 	.word	0x08018a61
 8018998:	08018a61 	.word	0x08018a61
 801899c:	08018a61 	.word	0x08018a61
 80189a0:	08018a61 	.word	0x08018a61
 80189a4:	08018a61 	.word	0x08018a61
 80189a8:	08018a61 	.word	0x08018a61
 80189ac:	08018a39 	.word	0x08018a39
 80189b0:	08018a61 	.word	0x08018a61
 80189b4:	08018a61 	.word	0x08018a61
 80189b8:	08018a61 	.word	0x08018a61
 80189bc:	08018a61 	.word	0x08018a61
 80189c0:	08018a61 	.word	0x08018a61
 80189c4:	08018a61 	.word	0x08018a61
 80189c8:	08018a61 	.word	0x08018a61
 80189cc:	08018a41 	.word	0x08018a41
 80189d0:	08018a61 	.word	0x08018a61
 80189d4:	08018a61 	.word	0x08018a61
 80189d8:	08018a61 	.word	0x08018a61
 80189dc:	08018a61 	.word	0x08018a61
 80189e0:	08018a61 	.word	0x08018a61
 80189e4:	08018a61 	.word	0x08018a61
 80189e8:	08018a61 	.word	0x08018a61
 80189ec:	08018a49 	.word	0x08018a49
 80189f0:	08018a61 	.word	0x08018a61
 80189f4:	08018a61 	.word	0x08018a61
 80189f8:	08018a61 	.word	0x08018a61
 80189fc:	08018a61 	.word	0x08018a61
 8018a00:	08018a61 	.word	0x08018a61
 8018a04:	08018a61 	.word	0x08018a61
 8018a08:	08018a61 	.word	0x08018a61
 8018a0c:	08018a51 	.word	0x08018a51
 8018a10:	08018a61 	.word	0x08018a61
 8018a14:	08018a61 	.word	0x08018a61
 8018a18:	08018a61 	.word	0x08018a61
 8018a1c:	08018a61 	.word	0x08018a61
 8018a20:	08018a61 	.word	0x08018a61
 8018a24:	08018a61 	.word	0x08018a61
 8018a28:	08018a61 	.word	0x08018a61
 8018a2c:	08018a59 	.word	0x08018a59
 8018a30:	2301      	movs	r3, #1
 8018a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a36:	e1c0      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a38:	2304      	movs	r3, #4
 8018a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a3e:	e1bc      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a40:	2308      	movs	r3, #8
 8018a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a46:	e1b8      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a48:	2310      	movs	r3, #16
 8018a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a4e:	e1b4      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a50:	2320      	movs	r3, #32
 8018a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a56:	e1b0      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a58:	2340      	movs	r3, #64	@ 0x40
 8018a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a5e:	e1ac      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a60:	2380      	movs	r3, #128	@ 0x80
 8018a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018a66:	e1a8      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018a68:	697b      	ldr	r3, [r7, #20]
 8018a6a:	681b      	ldr	r3, [r3, #0]
 8018a6c:	4a75      	ldr	r2, [pc, #468]	@ (8018c44 <UART_SetConfig+0x638>)
 8018a6e:	4293      	cmp	r3, r2
 8018a70:	d130      	bne.n	8018ad4 <UART_SetConfig+0x4c8>
 8018a72:	4b73      	ldr	r3, [pc, #460]	@ (8018c40 <UART_SetConfig+0x634>)
 8018a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018a76:	f003 0307 	and.w	r3, r3, #7
 8018a7a:	2b05      	cmp	r3, #5
 8018a7c:	d826      	bhi.n	8018acc <UART_SetConfig+0x4c0>
 8018a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8018a84 <UART_SetConfig+0x478>)
 8018a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018a84:	08018a9d 	.word	0x08018a9d
 8018a88:	08018aa5 	.word	0x08018aa5
 8018a8c:	08018aad 	.word	0x08018aad
 8018a90:	08018ab5 	.word	0x08018ab5
 8018a94:	08018abd 	.word	0x08018abd
 8018a98:	08018ac5 	.word	0x08018ac5
 8018a9c:	2300      	movs	r3, #0
 8018a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018aa2:	e18a      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018aa4:	2304      	movs	r3, #4
 8018aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018aaa:	e186      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018aac:	2308      	movs	r3, #8
 8018aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018ab2:	e182      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018ab4:	2310      	movs	r3, #16
 8018ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018aba:	e17e      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018abc:	2320      	movs	r3, #32
 8018abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018ac2:	e17a      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018ac4:	2340      	movs	r3, #64	@ 0x40
 8018ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018aca:	e176      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018acc:	2380      	movs	r3, #128	@ 0x80
 8018ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018ad2:	e172      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018ad4:	697b      	ldr	r3, [r7, #20]
 8018ad6:	681b      	ldr	r3, [r3, #0]
 8018ad8:	4a5b      	ldr	r2, [pc, #364]	@ (8018c48 <UART_SetConfig+0x63c>)
 8018ada:	4293      	cmp	r3, r2
 8018adc:	d130      	bne.n	8018b40 <UART_SetConfig+0x534>
 8018ade:	4b58      	ldr	r3, [pc, #352]	@ (8018c40 <UART_SetConfig+0x634>)
 8018ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018ae2:	f003 0307 	and.w	r3, r3, #7
 8018ae6:	2b05      	cmp	r3, #5
 8018ae8:	d826      	bhi.n	8018b38 <UART_SetConfig+0x52c>
 8018aea:	a201      	add	r2, pc, #4	@ (adr r2, 8018af0 <UART_SetConfig+0x4e4>)
 8018aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018af0:	08018b09 	.word	0x08018b09
 8018af4:	08018b11 	.word	0x08018b11
 8018af8:	08018b19 	.word	0x08018b19
 8018afc:	08018b21 	.word	0x08018b21
 8018b00:	08018b29 	.word	0x08018b29
 8018b04:	08018b31 	.word	0x08018b31
 8018b08:	2300      	movs	r3, #0
 8018b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b0e:	e154      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b10:	2304      	movs	r3, #4
 8018b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b16:	e150      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b18:	2308      	movs	r3, #8
 8018b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b1e:	e14c      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b20:	2310      	movs	r3, #16
 8018b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b26:	e148      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b28:	2320      	movs	r3, #32
 8018b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b2e:	e144      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b30:	2340      	movs	r3, #64	@ 0x40
 8018b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b36:	e140      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b38:	2380      	movs	r3, #128	@ 0x80
 8018b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018b3e:	e13c      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018b40:	697b      	ldr	r3, [r7, #20]
 8018b42:	681b      	ldr	r3, [r3, #0]
 8018b44:	4a41      	ldr	r2, [pc, #260]	@ (8018c4c <UART_SetConfig+0x640>)
 8018b46:	4293      	cmp	r3, r2
 8018b48:	f040 8082 	bne.w	8018c50 <UART_SetConfig+0x644>
 8018b4c:	4b3c      	ldr	r3, [pc, #240]	@ (8018c40 <UART_SetConfig+0x634>)
 8018b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018b50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8018b54:	2b28      	cmp	r3, #40	@ 0x28
 8018b56:	d86d      	bhi.n	8018c34 <UART_SetConfig+0x628>
 8018b58:	a201      	add	r2, pc, #4	@ (adr r2, 8018b60 <UART_SetConfig+0x554>)
 8018b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b5e:	bf00      	nop
 8018b60:	08018c05 	.word	0x08018c05
 8018b64:	08018c35 	.word	0x08018c35
 8018b68:	08018c35 	.word	0x08018c35
 8018b6c:	08018c35 	.word	0x08018c35
 8018b70:	08018c35 	.word	0x08018c35
 8018b74:	08018c35 	.word	0x08018c35
 8018b78:	08018c35 	.word	0x08018c35
 8018b7c:	08018c35 	.word	0x08018c35
 8018b80:	08018c0d 	.word	0x08018c0d
 8018b84:	08018c35 	.word	0x08018c35
 8018b88:	08018c35 	.word	0x08018c35
 8018b8c:	08018c35 	.word	0x08018c35
 8018b90:	08018c35 	.word	0x08018c35
 8018b94:	08018c35 	.word	0x08018c35
 8018b98:	08018c35 	.word	0x08018c35
 8018b9c:	08018c35 	.word	0x08018c35
 8018ba0:	08018c15 	.word	0x08018c15
 8018ba4:	08018c35 	.word	0x08018c35
 8018ba8:	08018c35 	.word	0x08018c35
 8018bac:	08018c35 	.word	0x08018c35
 8018bb0:	08018c35 	.word	0x08018c35
 8018bb4:	08018c35 	.word	0x08018c35
 8018bb8:	08018c35 	.word	0x08018c35
 8018bbc:	08018c35 	.word	0x08018c35
 8018bc0:	08018c1d 	.word	0x08018c1d
 8018bc4:	08018c35 	.word	0x08018c35
 8018bc8:	08018c35 	.word	0x08018c35
 8018bcc:	08018c35 	.word	0x08018c35
 8018bd0:	08018c35 	.word	0x08018c35
 8018bd4:	08018c35 	.word	0x08018c35
 8018bd8:	08018c35 	.word	0x08018c35
 8018bdc:	08018c35 	.word	0x08018c35
 8018be0:	08018c25 	.word	0x08018c25
 8018be4:	08018c35 	.word	0x08018c35
 8018be8:	08018c35 	.word	0x08018c35
 8018bec:	08018c35 	.word	0x08018c35
 8018bf0:	08018c35 	.word	0x08018c35
 8018bf4:	08018c35 	.word	0x08018c35
 8018bf8:	08018c35 	.word	0x08018c35
 8018bfc:	08018c35 	.word	0x08018c35
 8018c00:	08018c2d 	.word	0x08018c2d
 8018c04:	2301      	movs	r3, #1
 8018c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c0a:	e0d6      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c0c:	2304      	movs	r3, #4
 8018c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c12:	e0d2      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c14:	2308      	movs	r3, #8
 8018c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c1a:	e0ce      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c1c:	2310      	movs	r3, #16
 8018c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c22:	e0ca      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c24:	2320      	movs	r3, #32
 8018c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c2a:	e0c6      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c2c:	2340      	movs	r3, #64	@ 0x40
 8018c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c32:	e0c2      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c34:	2380      	movs	r3, #128	@ 0x80
 8018c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018c3a:	e0be      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018c3c:	40011400 	.word	0x40011400
 8018c40:	58024400 	.word	0x58024400
 8018c44:	40007800 	.word	0x40007800
 8018c48:	40007c00 	.word	0x40007c00
 8018c4c:	40011800 	.word	0x40011800
 8018c50:	697b      	ldr	r3, [r7, #20]
 8018c52:	681b      	ldr	r3, [r3, #0]
 8018c54:	4aad      	ldr	r2, [pc, #692]	@ (8018f0c <UART_SetConfig+0x900>)
 8018c56:	4293      	cmp	r3, r2
 8018c58:	d176      	bne.n	8018d48 <UART_SetConfig+0x73c>
 8018c5a:	4bad      	ldr	r3, [pc, #692]	@ (8018f10 <UART_SetConfig+0x904>)
 8018c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018c5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8018c62:	2b28      	cmp	r3, #40	@ 0x28
 8018c64:	d86c      	bhi.n	8018d40 <UART_SetConfig+0x734>
 8018c66:	a201      	add	r2, pc, #4	@ (adr r2, 8018c6c <UART_SetConfig+0x660>)
 8018c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c6c:	08018d11 	.word	0x08018d11
 8018c70:	08018d41 	.word	0x08018d41
 8018c74:	08018d41 	.word	0x08018d41
 8018c78:	08018d41 	.word	0x08018d41
 8018c7c:	08018d41 	.word	0x08018d41
 8018c80:	08018d41 	.word	0x08018d41
 8018c84:	08018d41 	.word	0x08018d41
 8018c88:	08018d41 	.word	0x08018d41
 8018c8c:	08018d19 	.word	0x08018d19
 8018c90:	08018d41 	.word	0x08018d41
 8018c94:	08018d41 	.word	0x08018d41
 8018c98:	08018d41 	.word	0x08018d41
 8018c9c:	08018d41 	.word	0x08018d41
 8018ca0:	08018d41 	.word	0x08018d41
 8018ca4:	08018d41 	.word	0x08018d41
 8018ca8:	08018d41 	.word	0x08018d41
 8018cac:	08018d21 	.word	0x08018d21
 8018cb0:	08018d41 	.word	0x08018d41
 8018cb4:	08018d41 	.word	0x08018d41
 8018cb8:	08018d41 	.word	0x08018d41
 8018cbc:	08018d41 	.word	0x08018d41
 8018cc0:	08018d41 	.word	0x08018d41
 8018cc4:	08018d41 	.word	0x08018d41
 8018cc8:	08018d41 	.word	0x08018d41
 8018ccc:	08018d29 	.word	0x08018d29
 8018cd0:	08018d41 	.word	0x08018d41
 8018cd4:	08018d41 	.word	0x08018d41
 8018cd8:	08018d41 	.word	0x08018d41
 8018cdc:	08018d41 	.word	0x08018d41
 8018ce0:	08018d41 	.word	0x08018d41
 8018ce4:	08018d41 	.word	0x08018d41
 8018ce8:	08018d41 	.word	0x08018d41
 8018cec:	08018d31 	.word	0x08018d31
 8018cf0:	08018d41 	.word	0x08018d41
 8018cf4:	08018d41 	.word	0x08018d41
 8018cf8:	08018d41 	.word	0x08018d41
 8018cfc:	08018d41 	.word	0x08018d41
 8018d00:	08018d41 	.word	0x08018d41
 8018d04:	08018d41 	.word	0x08018d41
 8018d08:	08018d41 	.word	0x08018d41
 8018d0c:	08018d39 	.word	0x08018d39
 8018d10:	2301      	movs	r3, #1
 8018d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d16:	e050      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d18:	2304      	movs	r3, #4
 8018d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d1e:	e04c      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d20:	2308      	movs	r3, #8
 8018d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d26:	e048      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d28:	2310      	movs	r3, #16
 8018d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d2e:	e044      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d30:	2320      	movs	r3, #32
 8018d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d36:	e040      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d38:	2340      	movs	r3, #64	@ 0x40
 8018d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d3e:	e03c      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d40:	2380      	movs	r3, #128	@ 0x80
 8018d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d46:	e038      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d48:	697b      	ldr	r3, [r7, #20]
 8018d4a:	681b      	ldr	r3, [r3, #0]
 8018d4c:	4a71      	ldr	r2, [pc, #452]	@ (8018f14 <UART_SetConfig+0x908>)
 8018d4e:	4293      	cmp	r3, r2
 8018d50:	d130      	bne.n	8018db4 <UART_SetConfig+0x7a8>
 8018d52:	4b6f      	ldr	r3, [pc, #444]	@ (8018f10 <UART_SetConfig+0x904>)
 8018d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018d56:	f003 0307 	and.w	r3, r3, #7
 8018d5a:	2b05      	cmp	r3, #5
 8018d5c:	d826      	bhi.n	8018dac <UART_SetConfig+0x7a0>
 8018d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8018d64 <UART_SetConfig+0x758>)
 8018d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d64:	08018d7d 	.word	0x08018d7d
 8018d68:	08018d85 	.word	0x08018d85
 8018d6c:	08018d8d 	.word	0x08018d8d
 8018d70:	08018d95 	.word	0x08018d95
 8018d74:	08018d9d 	.word	0x08018d9d
 8018d78:	08018da5 	.word	0x08018da5
 8018d7c:	2302      	movs	r3, #2
 8018d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d82:	e01a      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d84:	2304      	movs	r3, #4
 8018d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d8a:	e016      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d8c:	2308      	movs	r3, #8
 8018d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d92:	e012      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d94:	2310      	movs	r3, #16
 8018d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018d9a:	e00e      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018d9c:	2320      	movs	r3, #32
 8018d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018da2:	e00a      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018da4:	2340      	movs	r3, #64	@ 0x40
 8018da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018daa:	e006      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018dac:	2380      	movs	r3, #128	@ 0x80
 8018dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018db2:	e002      	b.n	8018dba <UART_SetConfig+0x7ae>
 8018db4:	2380      	movs	r3, #128	@ 0x80
 8018db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8018dba:	697b      	ldr	r3, [r7, #20]
 8018dbc:	681b      	ldr	r3, [r3, #0]
 8018dbe:	4a55      	ldr	r2, [pc, #340]	@ (8018f14 <UART_SetConfig+0x908>)
 8018dc0:	4293      	cmp	r3, r2
 8018dc2:	f040 80f8 	bne.w	8018fb6 <UART_SetConfig+0x9aa>
 8018dc6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8018dca:	2b20      	cmp	r3, #32
 8018dcc:	dc46      	bgt.n	8018e5c <UART_SetConfig+0x850>
 8018dce:	2b02      	cmp	r3, #2
 8018dd0:	db75      	blt.n	8018ebe <UART_SetConfig+0x8b2>
 8018dd2:	3b02      	subs	r3, #2
 8018dd4:	2b1e      	cmp	r3, #30
 8018dd6:	d872      	bhi.n	8018ebe <UART_SetConfig+0x8b2>
 8018dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8018de0 <UART_SetConfig+0x7d4>)
 8018dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018dde:	bf00      	nop
 8018de0:	08018e63 	.word	0x08018e63
 8018de4:	08018ebf 	.word	0x08018ebf
 8018de8:	08018e6b 	.word	0x08018e6b
 8018dec:	08018ebf 	.word	0x08018ebf
 8018df0:	08018ebf 	.word	0x08018ebf
 8018df4:	08018ebf 	.word	0x08018ebf
 8018df8:	08018e7b 	.word	0x08018e7b
 8018dfc:	08018ebf 	.word	0x08018ebf
 8018e00:	08018ebf 	.word	0x08018ebf
 8018e04:	08018ebf 	.word	0x08018ebf
 8018e08:	08018ebf 	.word	0x08018ebf
 8018e0c:	08018ebf 	.word	0x08018ebf
 8018e10:	08018ebf 	.word	0x08018ebf
 8018e14:	08018ebf 	.word	0x08018ebf
 8018e18:	08018e8b 	.word	0x08018e8b
 8018e1c:	08018ebf 	.word	0x08018ebf
 8018e20:	08018ebf 	.word	0x08018ebf
 8018e24:	08018ebf 	.word	0x08018ebf
 8018e28:	08018ebf 	.word	0x08018ebf
 8018e2c:	08018ebf 	.word	0x08018ebf
 8018e30:	08018ebf 	.word	0x08018ebf
 8018e34:	08018ebf 	.word	0x08018ebf
 8018e38:	08018ebf 	.word	0x08018ebf
 8018e3c:	08018ebf 	.word	0x08018ebf
 8018e40:	08018ebf 	.word	0x08018ebf
 8018e44:	08018ebf 	.word	0x08018ebf
 8018e48:	08018ebf 	.word	0x08018ebf
 8018e4c:	08018ebf 	.word	0x08018ebf
 8018e50:	08018ebf 	.word	0x08018ebf
 8018e54:	08018ebf 	.word	0x08018ebf
 8018e58:	08018eb1 	.word	0x08018eb1
 8018e5c:	2b40      	cmp	r3, #64	@ 0x40
 8018e5e:	d02a      	beq.n	8018eb6 <UART_SetConfig+0x8aa>
 8018e60:	e02d      	b.n	8018ebe <UART_SetConfig+0x8b2>
 8018e62:	f7fa fda1 	bl	80139a8 <HAL_RCCEx_GetD3PCLK1Freq>
 8018e66:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8018e68:	e02f      	b.n	8018eca <UART_SetConfig+0x8be>
 8018e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018e6e:	4618      	mov	r0, r3
 8018e70:	f7fa fdb0 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 8018e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018e78:	e027      	b.n	8018eca <UART_SetConfig+0x8be>
 8018e7a:	f107 0318 	add.w	r3, r7, #24
 8018e7e:	4618      	mov	r0, r3
 8018e80:	f7fa fefc 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 8018e84:	69fb      	ldr	r3, [r7, #28]
 8018e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018e88:	e01f      	b.n	8018eca <UART_SetConfig+0x8be>
 8018e8a:	4b21      	ldr	r3, [pc, #132]	@ (8018f10 <UART_SetConfig+0x904>)
 8018e8c:	681b      	ldr	r3, [r3, #0]
 8018e8e:	f003 0320 	and.w	r3, r3, #32
 8018e92:	2b00      	cmp	r3, #0
 8018e94:	d009      	beq.n	8018eaa <UART_SetConfig+0x89e>
 8018e96:	4b1e      	ldr	r3, [pc, #120]	@ (8018f10 <UART_SetConfig+0x904>)
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	08db      	lsrs	r3, r3, #3
 8018e9c:	f003 0303 	and.w	r3, r3, #3
 8018ea0:	4a1d      	ldr	r2, [pc, #116]	@ (8018f18 <UART_SetConfig+0x90c>)
 8018ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8018ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018ea8:	e00f      	b.n	8018eca <UART_SetConfig+0x8be>
 8018eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8018f18 <UART_SetConfig+0x90c>)
 8018eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018eae:	e00c      	b.n	8018eca <UART_SetConfig+0x8be>
 8018eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8018f1c <UART_SetConfig+0x910>)
 8018eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018eb4:	e009      	b.n	8018eca <UART_SetConfig+0x8be>
 8018eb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8018eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018ebc:	e005      	b.n	8018eca <UART_SetConfig+0x8be>
 8018ebe:	2300      	movs	r3, #0
 8018ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018ec2:	2301      	movs	r3, #1
 8018ec4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8018ec8:	bf00      	nop
 8018eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ecc:	2b00      	cmp	r3, #0
 8018ece:	f000 81ee 	beq.w	80192ae <UART_SetConfig+0xca2>
 8018ed2:	697b      	ldr	r3, [r7, #20]
 8018ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018ed6:	4a12      	ldr	r2, [pc, #72]	@ (8018f20 <UART_SetConfig+0x914>)
 8018ed8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018edc:	461a      	mov	r2, r3
 8018ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ee0:	fbb3 f3f2 	udiv	r3, r3, r2
 8018ee4:	633b      	str	r3, [r7, #48]	@ 0x30
 8018ee6:	697b      	ldr	r3, [r7, #20]
 8018ee8:	685a      	ldr	r2, [r3, #4]
 8018eea:	4613      	mov	r3, r2
 8018eec:	005b      	lsls	r3, r3, #1
 8018eee:	4413      	add	r3, r2
 8018ef0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018ef2:	429a      	cmp	r2, r3
 8018ef4:	d305      	bcc.n	8018f02 <UART_SetConfig+0x8f6>
 8018ef6:	697b      	ldr	r3, [r7, #20]
 8018ef8:	685b      	ldr	r3, [r3, #4]
 8018efa:	031b      	lsls	r3, r3, #12
 8018efc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018efe:	429a      	cmp	r2, r3
 8018f00:	d910      	bls.n	8018f24 <UART_SetConfig+0x918>
 8018f02:	2301      	movs	r3, #1
 8018f04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8018f08:	e1d1      	b.n	80192ae <UART_SetConfig+0xca2>
 8018f0a:	bf00      	nop
 8018f0c:	40011c00 	.word	0x40011c00
 8018f10:	58024400 	.word	0x58024400
 8018f14:	58000c00 	.word	0x58000c00
 8018f18:	03d09000 	.word	0x03d09000
 8018f1c:	003d0900 	.word	0x003d0900
 8018f20:	0801e7f4 	.word	0x0801e7f4
 8018f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f26:	2200      	movs	r2, #0
 8018f28:	60bb      	str	r3, [r7, #8]
 8018f2a:	60fa      	str	r2, [r7, #12]
 8018f2c:	697b      	ldr	r3, [r7, #20]
 8018f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018f30:	4ac0      	ldr	r2, [pc, #768]	@ (8019234 <UART_SetConfig+0xc28>)
 8018f32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018f36:	b29b      	uxth	r3, r3
 8018f38:	2200      	movs	r2, #0
 8018f3a:	603b      	str	r3, [r7, #0]
 8018f3c:	607a      	str	r2, [r7, #4]
 8018f3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018f42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8018f46:	f7e7 fa33 	bl	80003b0 <__aeabi_uldivmod>
 8018f4a:	4602      	mov	r2, r0
 8018f4c:	460b      	mov	r3, r1
 8018f4e:	4610      	mov	r0, r2
 8018f50:	4619      	mov	r1, r3
 8018f52:	f04f 0200 	mov.w	r2, #0
 8018f56:	f04f 0300 	mov.w	r3, #0
 8018f5a:	020b      	lsls	r3, r1, #8
 8018f5c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8018f60:	0202      	lsls	r2, r0, #8
 8018f62:	6979      	ldr	r1, [r7, #20]
 8018f64:	6849      	ldr	r1, [r1, #4]
 8018f66:	0849      	lsrs	r1, r1, #1
 8018f68:	2000      	movs	r0, #0
 8018f6a:	460c      	mov	r4, r1
 8018f6c:	4605      	mov	r5, r0
 8018f6e:	eb12 0804 	adds.w	r8, r2, r4
 8018f72:	eb43 0905 	adc.w	r9, r3, r5
 8018f76:	697b      	ldr	r3, [r7, #20]
 8018f78:	685b      	ldr	r3, [r3, #4]
 8018f7a:	2200      	movs	r2, #0
 8018f7c:	469a      	mov	sl, r3
 8018f7e:	4693      	mov	fp, r2
 8018f80:	4652      	mov	r2, sl
 8018f82:	465b      	mov	r3, fp
 8018f84:	4640      	mov	r0, r8
 8018f86:	4649      	mov	r1, r9
 8018f88:	f7e7 fa12 	bl	80003b0 <__aeabi_uldivmod>
 8018f8c:	4602      	mov	r2, r0
 8018f8e:	460b      	mov	r3, r1
 8018f90:	4613      	mov	r3, r2
 8018f92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8018f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8018f9a:	d308      	bcc.n	8018fae <UART_SetConfig+0x9a2>
 8018f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018f9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018fa2:	d204      	bcs.n	8018fae <UART_SetConfig+0x9a2>
 8018fa4:	697b      	ldr	r3, [r7, #20]
 8018fa6:	681b      	ldr	r3, [r3, #0]
 8018fa8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018faa:	60da      	str	r2, [r3, #12]
 8018fac:	e17f      	b.n	80192ae <UART_SetConfig+0xca2>
 8018fae:	2301      	movs	r3, #1
 8018fb0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8018fb4:	e17b      	b.n	80192ae <UART_SetConfig+0xca2>
 8018fb6:	697b      	ldr	r3, [r7, #20]
 8018fb8:	69db      	ldr	r3, [r3, #28]
 8018fba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018fbe:	f040 80bd 	bne.w	801913c <UART_SetConfig+0xb30>
 8018fc2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8018fc6:	2b20      	cmp	r3, #32
 8018fc8:	dc48      	bgt.n	801905c <UART_SetConfig+0xa50>
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	db7b      	blt.n	80190c6 <UART_SetConfig+0xaba>
 8018fce:	2b20      	cmp	r3, #32
 8018fd0:	d879      	bhi.n	80190c6 <UART_SetConfig+0xaba>
 8018fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8018fd8 <UART_SetConfig+0x9cc>)
 8018fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018fd8:	08019063 	.word	0x08019063
 8018fdc:	0801906b 	.word	0x0801906b
 8018fe0:	080190c7 	.word	0x080190c7
 8018fe4:	080190c7 	.word	0x080190c7
 8018fe8:	08019073 	.word	0x08019073
 8018fec:	080190c7 	.word	0x080190c7
 8018ff0:	080190c7 	.word	0x080190c7
 8018ff4:	080190c7 	.word	0x080190c7
 8018ff8:	08019083 	.word	0x08019083
 8018ffc:	080190c7 	.word	0x080190c7
 8019000:	080190c7 	.word	0x080190c7
 8019004:	080190c7 	.word	0x080190c7
 8019008:	080190c7 	.word	0x080190c7
 801900c:	080190c7 	.word	0x080190c7
 8019010:	080190c7 	.word	0x080190c7
 8019014:	080190c7 	.word	0x080190c7
 8019018:	08019093 	.word	0x08019093
 801901c:	080190c7 	.word	0x080190c7
 8019020:	080190c7 	.word	0x080190c7
 8019024:	080190c7 	.word	0x080190c7
 8019028:	080190c7 	.word	0x080190c7
 801902c:	080190c7 	.word	0x080190c7
 8019030:	080190c7 	.word	0x080190c7
 8019034:	080190c7 	.word	0x080190c7
 8019038:	080190c7 	.word	0x080190c7
 801903c:	080190c7 	.word	0x080190c7
 8019040:	080190c7 	.word	0x080190c7
 8019044:	080190c7 	.word	0x080190c7
 8019048:	080190c7 	.word	0x080190c7
 801904c:	080190c7 	.word	0x080190c7
 8019050:	080190c7 	.word	0x080190c7
 8019054:	080190c7 	.word	0x080190c7
 8019058:	080190b9 	.word	0x080190b9
 801905c:	2b40      	cmp	r3, #64	@ 0x40
 801905e:	d02e      	beq.n	80190be <UART_SetConfig+0xab2>
 8019060:	e031      	b.n	80190c6 <UART_SetConfig+0xaba>
 8019062:	f7f8 fe03 	bl	8011c6c <HAL_RCC_GetPCLK1Freq>
 8019066:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8019068:	e033      	b.n	80190d2 <UART_SetConfig+0xac6>
 801906a:	f7f8 fe15 	bl	8011c98 <HAL_RCC_GetPCLK2Freq>
 801906e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8019070:	e02f      	b.n	80190d2 <UART_SetConfig+0xac6>
 8019072:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8019076:	4618      	mov	r0, r3
 8019078:	f7fa fcac 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 801907c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801907e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019080:	e027      	b.n	80190d2 <UART_SetConfig+0xac6>
 8019082:	f107 0318 	add.w	r3, r7, #24
 8019086:	4618      	mov	r0, r3
 8019088:	f7fa fdf8 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 801908c:	69fb      	ldr	r3, [r7, #28]
 801908e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019090:	e01f      	b.n	80190d2 <UART_SetConfig+0xac6>
 8019092:	4b69      	ldr	r3, [pc, #420]	@ (8019238 <UART_SetConfig+0xc2c>)
 8019094:	681b      	ldr	r3, [r3, #0]
 8019096:	f003 0320 	and.w	r3, r3, #32
 801909a:	2b00      	cmp	r3, #0
 801909c:	d009      	beq.n	80190b2 <UART_SetConfig+0xaa6>
 801909e:	4b66      	ldr	r3, [pc, #408]	@ (8019238 <UART_SetConfig+0xc2c>)
 80190a0:	681b      	ldr	r3, [r3, #0]
 80190a2:	08db      	lsrs	r3, r3, #3
 80190a4:	f003 0303 	and.w	r3, r3, #3
 80190a8:	4a64      	ldr	r2, [pc, #400]	@ (801923c <UART_SetConfig+0xc30>)
 80190aa:	fa22 f303 	lsr.w	r3, r2, r3
 80190ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80190b0:	e00f      	b.n	80190d2 <UART_SetConfig+0xac6>
 80190b2:	4b62      	ldr	r3, [pc, #392]	@ (801923c <UART_SetConfig+0xc30>)
 80190b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80190b6:	e00c      	b.n	80190d2 <UART_SetConfig+0xac6>
 80190b8:	4b61      	ldr	r3, [pc, #388]	@ (8019240 <UART_SetConfig+0xc34>)
 80190ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80190bc:	e009      	b.n	80190d2 <UART_SetConfig+0xac6>
 80190be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80190c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80190c4:	e005      	b.n	80190d2 <UART_SetConfig+0xac6>
 80190c6:	2300      	movs	r3, #0
 80190c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80190ca:	2301      	movs	r3, #1
 80190cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80190d0:	bf00      	nop
 80190d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190d4:	2b00      	cmp	r3, #0
 80190d6:	f000 80ea 	beq.w	80192ae <UART_SetConfig+0xca2>
 80190da:	697b      	ldr	r3, [r7, #20]
 80190dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80190de:	4a55      	ldr	r2, [pc, #340]	@ (8019234 <UART_SetConfig+0xc28>)
 80190e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80190e4:	461a      	mov	r2, r3
 80190e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80190ec:	005a      	lsls	r2, r3, #1
 80190ee:	697b      	ldr	r3, [r7, #20]
 80190f0:	685b      	ldr	r3, [r3, #4]
 80190f2:	085b      	lsrs	r3, r3, #1
 80190f4:	441a      	add	r2, r3
 80190f6:	697b      	ldr	r3, [r7, #20]
 80190f8:	685b      	ldr	r3, [r3, #4]
 80190fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80190fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019102:	2b0f      	cmp	r3, #15
 8019104:	d916      	bls.n	8019134 <UART_SetConfig+0xb28>
 8019106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801910c:	d212      	bcs.n	8019134 <UART_SetConfig+0xb28>
 801910e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019110:	b29b      	uxth	r3, r3
 8019112:	f023 030f 	bic.w	r3, r3, #15
 8019116:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8019118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801911a:	085b      	lsrs	r3, r3, #1
 801911c:	b29b      	uxth	r3, r3
 801911e:	f003 0307 	and.w	r3, r3, #7
 8019122:	b29a      	uxth	r2, r3
 8019124:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8019126:	4313      	orrs	r3, r2
 8019128:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801912a:	697b      	ldr	r3, [r7, #20]
 801912c:	681b      	ldr	r3, [r3, #0]
 801912e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8019130:	60da      	str	r2, [r3, #12]
 8019132:	e0bc      	b.n	80192ae <UART_SetConfig+0xca2>
 8019134:	2301      	movs	r3, #1
 8019136:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801913a:	e0b8      	b.n	80192ae <UART_SetConfig+0xca2>
 801913c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019140:	2b20      	cmp	r3, #32
 8019142:	dc4b      	bgt.n	80191dc <UART_SetConfig+0xbd0>
 8019144:	2b00      	cmp	r3, #0
 8019146:	f2c0 8087 	blt.w	8019258 <UART_SetConfig+0xc4c>
 801914a:	2b20      	cmp	r3, #32
 801914c:	f200 8084 	bhi.w	8019258 <UART_SetConfig+0xc4c>
 8019150:	a201      	add	r2, pc, #4	@ (adr r2, 8019158 <UART_SetConfig+0xb4c>)
 8019152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019156:	bf00      	nop
 8019158:	080191e3 	.word	0x080191e3
 801915c:	080191eb 	.word	0x080191eb
 8019160:	08019259 	.word	0x08019259
 8019164:	08019259 	.word	0x08019259
 8019168:	080191f3 	.word	0x080191f3
 801916c:	08019259 	.word	0x08019259
 8019170:	08019259 	.word	0x08019259
 8019174:	08019259 	.word	0x08019259
 8019178:	08019203 	.word	0x08019203
 801917c:	08019259 	.word	0x08019259
 8019180:	08019259 	.word	0x08019259
 8019184:	08019259 	.word	0x08019259
 8019188:	08019259 	.word	0x08019259
 801918c:	08019259 	.word	0x08019259
 8019190:	08019259 	.word	0x08019259
 8019194:	08019259 	.word	0x08019259
 8019198:	08019213 	.word	0x08019213
 801919c:	08019259 	.word	0x08019259
 80191a0:	08019259 	.word	0x08019259
 80191a4:	08019259 	.word	0x08019259
 80191a8:	08019259 	.word	0x08019259
 80191ac:	08019259 	.word	0x08019259
 80191b0:	08019259 	.word	0x08019259
 80191b4:	08019259 	.word	0x08019259
 80191b8:	08019259 	.word	0x08019259
 80191bc:	08019259 	.word	0x08019259
 80191c0:	08019259 	.word	0x08019259
 80191c4:	08019259 	.word	0x08019259
 80191c8:	08019259 	.word	0x08019259
 80191cc:	08019259 	.word	0x08019259
 80191d0:	08019259 	.word	0x08019259
 80191d4:	08019259 	.word	0x08019259
 80191d8:	0801924b 	.word	0x0801924b
 80191dc:	2b40      	cmp	r3, #64	@ 0x40
 80191de:	d037      	beq.n	8019250 <UART_SetConfig+0xc44>
 80191e0:	e03a      	b.n	8019258 <UART_SetConfig+0xc4c>
 80191e2:	f7f8 fd43 	bl	8011c6c <HAL_RCC_GetPCLK1Freq>
 80191e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80191e8:	e03c      	b.n	8019264 <UART_SetConfig+0xc58>
 80191ea:	f7f8 fd55 	bl	8011c98 <HAL_RCC_GetPCLK2Freq>
 80191ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80191f0:	e038      	b.n	8019264 <UART_SetConfig+0xc58>
 80191f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80191f6:	4618      	mov	r0, r3
 80191f8:	f7fa fbec 	bl	80139d4 <HAL_RCCEx_GetPLL2ClockFreq>
 80191fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80191fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019200:	e030      	b.n	8019264 <UART_SetConfig+0xc58>
 8019202:	f107 0318 	add.w	r3, r7, #24
 8019206:	4618      	mov	r0, r3
 8019208:	f7fa fd38 	bl	8013c7c <HAL_RCCEx_GetPLL3ClockFreq>
 801920c:	69fb      	ldr	r3, [r7, #28]
 801920e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019210:	e028      	b.n	8019264 <UART_SetConfig+0xc58>
 8019212:	4b09      	ldr	r3, [pc, #36]	@ (8019238 <UART_SetConfig+0xc2c>)
 8019214:	681b      	ldr	r3, [r3, #0]
 8019216:	f003 0320 	and.w	r3, r3, #32
 801921a:	2b00      	cmp	r3, #0
 801921c:	d012      	beq.n	8019244 <UART_SetConfig+0xc38>
 801921e:	4b06      	ldr	r3, [pc, #24]	@ (8019238 <UART_SetConfig+0xc2c>)
 8019220:	681b      	ldr	r3, [r3, #0]
 8019222:	08db      	lsrs	r3, r3, #3
 8019224:	f003 0303 	and.w	r3, r3, #3
 8019228:	4a04      	ldr	r2, [pc, #16]	@ (801923c <UART_SetConfig+0xc30>)
 801922a:	fa22 f303 	lsr.w	r3, r2, r3
 801922e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019230:	e018      	b.n	8019264 <UART_SetConfig+0xc58>
 8019232:	bf00      	nop
 8019234:	0801e7f4 	.word	0x0801e7f4
 8019238:	58024400 	.word	0x58024400
 801923c:	03d09000 	.word	0x03d09000
 8019240:	003d0900 	.word	0x003d0900
 8019244:	4b24      	ldr	r3, [pc, #144]	@ (80192d8 <UART_SetConfig+0xccc>)
 8019246:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019248:	e00c      	b.n	8019264 <UART_SetConfig+0xc58>
 801924a:	4b24      	ldr	r3, [pc, #144]	@ (80192dc <UART_SetConfig+0xcd0>)
 801924c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801924e:	e009      	b.n	8019264 <UART_SetConfig+0xc58>
 8019250:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8019254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019256:	e005      	b.n	8019264 <UART_SetConfig+0xc58>
 8019258:	2300      	movs	r3, #0
 801925a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801925c:	2301      	movs	r3, #1
 801925e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8019262:	bf00      	nop
 8019264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019266:	2b00      	cmp	r3, #0
 8019268:	d021      	beq.n	80192ae <UART_SetConfig+0xca2>
 801926a:	697b      	ldr	r3, [r7, #20]
 801926c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801926e:	4a1c      	ldr	r2, [pc, #112]	@ (80192e0 <UART_SetConfig+0xcd4>)
 8019270:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8019274:	461a      	mov	r2, r3
 8019276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019278:	fbb3 f2f2 	udiv	r2, r3, r2
 801927c:	697b      	ldr	r3, [r7, #20]
 801927e:	685b      	ldr	r3, [r3, #4]
 8019280:	085b      	lsrs	r3, r3, #1
 8019282:	441a      	add	r2, r3
 8019284:	697b      	ldr	r3, [r7, #20]
 8019286:	685b      	ldr	r3, [r3, #4]
 8019288:	fbb2 f3f3 	udiv	r3, r2, r3
 801928c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801928e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019290:	2b0f      	cmp	r3, #15
 8019292:	d909      	bls.n	80192a8 <UART_SetConfig+0xc9c>
 8019294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019296:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801929a:	d205      	bcs.n	80192a8 <UART_SetConfig+0xc9c>
 801929c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801929e:	b29a      	uxth	r2, r3
 80192a0:	697b      	ldr	r3, [r7, #20]
 80192a2:	681b      	ldr	r3, [r3, #0]
 80192a4:	60da      	str	r2, [r3, #12]
 80192a6:	e002      	b.n	80192ae <UART_SetConfig+0xca2>
 80192a8:	2301      	movs	r3, #1
 80192aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80192ae:	697b      	ldr	r3, [r7, #20]
 80192b0:	2201      	movs	r2, #1
 80192b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80192b6:	697b      	ldr	r3, [r7, #20]
 80192b8:	2201      	movs	r2, #1
 80192ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80192be:	697b      	ldr	r3, [r7, #20]
 80192c0:	2200      	movs	r2, #0
 80192c2:	675a      	str	r2, [r3, #116]	@ 0x74
 80192c4:	697b      	ldr	r3, [r7, #20]
 80192c6:	2200      	movs	r2, #0
 80192c8:	679a      	str	r2, [r3, #120]	@ 0x78
 80192ca:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80192ce:	4618      	mov	r0, r3
 80192d0:	3748      	adds	r7, #72	@ 0x48
 80192d2:	46bd      	mov	sp, r7
 80192d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80192d8:	03d09000 	.word	0x03d09000
 80192dc:	003d0900 	.word	0x003d0900
 80192e0:	0801e7f4 	.word	0x0801e7f4

080192e4 <UART_AdvFeatureConfig>:
 80192e4:	b480      	push	{r7}
 80192e6:	b083      	sub	sp, #12
 80192e8:	af00      	add	r7, sp, #0
 80192ea:	6078      	str	r0, [r7, #4]
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80192f0:	f003 0308 	and.w	r3, r3, #8
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d00a      	beq.n	801930e <UART_AdvFeatureConfig+0x2a>
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	681b      	ldr	r3, [r3, #0]
 80192fc:	685b      	ldr	r3, [r3, #4]
 80192fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019306:	687b      	ldr	r3, [r7, #4]
 8019308:	681b      	ldr	r3, [r3, #0]
 801930a:	430a      	orrs	r2, r1
 801930c:	605a      	str	r2, [r3, #4]
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019312:	f003 0301 	and.w	r3, r3, #1
 8019316:	2b00      	cmp	r3, #0
 8019318:	d00a      	beq.n	8019330 <UART_AdvFeatureConfig+0x4c>
 801931a:	687b      	ldr	r3, [r7, #4]
 801931c:	681b      	ldr	r3, [r3, #0]
 801931e:	685b      	ldr	r3, [r3, #4]
 8019320:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019328:	687b      	ldr	r3, [r7, #4]
 801932a:	681b      	ldr	r3, [r3, #0]
 801932c:	430a      	orrs	r2, r1
 801932e:	605a      	str	r2, [r3, #4]
 8019330:	687b      	ldr	r3, [r7, #4]
 8019332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019334:	f003 0302 	and.w	r3, r3, #2
 8019338:	2b00      	cmp	r3, #0
 801933a:	d00a      	beq.n	8019352 <UART_AdvFeatureConfig+0x6e>
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	681b      	ldr	r3, [r3, #0]
 8019340:	685b      	ldr	r3, [r3, #4]
 8019342:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8019346:	687b      	ldr	r3, [r7, #4]
 8019348:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	681b      	ldr	r3, [r3, #0]
 801934e:	430a      	orrs	r2, r1
 8019350:	605a      	str	r2, [r3, #4]
 8019352:	687b      	ldr	r3, [r7, #4]
 8019354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019356:	f003 0304 	and.w	r3, r3, #4
 801935a:	2b00      	cmp	r3, #0
 801935c:	d00a      	beq.n	8019374 <UART_AdvFeatureConfig+0x90>
 801935e:	687b      	ldr	r3, [r7, #4]
 8019360:	681b      	ldr	r3, [r3, #0]
 8019362:	685b      	ldr	r3, [r3, #4]
 8019364:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8019368:	687b      	ldr	r3, [r7, #4]
 801936a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801936c:	687b      	ldr	r3, [r7, #4]
 801936e:	681b      	ldr	r3, [r3, #0]
 8019370:	430a      	orrs	r2, r1
 8019372:	605a      	str	r2, [r3, #4]
 8019374:	687b      	ldr	r3, [r7, #4]
 8019376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019378:	f003 0310 	and.w	r3, r3, #16
 801937c:	2b00      	cmp	r3, #0
 801937e:	d00a      	beq.n	8019396 <UART_AdvFeatureConfig+0xb2>
 8019380:	687b      	ldr	r3, [r7, #4]
 8019382:	681b      	ldr	r3, [r3, #0]
 8019384:	689b      	ldr	r3, [r3, #8]
 8019386:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801938a:	687b      	ldr	r3, [r7, #4]
 801938c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801938e:	687b      	ldr	r3, [r7, #4]
 8019390:	681b      	ldr	r3, [r3, #0]
 8019392:	430a      	orrs	r2, r1
 8019394:	609a      	str	r2, [r3, #8]
 8019396:	687b      	ldr	r3, [r7, #4]
 8019398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801939a:	f003 0320 	and.w	r3, r3, #32
 801939e:	2b00      	cmp	r3, #0
 80193a0:	d00a      	beq.n	80193b8 <UART_AdvFeatureConfig+0xd4>
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	681b      	ldr	r3, [r3, #0]
 80193a6:	689b      	ldr	r3, [r3, #8]
 80193a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80193b0:	687b      	ldr	r3, [r7, #4]
 80193b2:	681b      	ldr	r3, [r3, #0]
 80193b4:	430a      	orrs	r2, r1
 80193b6:	609a      	str	r2, [r3, #8]
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80193bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80193c0:	2b00      	cmp	r3, #0
 80193c2:	d01a      	beq.n	80193fa <UART_AdvFeatureConfig+0x116>
 80193c4:	687b      	ldr	r3, [r7, #4]
 80193c6:	681b      	ldr	r3, [r3, #0]
 80193c8:	685b      	ldr	r3, [r3, #4]
 80193ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	430a      	orrs	r2, r1
 80193d8:	605a      	str	r2, [r3, #4]
 80193da:	687b      	ldr	r3, [r7, #4]
 80193dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80193de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80193e2:	d10a      	bne.n	80193fa <UART_AdvFeatureConfig+0x116>
 80193e4:	687b      	ldr	r3, [r7, #4]
 80193e6:	681b      	ldr	r3, [r3, #0]
 80193e8:	685b      	ldr	r3, [r3, #4]
 80193ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	681b      	ldr	r3, [r3, #0]
 80193f6:	430a      	orrs	r2, r1
 80193f8:	605a      	str	r2, [r3, #4]
 80193fa:	687b      	ldr	r3, [r7, #4]
 80193fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80193fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019402:	2b00      	cmp	r3, #0
 8019404:	d00a      	beq.n	801941c <UART_AdvFeatureConfig+0x138>
 8019406:	687b      	ldr	r3, [r7, #4]
 8019408:	681b      	ldr	r3, [r3, #0]
 801940a:	685b      	ldr	r3, [r3, #4]
 801940c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8019410:	687b      	ldr	r3, [r7, #4]
 8019412:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8019414:	687b      	ldr	r3, [r7, #4]
 8019416:	681b      	ldr	r3, [r3, #0]
 8019418:	430a      	orrs	r2, r1
 801941a:	605a      	str	r2, [r3, #4]
 801941c:	bf00      	nop
 801941e:	370c      	adds	r7, #12
 8019420:	46bd      	mov	sp, r7
 8019422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019426:	4770      	bx	lr

08019428 <UART_CheckIdleState>:
 8019428:	b580      	push	{r7, lr}
 801942a:	b098      	sub	sp, #96	@ 0x60
 801942c:	af02      	add	r7, sp, #8
 801942e:	6078      	str	r0, [r7, #4]
 8019430:	687b      	ldr	r3, [r7, #4]
 8019432:	2200      	movs	r2, #0
 8019434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8019438:	f7ef fe88 	bl	800914c <HAL_GetTick>
 801943c:	6578      	str	r0, [r7, #84]	@ 0x54
 801943e:	687b      	ldr	r3, [r7, #4]
 8019440:	681b      	ldr	r3, [r3, #0]
 8019442:	681b      	ldr	r3, [r3, #0]
 8019444:	f003 0308 	and.w	r3, r3, #8
 8019448:	2b08      	cmp	r3, #8
 801944a:	d12f      	bne.n	80194ac <UART_CheckIdleState+0x84>
 801944c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8019450:	9300      	str	r3, [sp, #0]
 8019452:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019454:	2200      	movs	r2, #0
 8019456:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801945a:	6878      	ldr	r0, [r7, #4]
 801945c:	f000 f88e 	bl	801957c <UART_WaitOnFlagUntilTimeout>
 8019460:	4603      	mov	r3, r0
 8019462:	2b00      	cmp	r3, #0
 8019464:	d022      	beq.n	80194ac <UART_CheckIdleState+0x84>
 8019466:	687b      	ldr	r3, [r7, #4]
 8019468:	681b      	ldr	r3, [r3, #0]
 801946a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801946c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801946e:	e853 3f00 	ldrex	r3, [r3]
 8019472:	637b      	str	r3, [r7, #52]	@ 0x34
 8019474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801947a:	653b      	str	r3, [r7, #80]	@ 0x50
 801947c:	687b      	ldr	r3, [r7, #4]
 801947e:	681b      	ldr	r3, [r3, #0]
 8019480:	461a      	mov	r2, r3
 8019482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019484:	647b      	str	r3, [r7, #68]	@ 0x44
 8019486:	643a      	str	r2, [r7, #64]	@ 0x40
 8019488:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801948a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801948c:	e841 2300 	strex	r3, r2, [r1]
 8019490:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019494:	2b00      	cmp	r3, #0
 8019496:	d1e6      	bne.n	8019466 <UART_CheckIdleState+0x3e>
 8019498:	687b      	ldr	r3, [r7, #4]
 801949a:	2220      	movs	r2, #32
 801949c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	2200      	movs	r2, #0
 80194a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 80194a8:	2303      	movs	r3, #3
 80194aa:	e063      	b.n	8019574 <UART_CheckIdleState+0x14c>
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	681b      	ldr	r3, [r3, #0]
 80194b0:	681b      	ldr	r3, [r3, #0]
 80194b2:	f003 0304 	and.w	r3, r3, #4
 80194b6:	2b04      	cmp	r3, #4
 80194b8:	d149      	bne.n	801954e <UART_CheckIdleState+0x126>
 80194ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80194be:	9300      	str	r3, [sp, #0]
 80194c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80194c2:	2200      	movs	r2, #0
 80194c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80194c8:	6878      	ldr	r0, [r7, #4]
 80194ca:	f000 f857 	bl	801957c <UART_WaitOnFlagUntilTimeout>
 80194ce:	4603      	mov	r3, r0
 80194d0:	2b00      	cmp	r3, #0
 80194d2:	d03c      	beq.n	801954e <UART_CheckIdleState+0x126>
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	681b      	ldr	r3, [r3, #0]
 80194d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80194da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194dc:	e853 3f00 	ldrex	r3, [r3]
 80194e0:	623b      	str	r3, [r7, #32]
 80194e2:	6a3b      	ldr	r3, [r7, #32]
 80194e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80194e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	681b      	ldr	r3, [r3, #0]
 80194ee:	461a      	mov	r2, r3
 80194f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80194f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80194f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80194f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80194f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80194fa:	e841 2300 	strex	r3, r2, [r1]
 80194fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019502:	2b00      	cmp	r3, #0
 8019504:	d1e6      	bne.n	80194d4 <UART_CheckIdleState+0xac>
 8019506:	687b      	ldr	r3, [r7, #4]
 8019508:	681b      	ldr	r3, [r3, #0]
 801950a:	3308      	adds	r3, #8
 801950c:	613b      	str	r3, [r7, #16]
 801950e:	693b      	ldr	r3, [r7, #16]
 8019510:	e853 3f00 	ldrex	r3, [r3]
 8019514:	60fb      	str	r3, [r7, #12]
 8019516:	68fb      	ldr	r3, [r7, #12]
 8019518:	f023 0301 	bic.w	r3, r3, #1
 801951c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	681b      	ldr	r3, [r3, #0]
 8019522:	3308      	adds	r3, #8
 8019524:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8019526:	61fa      	str	r2, [r7, #28]
 8019528:	61bb      	str	r3, [r7, #24]
 801952a:	69b9      	ldr	r1, [r7, #24]
 801952c:	69fa      	ldr	r2, [r7, #28]
 801952e:	e841 2300 	strex	r3, r2, [r1]
 8019532:	617b      	str	r3, [r7, #20]
 8019534:	697b      	ldr	r3, [r7, #20]
 8019536:	2b00      	cmp	r3, #0
 8019538:	d1e5      	bne.n	8019506 <UART_CheckIdleState+0xde>
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	2220      	movs	r2, #32
 801953e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8019542:	687b      	ldr	r3, [r7, #4]
 8019544:	2200      	movs	r2, #0
 8019546:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801954a:	2303      	movs	r3, #3
 801954c:	e012      	b.n	8019574 <UART_CheckIdleState+0x14c>
 801954e:	687b      	ldr	r3, [r7, #4]
 8019550:	2220      	movs	r2, #32
 8019552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8019556:	687b      	ldr	r3, [r7, #4]
 8019558:	2220      	movs	r2, #32
 801955a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	2200      	movs	r2, #0
 8019562:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019564:	687b      	ldr	r3, [r7, #4]
 8019566:	2200      	movs	r2, #0
 8019568:	671a      	str	r2, [r3, #112]	@ 0x70
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	2200      	movs	r2, #0
 801956e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 8019572:	2300      	movs	r3, #0
 8019574:	4618      	mov	r0, r3
 8019576:	3758      	adds	r7, #88	@ 0x58
 8019578:	46bd      	mov	sp, r7
 801957a:	bd80      	pop	{r7, pc}

0801957c <UART_WaitOnFlagUntilTimeout>:
 801957c:	b580      	push	{r7, lr}
 801957e:	b084      	sub	sp, #16
 8019580:	af00      	add	r7, sp, #0
 8019582:	60f8      	str	r0, [r7, #12]
 8019584:	60b9      	str	r1, [r7, #8]
 8019586:	603b      	str	r3, [r7, #0]
 8019588:	4613      	mov	r3, r2
 801958a:	71fb      	strb	r3, [r7, #7]
 801958c:	e04f      	b.n	801962e <UART_WaitOnFlagUntilTimeout+0xb2>
 801958e:	69bb      	ldr	r3, [r7, #24]
 8019590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019594:	d04b      	beq.n	801962e <UART_WaitOnFlagUntilTimeout+0xb2>
 8019596:	f7ef fdd9 	bl	800914c <HAL_GetTick>
 801959a:	4602      	mov	r2, r0
 801959c:	683b      	ldr	r3, [r7, #0]
 801959e:	1ad3      	subs	r3, r2, r3
 80195a0:	69ba      	ldr	r2, [r7, #24]
 80195a2:	429a      	cmp	r2, r3
 80195a4:	d302      	bcc.n	80195ac <UART_WaitOnFlagUntilTimeout+0x30>
 80195a6:	69bb      	ldr	r3, [r7, #24]
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	d101      	bne.n	80195b0 <UART_WaitOnFlagUntilTimeout+0x34>
 80195ac:	2303      	movs	r3, #3
 80195ae:	e04e      	b.n	801964e <UART_WaitOnFlagUntilTimeout+0xd2>
 80195b0:	68fb      	ldr	r3, [r7, #12]
 80195b2:	681b      	ldr	r3, [r3, #0]
 80195b4:	681b      	ldr	r3, [r3, #0]
 80195b6:	f003 0304 	and.w	r3, r3, #4
 80195ba:	2b00      	cmp	r3, #0
 80195bc:	d037      	beq.n	801962e <UART_WaitOnFlagUntilTimeout+0xb2>
 80195be:	68bb      	ldr	r3, [r7, #8]
 80195c0:	2b80      	cmp	r3, #128	@ 0x80
 80195c2:	d034      	beq.n	801962e <UART_WaitOnFlagUntilTimeout+0xb2>
 80195c4:	68bb      	ldr	r3, [r7, #8]
 80195c6:	2b40      	cmp	r3, #64	@ 0x40
 80195c8:	d031      	beq.n	801962e <UART_WaitOnFlagUntilTimeout+0xb2>
 80195ca:	68fb      	ldr	r3, [r7, #12]
 80195cc:	681b      	ldr	r3, [r3, #0]
 80195ce:	69db      	ldr	r3, [r3, #28]
 80195d0:	f003 0308 	and.w	r3, r3, #8
 80195d4:	2b08      	cmp	r3, #8
 80195d6:	d110      	bne.n	80195fa <UART_WaitOnFlagUntilTimeout+0x7e>
 80195d8:	68fb      	ldr	r3, [r7, #12]
 80195da:	681b      	ldr	r3, [r3, #0]
 80195dc:	2208      	movs	r2, #8
 80195de:	621a      	str	r2, [r3, #32]
 80195e0:	68f8      	ldr	r0, [r7, #12]
 80195e2:	f000 f95b 	bl	801989c <UART_EndRxTransfer>
 80195e6:	68fb      	ldr	r3, [r7, #12]
 80195e8:	2208      	movs	r2, #8
 80195ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80195ee:	68fb      	ldr	r3, [r7, #12]
 80195f0:	2200      	movs	r2, #0
 80195f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 80195f6:	2301      	movs	r3, #1
 80195f8:	e029      	b.n	801964e <UART_WaitOnFlagUntilTimeout+0xd2>
 80195fa:	68fb      	ldr	r3, [r7, #12]
 80195fc:	681b      	ldr	r3, [r3, #0]
 80195fe:	69db      	ldr	r3, [r3, #28]
 8019600:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019604:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8019608:	d111      	bne.n	801962e <UART_WaitOnFlagUntilTimeout+0xb2>
 801960a:	68fb      	ldr	r3, [r7, #12]
 801960c:	681b      	ldr	r3, [r3, #0]
 801960e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8019612:	621a      	str	r2, [r3, #32]
 8019614:	68f8      	ldr	r0, [r7, #12]
 8019616:	f000 f941 	bl	801989c <UART_EndRxTransfer>
 801961a:	68fb      	ldr	r3, [r7, #12]
 801961c:	2220      	movs	r2, #32
 801961e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8019622:	68fb      	ldr	r3, [r7, #12]
 8019624:	2200      	movs	r2, #0
 8019626:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801962a:	2303      	movs	r3, #3
 801962c:	e00f      	b.n	801964e <UART_WaitOnFlagUntilTimeout+0xd2>
 801962e:	68fb      	ldr	r3, [r7, #12]
 8019630:	681b      	ldr	r3, [r3, #0]
 8019632:	69da      	ldr	r2, [r3, #28]
 8019634:	68bb      	ldr	r3, [r7, #8]
 8019636:	4013      	ands	r3, r2
 8019638:	68ba      	ldr	r2, [r7, #8]
 801963a:	429a      	cmp	r2, r3
 801963c:	bf0c      	ite	eq
 801963e:	2301      	moveq	r3, #1
 8019640:	2300      	movne	r3, #0
 8019642:	b2db      	uxtb	r3, r3
 8019644:	461a      	mov	r2, r3
 8019646:	79fb      	ldrb	r3, [r7, #7]
 8019648:	429a      	cmp	r2, r3
 801964a:	d0a0      	beq.n	801958e <UART_WaitOnFlagUntilTimeout+0x12>
 801964c:	2300      	movs	r3, #0
 801964e:	4618      	mov	r0, r3
 8019650:	3710      	adds	r7, #16
 8019652:	46bd      	mov	sp, r7
 8019654:	bd80      	pop	{r7, pc}
	...

08019658 <UART_Start_Receive_IT>:
 8019658:	b480      	push	{r7}
 801965a:	b0a3      	sub	sp, #140	@ 0x8c
 801965c:	af00      	add	r7, sp, #0
 801965e:	60f8      	str	r0, [r7, #12]
 8019660:	60b9      	str	r1, [r7, #8]
 8019662:	4613      	mov	r3, r2
 8019664:	80fb      	strh	r3, [r7, #6]
 8019666:	68fb      	ldr	r3, [r7, #12]
 8019668:	68ba      	ldr	r2, [r7, #8]
 801966a:	659a      	str	r2, [r3, #88]	@ 0x58
 801966c:	68fb      	ldr	r3, [r7, #12]
 801966e:	88fa      	ldrh	r2, [r7, #6]
 8019670:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019674:	68fb      	ldr	r3, [r7, #12]
 8019676:	88fa      	ldrh	r2, [r7, #6]
 8019678:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 801967c:	68fb      	ldr	r3, [r7, #12]
 801967e:	2200      	movs	r2, #0
 8019680:	675a      	str	r2, [r3, #116]	@ 0x74
 8019682:	68fb      	ldr	r3, [r7, #12]
 8019684:	689b      	ldr	r3, [r3, #8]
 8019686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801968a:	d10e      	bne.n	80196aa <UART_Start_Receive_IT+0x52>
 801968c:	68fb      	ldr	r3, [r7, #12]
 801968e:	691b      	ldr	r3, [r3, #16]
 8019690:	2b00      	cmp	r3, #0
 8019692:	d105      	bne.n	80196a0 <UART_Start_Receive_IT+0x48>
 8019694:	68fb      	ldr	r3, [r7, #12]
 8019696:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801969a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801969e:	e02d      	b.n	80196fc <UART_Start_Receive_IT+0xa4>
 80196a0:	68fb      	ldr	r3, [r7, #12]
 80196a2:	22ff      	movs	r2, #255	@ 0xff
 80196a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80196a8:	e028      	b.n	80196fc <UART_Start_Receive_IT+0xa4>
 80196aa:	68fb      	ldr	r3, [r7, #12]
 80196ac:	689b      	ldr	r3, [r3, #8]
 80196ae:	2b00      	cmp	r3, #0
 80196b0:	d10d      	bne.n	80196ce <UART_Start_Receive_IT+0x76>
 80196b2:	68fb      	ldr	r3, [r7, #12]
 80196b4:	691b      	ldr	r3, [r3, #16]
 80196b6:	2b00      	cmp	r3, #0
 80196b8:	d104      	bne.n	80196c4 <UART_Start_Receive_IT+0x6c>
 80196ba:	68fb      	ldr	r3, [r7, #12]
 80196bc:	22ff      	movs	r2, #255	@ 0xff
 80196be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80196c2:	e01b      	b.n	80196fc <UART_Start_Receive_IT+0xa4>
 80196c4:	68fb      	ldr	r3, [r7, #12]
 80196c6:	227f      	movs	r2, #127	@ 0x7f
 80196c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80196cc:	e016      	b.n	80196fc <UART_Start_Receive_IT+0xa4>
 80196ce:	68fb      	ldr	r3, [r7, #12]
 80196d0:	689b      	ldr	r3, [r3, #8]
 80196d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80196d6:	d10d      	bne.n	80196f4 <UART_Start_Receive_IT+0x9c>
 80196d8:	68fb      	ldr	r3, [r7, #12]
 80196da:	691b      	ldr	r3, [r3, #16]
 80196dc:	2b00      	cmp	r3, #0
 80196de:	d104      	bne.n	80196ea <UART_Start_Receive_IT+0x92>
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	227f      	movs	r2, #127	@ 0x7f
 80196e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80196e8:	e008      	b.n	80196fc <UART_Start_Receive_IT+0xa4>
 80196ea:	68fb      	ldr	r3, [r7, #12]
 80196ec:	223f      	movs	r2, #63	@ 0x3f
 80196ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80196f2:	e003      	b.n	80196fc <UART_Start_Receive_IT+0xa4>
 80196f4:	68fb      	ldr	r3, [r7, #12]
 80196f6:	2200      	movs	r2, #0
 80196f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80196fc:	68fb      	ldr	r3, [r7, #12]
 80196fe:	2200      	movs	r2, #0
 8019700:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8019704:	68fb      	ldr	r3, [r7, #12]
 8019706:	2222      	movs	r2, #34	@ 0x22
 8019708:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 801970c:	68fb      	ldr	r3, [r7, #12]
 801970e:	681b      	ldr	r3, [r3, #0]
 8019710:	3308      	adds	r3, #8
 8019712:	667b      	str	r3, [r7, #100]	@ 0x64
 8019714:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019716:	e853 3f00 	ldrex	r3, [r3]
 801971a:	663b      	str	r3, [r7, #96]	@ 0x60
 801971c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801971e:	f043 0301 	orr.w	r3, r3, #1
 8019722:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8019726:	68fb      	ldr	r3, [r7, #12]
 8019728:	681b      	ldr	r3, [r3, #0]
 801972a:	3308      	adds	r3, #8
 801972c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8019730:	673a      	str	r2, [r7, #112]	@ 0x70
 8019732:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019734:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8019736:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8019738:	e841 2300 	strex	r3, r2, [r1]
 801973c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801973e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8019740:	2b00      	cmp	r3, #0
 8019742:	d1e3      	bne.n	801970c <UART_Start_Receive_IT+0xb4>
 8019744:	68fb      	ldr	r3, [r7, #12]
 8019746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801974c:	d14f      	bne.n	80197ee <UART_Start_Receive_IT+0x196>
 801974e:	68fb      	ldr	r3, [r7, #12]
 8019750:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8019754:	88fa      	ldrh	r2, [r7, #6]
 8019756:	429a      	cmp	r2, r3
 8019758:	d349      	bcc.n	80197ee <UART_Start_Receive_IT+0x196>
 801975a:	68fb      	ldr	r3, [r7, #12]
 801975c:	689b      	ldr	r3, [r3, #8]
 801975e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019762:	d107      	bne.n	8019774 <UART_Start_Receive_IT+0x11c>
 8019764:	68fb      	ldr	r3, [r7, #12]
 8019766:	691b      	ldr	r3, [r3, #16]
 8019768:	2b00      	cmp	r3, #0
 801976a:	d103      	bne.n	8019774 <UART_Start_Receive_IT+0x11c>
 801976c:	68fb      	ldr	r3, [r7, #12]
 801976e:	4a47      	ldr	r2, [pc, #284]	@ (801988c <UART_Start_Receive_IT+0x234>)
 8019770:	675a      	str	r2, [r3, #116]	@ 0x74
 8019772:	e002      	b.n	801977a <UART_Start_Receive_IT+0x122>
 8019774:	68fb      	ldr	r3, [r7, #12]
 8019776:	4a46      	ldr	r2, [pc, #280]	@ (8019890 <UART_Start_Receive_IT+0x238>)
 8019778:	675a      	str	r2, [r3, #116]	@ 0x74
 801977a:	68fb      	ldr	r3, [r7, #12]
 801977c:	691b      	ldr	r3, [r3, #16]
 801977e:	2b00      	cmp	r3, #0
 8019780:	d01a      	beq.n	80197b8 <UART_Start_Receive_IT+0x160>
 8019782:	68fb      	ldr	r3, [r7, #12]
 8019784:	681b      	ldr	r3, [r3, #0]
 8019786:	653b      	str	r3, [r7, #80]	@ 0x50
 8019788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801978a:	e853 3f00 	ldrex	r3, [r3]
 801978e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8019796:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801979a:	68fb      	ldr	r3, [r7, #12]
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	461a      	mov	r2, r3
 80197a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80197a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80197a6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80197a8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80197aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80197ac:	e841 2300 	strex	r3, r2, [r1]
 80197b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80197b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80197b4:	2b00      	cmp	r3, #0
 80197b6:	d1e4      	bne.n	8019782 <UART_Start_Receive_IT+0x12a>
 80197b8:	68fb      	ldr	r3, [r7, #12]
 80197ba:	681b      	ldr	r3, [r3, #0]
 80197bc:	3308      	adds	r3, #8
 80197be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80197c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80197c2:	e853 3f00 	ldrex	r3, [r3]
 80197c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80197c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80197ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80197ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80197d0:	68fb      	ldr	r3, [r7, #12]
 80197d2:	681b      	ldr	r3, [r3, #0]
 80197d4:	3308      	adds	r3, #8
 80197d6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80197d8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80197da:	647b      	str	r3, [r7, #68]	@ 0x44
 80197dc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80197de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80197e0:	e841 2300 	strex	r3, r2, [r1]
 80197e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80197e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	d1e5      	bne.n	80197b8 <UART_Start_Receive_IT+0x160>
 80197ec:	e046      	b.n	801987c <UART_Start_Receive_IT+0x224>
 80197ee:	68fb      	ldr	r3, [r7, #12]
 80197f0:	689b      	ldr	r3, [r3, #8]
 80197f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80197f6:	d107      	bne.n	8019808 <UART_Start_Receive_IT+0x1b0>
 80197f8:	68fb      	ldr	r3, [r7, #12]
 80197fa:	691b      	ldr	r3, [r3, #16]
 80197fc:	2b00      	cmp	r3, #0
 80197fe:	d103      	bne.n	8019808 <UART_Start_Receive_IT+0x1b0>
 8019800:	68fb      	ldr	r3, [r7, #12]
 8019802:	4a24      	ldr	r2, [pc, #144]	@ (8019894 <UART_Start_Receive_IT+0x23c>)
 8019804:	675a      	str	r2, [r3, #116]	@ 0x74
 8019806:	e002      	b.n	801980e <UART_Start_Receive_IT+0x1b6>
 8019808:	68fb      	ldr	r3, [r7, #12]
 801980a:	4a23      	ldr	r2, [pc, #140]	@ (8019898 <UART_Start_Receive_IT+0x240>)
 801980c:	675a      	str	r2, [r3, #116]	@ 0x74
 801980e:	68fb      	ldr	r3, [r7, #12]
 8019810:	691b      	ldr	r3, [r3, #16]
 8019812:	2b00      	cmp	r3, #0
 8019814:	d019      	beq.n	801984a <UART_Start_Receive_IT+0x1f2>
 8019816:	68fb      	ldr	r3, [r7, #12]
 8019818:	681b      	ldr	r3, [r3, #0]
 801981a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801981c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801981e:	e853 3f00 	ldrex	r3, [r3]
 8019822:	627b      	str	r3, [r7, #36]	@ 0x24
 8019824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019826:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 801982a:	677b      	str	r3, [r7, #116]	@ 0x74
 801982c:	68fb      	ldr	r3, [r7, #12]
 801982e:	681b      	ldr	r3, [r3, #0]
 8019830:	461a      	mov	r2, r3
 8019832:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019834:	637b      	str	r3, [r7, #52]	@ 0x34
 8019836:	633a      	str	r2, [r7, #48]	@ 0x30
 8019838:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801983a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801983c:	e841 2300 	strex	r3, r2, [r1]
 8019840:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019844:	2b00      	cmp	r3, #0
 8019846:	d1e6      	bne.n	8019816 <UART_Start_Receive_IT+0x1be>
 8019848:	e018      	b.n	801987c <UART_Start_Receive_IT+0x224>
 801984a:	68fb      	ldr	r3, [r7, #12]
 801984c:	681b      	ldr	r3, [r3, #0]
 801984e:	617b      	str	r3, [r7, #20]
 8019850:	697b      	ldr	r3, [r7, #20]
 8019852:	e853 3f00 	ldrex	r3, [r3]
 8019856:	613b      	str	r3, [r7, #16]
 8019858:	693b      	ldr	r3, [r7, #16]
 801985a:	f043 0320 	orr.w	r3, r3, #32
 801985e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8019860:	68fb      	ldr	r3, [r7, #12]
 8019862:	681b      	ldr	r3, [r3, #0]
 8019864:	461a      	mov	r2, r3
 8019866:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019868:	623b      	str	r3, [r7, #32]
 801986a:	61fa      	str	r2, [r7, #28]
 801986c:	69f9      	ldr	r1, [r7, #28]
 801986e:	6a3a      	ldr	r2, [r7, #32]
 8019870:	e841 2300 	strex	r3, r2, [r1]
 8019874:	61bb      	str	r3, [r7, #24]
 8019876:	69bb      	ldr	r3, [r7, #24]
 8019878:	2b00      	cmp	r3, #0
 801987a:	d1e6      	bne.n	801984a <UART_Start_Receive_IT+0x1f2>
 801987c:	2300      	movs	r3, #0
 801987e:	4618      	mov	r0, r3
 8019880:	378c      	adds	r7, #140	@ 0x8c
 8019882:	46bd      	mov	sp, r7
 8019884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019888:	4770      	bx	lr
 801988a:	bf00      	nop
 801988c:	0801a401 	.word	0x0801a401
 8019890:	0801a0a1 	.word	0x0801a0a1
 8019894:	08019ee9 	.word	0x08019ee9
 8019898:	08019d31 	.word	0x08019d31

0801989c <UART_EndRxTransfer>:
 801989c:	b480      	push	{r7}
 801989e:	b095      	sub	sp, #84	@ 0x54
 80198a0:	af00      	add	r7, sp, #0
 80198a2:	6078      	str	r0, [r7, #4]
 80198a4:	687b      	ldr	r3, [r7, #4]
 80198a6:	681b      	ldr	r3, [r3, #0]
 80198a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80198aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80198ac:	e853 3f00 	ldrex	r3, [r3]
 80198b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80198b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80198b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80198b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80198ba:	687b      	ldr	r3, [r7, #4]
 80198bc:	681b      	ldr	r3, [r3, #0]
 80198be:	461a      	mov	r2, r3
 80198c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80198c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80198c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80198c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80198c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80198ca:	e841 2300 	strex	r3, r2, [r1]
 80198ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80198d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80198d2:	2b00      	cmp	r3, #0
 80198d4:	d1e6      	bne.n	80198a4 <UART_EndRxTransfer+0x8>
 80198d6:	687b      	ldr	r3, [r7, #4]
 80198d8:	681b      	ldr	r3, [r3, #0]
 80198da:	3308      	adds	r3, #8
 80198dc:	623b      	str	r3, [r7, #32]
 80198de:	6a3b      	ldr	r3, [r7, #32]
 80198e0:	e853 3f00 	ldrex	r3, [r3]
 80198e4:	61fb      	str	r3, [r7, #28]
 80198e6:	69fa      	ldr	r2, [r7, #28]
 80198e8:	4b1e      	ldr	r3, [pc, #120]	@ (8019964 <UART_EndRxTransfer+0xc8>)
 80198ea:	4013      	ands	r3, r2
 80198ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	681b      	ldr	r3, [r3, #0]
 80198f2:	3308      	adds	r3, #8
 80198f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80198f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80198f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80198fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80198fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80198fe:	e841 2300 	strex	r3, r2, [r1]
 8019902:	627b      	str	r3, [r7, #36]	@ 0x24
 8019904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019906:	2b00      	cmp	r3, #0
 8019908:	d1e5      	bne.n	80198d6 <UART_EndRxTransfer+0x3a>
 801990a:	687b      	ldr	r3, [r7, #4]
 801990c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801990e:	2b01      	cmp	r3, #1
 8019910:	d118      	bne.n	8019944 <UART_EndRxTransfer+0xa8>
 8019912:	687b      	ldr	r3, [r7, #4]
 8019914:	681b      	ldr	r3, [r3, #0]
 8019916:	60fb      	str	r3, [r7, #12]
 8019918:	68fb      	ldr	r3, [r7, #12]
 801991a:	e853 3f00 	ldrex	r3, [r3]
 801991e:	60bb      	str	r3, [r7, #8]
 8019920:	68bb      	ldr	r3, [r7, #8]
 8019922:	f023 0310 	bic.w	r3, r3, #16
 8019926:	647b      	str	r3, [r7, #68]	@ 0x44
 8019928:	687b      	ldr	r3, [r7, #4]
 801992a:	681b      	ldr	r3, [r3, #0]
 801992c:	461a      	mov	r2, r3
 801992e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019930:	61bb      	str	r3, [r7, #24]
 8019932:	617a      	str	r2, [r7, #20]
 8019934:	6979      	ldr	r1, [r7, #20]
 8019936:	69ba      	ldr	r2, [r7, #24]
 8019938:	e841 2300 	strex	r3, r2, [r1]
 801993c:	613b      	str	r3, [r7, #16]
 801993e:	693b      	ldr	r3, [r7, #16]
 8019940:	2b00      	cmp	r3, #0
 8019942:	d1e6      	bne.n	8019912 <UART_EndRxTransfer+0x76>
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	2220      	movs	r2, #32
 8019948:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 801994c:	687b      	ldr	r3, [r7, #4]
 801994e:	2200      	movs	r2, #0
 8019950:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019952:	687b      	ldr	r3, [r7, #4]
 8019954:	2200      	movs	r2, #0
 8019956:	675a      	str	r2, [r3, #116]	@ 0x74
 8019958:	bf00      	nop
 801995a:	3754      	adds	r7, #84	@ 0x54
 801995c:	46bd      	mov	sp, r7
 801995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019962:	4770      	bx	lr
 8019964:	effffffe 	.word	0xeffffffe

08019968 <UART_DMAAbortOnError>:
 8019968:	b580      	push	{r7, lr}
 801996a:	b084      	sub	sp, #16
 801996c:	af00      	add	r7, sp, #0
 801996e:	6078      	str	r0, [r7, #4]
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019974:	60fb      	str	r3, [r7, #12]
 8019976:	68fb      	ldr	r3, [r7, #12]
 8019978:	2200      	movs	r2, #0
 801997a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 801997e:	68fb      	ldr	r3, [r7, #12]
 8019980:	2200      	movs	r2, #0
 8019982:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8019986:	68f8      	ldr	r0, [r7, #12]
 8019988:	f7fe fe2a 	bl	80185e0 <HAL_UART_ErrorCallback>
 801998c:	bf00      	nop
 801998e:	3710      	adds	r7, #16
 8019990:	46bd      	mov	sp, r7
 8019992:	bd80      	pop	{r7, pc}

08019994 <UART_TxISR_8BIT>:
 8019994:	b480      	push	{r7}
 8019996:	b08f      	sub	sp, #60	@ 0x3c
 8019998:	af00      	add	r7, sp, #0
 801999a:	6078      	str	r0, [r7, #4]
 801999c:	687b      	ldr	r3, [r7, #4]
 801999e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80199a2:	2b21      	cmp	r3, #33	@ 0x21
 80199a4:	d14c      	bne.n	8019a40 <UART_TxISR_8BIT+0xac>
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80199ac:	b29b      	uxth	r3, r3
 80199ae:	2b00      	cmp	r3, #0
 80199b0:	d132      	bne.n	8019a18 <UART_TxISR_8BIT+0x84>
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	681b      	ldr	r3, [r3, #0]
 80199b6:	623b      	str	r3, [r7, #32]
 80199b8:	6a3b      	ldr	r3, [r7, #32]
 80199ba:	e853 3f00 	ldrex	r3, [r3]
 80199be:	61fb      	str	r3, [r7, #28]
 80199c0:	69fb      	ldr	r3, [r7, #28]
 80199c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80199c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80199c8:	687b      	ldr	r3, [r7, #4]
 80199ca:	681b      	ldr	r3, [r3, #0]
 80199cc:	461a      	mov	r2, r3
 80199ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80199d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80199d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80199d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80199d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80199d8:	e841 2300 	strex	r3, r2, [r1]
 80199dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80199de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	d1e6      	bne.n	80199b2 <UART_TxISR_8BIT+0x1e>
 80199e4:	687b      	ldr	r3, [r7, #4]
 80199e6:	681b      	ldr	r3, [r3, #0]
 80199e8:	60fb      	str	r3, [r7, #12]
 80199ea:	68fb      	ldr	r3, [r7, #12]
 80199ec:	e853 3f00 	ldrex	r3, [r3]
 80199f0:	60bb      	str	r3, [r7, #8]
 80199f2:	68bb      	ldr	r3, [r7, #8]
 80199f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80199f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	681b      	ldr	r3, [r3, #0]
 80199fe:	461a      	mov	r2, r3
 8019a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a02:	61bb      	str	r3, [r7, #24]
 8019a04:	617a      	str	r2, [r7, #20]
 8019a06:	6979      	ldr	r1, [r7, #20]
 8019a08:	69ba      	ldr	r2, [r7, #24]
 8019a0a:	e841 2300 	strex	r3, r2, [r1]
 8019a0e:	613b      	str	r3, [r7, #16]
 8019a10:	693b      	ldr	r3, [r7, #16]
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	d1e6      	bne.n	80199e4 <UART_TxISR_8BIT+0x50>
 8019a16:	e013      	b.n	8019a40 <UART_TxISR_8BIT+0xac>
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019a1c:	781a      	ldrb	r2, [r3, #0]
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	681b      	ldr	r3, [r3, #0]
 8019a22:	629a      	str	r2, [r3, #40]	@ 0x28
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019a28:	1c5a      	adds	r2, r3, #1
 8019a2a:	687b      	ldr	r3, [r7, #4]
 8019a2c:	651a      	str	r2, [r3, #80]	@ 0x50
 8019a2e:	687b      	ldr	r3, [r7, #4]
 8019a30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019a34:	b29b      	uxth	r3, r3
 8019a36:	3b01      	subs	r3, #1
 8019a38:	b29a      	uxth	r2, r3
 8019a3a:	687b      	ldr	r3, [r7, #4]
 8019a3c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8019a40:	bf00      	nop
 8019a42:	373c      	adds	r7, #60	@ 0x3c
 8019a44:	46bd      	mov	sp, r7
 8019a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a4a:	4770      	bx	lr

08019a4c <UART_TxISR_16BIT>:
 8019a4c:	b480      	push	{r7}
 8019a4e:	b091      	sub	sp, #68	@ 0x44
 8019a50:	af00      	add	r7, sp, #0
 8019a52:	6078      	str	r0, [r7, #4]
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019a5a:	2b21      	cmp	r3, #33	@ 0x21
 8019a5c:	d151      	bne.n	8019b02 <UART_TxISR_16BIT+0xb6>
 8019a5e:	687b      	ldr	r3, [r7, #4]
 8019a60:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019a64:	b29b      	uxth	r3, r3
 8019a66:	2b00      	cmp	r3, #0
 8019a68:	d132      	bne.n	8019ad0 <UART_TxISR_16BIT+0x84>
 8019a6a:	687b      	ldr	r3, [r7, #4]
 8019a6c:	681b      	ldr	r3, [r3, #0]
 8019a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8019a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a72:	e853 3f00 	ldrex	r3, [r3]
 8019a76:	623b      	str	r3, [r7, #32]
 8019a78:	6a3b      	ldr	r3, [r7, #32]
 8019a7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	681b      	ldr	r3, [r3, #0]
 8019a84:	461a      	mov	r2, r3
 8019a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019a88:	633b      	str	r3, [r7, #48]	@ 0x30
 8019a8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8019a8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019a8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019a90:	e841 2300 	strex	r3, r2, [r1]
 8019a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a98:	2b00      	cmp	r3, #0
 8019a9a:	d1e6      	bne.n	8019a6a <UART_TxISR_16BIT+0x1e>
 8019a9c:	687b      	ldr	r3, [r7, #4]
 8019a9e:	681b      	ldr	r3, [r3, #0]
 8019aa0:	613b      	str	r3, [r7, #16]
 8019aa2:	693b      	ldr	r3, [r7, #16]
 8019aa4:	e853 3f00 	ldrex	r3, [r3]
 8019aa8:	60fb      	str	r3, [r7, #12]
 8019aaa:	68fb      	ldr	r3, [r7, #12]
 8019aac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ab0:	637b      	str	r3, [r7, #52]	@ 0x34
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	681b      	ldr	r3, [r3, #0]
 8019ab6:	461a      	mov	r2, r3
 8019ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019aba:	61fb      	str	r3, [r7, #28]
 8019abc:	61ba      	str	r2, [r7, #24]
 8019abe:	69b9      	ldr	r1, [r7, #24]
 8019ac0:	69fa      	ldr	r2, [r7, #28]
 8019ac2:	e841 2300 	strex	r3, r2, [r1]
 8019ac6:	617b      	str	r3, [r7, #20]
 8019ac8:	697b      	ldr	r3, [r7, #20]
 8019aca:	2b00      	cmp	r3, #0
 8019acc:	d1e6      	bne.n	8019a9c <UART_TxISR_16BIT+0x50>
 8019ace:	e018      	b.n	8019b02 <UART_TxISR_16BIT+0xb6>
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019ad8:	881b      	ldrh	r3, [r3, #0]
 8019ada:	461a      	mov	r2, r3
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	681b      	ldr	r3, [r3, #0]
 8019ae0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8019ae4:	629a      	str	r2, [r3, #40]	@ 0x28
 8019ae6:	687b      	ldr	r3, [r7, #4]
 8019ae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019aea:	1c9a      	adds	r2, r3, #2
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	651a      	str	r2, [r3, #80]	@ 0x50
 8019af0:	687b      	ldr	r3, [r7, #4]
 8019af2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019af6:	b29b      	uxth	r3, r3
 8019af8:	3b01      	subs	r3, #1
 8019afa:	b29a      	uxth	r2, r3
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8019b02:	bf00      	nop
 8019b04:	3744      	adds	r7, #68	@ 0x44
 8019b06:	46bd      	mov	sp, r7
 8019b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b0c:	4770      	bx	lr

08019b0e <UART_TxISR_8BIT_FIFOEN>:
 8019b0e:	b480      	push	{r7}
 8019b10:	b091      	sub	sp, #68	@ 0x44
 8019b12:	af00      	add	r7, sp, #0
 8019b14:	6078      	str	r0, [r7, #4]
 8019b16:	687b      	ldr	r3, [r7, #4]
 8019b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019b1c:	2b21      	cmp	r3, #33	@ 0x21
 8019b1e:	d160      	bne.n	8019be2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019b26:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8019b28:	e057      	b.n	8019bda <UART_TxISR_8BIT_FIFOEN+0xcc>
 8019b2a:	687b      	ldr	r3, [r7, #4]
 8019b2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019b30:	b29b      	uxth	r3, r3
 8019b32:	2b00      	cmp	r3, #0
 8019b34:	d133      	bne.n	8019b9e <UART_TxISR_8BIT_FIFOEN+0x90>
 8019b36:	687b      	ldr	r3, [r7, #4]
 8019b38:	681b      	ldr	r3, [r3, #0]
 8019b3a:	3308      	adds	r3, #8
 8019b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8019b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b40:	e853 3f00 	ldrex	r3, [r3]
 8019b44:	623b      	str	r3, [r7, #32]
 8019b46:	6a3b      	ldr	r3, [r7, #32]
 8019b48:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8019b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019b4e:	687b      	ldr	r3, [r7, #4]
 8019b50:	681b      	ldr	r3, [r3, #0]
 8019b52:	3308      	adds	r3, #8
 8019b54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019b56:	633a      	str	r2, [r7, #48]	@ 0x30
 8019b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019b5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019b5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019b5e:	e841 2300 	strex	r3, r2, [r1]
 8019b62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	d1e5      	bne.n	8019b36 <UART_TxISR_8BIT_FIFOEN+0x28>
 8019b6a:	687b      	ldr	r3, [r7, #4]
 8019b6c:	681b      	ldr	r3, [r3, #0]
 8019b6e:	613b      	str	r3, [r7, #16]
 8019b70:	693b      	ldr	r3, [r7, #16]
 8019b72:	e853 3f00 	ldrex	r3, [r3]
 8019b76:	60fb      	str	r3, [r7, #12]
 8019b78:	68fb      	ldr	r3, [r7, #12]
 8019b7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8019b80:	687b      	ldr	r3, [r7, #4]
 8019b82:	681b      	ldr	r3, [r3, #0]
 8019b84:	461a      	mov	r2, r3
 8019b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019b88:	61fb      	str	r3, [r7, #28]
 8019b8a:	61ba      	str	r2, [r7, #24]
 8019b8c:	69b9      	ldr	r1, [r7, #24]
 8019b8e:	69fa      	ldr	r2, [r7, #28]
 8019b90:	e841 2300 	strex	r3, r2, [r1]
 8019b94:	617b      	str	r3, [r7, #20]
 8019b96:	697b      	ldr	r3, [r7, #20]
 8019b98:	2b00      	cmp	r3, #0
 8019b9a:	d1e6      	bne.n	8019b6a <UART_TxISR_8BIT_FIFOEN+0x5c>
 8019b9c:	e021      	b.n	8019be2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	681b      	ldr	r3, [r3, #0]
 8019ba2:	69db      	ldr	r3, [r3, #28]
 8019ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019ba8:	2b00      	cmp	r3, #0
 8019baa:	d013      	beq.n	8019bd4 <UART_TxISR_8BIT_FIFOEN+0xc6>
 8019bac:	687b      	ldr	r3, [r7, #4]
 8019bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019bb0:	781a      	ldrb	r2, [r3, #0]
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019bbc:	1c5a      	adds	r2, r3, #1
 8019bbe:	687b      	ldr	r3, [r7, #4]
 8019bc0:	651a      	str	r2, [r3, #80]	@ 0x50
 8019bc2:	687b      	ldr	r3, [r7, #4]
 8019bc4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019bc8:	b29b      	uxth	r3, r3
 8019bca:	3b01      	subs	r3, #1
 8019bcc:	b29a      	uxth	r2, r3
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8019bd4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019bd6:	3b01      	subs	r3, #1
 8019bd8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8019bda:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019bdc:	2b00      	cmp	r3, #0
 8019bde:	d1a4      	bne.n	8019b2a <UART_TxISR_8BIT_FIFOEN+0x1c>
 8019be0:	e7ff      	b.n	8019be2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8019be2:	bf00      	nop
 8019be4:	3744      	adds	r7, #68	@ 0x44
 8019be6:	46bd      	mov	sp, r7
 8019be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bec:	4770      	bx	lr

08019bee <UART_TxISR_16BIT_FIFOEN>:
 8019bee:	b480      	push	{r7}
 8019bf0:	b091      	sub	sp, #68	@ 0x44
 8019bf2:	af00      	add	r7, sp, #0
 8019bf4:	6078      	str	r0, [r7, #4]
 8019bf6:	687b      	ldr	r3, [r7, #4]
 8019bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019bfc:	2b21      	cmp	r3, #33	@ 0x21
 8019bfe:	d165      	bne.n	8019ccc <UART_TxISR_16BIT_FIFOEN+0xde>
 8019c00:	687b      	ldr	r3, [r7, #4]
 8019c02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019c06:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8019c08:	e05c      	b.n	8019cc4 <UART_TxISR_16BIT_FIFOEN+0xd6>
 8019c0a:	687b      	ldr	r3, [r7, #4]
 8019c0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019c10:	b29b      	uxth	r3, r3
 8019c12:	2b00      	cmp	r3, #0
 8019c14:	d133      	bne.n	8019c7e <UART_TxISR_16BIT_FIFOEN+0x90>
 8019c16:	687b      	ldr	r3, [r7, #4]
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	3308      	adds	r3, #8
 8019c1c:	623b      	str	r3, [r7, #32]
 8019c1e:	6a3b      	ldr	r3, [r7, #32]
 8019c20:	e853 3f00 	ldrex	r3, [r3]
 8019c24:	61fb      	str	r3, [r7, #28]
 8019c26:	69fb      	ldr	r3, [r7, #28]
 8019c28:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8019c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	681b      	ldr	r3, [r3, #0]
 8019c32:	3308      	adds	r3, #8
 8019c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019c36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8019c38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019c3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019c3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c3e:	e841 2300 	strex	r3, r2, [r1]
 8019c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8019c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c46:	2b00      	cmp	r3, #0
 8019c48:	d1e5      	bne.n	8019c16 <UART_TxISR_16BIT_FIFOEN+0x28>
 8019c4a:	687b      	ldr	r3, [r7, #4]
 8019c4c:	681b      	ldr	r3, [r3, #0]
 8019c4e:	60fb      	str	r3, [r7, #12]
 8019c50:	68fb      	ldr	r3, [r7, #12]
 8019c52:	e853 3f00 	ldrex	r3, [r3]
 8019c56:	60bb      	str	r3, [r7, #8]
 8019c58:	68bb      	ldr	r3, [r7, #8]
 8019c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	681b      	ldr	r3, [r3, #0]
 8019c64:	461a      	mov	r2, r3
 8019c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c68:	61bb      	str	r3, [r7, #24]
 8019c6a:	617a      	str	r2, [r7, #20]
 8019c6c:	6979      	ldr	r1, [r7, #20]
 8019c6e:	69ba      	ldr	r2, [r7, #24]
 8019c70:	e841 2300 	strex	r3, r2, [r1]
 8019c74:	613b      	str	r3, [r7, #16]
 8019c76:	693b      	ldr	r3, [r7, #16]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	d1e6      	bne.n	8019c4a <UART_TxISR_16BIT_FIFOEN+0x5c>
 8019c7c:	e026      	b.n	8019ccc <UART_TxISR_16BIT_FIFOEN+0xde>
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	681b      	ldr	r3, [r3, #0]
 8019c82:	69db      	ldr	r3, [r3, #28]
 8019c84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019c88:	2b00      	cmp	r3, #0
 8019c8a:	d018      	beq.n	8019cbe <UART_TxISR_16BIT_FIFOEN+0xd0>
 8019c8c:	687b      	ldr	r3, [r7, #4]
 8019c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019c90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019c94:	881b      	ldrh	r3, [r3, #0]
 8019c96:	461a      	mov	r2, r3
 8019c98:	687b      	ldr	r3, [r7, #4]
 8019c9a:	681b      	ldr	r3, [r3, #0]
 8019c9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8019ca0:	629a      	str	r2, [r3, #40]	@ 0x28
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019ca6:	1c9a      	adds	r2, r3, #2
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	651a      	str	r2, [r3, #80]	@ 0x50
 8019cac:	687b      	ldr	r3, [r7, #4]
 8019cae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8019cb2:	b29b      	uxth	r3, r3
 8019cb4:	3b01      	subs	r3, #1
 8019cb6:	b29a      	uxth	r2, r3
 8019cb8:	687b      	ldr	r3, [r7, #4]
 8019cba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8019cbe:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019cc0:	3b01      	subs	r3, #1
 8019cc2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8019cc4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019cc6:	2b00      	cmp	r3, #0
 8019cc8:	d19f      	bne.n	8019c0a <UART_TxISR_16BIT_FIFOEN+0x1c>
 8019cca:	e7ff      	b.n	8019ccc <UART_TxISR_16BIT_FIFOEN+0xde>
 8019ccc:	bf00      	nop
 8019cce:	3744      	adds	r7, #68	@ 0x44
 8019cd0:	46bd      	mov	sp, r7
 8019cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cd6:	4770      	bx	lr

08019cd8 <UART_EndTransmit_IT>:
 8019cd8:	b580      	push	{r7, lr}
 8019cda:	b088      	sub	sp, #32
 8019cdc:	af00      	add	r7, sp, #0
 8019cde:	6078      	str	r0, [r7, #4]
 8019ce0:	687b      	ldr	r3, [r7, #4]
 8019ce2:	681b      	ldr	r3, [r3, #0]
 8019ce4:	60fb      	str	r3, [r7, #12]
 8019ce6:	68fb      	ldr	r3, [r7, #12]
 8019ce8:	e853 3f00 	ldrex	r3, [r3]
 8019cec:	60bb      	str	r3, [r7, #8]
 8019cee:	68bb      	ldr	r3, [r7, #8]
 8019cf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8019cf4:	61fb      	str	r3, [r7, #28]
 8019cf6:	687b      	ldr	r3, [r7, #4]
 8019cf8:	681b      	ldr	r3, [r3, #0]
 8019cfa:	461a      	mov	r2, r3
 8019cfc:	69fb      	ldr	r3, [r7, #28]
 8019cfe:	61bb      	str	r3, [r7, #24]
 8019d00:	617a      	str	r2, [r7, #20]
 8019d02:	6979      	ldr	r1, [r7, #20]
 8019d04:	69ba      	ldr	r2, [r7, #24]
 8019d06:	e841 2300 	strex	r3, r2, [r1]
 8019d0a:	613b      	str	r3, [r7, #16]
 8019d0c:	693b      	ldr	r3, [r7, #16]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d1e6      	bne.n	8019ce0 <UART_EndTransmit_IT+0x8>
 8019d12:	687b      	ldr	r3, [r7, #4]
 8019d14:	2220      	movs	r2, #32
 8019d16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8019d1a:	687b      	ldr	r3, [r7, #4]
 8019d1c:	2200      	movs	r2, #0
 8019d1e:	679a      	str	r2, [r3, #120]	@ 0x78
 8019d20:	6878      	ldr	r0, [r7, #4]
 8019d22:	f7fe fc53 	bl	80185cc <HAL_UART_TxCpltCallback>
 8019d26:	bf00      	nop
 8019d28:	3720      	adds	r7, #32
 8019d2a:	46bd      	mov	sp, r7
 8019d2c:	bd80      	pop	{r7, pc}
	...

08019d30 <UART_RxISR_8BIT>:
 8019d30:	b580      	push	{r7, lr}
 8019d32:	b09c      	sub	sp, #112	@ 0x70
 8019d34:	af00      	add	r7, sp, #0
 8019d36:	6078      	str	r0, [r7, #4]
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019d3e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8019d42:	687b      	ldr	r3, [r7, #4]
 8019d44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8019d48:	2b22      	cmp	r3, #34	@ 0x22
 8019d4a:	f040 80be 	bne.w	8019eca <UART_RxISR_8BIT+0x19a>
 8019d4e:	687b      	ldr	r3, [r7, #4]
 8019d50:	681b      	ldr	r3, [r3, #0]
 8019d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019d54:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8019d58:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8019d5c:	b2d9      	uxtb	r1, r3
 8019d5e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8019d62:	b2da      	uxtb	r2, r3
 8019d64:	687b      	ldr	r3, [r7, #4]
 8019d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019d68:	400a      	ands	r2, r1
 8019d6a:	b2d2      	uxtb	r2, r2
 8019d6c:	701a      	strb	r2, [r3, #0]
 8019d6e:	687b      	ldr	r3, [r7, #4]
 8019d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019d72:	1c5a      	adds	r2, r3, #1
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	659a      	str	r2, [r3, #88]	@ 0x58
 8019d78:	687b      	ldr	r3, [r7, #4]
 8019d7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8019d7e:	b29b      	uxth	r3, r3
 8019d80:	3b01      	subs	r3, #1
 8019d82:	b29a      	uxth	r2, r3
 8019d84:	687b      	ldr	r3, [r7, #4]
 8019d86:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 8019d8a:	687b      	ldr	r3, [r7, #4]
 8019d8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8019d90:	b29b      	uxth	r3, r3
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	f040 80a1 	bne.w	8019eda <UART_RxISR_8BIT+0x1aa>
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	681b      	ldr	r3, [r3, #0]
 8019d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019da0:	e853 3f00 	ldrex	r3, [r3]
 8019da4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019da8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8019dac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8019dae:	687b      	ldr	r3, [r7, #4]
 8019db0:	681b      	ldr	r3, [r3, #0]
 8019db2:	461a      	mov	r2, r3
 8019db4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8019db6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8019db8:	657a      	str	r2, [r7, #84]	@ 0x54
 8019dba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8019dbc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8019dbe:	e841 2300 	strex	r3, r2, [r1]
 8019dc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8019dc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019dc6:	2b00      	cmp	r3, #0
 8019dc8:	d1e6      	bne.n	8019d98 <UART_RxISR_8BIT+0x68>
 8019dca:	687b      	ldr	r3, [r7, #4]
 8019dcc:	681b      	ldr	r3, [r3, #0]
 8019dce:	3308      	adds	r3, #8
 8019dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019dd4:	e853 3f00 	ldrex	r3, [r3]
 8019dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8019dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019ddc:	f023 0301 	bic.w	r3, r3, #1
 8019de0:	667b      	str	r3, [r7, #100]	@ 0x64
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	681b      	ldr	r3, [r3, #0]
 8019de6:	3308      	adds	r3, #8
 8019de8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019dea:	647a      	str	r2, [r7, #68]	@ 0x44
 8019dec:	643b      	str	r3, [r7, #64]	@ 0x40
 8019dee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8019df0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019df2:	e841 2300 	strex	r3, r2, [r1]
 8019df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019dfa:	2b00      	cmp	r3, #0
 8019dfc:	d1e5      	bne.n	8019dca <UART_RxISR_8BIT+0x9a>
 8019dfe:	687b      	ldr	r3, [r7, #4]
 8019e00:	2220      	movs	r2, #32
 8019e02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8019e06:	687b      	ldr	r3, [r7, #4]
 8019e08:	2200      	movs	r2, #0
 8019e0a:	675a      	str	r2, [r3, #116]	@ 0x74
 8019e0c:	687b      	ldr	r3, [r7, #4]
 8019e0e:	2200      	movs	r2, #0
 8019e10:	671a      	str	r2, [r3, #112]	@ 0x70
 8019e12:	687b      	ldr	r3, [r7, #4]
 8019e14:	681b      	ldr	r3, [r3, #0]
 8019e16:	4a33      	ldr	r2, [pc, #204]	@ (8019ee4 <UART_RxISR_8BIT+0x1b4>)
 8019e18:	4293      	cmp	r3, r2
 8019e1a:	d01f      	beq.n	8019e5c <UART_RxISR_8BIT+0x12c>
 8019e1c:	687b      	ldr	r3, [r7, #4]
 8019e1e:	681b      	ldr	r3, [r3, #0]
 8019e20:	685b      	ldr	r3, [r3, #4]
 8019e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8019e26:	2b00      	cmp	r3, #0
 8019e28:	d018      	beq.n	8019e5c <UART_RxISR_8BIT+0x12c>
 8019e2a:	687b      	ldr	r3, [r7, #4]
 8019e2c:	681b      	ldr	r3, [r3, #0]
 8019e2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8019e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e32:	e853 3f00 	ldrex	r3, [r3]
 8019e36:	623b      	str	r3, [r7, #32]
 8019e38:	6a3b      	ldr	r3, [r7, #32]
 8019e3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8019e3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	681b      	ldr	r3, [r3, #0]
 8019e44:	461a      	mov	r2, r3
 8019e46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019e48:	633b      	str	r3, [r7, #48]	@ 0x30
 8019e4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8019e4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019e4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019e50:	e841 2300 	strex	r3, r2, [r1]
 8019e54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e58:	2b00      	cmp	r3, #0
 8019e5a:	d1e6      	bne.n	8019e2a <UART_RxISR_8BIT+0xfa>
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019e60:	2b01      	cmp	r3, #1
 8019e62:	d12e      	bne.n	8019ec2 <UART_RxISR_8BIT+0x192>
 8019e64:	687b      	ldr	r3, [r7, #4]
 8019e66:	2200      	movs	r2, #0
 8019e68:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019e6a:	687b      	ldr	r3, [r7, #4]
 8019e6c:	681b      	ldr	r3, [r3, #0]
 8019e6e:	613b      	str	r3, [r7, #16]
 8019e70:	693b      	ldr	r3, [r7, #16]
 8019e72:	e853 3f00 	ldrex	r3, [r3]
 8019e76:	60fb      	str	r3, [r7, #12]
 8019e78:	68fb      	ldr	r3, [r7, #12]
 8019e7a:	f023 0310 	bic.w	r3, r3, #16
 8019e7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019e80:	687b      	ldr	r3, [r7, #4]
 8019e82:	681b      	ldr	r3, [r3, #0]
 8019e84:	461a      	mov	r2, r3
 8019e86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019e88:	61fb      	str	r3, [r7, #28]
 8019e8a:	61ba      	str	r2, [r7, #24]
 8019e8c:	69b9      	ldr	r1, [r7, #24]
 8019e8e:	69fa      	ldr	r2, [r7, #28]
 8019e90:	e841 2300 	strex	r3, r2, [r1]
 8019e94:	617b      	str	r3, [r7, #20]
 8019e96:	697b      	ldr	r3, [r7, #20]
 8019e98:	2b00      	cmp	r3, #0
 8019e9a:	d1e6      	bne.n	8019e6a <UART_RxISR_8BIT+0x13a>
 8019e9c:	687b      	ldr	r3, [r7, #4]
 8019e9e:	681b      	ldr	r3, [r3, #0]
 8019ea0:	69db      	ldr	r3, [r3, #28]
 8019ea2:	f003 0310 	and.w	r3, r3, #16
 8019ea6:	2b10      	cmp	r3, #16
 8019ea8:	d103      	bne.n	8019eb2 <UART_RxISR_8BIT+0x182>
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	681b      	ldr	r3, [r3, #0]
 8019eae:	2210      	movs	r2, #16
 8019eb0:	621a      	str	r2, [r3, #32]
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8019eb8:	4619      	mov	r1, r3
 8019eba:	6878      	ldr	r0, [r7, #4]
 8019ebc:	f7fe fb9a 	bl	80185f4 <HAL_UARTEx_RxEventCallback>
 8019ec0:	e00b      	b.n	8019eda <UART_RxISR_8BIT+0x1aa>
 8019ec2:	6878      	ldr	r0, [r7, #4]
 8019ec4:	f7ec f9b0 	bl	8006228 <HAL_UART_RxCpltCallback>
 8019ec8:	e007      	b.n	8019eda <UART_RxISR_8BIT+0x1aa>
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	681b      	ldr	r3, [r3, #0]
 8019ece:	699a      	ldr	r2, [r3, #24]
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	681b      	ldr	r3, [r3, #0]
 8019ed4:	f042 0208 	orr.w	r2, r2, #8
 8019ed8:	619a      	str	r2, [r3, #24]
 8019eda:	bf00      	nop
 8019edc:	3770      	adds	r7, #112	@ 0x70
 8019ede:	46bd      	mov	sp, r7
 8019ee0:	bd80      	pop	{r7, pc}
 8019ee2:	bf00      	nop
 8019ee4:	58000c00 	.word	0x58000c00

08019ee8 <UART_RxISR_16BIT>:
 8019ee8:	b580      	push	{r7, lr}
 8019eea:	b09c      	sub	sp, #112	@ 0x70
 8019eec:	af00      	add	r7, sp, #0
 8019eee:	6078      	str	r0, [r7, #4]
 8019ef0:	687b      	ldr	r3, [r7, #4]
 8019ef2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019ef6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8019efa:	687b      	ldr	r3, [r7, #4]
 8019efc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8019f00:	2b22      	cmp	r3, #34	@ 0x22
 8019f02:	f040 80be 	bne.w	801a082 <UART_RxISR_16BIT+0x19a>
 8019f06:	687b      	ldr	r3, [r7, #4]
 8019f08:	681b      	ldr	r3, [r3, #0]
 8019f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019f0c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8019f16:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8019f1a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8019f1e:	4013      	ands	r3, r2
 8019f20:	b29a      	uxth	r2, r3
 8019f22:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8019f24:	801a      	strh	r2, [r3, #0]
 8019f26:	687b      	ldr	r3, [r7, #4]
 8019f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019f2a:	1c9a      	adds	r2, r3, #2
 8019f2c:	687b      	ldr	r3, [r7, #4]
 8019f2e:	659a      	str	r2, [r3, #88]	@ 0x58
 8019f30:	687b      	ldr	r3, [r7, #4]
 8019f32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8019f36:	b29b      	uxth	r3, r3
 8019f38:	3b01      	subs	r3, #1
 8019f3a:	b29a      	uxth	r2, r3
 8019f3c:	687b      	ldr	r3, [r7, #4]
 8019f3e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 8019f42:	687b      	ldr	r3, [r7, #4]
 8019f44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8019f48:	b29b      	uxth	r3, r3
 8019f4a:	2b00      	cmp	r3, #0
 8019f4c:	f040 80a1 	bne.w	801a092 <UART_RxISR_16BIT+0x1aa>
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	681b      	ldr	r3, [r3, #0]
 8019f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019f56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f58:	e853 3f00 	ldrex	r3, [r3]
 8019f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8019f5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019f60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8019f64:	667b      	str	r3, [r7, #100]	@ 0x64
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	681b      	ldr	r3, [r3, #0]
 8019f6a:	461a      	mov	r2, r3
 8019f6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019f6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8019f70:	653a      	str	r2, [r7, #80]	@ 0x50
 8019f72:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8019f74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019f76:	e841 2300 	strex	r3, r2, [r1]
 8019f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019f7e:	2b00      	cmp	r3, #0
 8019f80:	d1e6      	bne.n	8019f50 <UART_RxISR_16BIT+0x68>
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	3308      	adds	r3, #8
 8019f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8019f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019f8c:	e853 3f00 	ldrex	r3, [r3]
 8019f90:	633b      	str	r3, [r7, #48]	@ 0x30
 8019f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019f94:	f023 0301 	bic.w	r3, r3, #1
 8019f98:	663b      	str	r3, [r7, #96]	@ 0x60
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	681b      	ldr	r3, [r3, #0]
 8019f9e:	3308      	adds	r3, #8
 8019fa0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8019fa2:	643a      	str	r2, [r7, #64]	@ 0x40
 8019fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019fa6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8019fa8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8019faa:	e841 2300 	strex	r3, r2, [r1]
 8019fae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019fb2:	2b00      	cmp	r3, #0
 8019fb4:	d1e5      	bne.n	8019f82 <UART_RxISR_16BIT+0x9a>
 8019fb6:	687b      	ldr	r3, [r7, #4]
 8019fb8:	2220      	movs	r2, #32
 8019fba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8019fbe:	687b      	ldr	r3, [r7, #4]
 8019fc0:	2200      	movs	r2, #0
 8019fc2:	675a      	str	r2, [r3, #116]	@ 0x74
 8019fc4:	687b      	ldr	r3, [r7, #4]
 8019fc6:	2200      	movs	r2, #0
 8019fc8:	671a      	str	r2, [r3, #112]	@ 0x70
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	681b      	ldr	r3, [r3, #0]
 8019fce:	4a33      	ldr	r2, [pc, #204]	@ (801a09c <UART_RxISR_16BIT+0x1b4>)
 8019fd0:	4293      	cmp	r3, r2
 8019fd2:	d01f      	beq.n	801a014 <UART_RxISR_16BIT+0x12c>
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	681b      	ldr	r3, [r3, #0]
 8019fd8:	685b      	ldr	r3, [r3, #4]
 8019fda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d018      	beq.n	801a014 <UART_RxISR_16BIT+0x12c>
 8019fe2:	687b      	ldr	r3, [r7, #4]
 8019fe4:	681b      	ldr	r3, [r3, #0]
 8019fe6:	623b      	str	r3, [r7, #32]
 8019fe8:	6a3b      	ldr	r3, [r7, #32]
 8019fea:	e853 3f00 	ldrex	r3, [r3]
 8019fee:	61fb      	str	r3, [r7, #28]
 8019ff0:	69fb      	ldr	r3, [r7, #28]
 8019ff2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8019ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019ff8:	687b      	ldr	r3, [r7, #4]
 8019ffa:	681b      	ldr	r3, [r3, #0]
 8019ffc:	461a      	mov	r2, r3
 8019ffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801a000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a002:	62ba      	str	r2, [r7, #40]	@ 0x28
 801a004:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a006:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a008:	e841 2300 	strex	r3, r2, [r1]
 801a00c:	627b      	str	r3, [r7, #36]	@ 0x24
 801a00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a010:	2b00      	cmp	r3, #0
 801a012:	d1e6      	bne.n	8019fe2 <UART_RxISR_16BIT+0xfa>
 801a014:	687b      	ldr	r3, [r7, #4]
 801a016:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a018:	2b01      	cmp	r3, #1
 801a01a:	d12e      	bne.n	801a07a <UART_RxISR_16BIT+0x192>
 801a01c:	687b      	ldr	r3, [r7, #4]
 801a01e:	2200      	movs	r2, #0
 801a020:	66da      	str	r2, [r3, #108]	@ 0x6c
 801a022:	687b      	ldr	r3, [r7, #4]
 801a024:	681b      	ldr	r3, [r3, #0]
 801a026:	60fb      	str	r3, [r7, #12]
 801a028:	68fb      	ldr	r3, [r7, #12]
 801a02a:	e853 3f00 	ldrex	r3, [r3]
 801a02e:	60bb      	str	r3, [r7, #8]
 801a030:	68bb      	ldr	r3, [r7, #8]
 801a032:	f023 0310 	bic.w	r3, r3, #16
 801a036:	65bb      	str	r3, [r7, #88]	@ 0x58
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	681b      	ldr	r3, [r3, #0]
 801a03c:	461a      	mov	r2, r3
 801a03e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801a040:	61bb      	str	r3, [r7, #24]
 801a042:	617a      	str	r2, [r7, #20]
 801a044:	6979      	ldr	r1, [r7, #20]
 801a046:	69ba      	ldr	r2, [r7, #24]
 801a048:	e841 2300 	strex	r3, r2, [r1]
 801a04c:	613b      	str	r3, [r7, #16]
 801a04e:	693b      	ldr	r3, [r7, #16]
 801a050:	2b00      	cmp	r3, #0
 801a052:	d1e6      	bne.n	801a022 <UART_RxISR_16BIT+0x13a>
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	681b      	ldr	r3, [r3, #0]
 801a058:	69db      	ldr	r3, [r3, #28]
 801a05a:	f003 0310 	and.w	r3, r3, #16
 801a05e:	2b10      	cmp	r3, #16
 801a060:	d103      	bne.n	801a06a <UART_RxISR_16BIT+0x182>
 801a062:	687b      	ldr	r3, [r7, #4]
 801a064:	681b      	ldr	r3, [r3, #0]
 801a066:	2210      	movs	r2, #16
 801a068:	621a      	str	r2, [r3, #32]
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801a070:	4619      	mov	r1, r3
 801a072:	6878      	ldr	r0, [r7, #4]
 801a074:	f7fe fabe 	bl	80185f4 <HAL_UARTEx_RxEventCallback>
 801a078:	e00b      	b.n	801a092 <UART_RxISR_16BIT+0x1aa>
 801a07a:	6878      	ldr	r0, [r7, #4]
 801a07c:	f7ec f8d4 	bl	8006228 <HAL_UART_RxCpltCallback>
 801a080:	e007      	b.n	801a092 <UART_RxISR_16BIT+0x1aa>
 801a082:	687b      	ldr	r3, [r7, #4]
 801a084:	681b      	ldr	r3, [r3, #0]
 801a086:	699a      	ldr	r2, [r3, #24]
 801a088:	687b      	ldr	r3, [r7, #4]
 801a08a:	681b      	ldr	r3, [r3, #0]
 801a08c:	f042 0208 	orr.w	r2, r2, #8
 801a090:	619a      	str	r2, [r3, #24]
 801a092:	bf00      	nop
 801a094:	3770      	adds	r7, #112	@ 0x70
 801a096:	46bd      	mov	sp, r7
 801a098:	bd80      	pop	{r7, pc}
 801a09a:	bf00      	nop
 801a09c:	58000c00 	.word	0x58000c00

0801a0a0 <UART_RxISR_8BIT_FIFOEN>:
 801a0a0:	b580      	push	{r7, lr}
 801a0a2:	b0ac      	sub	sp, #176	@ 0xb0
 801a0a4:	af00      	add	r7, sp, #0
 801a0a6:	6078      	str	r0, [r7, #4]
 801a0a8:	687b      	ldr	r3, [r7, #4]
 801a0aa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a0ae:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 801a0b2:	687b      	ldr	r3, [r7, #4]
 801a0b4:	681b      	ldr	r3, [r3, #0]
 801a0b6:	69db      	ldr	r3, [r3, #28]
 801a0b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801a0bc:	687b      	ldr	r3, [r7, #4]
 801a0be:	681b      	ldr	r3, [r3, #0]
 801a0c0:	681b      	ldr	r3, [r3, #0]
 801a0c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801a0c6:	687b      	ldr	r3, [r7, #4]
 801a0c8:	681b      	ldr	r3, [r3, #0]
 801a0ca:	689b      	ldr	r3, [r3, #8]
 801a0cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a0d6:	2b22      	cmp	r3, #34	@ 0x22
 801a0d8:	f040 8180 	bne.w	801a3dc <UART_RxISR_8BIT_FIFOEN+0x33c>
 801a0dc:	687b      	ldr	r3, [r7, #4]
 801a0de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801a0e2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 801a0e6:	e123      	b.n	801a330 <UART_RxISR_8BIT_FIFOEN+0x290>
 801a0e8:	687b      	ldr	r3, [r7, #4]
 801a0ea:	681b      	ldr	r3, [r3, #0]
 801a0ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0ee:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 801a0f2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801a0f6:	b2d9      	uxtb	r1, r3
 801a0f8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 801a0fc:	b2da      	uxtb	r2, r3
 801a0fe:	687b      	ldr	r3, [r7, #4]
 801a100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a102:	400a      	ands	r2, r1
 801a104:	b2d2      	uxtb	r2, r2
 801a106:	701a      	strb	r2, [r3, #0]
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a10c:	1c5a      	adds	r2, r3, #1
 801a10e:	687b      	ldr	r3, [r7, #4]
 801a110:	659a      	str	r2, [r3, #88]	@ 0x58
 801a112:	687b      	ldr	r3, [r7, #4]
 801a114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a118:	b29b      	uxth	r3, r3
 801a11a:	3b01      	subs	r3, #1
 801a11c:	b29a      	uxth	r2, r3
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 801a124:	687b      	ldr	r3, [r7, #4]
 801a126:	681b      	ldr	r3, [r3, #0]
 801a128:	69db      	ldr	r3, [r3, #28]
 801a12a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801a12e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801a132:	f003 0307 	and.w	r3, r3, #7
 801a136:	2b00      	cmp	r3, #0
 801a138:	d053      	beq.n	801a1e2 <UART_RxISR_8BIT_FIFOEN+0x142>
 801a13a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801a13e:	f003 0301 	and.w	r3, r3, #1
 801a142:	2b00      	cmp	r3, #0
 801a144:	d011      	beq.n	801a16a <UART_RxISR_8BIT_FIFOEN+0xca>
 801a146:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801a14a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a14e:	2b00      	cmp	r3, #0
 801a150:	d00b      	beq.n	801a16a <UART_RxISR_8BIT_FIFOEN+0xca>
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	681b      	ldr	r3, [r3, #0]
 801a156:	2201      	movs	r2, #1
 801a158:	621a      	str	r2, [r3, #32]
 801a15a:	687b      	ldr	r3, [r7, #4]
 801a15c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a160:	f043 0201 	orr.w	r2, r3, #1
 801a164:	687b      	ldr	r3, [r7, #4]
 801a166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a16a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801a16e:	f003 0302 	and.w	r3, r3, #2
 801a172:	2b00      	cmp	r3, #0
 801a174:	d011      	beq.n	801a19a <UART_RxISR_8BIT_FIFOEN+0xfa>
 801a176:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801a17a:	f003 0301 	and.w	r3, r3, #1
 801a17e:	2b00      	cmp	r3, #0
 801a180:	d00b      	beq.n	801a19a <UART_RxISR_8BIT_FIFOEN+0xfa>
 801a182:	687b      	ldr	r3, [r7, #4]
 801a184:	681b      	ldr	r3, [r3, #0]
 801a186:	2202      	movs	r2, #2
 801a188:	621a      	str	r2, [r3, #32]
 801a18a:	687b      	ldr	r3, [r7, #4]
 801a18c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a190:	f043 0204 	orr.w	r2, r3, #4
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a19a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801a19e:	f003 0304 	and.w	r3, r3, #4
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	d011      	beq.n	801a1ca <UART_RxISR_8BIT_FIFOEN+0x12a>
 801a1a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801a1aa:	f003 0301 	and.w	r3, r3, #1
 801a1ae:	2b00      	cmp	r3, #0
 801a1b0:	d00b      	beq.n	801a1ca <UART_RxISR_8BIT_FIFOEN+0x12a>
 801a1b2:	687b      	ldr	r3, [r7, #4]
 801a1b4:	681b      	ldr	r3, [r3, #0]
 801a1b6:	2204      	movs	r2, #4
 801a1b8:	621a      	str	r2, [r3, #32]
 801a1ba:	687b      	ldr	r3, [r7, #4]
 801a1bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a1c0:	f043 0202 	orr.w	r2, r3, #2
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a1d0:	2b00      	cmp	r3, #0
 801a1d2:	d006      	beq.n	801a1e2 <UART_RxISR_8BIT_FIFOEN+0x142>
 801a1d4:	6878      	ldr	r0, [r7, #4]
 801a1d6:	f7fe fa03 	bl	80185e0 <HAL_UART_ErrorCallback>
 801a1da:	687b      	ldr	r3, [r7, #4]
 801a1dc:	2200      	movs	r2, #0
 801a1de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a1e8:	b29b      	uxth	r3, r3
 801a1ea:	2b00      	cmp	r3, #0
 801a1ec:	f040 80a0 	bne.w	801a330 <UART_RxISR_8BIT_FIFOEN+0x290>
 801a1f0:	687b      	ldr	r3, [r7, #4]
 801a1f2:	681b      	ldr	r3, [r3, #0]
 801a1f4:	673b      	str	r3, [r7, #112]	@ 0x70
 801a1f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a1f8:	e853 3f00 	ldrex	r3, [r3]
 801a1fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801a1fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a204:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801a208:	687b      	ldr	r3, [r7, #4]
 801a20a:	681b      	ldr	r3, [r3, #0]
 801a20c:	461a      	mov	r2, r3
 801a20e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801a212:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801a214:	67ba      	str	r2, [r7, #120]	@ 0x78
 801a216:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801a218:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801a21a:	e841 2300 	strex	r3, r2, [r1]
 801a21e:	677b      	str	r3, [r7, #116]	@ 0x74
 801a220:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801a222:	2b00      	cmp	r3, #0
 801a224:	d1e4      	bne.n	801a1f0 <UART_RxISR_8BIT_FIFOEN+0x150>
 801a226:	687b      	ldr	r3, [r7, #4]
 801a228:	681b      	ldr	r3, [r3, #0]
 801a22a:	3308      	adds	r3, #8
 801a22c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801a22e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801a230:	e853 3f00 	ldrex	r3, [r3]
 801a234:	65bb      	str	r3, [r7, #88]	@ 0x58
 801a236:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801a238:	4b6e      	ldr	r3, [pc, #440]	@ (801a3f4 <UART_RxISR_8BIT_FIFOEN+0x354>)
 801a23a:	4013      	ands	r3, r2
 801a23c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801a240:	687b      	ldr	r3, [r7, #4]
 801a242:	681b      	ldr	r3, [r3, #0]
 801a244:	3308      	adds	r3, #8
 801a246:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801a24a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801a24c:	667b      	str	r3, [r7, #100]	@ 0x64
 801a24e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801a250:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801a252:	e841 2300 	strex	r3, r2, [r1]
 801a256:	663b      	str	r3, [r7, #96]	@ 0x60
 801a258:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	d1e3      	bne.n	801a226 <UART_RxISR_8BIT_FIFOEN+0x186>
 801a25e:	687b      	ldr	r3, [r7, #4]
 801a260:	2220      	movs	r2, #32
 801a262:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 801a266:	687b      	ldr	r3, [r7, #4]
 801a268:	2200      	movs	r2, #0
 801a26a:	675a      	str	r2, [r3, #116]	@ 0x74
 801a26c:	687b      	ldr	r3, [r7, #4]
 801a26e:	2200      	movs	r2, #0
 801a270:	671a      	str	r2, [r3, #112]	@ 0x70
 801a272:	687b      	ldr	r3, [r7, #4]
 801a274:	681b      	ldr	r3, [r3, #0]
 801a276:	4a60      	ldr	r2, [pc, #384]	@ (801a3f8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 801a278:	4293      	cmp	r3, r2
 801a27a:	d021      	beq.n	801a2c0 <UART_RxISR_8BIT_FIFOEN+0x220>
 801a27c:	687b      	ldr	r3, [r7, #4]
 801a27e:	681b      	ldr	r3, [r3, #0]
 801a280:	685b      	ldr	r3, [r3, #4]
 801a282:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801a286:	2b00      	cmp	r3, #0
 801a288:	d01a      	beq.n	801a2c0 <UART_RxISR_8BIT_FIFOEN+0x220>
 801a28a:	687b      	ldr	r3, [r7, #4]
 801a28c:	681b      	ldr	r3, [r3, #0]
 801a28e:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a290:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a292:	e853 3f00 	ldrex	r3, [r3]
 801a296:	647b      	str	r3, [r7, #68]	@ 0x44
 801a298:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a29a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801a29e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	681b      	ldr	r3, [r3, #0]
 801a2a6:	461a      	mov	r2, r3
 801a2a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801a2ac:	657b      	str	r3, [r7, #84]	@ 0x54
 801a2ae:	653a      	str	r2, [r7, #80]	@ 0x50
 801a2b0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801a2b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a2b4:	e841 2300 	strex	r3, r2, [r1]
 801a2b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a2ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	d1e4      	bne.n	801a28a <UART_RxISR_8BIT_FIFOEN+0x1ea>
 801a2c0:	687b      	ldr	r3, [r7, #4]
 801a2c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a2c4:	2b01      	cmp	r3, #1
 801a2c6:	d130      	bne.n	801a32a <UART_RxISR_8BIT_FIFOEN+0x28a>
 801a2c8:	687b      	ldr	r3, [r7, #4]
 801a2ca:	2200      	movs	r2, #0
 801a2cc:	66da      	str	r2, [r3, #108]	@ 0x6c
 801a2ce:	687b      	ldr	r3, [r7, #4]
 801a2d0:	681b      	ldr	r3, [r3, #0]
 801a2d2:	637b      	str	r3, [r7, #52]	@ 0x34
 801a2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a2d6:	e853 3f00 	ldrex	r3, [r3]
 801a2da:	633b      	str	r3, [r7, #48]	@ 0x30
 801a2dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a2de:	f023 0310 	bic.w	r3, r3, #16
 801a2e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801a2e6:	687b      	ldr	r3, [r7, #4]
 801a2e8:	681b      	ldr	r3, [r3, #0]
 801a2ea:	461a      	mov	r2, r3
 801a2ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801a2f0:	643b      	str	r3, [r7, #64]	@ 0x40
 801a2f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 801a2f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801a2f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801a2f8:	e841 2300 	strex	r3, r2, [r1]
 801a2fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a2fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a300:	2b00      	cmp	r3, #0
 801a302:	d1e4      	bne.n	801a2ce <UART_RxISR_8BIT_FIFOEN+0x22e>
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	681b      	ldr	r3, [r3, #0]
 801a308:	69db      	ldr	r3, [r3, #28]
 801a30a:	f003 0310 	and.w	r3, r3, #16
 801a30e:	2b10      	cmp	r3, #16
 801a310:	d103      	bne.n	801a31a <UART_RxISR_8BIT_FIFOEN+0x27a>
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	681b      	ldr	r3, [r3, #0]
 801a316:	2210      	movs	r2, #16
 801a318:	621a      	str	r2, [r3, #32]
 801a31a:	687b      	ldr	r3, [r7, #4]
 801a31c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801a320:	4619      	mov	r1, r3
 801a322:	6878      	ldr	r0, [r7, #4]
 801a324:	f7fe f966 	bl	80185f4 <HAL_UARTEx_RxEventCallback>
 801a328:	e002      	b.n	801a330 <UART_RxISR_8BIT_FIFOEN+0x290>
 801a32a:	6878      	ldr	r0, [r7, #4]
 801a32c:	f7eb ff7c 	bl	8006228 <HAL_UART_RxCpltCallback>
 801a330:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801a334:	2b00      	cmp	r3, #0
 801a336:	d006      	beq.n	801a346 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 801a338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801a33c:	f003 0320 	and.w	r3, r3, #32
 801a340:	2b00      	cmp	r3, #0
 801a342:	f47f aed1 	bne.w	801a0e8 <UART_RxISR_8BIT_FIFOEN+0x48>
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a34c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801a350:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801a354:	2b00      	cmp	r3, #0
 801a356:	d049      	beq.n	801a3ec <UART_RxISR_8BIT_FIFOEN+0x34c>
 801a358:	687b      	ldr	r3, [r7, #4]
 801a35a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801a35e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 801a362:	429a      	cmp	r2, r3
 801a364:	d242      	bcs.n	801a3ec <UART_RxISR_8BIT_FIFOEN+0x34c>
 801a366:	687b      	ldr	r3, [r7, #4]
 801a368:	681b      	ldr	r3, [r3, #0]
 801a36a:	3308      	adds	r3, #8
 801a36c:	623b      	str	r3, [r7, #32]
 801a36e:	6a3b      	ldr	r3, [r7, #32]
 801a370:	e853 3f00 	ldrex	r3, [r3]
 801a374:	61fb      	str	r3, [r7, #28]
 801a376:	69fb      	ldr	r3, [r7, #28]
 801a378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801a37c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801a380:	687b      	ldr	r3, [r7, #4]
 801a382:	681b      	ldr	r3, [r3, #0]
 801a384:	3308      	adds	r3, #8
 801a386:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801a38a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801a38c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a38e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a390:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a392:	e841 2300 	strex	r3, r2, [r1]
 801a396:	627b      	str	r3, [r7, #36]	@ 0x24
 801a398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a39a:	2b00      	cmp	r3, #0
 801a39c:	d1e3      	bne.n	801a366 <UART_RxISR_8BIT_FIFOEN+0x2c6>
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	4a16      	ldr	r2, [pc, #88]	@ (801a3fc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801a3a2:	675a      	str	r2, [r3, #116]	@ 0x74
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	681b      	ldr	r3, [r3, #0]
 801a3a8:	60fb      	str	r3, [r7, #12]
 801a3aa:	68fb      	ldr	r3, [r7, #12]
 801a3ac:	e853 3f00 	ldrex	r3, [r3]
 801a3b0:	60bb      	str	r3, [r7, #8]
 801a3b2:	68bb      	ldr	r3, [r7, #8]
 801a3b4:	f043 0320 	orr.w	r3, r3, #32
 801a3b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	681b      	ldr	r3, [r3, #0]
 801a3c0:	461a      	mov	r2, r3
 801a3c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801a3c6:	61bb      	str	r3, [r7, #24]
 801a3c8:	617a      	str	r2, [r7, #20]
 801a3ca:	6979      	ldr	r1, [r7, #20]
 801a3cc:	69ba      	ldr	r2, [r7, #24]
 801a3ce:	e841 2300 	strex	r3, r2, [r1]
 801a3d2:	613b      	str	r3, [r7, #16]
 801a3d4:	693b      	ldr	r3, [r7, #16]
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	d1e4      	bne.n	801a3a4 <UART_RxISR_8BIT_FIFOEN+0x304>
 801a3da:	e007      	b.n	801a3ec <UART_RxISR_8BIT_FIFOEN+0x34c>
 801a3dc:	687b      	ldr	r3, [r7, #4]
 801a3de:	681b      	ldr	r3, [r3, #0]
 801a3e0:	699a      	ldr	r2, [r3, #24]
 801a3e2:	687b      	ldr	r3, [r7, #4]
 801a3e4:	681b      	ldr	r3, [r3, #0]
 801a3e6:	f042 0208 	orr.w	r2, r2, #8
 801a3ea:	619a      	str	r2, [r3, #24]
 801a3ec:	bf00      	nop
 801a3ee:	37b0      	adds	r7, #176	@ 0xb0
 801a3f0:	46bd      	mov	sp, r7
 801a3f2:	bd80      	pop	{r7, pc}
 801a3f4:	effffffe 	.word	0xeffffffe
 801a3f8:	58000c00 	.word	0x58000c00
 801a3fc:	08019d31 	.word	0x08019d31

0801a400 <UART_RxISR_16BIT_FIFOEN>:
 801a400:	b580      	push	{r7, lr}
 801a402:	b0ae      	sub	sp, #184	@ 0xb8
 801a404:	af00      	add	r7, sp, #0
 801a406:	6078      	str	r0, [r7, #4]
 801a408:	687b      	ldr	r3, [r7, #4]
 801a40a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a40e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
 801a412:	687b      	ldr	r3, [r7, #4]
 801a414:	681b      	ldr	r3, [r3, #0]
 801a416:	69db      	ldr	r3, [r3, #28]
 801a418:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801a41c:	687b      	ldr	r3, [r7, #4]
 801a41e:	681b      	ldr	r3, [r3, #0]
 801a420:	681b      	ldr	r3, [r3, #0]
 801a422:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801a426:	687b      	ldr	r3, [r7, #4]
 801a428:	681b      	ldr	r3, [r3, #0]
 801a42a:	689b      	ldr	r3, [r3, #8]
 801a42c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801a430:	687b      	ldr	r3, [r7, #4]
 801a432:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a436:	2b22      	cmp	r3, #34	@ 0x22
 801a438:	f040 8184 	bne.w	801a744 <UART_RxISR_16BIT_FIFOEN+0x344>
 801a43c:	687b      	ldr	r3, [r7, #4]
 801a43e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801a442:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 801a446:	e127      	b.n	801a698 <UART_RxISR_16BIT_FIFOEN+0x298>
 801a448:	687b      	ldr	r3, [r7, #4]
 801a44a:	681b      	ldr	r3, [r3, #0]
 801a44c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a44e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
 801a452:	687b      	ldr	r3, [r7, #4]
 801a454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801a45a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 801a45e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801a462:	4013      	ands	r3, r2
 801a464:	b29a      	uxth	r2, r3
 801a466:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801a46a:	801a      	strh	r2, [r3, #0]
 801a46c:	687b      	ldr	r3, [r7, #4]
 801a46e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a470:	1c9a      	adds	r2, r3, #2
 801a472:	687b      	ldr	r3, [r7, #4]
 801a474:	659a      	str	r2, [r3, #88]	@ 0x58
 801a476:	687b      	ldr	r3, [r7, #4]
 801a478:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a47c:	b29b      	uxth	r3, r3
 801a47e:	3b01      	subs	r3, #1
 801a480:	b29a      	uxth	r2, r3
 801a482:	687b      	ldr	r3, [r7, #4]
 801a484:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 801a488:	687b      	ldr	r3, [r7, #4]
 801a48a:	681b      	ldr	r3, [r3, #0]
 801a48c:	69db      	ldr	r3, [r3, #28]
 801a48e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801a492:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a496:	f003 0307 	and.w	r3, r3, #7
 801a49a:	2b00      	cmp	r3, #0
 801a49c:	d053      	beq.n	801a546 <UART_RxISR_16BIT_FIFOEN+0x146>
 801a49e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a4a2:	f003 0301 	and.w	r3, r3, #1
 801a4a6:	2b00      	cmp	r3, #0
 801a4a8:	d011      	beq.n	801a4ce <UART_RxISR_16BIT_FIFOEN+0xce>
 801a4aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801a4ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a4b2:	2b00      	cmp	r3, #0
 801a4b4:	d00b      	beq.n	801a4ce <UART_RxISR_16BIT_FIFOEN+0xce>
 801a4b6:	687b      	ldr	r3, [r7, #4]
 801a4b8:	681b      	ldr	r3, [r3, #0]
 801a4ba:	2201      	movs	r2, #1
 801a4bc:	621a      	str	r2, [r3, #32]
 801a4be:	687b      	ldr	r3, [r7, #4]
 801a4c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a4c4:	f043 0201 	orr.w	r2, r3, #1
 801a4c8:	687b      	ldr	r3, [r7, #4]
 801a4ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a4ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a4d2:	f003 0302 	and.w	r3, r3, #2
 801a4d6:	2b00      	cmp	r3, #0
 801a4d8:	d011      	beq.n	801a4fe <UART_RxISR_16BIT_FIFOEN+0xfe>
 801a4da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801a4de:	f003 0301 	and.w	r3, r3, #1
 801a4e2:	2b00      	cmp	r3, #0
 801a4e4:	d00b      	beq.n	801a4fe <UART_RxISR_16BIT_FIFOEN+0xfe>
 801a4e6:	687b      	ldr	r3, [r7, #4]
 801a4e8:	681b      	ldr	r3, [r3, #0]
 801a4ea:	2202      	movs	r2, #2
 801a4ec:	621a      	str	r2, [r3, #32]
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a4f4:	f043 0204 	orr.w	r2, r3, #4
 801a4f8:	687b      	ldr	r3, [r7, #4]
 801a4fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a4fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a502:	f003 0304 	and.w	r3, r3, #4
 801a506:	2b00      	cmp	r3, #0
 801a508:	d011      	beq.n	801a52e <UART_RxISR_16BIT_FIFOEN+0x12e>
 801a50a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801a50e:	f003 0301 	and.w	r3, r3, #1
 801a512:	2b00      	cmp	r3, #0
 801a514:	d00b      	beq.n	801a52e <UART_RxISR_16BIT_FIFOEN+0x12e>
 801a516:	687b      	ldr	r3, [r7, #4]
 801a518:	681b      	ldr	r3, [r3, #0]
 801a51a:	2204      	movs	r2, #4
 801a51c:	621a      	str	r2, [r3, #32]
 801a51e:	687b      	ldr	r3, [r7, #4]
 801a520:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a524:	f043 0202 	orr.w	r2, r3, #2
 801a528:	687b      	ldr	r3, [r7, #4]
 801a52a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a534:	2b00      	cmp	r3, #0
 801a536:	d006      	beq.n	801a546 <UART_RxISR_16BIT_FIFOEN+0x146>
 801a538:	6878      	ldr	r0, [r7, #4]
 801a53a:	f7fe f851 	bl	80185e0 <HAL_UART_ErrorCallback>
 801a53e:	687b      	ldr	r3, [r7, #4]
 801a540:	2200      	movs	r2, #0
 801a542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 801a546:	687b      	ldr	r3, [r7, #4]
 801a548:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a54c:	b29b      	uxth	r3, r3
 801a54e:	2b00      	cmp	r3, #0
 801a550:	f040 80a2 	bne.w	801a698 <UART_RxISR_16BIT_FIFOEN+0x298>
 801a554:	687b      	ldr	r3, [r7, #4]
 801a556:	681b      	ldr	r3, [r3, #0]
 801a558:	677b      	str	r3, [r7, #116]	@ 0x74
 801a55a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801a55c:	e853 3f00 	ldrex	r3, [r3]
 801a560:	673b      	str	r3, [r7, #112]	@ 0x70
 801a562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a568:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801a56c:	687b      	ldr	r3, [r7, #4]
 801a56e:	681b      	ldr	r3, [r3, #0]
 801a570:	461a      	mov	r2, r3
 801a572:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801a576:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801a57a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801a57c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801a57e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801a582:	e841 2300 	strex	r3, r2, [r1]
 801a586:	67bb      	str	r3, [r7, #120]	@ 0x78
 801a588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a58a:	2b00      	cmp	r3, #0
 801a58c:	d1e2      	bne.n	801a554 <UART_RxISR_16BIT_FIFOEN+0x154>
 801a58e:	687b      	ldr	r3, [r7, #4]
 801a590:	681b      	ldr	r3, [r3, #0]
 801a592:	3308      	adds	r3, #8
 801a594:	663b      	str	r3, [r7, #96]	@ 0x60
 801a596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801a598:	e853 3f00 	ldrex	r3, [r3]
 801a59c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801a59e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801a5a0:	4b6e      	ldr	r3, [pc, #440]	@ (801a75c <UART_RxISR_16BIT_FIFOEN+0x35c>)
 801a5a2:	4013      	ands	r3, r2
 801a5a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801a5a8:	687b      	ldr	r3, [r7, #4]
 801a5aa:	681b      	ldr	r3, [r3, #0]
 801a5ac:	3308      	adds	r3, #8
 801a5ae:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801a5b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801a5b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 801a5b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801a5b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801a5ba:	e841 2300 	strex	r3, r2, [r1]
 801a5be:	667b      	str	r3, [r7, #100]	@ 0x64
 801a5c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801a5c2:	2b00      	cmp	r3, #0
 801a5c4:	d1e3      	bne.n	801a58e <UART_RxISR_16BIT_FIFOEN+0x18e>
 801a5c6:	687b      	ldr	r3, [r7, #4]
 801a5c8:	2220      	movs	r2, #32
 801a5ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 801a5ce:	687b      	ldr	r3, [r7, #4]
 801a5d0:	2200      	movs	r2, #0
 801a5d2:	675a      	str	r2, [r3, #116]	@ 0x74
 801a5d4:	687b      	ldr	r3, [r7, #4]
 801a5d6:	2200      	movs	r2, #0
 801a5d8:	671a      	str	r2, [r3, #112]	@ 0x70
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	681b      	ldr	r3, [r3, #0]
 801a5de:	4a60      	ldr	r2, [pc, #384]	@ (801a760 <UART_RxISR_16BIT_FIFOEN+0x360>)
 801a5e0:	4293      	cmp	r3, r2
 801a5e2:	d021      	beq.n	801a628 <UART_RxISR_16BIT_FIFOEN+0x228>
 801a5e4:	687b      	ldr	r3, [r7, #4]
 801a5e6:	681b      	ldr	r3, [r3, #0]
 801a5e8:	685b      	ldr	r3, [r3, #4]
 801a5ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801a5ee:	2b00      	cmp	r3, #0
 801a5f0:	d01a      	beq.n	801a628 <UART_RxISR_16BIT_FIFOEN+0x228>
 801a5f2:	687b      	ldr	r3, [r7, #4]
 801a5f4:	681b      	ldr	r3, [r3, #0]
 801a5f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a5f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a5fa:	e853 3f00 	ldrex	r3, [r3]
 801a5fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a602:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801a606:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801a60a:	687b      	ldr	r3, [r7, #4]
 801a60c:	681b      	ldr	r3, [r3, #0]
 801a60e:	461a      	mov	r2, r3
 801a610:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801a614:	65bb      	str	r3, [r7, #88]	@ 0x58
 801a616:	657a      	str	r2, [r7, #84]	@ 0x54
 801a618:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801a61a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801a61c:	e841 2300 	strex	r3, r2, [r1]
 801a620:	653b      	str	r3, [r7, #80]	@ 0x50
 801a622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801a624:	2b00      	cmp	r3, #0
 801a626:	d1e4      	bne.n	801a5f2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
 801a628:	687b      	ldr	r3, [r7, #4]
 801a62a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a62c:	2b01      	cmp	r3, #1
 801a62e:	d130      	bne.n	801a692 <UART_RxISR_16BIT_FIFOEN+0x292>
 801a630:	687b      	ldr	r3, [r7, #4]
 801a632:	2200      	movs	r2, #0
 801a634:	66da      	str	r2, [r3, #108]	@ 0x6c
 801a636:	687b      	ldr	r3, [r7, #4]
 801a638:	681b      	ldr	r3, [r3, #0]
 801a63a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a63e:	e853 3f00 	ldrex	r3, [r3]
 801a642:	637b      	str	r3, [r7, #52]	@ 0x34
 801a644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a646:	f023 0310 	bic.w	r3, r3, #16
 801a64a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801a64e:	687b      	ldr	r3, [r7, #4]
 801a650:	681b      	ldr	r3, [r3, #0]
 801a652:	461a      	mov	r2, r3
 801a654:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801a658:	647b      	str	r3, [r7, #68]	@ 0x44
 801a65a:	643a      	str	r2, [r7, #64]	@ 0x40
 801a65c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801a65e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a660:	e841 2300 	strex	r3, r2, [r1]
 801a664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a668:	2b00      	cmp	r3, #0
 801a66a:	d1e4      	bne.n	801a636 <UART_RxISR_16BIT_FIFOEN+0x236>
 801a66c:	687b      	ldr	r3, [r7, #4]
 801a66e:	681b      	ldr	r3, [r3, #0]
 801a670:	69db      	ldr	r3, [r3, #28]
 801a672:	f003 0310 	and.w	r3, r3, #16
 801a676:	2b10      	cmp	r3, #16
 801a678:	d103      	bne.n	801a682 <UART_RxISR_16BIT_FIFOEN+0x282>
 801a67a:	687b      	ldr	r3, [r7, #4]
 801a67c:	681b      	ldr	r3, [r3, #0]
 801a67e:	2210      	movs	r2, #16
 801a680:	621a      	str	r2, [r3, #32]
 801a682:	687b      	ldr	r3, [r7, #4]
 801a684:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801a688:	4619      	mov	r1, r3
 801a68a:	6878      	ldr	r0, [r7, #4]
 801a68c:	f7fd ffb2 	bl	80185f4 <HAL_UARTEx_RxEventCallback>
 801a690:	e002      	b.n	801a698 <UART_RxISR_16BIT_FIFOEN+0x298>
 801a692:	6878      	ldr	r0, [r7, #4]
 801a694:	f7eb fdc8 	bl	8006228 <HAL_UART_RxCpltCallback>
 801a698:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	d006      	beq.n	801a6ae <UART_RxISR_16BIT_FIFOEN+0x2ae>
 801a6a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a6a4:	f003 0320 	and.w	r3, r3, #32
 801a6a8:	2b00      	cmp	r3, #0
 801a6aa:	f47f aecd 	bne.w	801a448 <UART_RxISR_16BIT_FIFOEN+0x48>
 801a6ae:	687b      	ldr	r3, [r7, #4]
 801a6b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a6b4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 801a6b8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801a6bc:	2b00      	cmp	r3, #0
 801a6be:	d049      	beq.n	801a754 <UART_RxISR_16BIT_FIFOEN+0x354>
 801a6c0:	687b      	ldr	r3, [r7, #4]
 801a6c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801a6c6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 801a6ca:	429a      	cmp	r2, r3
 801a6cc:	d242      	bcs.n	801a754 <UART_RxISR_16BIT_FIFOEN+0x354>
 801a6ce:	687b      	ldr	r3, [r7, #4]
 801a6d0:	681b      	ldr	r3, [r3, #0]
 801a6d2:	3308      	adds	r3, #8
 801a6d4:	627b      	str	r3, [r7, #36]	@ 0x24
 801a6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6d8:	e853 3f00 	ldrex	r3, [r3]
 801a6dc:	623b      	str	r3, [r7, #32]
 801a6de:	6a3b      	ldr	r3, [r7, #32]
 801a6e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801a6e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801a6e8:	687b      	ldr	r3, [r7, #4]
 801a6ea:	681b      	ldr	r3, [r3, #0]
 801a6ec:	3308      	adds	r3, #8
 801a6ee:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801a6f2:	633a      	str	r2, [r7, #48]	@ 0x30
 801a6f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a6f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a6f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a6fa:	e841 2300 	strex	r3, r2, [r1]
 801a6fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a702:	2b00      	cmp	r3, #0
 801a704:	d1e3      	bne.n	801a6ce <UART_RxISR_16BIT_FIFOEN+0x2ce>
 801a706:	687b      	ldr	r3, [r7, #4]
 801a708:	4a16      	ldr	r2, [pc, #88]	@ (801a764 <UART_RxISR_16BIT_FIFOEN+0x364>)
 801a70a:	675a      	str	r2, [r3, #116]	@ 0x74
 801a70c:	687b      	ldr	r3, [r7, #4]
 801a70e:	681b      	ldr	r3, [r3, #0]
 801a710:	613b      	str	r3, [r7, #16]
 801a712:	693b      	ldr	r3, [r7, #16]
 801a714:	e853 3f00 	ldrex	r3, [r3]
 801a718:	60fb      	str	r3, [r7, #12]
 801a71a:	68fb      	ldr	r3, [r7, #12]
 801a71c:	f043 0320 	orr.w	r3, r3, #32
 801a720:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801a724:	687b      	ldr	r3, [r7, #4]
 801a726:	681b      	ldr	r3, [r3, #0]
 801a728:	461a      	mov	r2, r3
 801a72a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801a72e:	61fb      	str	r3, [r7, #28]
 801a730:	61ba      	str	r2, [r7, #24]
 801a732:	69b9      	ldr	r1, [r7, #24]
 801a734:	69fa      	ldr	r2, [r7, #28]
 801a736:	e841 2300 	strex	r3, r2, [r1]
 801a73a:	617b      	str	r3, [r7, #20]
 801a73c:	697b      	ldr	r3, [r7, #20]
 801a73e:	2b00      	cmp	r3, #0
 801a740:	d1e4      	bne.n	801a70c <UART_RxISR_16BIT_FIFOEN+0x30c>
 801a742:	e007      	b.n	801a754 <UART_RxISR_16BIT_FIFOEN+0x354>
 801a744:	687b      	ldr	r3, [r7, #4]
 801a746:	681b      	ldr	r3, [r3, #0]
 801a748:	699a      	ldr	r2, [r3, #24]
 801a74a:	687b      	ldr	r3, [r7, #4]
 801a74c:	681b      	ldr	r3, [r3, #0]
 801a74e:	f042 0208 	orr.w	r2, r2, #8
 801a752:	619a      	str	r2, [r3, #24]
 801a754:	bf00      	nop
 801a756:	37b8      	adds	r7, #184	@ 0xb8
 801a758:	46bd      	mov	sp, r7
 801a75a:	bd80      	pop	{r7, pc}
 801a75c:	effffffe 	.word	0xeffffffe
 801a760:	58000c00 	.word	0x58000c00
 801a764:	08019ee9 	.word	0x08019ee9

0801a768 <HAL_UARTEx_WakeupCallback>:
 801a768:	b480      	push	{r7}
 801a76a:	b083      	sub	sp, #12
 801a76c:	af00      	add	r7, sp, #0
 801a76e:	6078      	str	r0, [r7, #4]
 801a770:	bf00      	nop
 801a772:	370c      	adds	r7, #12
 801a774:	46bd      	mov	sp, r7
 801a776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a77a:	4770      	bx	lr

0801a77c <HAL_UARTEx_RxFifoFullCallback>:
 801a77c:	b480      	push	{r7}
 801a77e:	b083      	sub	sp, #12
 801a780:	af00      	add	r7, sp, #0
 801a782:	6078      	str	r0, [r7, #4]
 801a784:	bf00      	nop
 801a786:	370c      	adds	r7, #12
 801a788:	46bd      	mov	sp, r7
 801a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a78e:	4770      	bx	lr

0801a790 <HAL_UARTEx_TxFifoEmptyCallback>:
 801a790:	b480      	push	{r7}
 801a792:	b083      	sub	sp, #12
 801a794:	af00      	add	r7, sp, #0
 801a796:	6078      	str	r0, [r7, #4]
 801a798:	bf00      	nop
 801a79a:	370c      	adds	r7, #12
 801a79c:	46bd      	mov	sp, r7
 801a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7a2:	4770      	bx	lr

0801a7a4 <HAL_UARTEx_DisableFifoMode>:
 801a7a4:	b480      	push	{r7}
 801a7a6:	b085      	sub	sp, #20
 801a7a8:	af00      	add	r7, sp, #0
 801a7aa:	6078      	str	r0, [r7, #4]
 801a7ac:	687b      	ldr	r3, [r7, #4]
 801a7ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801a7b2:	2b01      	cmp	r3, #1
 801a7b4:	d101      	bne.n	801a7ba <HAL_UARTEx_DisableFifoMode+0x16>
 801a7b6:	2302      	movs	r3, #2
 801a7b8:	e027      	b.n	801a80a <HAL_UARTEx_DisableFifoMode+0x66>
 801a7ba:	687b      	ldr	r3, [r7, #4]
 801a7bc:	2201      	movs	r2, #1
 801a7be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801a7c2:	687b      	ldr	r3, [r7, #4]
 801a7c4:	2224      	movs	r2, #36	@ 0x24
 801a7c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801a7ca:	687b      	ldr	r3, [r7, #4]
 801a7cc:	681b      	ldr	r3, [r3, #0]
 801a7ce:	681b      	ldr	r3, [r3, #0]
 801a7d0:	60fb      	str	r3, [r7, #12]
 801a7d2:	687b      	ldr	r3, [r7, #4]
 801a7d4:	681b      	ldr	r3, [r3, #0]
 801a7d6:	681a      	ldr	r2, [r3, #0]
 801a7d8:	687b      	ldr	r3, [r7, #4]
 801a7da:	681b      	ldr	r3, [r3, #0]
 801a7dc:	f022 0201 	bic.w	r2, r2, #1
 801a7e0:	601a      	str	r2, [r3, #0]
 801a7e2:	68fb      	ldr	r3, [r7, #12]
 801a7e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801a7e8:	60fb      	str	r3, [r7, #12]
 801a7ea:	687b      	ldr	r3, [r7, #4]
 801a7ec:	2200      	movs	r2, #0
 801a7ee:	665a      	str	r2, [r3, #100]	@ 0x64
 801a7f0:	687b      	ldr	r3, [r7, #4]
 801a7f2:	681b      	ldr	r3, [r3, #0]
 801a7f4:	68fa      	ldr	r2, [r7, #12]
 801a7f6:	601a      	str	r2, [r3, #0]
 801a7f8:	687b      	ldr	r3, [r7, #4]
 801a7fa:	2220      	movs	r2, #32
 801a7fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801a800:	687b      	ldr	r3, [r7, #4]
 801a802:	2200      	movs	r2, #0
 801a804:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801a808:	2300      	movs	r3, #0
 801a80a:	4618      	mov	r0, r3
 801a80c:	3714      	adds	r7, #20
 801a80e:	46bd      	mov	sp, r7
 801a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a814:	4770      	bx	lr

0801a816 <HAL_UARTEx_SetTxFifoThreshold>:
 801a816:	b580      	push	{r7, lr}
 801a818:	b084      	sub	sp, #16
 801a81a:	af00      	add	r7, sp, #0
 801a81c:	6078      	str	r0, [r7, #4]
 801a81e:	6039      	str	r1, [r7, #0]
 801a820:	687b      	ldr	r3, [r7, #4]
 801a822:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801a826:	2b01      	cmp	r3, #1
 801a828:	d101      	bne.n	801a82e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801a82a:	2302      	movs	r3, #2
 801a82c:	e02d      	b.n	801a88a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801a82e:	687b      	ldr	r3, [r7, #4]
 801a830:	2201      	movs	r2, #1
 801a832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801a836:	687b      	ldr	r3, [r7, #4]
 801a838:	2224      	movs	r2, #36	@ 0x24
 801a83a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801a83e:	687b      	ldr	r3, [r7, #4]
 801a840:	681b      	ldr	r3, [r3, #0]
 801a842:	681b      	ldr	r3, [r3, #0]
 801a844:	60fb      	str	r3, [r7, #12]
 801a846:	687b      	ldr	r3, [r7, #4]
 801a848:	681b      	ldr	r3, [r3, #0]
 801a84a:	681a      	ldr	r2, [r3, #0]
 801a84c:	687b      	ldr	r3, [r7, #4]
 801a84e:	681b      	ldr	r3, [r3, #0]
 801a850:	f022 0201 	bic.w	r2, r2, #1
 801a854:	601a      	str	r2, [r3, #0]
 801a856:	687b      	ldr	r3, [r7, #4]
 801a858:	681b      	ldr	r3, [r3, #0]
 801a85a:	689b      	ldr	r3, [r3, #8]
 801a85c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801a860:	687b      	ldr	r3, [r7, #4]
 801a862:	681b      	ldr	r3, [r3, #0]
 801a864:	683a      	ldr	r2, [r7, #0]
 801a866:	430a      	orrs	r2, r1
 801a868:	609a      	str	r2, [r3, #8]
 801a86a:	6878      	ldr	r0, [r7, #4]
 801a86c:	f000 f850 	bl	801a910 <UARTEx_SetNbDataToProcess>
 801a870:	687b      	ldr	r3, [r7, #4]
 801a872:	681b      	ldr	r3, [r3, #0]
 801a874:	68fa      	ldr	r2, [r7, #12]
 801a876:	601a      	str	r2, [r3, #0]
 801a878:	687b      	ldr	r3, [r7, #4]
 801a87a:	2220      	movs	r2, #32
 801a87c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801a880:	687b      	ldr	r3, [r7, #4]
 801a882:	2200      	movs	r2, #0
 801a884:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801a888:	2300      	movs	r3, #0
 801a88a:	4618      	mov	r0, r3
 801a88c:	3710      	adds	r7, #16
 801a88e:	46bd      	mov	sp, r7
 801a890:	bd80      	pop	{r7, pc}

0801a892 <HAL_UARTEx_SetRxFifoThreshold>:
 801a892:	b580      	push	{r7, lr}
 801a894:	b084      	sub	sp, #16
 801a896:	af00      	add	r7, sp, #0
 801a898:	6078      	str	r0, [r7, #4]
 801a89a:	6039      	str	r1, [r7, #0]
 801a89c:	687b      	ldr	r3, [r7, #4]
 801a89e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801a8a2:	2b01      	cmp	r3, #1
 801a8a4:	d101      	bne.n	801a8aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801a8a6:	2302      	movs	r3, #2
 801a8a8:	e02d      	b.n	801a906 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801a8aa:	687b      	ldr	r3, [r7, #4]
 801a8ac:	2201      	movs	r2, #1
 801a8ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801a8b2:	687b      	ldr	r3, [r7, #4]
 801a8b4:	2224      	movs	r2, #36	@ 0x24
 801a8b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801a8ba:	687b      	ldr	r3, [r7, #4]
 801a8bc:	681b      	ldr	r3, [r3, #0]
 801a8be:	681b      	ldr	r3, [r3, #0]
 801a8c0:	60fb      	str	r3, [r7, #12]
 801a8c2:	687b      	ldr	r3, [r7, #4]
 801a8c4:	681b      	ldr	r3, [r3, #0]
 801a8c6:	681a      	ldr	r2, [r3, #0]
 801a8c8:	687b      	ldr	r3, [r7, #4]
 801a8ca:	681b      	ldr	r3, [r3, #0]
 801a8cc:	f022 0201 	bic.w	r2, r2, #1
 801a8d0:	601a      	str	r2, [r3, #0]
 801a8d2:	687b      	ldr	r3, [r7, #4]
 801a8d4:	681b      	ldr	r3, [r3, #0]
 801a8d6:	689b      	ldr	r3, [r3, #8]
 801a8d8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801a8dc:	687b      	ldr	r3, [r7, #4]
 801a8de:	681b      	ldr	r3, [r3, #0]
 801a8e0:	683a      	ldr	r2, [r7, #0]
 801a8e2:	430a      	orrs	r2, r1
 801a8e4:	609a      	str	r2, [r3, #8]
 801a8e6:	6878      	ldr	r0, [r7, #4]
 801a8e8:	f000 f812 	bl	801a910 <UARTEx_SetNbDataToProcess>
 801a8ec:	687b      	ldr	r3, [r7, #4]
 801a8ee:	681b      	ldr	r3, [r3, #0]
 801a8f0:	68fa      	ldr	r2, [r7, #12]
 801a8f2:	601a      	str	r2, [r3, #0]
 801a8f4:	687b      	ldr	r3, [r7, #4]
 801a8f6:	2220      	movs	r2, #32
 801a8f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801a8fc:	687b      	ldr	r3, [r7, #4]
 801a8fe:	2200      	movs	r2, #0
 801a900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 801a904:	2300      	movs	r3, #0
 801a906:	4618      	mov	r0, r3
 801a908:	3710      	adds	r7, #16
 801a90a:	46bd      	mov	sp, r7
 801a90c:	bd80      	pop	{r7, pc}
	...

0801a910 <UARTEx_SetNbDataToProcess>:
 801a910:	b480      	push	{r7}
 801a912:	b085      	sub	sp, #20
 801a914:	af00      	add	r7, sp, #0
 801a916:	6078      	str	r0, [r7, #4]
 801a918:	687b      	ldr	r3, [r7, #4]
 801a91a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801a91c:	2b00      	cmp	r3, #0
 801a91e:	d108      	bne.n	801a932 <UARTEx_SetNbDataToProcess+0x22>
 801a920:	687b      	ldr	r3, [r7, #4]
 801a922:	2201      	movs	r2, #1
 801a924:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801a928:	687b      	ldr	r3, [r7, #4]
 801a92a:	2201      	movs	r2, #1
 801a92c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801a930:	e031      	b.n	801a996 <UARTEx_SetNbDataToProcess+0x86>
 801a932:	2310      	movs	r3, #16
 801a934:	73fb      	strb	r3, [r7, #15]
 801a936:	2310      	movs	r3, #16
 801a938:	73bb      	strb	r3, [r7, #14]
 801a93a:	687b      	ldr	r3, [r7, #4]
 801a93c:	681b      	ldr	r3, [r3, #0]
 801a93e:	689b      	ldr	r3, [r3, #8]
 801a940:	0e5b      	lsrs	r3, r3, #25
 801a942:	b2db      	uxtb	r3, r3
 801a944:	f003 0307 	and.w	r3, r3, #7
 801a948:	737b      	strb	r3, [r7, #13]
 801a94a:	687b      	ldr	r3, [r7, #4]
 801a94c:	681b      	ldr	r3, [r3, #0]
 801a94e:	689b      	ldr	r3, [r3, #8]
 801a950:	0f5b      	lsrs	r3, r3, #29
 801a952:	b2db      	uxtb	r3, r3
 801a954:	f003 0307 	and.w	r3, r3, #7
 801a958:	733b      	strb	r3, [r7, #12]
 801a95a:	7bbb      	ldrb	r3, [r7, #14]
 801a95c:	7b3a      	ldrb	r2, [r7, #12]
 801a95e:	4911      	ldr	r1, [pc, #68]	@ (801a9a4 <UARTEx_SetNbDataToProcess+0x94>)
 801a960:	5c8a      	ldrb	r2, [r1, r2]
 801a962:	fb02 f303 	mul.w	r3, r2, r3
 801a966:	7b3a      	ldrb	r2, [r7, #12]
 801a968:	490f      	ldr	r1, [pc, #60]	@ (801a9a8 <UARTEx_SetNbDataToProcess+0x98>)
 801a96a:	5c8a      	ldrb	r2, [r1, r2]
 801a96c:	fb93 f3f2 	sdiv	r3, r3, r2
 801a970:	b29a      	uxth	r2, r3
 801a972:	687b      	ldr	r3, [r7, #4]
 801a974:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801a978:	7bfb      	ldrb	r3, [r7, #15]
 801a97a:	7b7a      	ldrb	r2, [r7, #13]
 801a97c:	4909      	ldr	r1, [pc, #36]	@ (801a9a4 <UARTEx_SetNbDataToProcess+0x94>)
 801a97e:	5c8a      	ldrb	r2, [r1, r2]
 801a980:	fb02 f303 	mul.w	r3, r2, r3
 801a984:	7b7a      	ldrb	r2, [r7, #13]
 801a986:	4908      	ldr	r1, [pc, #32]	@ (801a9a8 <UARTEx_SetNbDataToProcess+0x98>)
 801a988:	5c8a      	ldrb	r2, [r1, r2]
 801a98a:	fb93 f3f2 	sdiv	r3, r3, r2
 801a98e:	b29a      	uxth	r2, r3
 801a990:	687b      	ldr	r3, [r7, #4]
 801a992:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801a996:	bf00      	nop
 801a998:	3714      	adds	r7, #20
 801a99a:	46bd      	mov	sp, r7
 801a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9a0:	4770      	bx	lr
 801a9a2:	bf00      	nop
 801a9a4:	0801e80c 	.word	0x0801e80c
 801a9a8:	0801e814 	.word	0x0801e814

0801a9ac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801a9ac:	b580      	push	{r7, lr}
 801a9ae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 801a9b0:	4904      	ldr	r1, [pc, #16]	@ (801a9c4 <MX_FATFS_Init+0x18>)
 801a9b2:	4805      	ldr	r0, [pc, #20]	@ (801a9c8 <MX_FATFS_Init+0x1c>)
 801a9b4:	f003 f8d8 	bl	801db68 <FATFS_LinkDriver>
 801a9b8:	4603      	mov	r3, r0
 801a9ba:	461a      	mov	r2, r3
 801a9bc:	4b03      	ldr	r3, [pc, #12]	@ (801a9cc <MX_FATFS_Init+0x20>)
 801a9be:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801a9c0:	bf00      	nop
 801a9c2:	bd80      	pop	{r7, pc}
 801a9c4:	2400054c 	.word	0x2400054c
 801a9c8:	24000014 	.word	0x24000014
 801a9cc:	24000548 	.word	0x24000548

0801a9d0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801a9d0:	b480      	push	{r7}
 801a9d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 801a9d4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801a9d6:	4618      	mov	r0, r3
 801a9d8:	46bd      	mov	sp, r7
 801a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9de:	4770      	bx	lr

0801a9e0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801a9e0:	b580      	push	{r7, lr}
 801a9e2:	b082      	sub	sp, #8
 801a9e4:	af00      	add	r7, sp, #0
 801a9e6:	4603      	mov	r3, r0
 801a9e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 801a9ea:	79fb      	ldrb	r3, [r7, #7]
 801a9ec:	4618      	mov	r0, r3
 801a9ee:	f7e9 fcbd 	bl	800436c <SD_disk_initialize>
 801a9f2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 801a9f4:	4618      	mov	r0, r3
 801a9f6:	3708      	adds	r7, #8
 801a9f8:	46bd      	mov	sp, r7
 801a9fa:	bd80      	pop	{r7, pc}

0801a9fc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 801a9fc:	b580      	push	{r7, lr}
 801a9fe:	b082      	sub	sp, #8
 801aa00:	af00      	add	r7, sp, #0
 801aa02:	4603      	mov	r3, r0
 801aa04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 801aa06:	79fb      	ldrb	r3, [r7, #7]
 801aa08:	4618      	mov	r0, r3
 801aa0a:	f7e9 fd9b 	bl	8004544 <SD_disk_status>
 801aa0e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 801aa10:	4618      	mov	r0, r3
 801aa12:	3708      	adds	r7, #8
 801aa14:	46bd      	mov	sp, r7
 801aa16:	bd80      	pop	{r7, pc}

0801aa18 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 801aa18:	b580      	push	{r7, lr}
 801aa1a:	b084      	sub	sp, #16
 801aa1c:	af00      	add	r7, sp, #0
 801aa1e:	60b9      	str	r1, [r7, #8]
 801aa20:	607a      	str	r2, [r7, #4]
 801aa22:	603b      	str	r3, [r7, #0]
 801aa24:	4603      	mov	r3, r0
 801aa26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 801aa28:	7bf8      	ldrb	r0, [r7, #15]
 801aa2a:	683b      	ldr	r3, [r7, #0]
 801aa2c:	687a      	ldr	r2, [r7, #4]
 801aa2e:	68b9      	ldr	r1, [r7, #8]
 801aa30:	f7e9 fd9e 	bl	8004570 <SD_disk_read>
 801aa34:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 801aa36:	4618      	mov	r0, r3
 801aa38:	3710      	adds	r7, #16
 801aa3a:	46bd      	mov	sp, r7
 801aa3c:	bd80      	pop	{r7, pc}

0801aa3e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801aa3e:	b580      	push	{r7, lr}
 801aa40:	b084      	sub	sp, #16
 801aa42:	af00      	add	r7, sp, #0
 801aa44:	60b9      	str	r1, [r7, #8]
 801aa46:	607a      	str	r2, [r7, #4]
 801aa48:	603b      	str	r3, [r7, #0]
 801aa4a:	4603      	mov	r3, r0
 801aa4c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 801aa4e:	7bf8      	ldrb	r0, [r7, #15]
 801aa50:	683b      	ldr	r3, [r7, #0]
 801aa52:	687a      	ldr	r2, [r7, #4]
 801aa54:	68b9      	ldr	r1, [r7, #8]
 801aa56:	f7e9 fdf5 	bl	8004644 <SD_disk_write>
 801aa5a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 801aa5c:	4618      	mov	r0, r3
 801aa5e:	3710      	adds	r7, #16
 801aa60:	46bd      	mov	sp, r7
 801aa62:	bd80      	pop	{r7, pc}

0801aa64 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 801aa64:	b580      	push	{r7, lr}
 801aa66:	b082      	sub	sp, #8
 801aa68:	af00      	add	r7, sp, #0
 801aa6a:	4603      	mov	r3, r0
 801aa6c:	603a      	str	r2, [r7, #0]
 801aa6e:	71fb      	strb	r3, [r7, #7]
 801aa70:	460b      	mov	r3, r1
 801aa72:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */

    return SD_disk_ioctl(pdrv, cmd, buff);
 801aa74:	79b9      	ldrb	r1, [r7, #6]
 801aa76:	79fb      	ldrb	r3, [r7, #7]
 801aa78:	683a      	ldr	r2, [r7, #0]
 801aa7a:	4618      	mov	r0, r3
 801aa7c:	f7e9 fe66 	bl	800474c <SD_disk_ioctl>
 801aa80:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801aa82:	4618      	mov	r0, r3
 801aa84:	3708      	adds	r7, #8
 801aa86:	46bd      	mov	sp, r7
 801aa88:	bd80      	pop	{r7, pc}
	...

0801aa8c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801aa8c:	b580      	push	{r7, lr}
 801aa8e:	b084      	sub	sp, #16
 801aa90:	af00      	add	r7, sp, #0
 801aa92:	4603      	mov	r3, r0
 801aa94:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801aa96:	79fb      	ldrb	r3, [r7, #7]
 801aa98:	4a08      	ldr	r2, [pc, #32]	@ (801aabc <disk_status+0x30>)
 801aa9a:	009b      	lsls	r3, r3, #2
 801aa9c:	4413      	add	r3, r2
 801aa9e:	685b      	ldr	r3, [r3, #4]
 801aaa0:	685b      	ldr	r3, [r3, #4]
 801aaa2:	79fa      	ldrb	r2, [r7, #7]
 801aaa4:	4905      	ldr	r1, [pc, #20]	@ (801aabc <disk_status+0x30>)
 801aaa6:	440a      	add	r2, r1
 801aaa8:	7a12      	ldrb	r2, [r2, #8]
 801aaaa:	4610      	mov	r0, r2
 801aaac:	4798      	blx	r3
 801aaae:	4603      	mov	r3, r0
 801aab0:	73fb      	strb	r3, [r7, #15]
  return stat;
 801aab2:	7bfb      	ldrb	r3, [r7, #15]
}
 801aab4:	4618      	mov	r0, r3
 801aab6:	3710      	adds	r7, #16
 801aab8:	46bd      	mov	sp, r7
 801aaba:	bd80      	pop	{r7, pc}
 801aabc:	24000768 	.word	0x24000768

0801aac0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801aac0:	b580      	push	{r7, lr}
 801aac2:	b084      	sub	sp, #16
 801aac4:	af00      	add	r7, sp, #0
 801aac6:	4603      	mov	r3, r0
 801aac8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801aaca:	2300      	movs	r3, #0
 801aacc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801aace:	79fb      	ldrb	r3, [r7, #7]
 801aad0:	4a0e      	ldr	r2, [pc, #56]	@ (801ab0c <disk_initialize+0x4c>)
 801aad2:	5cd3      	ldrb	r3, [r2, r3]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	d114      	bne.n	801ab02 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 801aad8:	79fb      	ldrb	r3, [r7, #7]
 801aada:	4a0c      	ldr	r2, [pc, #48]	@ (801ab0c <disk_initialize+0x4c>)
 801aadc:	009b      	lsls	r3, r3, #2
 801aade:	4413      	add	r3, r2
 801aae0:	685b      	ldr	r3, [r3, #4]
 801aae2:	681b      	ldr	r3, [r3, #0]
 801aae4:	79fa      	ldrb	r2, [r7, #7]
 801aae6:	4909      	ldr	r1, [pc, #36]	@ (801ab0c <disk_initialize+0x4c>)
 801aae8:	440a      	add	r2, r1
 801aaea:	7a12      	ldrb	r2, [r2, #8]
 801aaec:	4610      	mov	r0, r2
 801aaee:	4798      	blx	r3
 801aaf0:	4603      	mov	r3, r0
 801aaf2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 801aaf4:	7bfb      	ldrb	r3, [r7, #15]
 801aaf6:	2b00      	cmp	r3, #0
 801aaf8:	d103      	bne.n	801ab02 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 801aafa:	79fb      	ldrb	r3, [r7, #7]
 801aafc:	4a03      	ldr	r2, [pc, #12]	@ (801ab0c <disk_initialize+0x4c>)
 801aafe:	2101      	movs	r1, #1
 801ab00:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 801ab02:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab04:	4618      	mov	r0, r3
 801ab06:	3710      	adds	r7, #16
 801ab08:	46bd      	mov	sp, r7
 801ab0a:	bd80      	pop	{r7, pc}
 801ab0c:	24000768 	.word	0x24000768

0801ab10 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801ab10:	b590      	push	{r4, r7, lr}
 801ab12:	b087      	sub	sp, #28
 801ab14:	af00      	add	r7, sp, #0
 801ab16:	60b9      	str	r1, [r7, #8]
 801ab18:	607a      	str	r2, [r7, #4]
 801ab1a:	603b      	str	r3, [r7, #0]
 801ab1c:	4603      	mov	r3, r0
 801ab1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801ab20:	7bfb      	ldrb	r3, [r7, #15]
 801ab22:	4a0a      	ldr	r2, [pc, #40]	@ (801ab4c <disk_read+0x3c>)
 801ab24:	009b      	lsls	r3, r3, #2
 801ab26:	4413      	add	r3, r2
 801ab28:	685b      	ldr	r3, [r3, #4]
 801ab2a:	689c      	ldr	r4, [r3, #8]
 801ab2c:	7bfb      	ldrb	r3, [r7, #15]
 801ab2e:	4a07      	ldr	r2, [pc, #28]	@ (801ab4c <disk_read+0x3c>)
 801ab30:	4413      	add	r3, r2
 801ab32:	7a18      	ldrb	r0, [r3, #8]
 801ab34:	683b      	ldr	r3, [r7, #0]
 801ab36:	687a      	ldr	r2, [r7, #4]
 801ab38:	68b9      	ldr	r1, [r7, #8]
 801ab3a:	47a0      	blx	r4
 801ab3c:	4603      	mov	r3, r0
 801ab3e:	75fb      	strb	r3, [r7, #23]
  return res;
 801ab40:	7dfb      	ldrb	r3, [r7, #23]
}
 801ab42:	4618      	mov	r0, r3
 801ab44:	371c      	adds	r7, #28
 801ab46:	46bd      	mov	sp, r7
 801ab48:	bd90      	pop	{r4, r7, pc}
 801ab4a:	bf00      	nop
 801ab4c:	24000768 	.word	0x24000768

0801ab50 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801ab50:	b590      	push	{r4, r7, lr}
 801ab52:	b087      	sub	sp, #28
 801ab54:	af00      	add	r7, sp, #0
 801ab56:	60b9      	str	r1, [r7, #8]
 801ab58:	607a      	str	r2, [r7, #4]
 801ab5a:	603b      	str	r3, [r7, #0]
 801ab5c:	4603      	mov	r3, r0
 801ab5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801ab60:	7bfb      	ldrb	r3, [r7, #15]
 801ab62:	4a0a      	ldr	r2, [pc, #40]	@ (801ab8c <disk_write+0x3c>)
 801ab64:	009b      	lsls	r3, r3, #2
 801ab66:	4413      	add	r3, r2
 801ab68:	685b      	ldr	r3, [r3, #4]
 801ab6a:	68dc      	ldr	r4, [r3, #12]
 801ab6c:	7bfb      	ldrb	r3, [r7, #15]
 801ab6e:	4a07      	ldr	r2, [pc, #28]	@ (801ab8c <disk_write+0x3c>)
 801ab70:	4413      	add	r3, r2
 801ab72:	7a18      	ldrb	r0, [r3, #8]
 801ab74:	683b      	ldr	r3, [r7, #0]
 801ab76:	687a      	ldr	r2, [r7, #4]
 801ab78:	68b9      	ldr	r1, [r7, #8]
 801ab7a:	47a0      	blx	r4
 801ab7c:	4603      	mov	r3, r0
 801ab7e:	75fb      	strb	r3, [r7, #23]
  return res;
 801ab80:	7dfb      	ldrb	r3, [r7, #23]
}
 801ab82:	4618      	mov	r0, r3
 801ab84:	371c      	adds	r7, #28
 801ab86:	46bd      	mov	sp, r7
 801ab88:	bd90      	pop	{r4, r7, pc}
 801ab8a:	bf00      	nop
 801ab8c:	24000768 	.word	0x24000768

0801ab90 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801ab90:	b580      	push	{r7, lr}
 801ab92:	b084      	sub	sp, #16
 801ab94:	af00      	add	r7, sp, #0
 801ab96:	4603      	mov	r3, r0
 801ab98:	603a      	str	r2, [r7, #0]
 801ab9a:	71fb      	strb	r3, [r7, #7]
 801ab9c:	460b      	mov	r3, r1
 801ab9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801aba0:	79fb      	ldrb	r3, [r7, #7]
 801aba2:	4a09      	ldr	r2, [pc, #36]	@ (801abc8 <disk_ioctl+0x38>)
 801aba4:	009b      	lsls	r3, r3, #2
 801aba6:	4413      	add	r3, r2
 801aba8:	685b      	ldr	r3, [r3, #4]
 801abaa:	691b      	ldr	r3, [r3, #16]
 801abac:	79fa      	ldrb	r2, [r7, #7]
 801abae:	4906      	ldr	r1, [pc, #24]	@ (801abc8 <disk_ioctl+0x38>)
 801abb0:	440a      	add	r2, r1
 801abb2:	7a10      	ldrb	r0, [r2, #8]
 801abb4:	79b9      	ldrb	r1, [r7, #6]
 801abb6:	683a      	ldr	r2, [r7, #0]
 801abb8:	4798      	blx	r3
 801abba:	4603      	mov	r3, r0
 801abbc:	73fb      	strb	r3, [r7, #15]
  return res;
 801abbe:	7bfb      	ldrb	r3, [r7, #15]
}
 801abc0:	4618      	mov	r0, r3
 801abc2:	3710      	adds	r7, #16
 801abc4:	46bd      	mov	sp, r7
 801abc6:	bd80      	pop	{r7, pc}
 801abc8:	24000768 	.word	0x24000768

0801abcc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801abcc:	b480      	push	{r7}
 801abce:	b085      	sub	sp, #20
 801abd0:	af00      	add	r7, sp, #0
 801abd2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801abd4:	687b      	ldr	r3, [r7, #4]
 801abd6:	3301      	adds	r3, #1
 801abd8:	781b      	ldrb	r3, [r3, #0]
 801abda:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801abdc:	89fb      	ldrh	r3, [r7, #14]
 801abde:	021b      	lsls	r3, r3, #8
 801abe0:	b21a      	sxth	r2, r3
 801abe2:	687b      	ldr	r3, [r7, #4]
 801abe4:	781b      	ldrb	r3, [r3, #0]
 801abe6:	b21b      	sxth	r3, r3
 801abe8:	4313      	orrs	r3, r2
 801abea:	b21b      	sxth	r3, r3
 801abec:	81fb      	strh	r3, [r7, #14]
	return rv;
 801abee:	89fb      	ldrh	r3, [r7, #14]
}
 801abf0:	4618      	mov	r0, r3
 801abf2:	3714      	adds	r7, #20
 801abf4:	46bd      	mov	sp, r7
 801abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801abfa:	4770      	bx	lr

0801abfc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801abfc:	b480      	push	{r7}
 801abfe:	b085      	sub	sp, #20
 801ac00:	af00      	add	r7, sp, #0
 801ac02:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801ac04:	687b      	ldr	r3, [r7, #4]
 801ac06:	3303      	adds	r3, #3
 801ac08:	781b      	ldrb	r3, [r3, #0]
 801ac0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801ac0c:	68fb      	ldr	r3, [r7, #12]
 801ac0e:	021b      	lsls	r3, r3, #8
 801ac10:	687a      	ldr	r2, [r7, #4]
 801ac12:	3202      	adds	r2, #2
 801ac14:	7812      	ldrb	r2, [r2, #0]
 801ac16:	4313      	orrs	r3, r2
 801ac18:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801ac1a:	68fb      	ldr	r3, [r7, #12]
 801ac1c:	021b      	lsls	r3, r3, #8
 801ac1e:	687a      	ldr	r2, [r7, #4]
 801ac20:	3201      	adds	r2, #1
 801ac22:	7812      	ldrb	r2, [r2, #0]
 801ac24:	4313      	orrs	r3, r2
 801ac26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801ac28:	68fb      	ldr	r3, [r7, #12]
 801ac2a:	021b      	lsls	r3, r3, #8
 801ac2c:	687a      	ldr	r2, [r7, #4]
 801ac2e:	7812      	ldrb	r2, [r2, #0]
 801ac30:	4313      	orrs	r3, r2
 801ac32:	60fb      	str	r3, [r7, #12]
	return rv;
 801ac34:	68fb      	ldr	r3, [r7, #12]
}
 801ac36:	4618      	mov	r0, r3
 801ac38:	3714      	adds	r7, #20
 801ac3a:	46bd      	mov	sp, r7
 801ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac40:	4770      	bx	lr

0801ac42 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801ac42:	b480      	push	{r7}
 801ac44:	b083      	sub	sp, #12
 801ac46:	af00      	add	r7, sp, #0
 801ac48:	6078      	str	r0, [r7, #4]
 801ac4a:	460b      	mov	r3, r1
 801ac4c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801ac4e:	687b      	ldr	r3, [r7, #4]
 801ac50:	1c5a      	adds	r2, r3, #1
 801ac52:	607a      	str	r2, [r7, #4]
 801ac54:	887a      	ldrh	r2, [r7, #2]
 801ac56:	b2d2      	uxtb	r2, r2
 801ac58:	701a      	strb	r2, [r3, #0]
 801ac5a:	887b      	ldrh	r3, [r7, #2]
 801ac5c:	0a1b      	lsrs	r3, r3, #8
 801ac5e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801ac60:	687b      	ldr	r3, [r7, #4]
 801ac62:	1c5a      	adds	r2, r3, #1
 801ac64:	607a      	str	r2, [r7, #4]
 801ac66:	887a      	ldrh	r2, [r7, #2]
 801ac68:	b2d2      	uxtb	r2, r2
 801ac6a:	701a      	strb	r2, [r3, #0]
}
 801ac6c:	bf00      	nop
 801ac6e:	370c      	adds	r7, #12
 801ac70:	46bd      	mov	sp, r7
 801ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac76:	4770      	bx	lr

0801ac78 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801ac78:	b480      	push	{r7}
 801ac7a:	b083      	sub	sp, #12
 801ac7c:	af00      	add	r7, sp, #0
 801ac7e:	6078      	str	r0, [r7, #4]
 801ac80:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801ac82:	687b      	ldr	r3, [r7, #4]
 801ac84:	1c5a      	adds	r2, r3, #1
 801ac86:	607a      	str	r2, [r7, #4]
 801ac88:	683a      	ldr	r2, [r7, #0]
 801ac8a:	b2d2      	uxtb	r2, r2
 801ac8c:	701a      	strb	r2, [r3, #0]
 801ac8e:	683b      	ldr	r3, [r7, #0]
 801ac90:	0a1b      	lsrs	r3, r3, #8
 801ac92:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801ac94:	687b      	ldr	r3, [r7, #4]
 801ac96:	1c5a      	adds	r2, r3, #1
 801ac98:	607a      	str	r2, [r7, #4]
 801ac9a:	683a      	ldr	r2, [r7, #0]
 801ac9c:	b2d2      	uxtb	r2, r2
 801ac9e:	701a      	strb	r2, [r3, #0]
 801aca0:	683b      	ldr	r3, [r7, #0]
 801aca2:	0a1b      	lsrs	r3, r3, #8
 801aca4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801aca6:	687b      	ldr	r3, [r7, #4]
 801aca8:	1c5a      	adds	r2, r3, #1
 801acaa:	607a      	str	r2, [r7, #4]
 801acac:	683a      	ldr	r2, [r7, #0]
 801acae:	b2d2      	uxtb	r2, r2
 801acb0:	701a      	strb	r2, [r3, #0]
 801acb2:	683b      	ldr	r3, [r7, #0]
 801acb4:	0a1b      	lsrs	r3, r3, #8
 801acb6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801acb8:	687b      	ldr	r3, [r7, #4]
 801acba:	1c5a      	adds	r2, r3, #1
 801acbc:	607a      	str	r2, [r7, #4]
 801acbe:	683a      	ldr	r2, [r7, #0]
 801acc0:	b2d2      	uxtb	r2, r2
 801acc2:	701a      	strb	r2, [r3, #0]
}
 801acc4:	bf00      	nop
 801acc6:	370c      	adds	r7, #12
 801acc8:	46bd      	mov	sp, r7
 801acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acce:	4770      	bx	lr

0801acd0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801acd0:	b480      	push	{r7}
 801acd2:	b087      	sub	sp, #28
 801acd4:	af00      	add	r7, sp, #0
 801acd6:	60f8      	str	r0, [r7, #12]
 801acd8:	60b9      	str	r1, [r7, #8]
 801acda:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801acdc:	68fb      	ldr	r3, [r7, #12]
 801acde:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801ace0:	68bb      	ldr	r3, [r7, #8]
 801ace2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801ace4:	687b      	ldr	r3, [r7, #4]
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d00d      	beq.n	801ad06 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801acea:	693a      	ldr	r2, [r7, #16]
 801acec:	1c53      	adds	r3, r2, #1
 801acee:	613b      	str	r3, [r7, #16]
 801acf0:	697b      	ldr	r3, [r7, #20]
 801acf2:	1c59      	adds	r1, r3, #1
 801acf4:	6179      	str	r1, [r7, #20]
 801acf6:	7812      	ldrb	r2, [r2, #0]
 801acf8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801acfa:	687b      	ldr	r3, [r7, #4]
 801acfc:	3b01      	subs	r3, #1
 801acfe:	607b      	str	r3, [r7, #4]
 801ad00:	687b      	ldr	r3, [r7, #4]
 801ad02:	2b00      	cmp	r3, #0
 801ad04:	d1f1      	bne.n	801acea <mem_cpy+0x1a>
	}
}
 801ad06:	bf00      	nop
 801ad08:	371c      	adds	r7, #28
 801ad0a:	46bd      	mov	sp, r7
 801ad0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad10:	4770      	bx	lr

0801ad12 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801ad12:	b480      	push	{r7}
 801ad14:	b087      	sub	sp, #28
 801ad16:	af00      	add	r7, sp, #0
 801ad18:	60f8      	str	r0, [r7, #12]
 801ad1a:	60b9      	str	r1, [r7, #8]
 801ad1c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801ad1e:	68fb      	ldr	r3, [r7, #12]
 801ad20:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801ad22:	697b      	ldr	r3, [r7, #20]
 801ad24:	1c5a      	adds	r2, r3, #1
 801ad26:	617a      	str	r2, [r7, #20]
 801ad28:	68ba      	ldr	r2, [r7, #8]
 801ad2a:	b2d2      	uxtb	r2, r2
 801ad2c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	3b01      	subs	r3, #1
 801ad32:	607b      	str	r3, [r7, #4]
 801ad34:	687b      	ldr	r3, [r7, #4]
 801ad36:	2b00      	cmp	r3, #0
 801ad38:	d1f3      	bne.n	801ad22 <mem_set+0x10>
}
 801ad3a:	bf00      	nop
 801ad3c:	bf00      	nop
 801ad3e:	371c      	adds	r7, #28
 801ad40:	46bd      	mov	sp, r7
 801ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad46:	4770      	bx	lr

0801ad48 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801ad48:	b480      	push	{r7}
 801ad4a:	b089      	sub	sp, #36	@ 0x24
 801ad4c:	af00      	add	r7, sp, #0
 801ad4e:	60f8      	str	r0, [r7, #12]
 801ad50:	60b9      	str	r1, [r7, #8]
 801ad52:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801ad54:	68fb      	ldr	r3, [r7, #12]
 801ad56:	61fb      	str	r3, [r7, #28]
 801ad58:	68bb      	ldr	r3, [r7, #8]
 801ad5a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801ad5c:	2300      	movs	r3, #0
 801ad5e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801ad60:	69fb      	ldr	r3, [r7, #28]
 801ad62:	1c5a      	adds	r2, r3, #1
 801ad64:	61fa      	str	r2, [r7, #28]
 801ad66:	781b      	ldrb	r3, [r3, #0]
 801ad68:	4619      	mov	r1, r3
 801ad6a:	69bb      	ldr	r3, [r7, #24]
 801ad6c:	1c5a      	adds	r2, r3, #1
 801ad6e:	61ba      	str	r2, [r7, #24]
 801ad70:	781b      	ldrb	r3, [r3, #0]
 801ad72:	1acb      	subs	r3, r1, r3
 801ad74:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801ad76:	687b      	ldr	r3, [r7, #4]
 801ad78:	3b01      	subs	r3, #1
 801ad7a:	607b      	str	r3, [r7, #4]
 801ad7c:	687b      	ldr	r3, [r7, #4]
 801ad7e:	2b00      	cmp	r3, #0
 801ad80:	d002      	beq.n	801ad88 <mem_cmp+0x40>
 801ad82:	697b      	ldr	r3, [r7, #20]
 801ad84:	2b00      	cmp	r3, #0
 801ad86:	d0eb      	beq.n	801ad60 <mem_cmp+0x18>

	return r;
 801ad88:	697b      	ldr	r3, [r7, #20]
}
 801ad8a:	4618      	mov	r0, r3
 801ad8c:	3724      	adds	r7, #36	@ 0x24
 801ad8e:	46bd      	mov	sp, r7
 801ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad94:	4770      	bx	lr

0801ad96 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801ad96:	b480      	push	{r7}
 801ad98:	b083      	sub	sp, #12
 801ad9a:	af00      	add	r7, sp, #0
 801ad9c:	6078      	str	r0, [r7, #4]
 801ad9e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801ada0:	e002      	b.n	801ada8 <chk_chr+0x12>
 801ada2:	687b      	ldr	r3, [r7, #4]
 801ada4:	3301      	adds	r3, #1
 801ada6:	607b      	str	r3, [r7, #4]
 801ada8:	687b      	ldr	r3, [r7, #4]
 801adaa:	781b      	ldrb	r3, [r3, #0]
 801adac:	2b00      	cmp	r3, #0
 801adae:	d005      	beq.n	801adbc <chk_chr+0x26>
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	781b      	ldrb	r3, [r3, #0]
 801adb4:	461a      	mov	r2, r3
 801adb6:	683b      	ldr	r3, [r7, #0]
 801adb8:	4293      	cmp	r3, r2
 801adba:	d1f2      	bne.n	801ada2 <chk_chr+0xc>
	return *str;
 801adbc:	687b      	ldr	r3, [r7, #4]
 801adbe:	781b      	ldrb	r3, [r3, #0]
}
 801adc0:	4618      	mov	r0, r3
 801adc2:	370c      	adds	r7, #12
 801adc4:	46bd      	mov	sp, r7
 801adc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801adca:	4770      	bx	lr

0801adcc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801adcc:	b480      	push	{r7}
 801adce:	b085      	sub	sp, #20
 801add0:	af00      	add	r7, sp, #0
 801add2:	6078      	str	r0, [r7, #4]
 801add4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801add6:	2300      	movs	r3, #0
 801add8:	60bb      	str	r3, [r7, #8]
 801adda:	68bb      	ldr	r3, [r7, #8]
 801addc:	60fb      	str	r3, [r7, #12]
 801adde:	e029      	b.n	801ae34 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801ade0:	4a27      	ldr	r2, [pc, #156]	@ (801ae80 <chk_lock+0xb4>)
 801ade2:	68fb      	ldr	r3, [r7, #12]
 801ade4:	011b      	lsls	r3, r3, #4
 801ade6:	4413      	add	r3, r2
 801ade8:	681b      	ldr	r3, [r3, #0]
 801adea:	2b00      	cmp	r3, #0
 801adec:	d01d      	beq.n	801ae2a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801adee:	4a24      	ldr	r2, [pc, #144]	@ (801ae80 <chk_lock+0xb4>)
 801adf0:	68fb      	ldr	r3, [r7, #12]
 801adf2:	011b      	lsls	r3, r3, #4
 801adf4:	4413      	add	r3, r2
 801adf6:	681a      	ldr	r2, [r3, #0]
 801adf8:	687b      	ldr	r3, [r7, #4]
 801adfa:	681b      	ldr	r3, [r3, #0]
 801adfc:	429a      	cmp	r2, r3
 801adfe:	d116      	bne.n	801ae2e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801ae00:	4a1f      	ldr	r2, [pc, #124]	@ (801ae80 <chk_lock+0xb4>)
 801ae02:	68fb      	ldr	r3, [r7, #12]
 801ae04:	011b      	lsls	r3, r3, #4
 801ae06:	4413      	add	r3, r2
 801ae08:	3304      	adds	r3, #4
 801ae0a:	681a      	ldr	r2, [r3, #0]
 801ae0c:	687b      	ldr	r3, [r7, #4]
 801ae0e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801ae10:	429a      	cmp	r2, r3
 801ae12:	d10c      	bne.n	801ae2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801ae14:	4a1a      	ldr	r2, [pc, #104]	@ (801ae80 <chk_lock+0xb4>)
 801ae16:	68fb      	ldr	r3, [r7, #12]
 801ae18:	011b      	lsls	r3, r3, #4
 801ae1a:	4413      	add	r3, r2
 801ae1c:	3308      	adds	r3, #8
 801ae1e:	681a      	ldr	r2, [r3, #0]
 801ae20:	687b      	ldr	r3, [r7, #4]
 801ae22:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801ae24:	429a      	cmp	r2, r3
 801ae26:	d102      	bne.n	801ae2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801ae28:	e007      	b.n	801ae3a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801ae2a:	2301      	movs	r3, #1
 801ae2c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801ae2e:	68fb      	ldr	r3, [r7, #12]
 801ae30:	3301      	adds	r3, #1
 801ae32:	60fb      	str	r3, [r7, #12]
 801ae34:	68fb      	ldr	r3, [r7, #12]
 801ae36:	2b00      	cmp	r3, #0
 801ae38:	d0d2      	beq.n	801ade0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801ae3a:	68fb      	ldr	r3, [r7, #12]
 801ae3c:	2b01      	cmp	r3, #1
 801ae3e:	d109      	bne.n	801ae54 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801ae40:	68bb      	ldr	r3, [r7, #8]
 801ae42:	2b00      	cmp	r3, #0
 801ae44:	d102      	bne.n	801ae4c <chk_lock+0x80>
 801ae46:	683b      	ldr	r3, [r7, #0]
 801ae48:	2b02      	cmp	r3, #2
 801ae4a:	d101      	bne.n	801ae50 <chk_lock+0x84>
 801ae4c:	2300      	movs	r3, #0
 801ae4e:	e010      	b.n	801ae72 <chk_lock+0xa6>
 801ae50:	2312      	movs	r3, #18
 801ae52:	e00e      	b.n	801ae72 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801ae54:	683b      	ldr	r3, [r7, #0]
 801ae56:	2b00      	cmp	r3, #0
 801ae58:	d108      	bne.n	801ae6c <chk_lock+0xa0>
 801ae5a:	4a09      	ldr	r2, [pc, #36]	@ (801ae80 <chk_lock+0xb4>)
 801ae5c:	68fb      	ldr	r3, [r7, #12]
 801ae5e:	011b      	lsls	r3, r3, #4
 801ae60:	4413      	add	r3, r2
 801ae62:	330c      	adds	r3, #12
 801ae64:	881b      	ldrh	r3, [r3, #0]
 801ae66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ae6a:	d101      	bne.n	801ae70 <chk_lock+0xa4>
 801ae6c:	2310      	movs	r3, #16
 801ae6e:	e000      	b.n	801ae72 <chk_lock+0xa6>
 801ae70:	2300      	movs	r3, #0
}
 801ae72:	4618      	mov	r0, r3
 801ae74:	3714      	adds	r7, #20
 801ae76:	46bd      	mov	sp, r7
 801ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae7c:	4770      	bx	lr
 801ae7e:	bf00      	nop
 801ae80:	24000558 	.word	0x24000558

0801ae84 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801ae84:	b480      	push	{r7}
 801ae86:	b083      	sub	sp, #12
 801ae88:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801ae8a:	2300      	movs	r3, #0
 801ae8c:	607b      	str	r3, [r7, #4]
 801ae8e:	e002      	b.n	801ae96 <enq_lock+0x12>
 801ae90:	687b      	ldr	r3, [r7, #4]
 801ae92:	3301      	adds	r3, #1
 801ae94:	607b      	str	r3, [r7, #4]
 801ae96:	687b      	ldr	r3, [r7, #4]
 801ae98:	2b00      	cmp	r3, #0
 801ae9a:	d106      	bne.n	801aeaa <enq_lock+0x26>
 801ae9c:	4a09      	ldr	r2, [pc, #36]	@ (801aec4 <enq_lock+0x40>)
 801ae9e:	687b      	ldr	r3, [r7, #4]
 801aea0:	011b      	lsls	r3, r3, #4
 801aea2:	4413      	add	r3, r2
 801aea4:	681b      	ldr	r3, [r3, #0]
 801aea6:	2b00      	cmp	r3, #0
 801aea8:	d1f2      	bne.n	801ae90 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801aeaa:	687b      	ldr	r3, [r7, #4]
 801aeac:	2b01      	cmp	r3, #1
 801aeae:	bf14      	ite	ne
 801aeb0:	2301      	movne	r3, #1
 801aeb2:	2300      	moveq	r3, #0
 801aeb4:	b2db      	uxtb	r3, r3
}
 801aeb6:	4618      	mov	r0, r3
 801aeb8:	370c      	adds	r7, #12
 801aeba:	46bd      	mov	sp, r7
 801aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aec0:	4770      	bx	lr
 801aec2:	bf00      	nop
 801aec4:	24000558 	.word	0x24000558

0801aec8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801aec8:	b480      	push	{r7}
 801aeca:	b085      	sub	sp, #20
 801aecc:	af00      	add	r7, sp, #0
 801aece:	6078      	str	r0, [r7, #4]
 801aed0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801aed2:	2300      	movs	r3, #0
 801aed4:	60fb      	str	r3, [r7, #12]
 801aed6:	e01f      	b.n	801af18 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801aed8:	4a41      	ldr	r2, [pc, #260]	@ (801afe0 <inc_lock+0x118>)
 801aeda:	68fb      	ldr	r3, [r7, #12]
 801aedc:	011b      	lsls	r3, r3, #4
 801aede:	4413      	add	r3, r2
 801aee0:	681a      	ldr	r2, [r3, #0]
 801aee2:	687b      	ldr	r3, [r7, #4]
 801aee4:	681b      	ldr	r3, [r3, #0]
 801aee6:	429a      	cmp	r2, r3
 801aee8:	d113      	bne.n	801af12 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801aeea:	4a3d      	ldr	r2, [pc, #244]	@ (801afe0 <inc_lock+0x118>)
 801aeec:	68fb      	ldr	r3, [r7, #12]
 801aeee:	011b      	lsls	r3, r3, #4
 801aef0:	4413      	add	r3, r2
 801aef2:	3304      	adds	r3, #4
 801aef4:	681a      	ldr	r2, [r3, #0]
 801aef6:	687b      	ldr	r3, [r7, #4]
 801aef8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801aefa:	429a      	cmp	r2, r3
 801aefc:	d109      	bne.n	801af12 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801aefe:	4a38      	ldr	r2, [pc, #224]	@ (801afe0 <inc_lock+0x118>)
 801af00:	68fb      	ldr	r3, [r7, #12]
 801af02:	011b      	lsls	r3, r3, #4
 801af04:	4413      	add	r3, r2
 801af06:	3308      	adds	r3, #8
 801af08:	681a      	ldr	r2, [r3, #0]
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801af0e:	429a      	cmp	r2, r3
 801af10:	d006      	beq.n	801af20 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801af12:	68fb      	ldr	r3, [r7, #12]
 801af14:	3301      	adds	r3, #1
 801af16:	60fb      	str	r3, [r7, #12]
 801af18:	68fb      	ldr	r3, [r7, #12]
 801af1a:	2b00      	cmp	r3, #0
 801af1c:	d0dc      	beq.n	801aed8 <inc_lock+0x10>
 801af1e:	e000      	b.n	801af22 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801af20:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801af22:	68fb      	ldr	r3, [r7, #12]
 801af24:	2b01      	cmp	r3, #1
 801af26:	d132      	bne.n	801af8e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801af28:	2300      	movs	r3, #0
 801af2a:	60fb      	str	r3, [r7, #12]
 801af2c:	e002      	b.n	801af34 <inc_lock+0x6c>
 801af2e:	68fb      	ldr	r3, [r7, #12]
 801af30:	3301      	adds	r3, #1
 801af32:	60fb      	str	r3, [r7, #12]
 801af34:	68fb      	ldr	r3, [r7, #12]
 801af36:	2b00      	cmp	r3, #0
 801af38:	d106      	bne.n	801af48 <inc_lock+0x80>
 801af3a:	4a29      	ldr	r2, [pc, #164]	@ (801afe0 <inc_lock+0x118>)
 801af3c:	68fb      	ldr	r3, [r7, #12]
 801af3e:	011b      	lsls	r3, r3, #4
 801af40:	4413      	add	r3, r2
 801af42:	681b      	ldr	r3, [r3, #0]
 801af44:	2b00      	cmp	r3, #0
 801af46:	d1f2      	bne.n	801af2e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	2b01      	cmp	r3, #1
 801af4c:	d101      	bne.n	801af52 <inc_lock+0x8a>
 801af4e:	2300      	movs	r3, #0
 801af50:	e040      	b.n	801afd4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801af52:	687b      	ldr	r3, [r7, #4]
 801af54:	681a      	ldr	r2, [r3, #0]
 801af56:	4922      	ldr	r1, [pc, #136]	@ (801afe0 <inc_lock+0x118>)
 801af58:	68fb      	ldr	r3, [r7, #12]
 801af5a:	011b      	lsls	r3, r3, #4
 801af5c:	440b      	add	r3, r1
 801af5e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801af60:	687b      	ldr	r3, [r7, #4]
 801af62:	689a      	ldr	r2, [r3, #8]
 801af64:	491e      	ldr	r1, [pc, #120]	@ (801afe0 <inc_lock+0x118>)
 801af66:	68fb      	ldr	r3, [r7, #12]
 801af68:	011b      	lsls	r3, r3, #4
 801af6a:	440b      	add	r3, r1
 801af6c:	3304      	adds	r3, #4
 801af6e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801af70:	687b      	ldr	r3, [r7, #4]
 801af72:	695a      	ldr	r2, [r3, #20]
 801af74:	491a      	ldr	r1, [pc, #104]	@ (801afe0 <inc_lock+0x118>)
 801af76:	68fb      	ldr	r3, [r7, #12]
 801af78:	011b      	lsls	r3, r3, #4
 801af7a:	440b      	add	r3, r1
 801af7c:	3308      	adds	r3, #8
 801af7e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801af80:	4a17      	ldr	r2, [pc, #92]	@ (801afe0 <inc_lock+0x118>)
 801af82:	68fb      	ldr	r3, [r7, #12]
 801af84:	011b      	lsls	r3, r3, #4
 801af86:	4413      	add	r3, r2
 801af88:	330c      	adds	r3, #12
 801af8a:	2200      	movs	r2, #0
 801af8c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801af8e:	683b      	ldr	r3, [r7, #0]
 801af90:	2b00      	cmp	r3, #0
 801af92:	d009      	beq.n	801afa8 <inc_lock+0xe0>
 801af94:	4a12      	ldr	r2, [pc, #72]	@ (801afe0 <inc_lock+0x118>)
 801af96:	68fb      	ldr	r3, [r7, #12]
 801af98:	011b      	lsls	r3, r3, #4
 801af9a:	4413      	add	r3, r2
 801af9c:	330c      	adds	r3, #12
 801af9e:	881b      	ldrh	r3, [r3, #0]
 801afa0:	2b00      	cmp	r3, #0
 801afa2:	d001      	beq.n	801afa8 <inc_lock+0xe0>
 801afa4:	2300      	movs	r3, #0
 801afa6:	e015      	b.n	801afd4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801afa8:	683b      	ldr	r3, [r7, #0]
 801afaa:	2b00      	cmp	r3, #0
 801afac:	d108      	bne.n	801afc0 <inc_lock+0xf8>
 801afae:	4a0c      	ldr	r2, [pc, #48]	@ (801afe0 <inc_lock+0x118>)
 801afb0:	68fb      	ldr	r3, [r7, #12]
 801afb2:	011b      	lsls	r3, r3, #4
 801afb4:	4413      	add	r3, r2
 801afb6:	330c      	adds	r3, #12
 801afb8:	881b      	ldrh	r3, [r3, #0]
 801afba:	3301      	adds	r3, #1
 801afbc:	b29a      	uxth	r2, r3
 801afbe:	e001      	b.n	801afc4 <inc_lock+0xfc>
 801afc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801afc4:	4906      	ldr	r1, [pc, #24]	@ (801afe0 <inc_lock+0x118>)
 801afc6:	68fb      	ldr	r3, [r7, #12]
 801afc8:	011b      	lsls	r3, r3, #4
 801afca:	440b      	add	r3, r1
 801afcc:	330c      	adds	r3, #12
 801afce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 801afd0:	68fb      	ldr	r3, [r7, #12]
 801afd2:	3301      	adds	r3, #1
}
 801afd4:	4618      	mov	r0, r3
 801afd6:	3714      	adds	r7, #20
 801afd8:	46bd      	mov	sp, r7
 801afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 801afde:	4770      	bx	lr
 801afe0:	24000558 	.word	0x24000558

0801afe4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 801afe4:	b480      	push	{r7}
 801afe6:	b085      	sub	sp, #20
 801afe8:	af00      	add	r7, sp, #0
 801afea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801afec:	687b      	ldr	r3, [r7, #4]
 801afee:	3b01      	subs	r3, #1
 801aff0:	607b      	str	r3, [r7, #4]
 801aff2:	687b      	ldr	r3, [r7, #4]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d125      	bne.n	801b044 <dec_lock+0x60>
		n = Files[i].ctr;
 801aff8:	4a17      	ldr	r2, [pc, #92]	@ (801b058 <dec_lock+0x74>)
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	011b      	lsls	r3, r3, #4
 801affe:	4413      	add	r3, r2
 801b000:	330c      	adds	r3, #12
 801b002:	881b      	ldrh	r3, [r3, #0]
 801b004:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801b006:	89fb      	ldrh	r3, [r7, #14]
 801b008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b00c:	d101      	bne.n	801b012 <dec_lock+0x2e>
 801b00e:	2300      	movs	r3, #0
 801b010:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801b012:	89fb      	ldrh	r3, [r7, #14]
 801b014:	2b00      	cmp	r3, #0
 801b016:	d002      	beq.n	801b01e <dec_lock+0x3a>
 801b018:	89fb      	ldrh	r3, [r7, #14]
 801b01a:	3b01      	subs	r3, #1
 801b01c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801b01e:	4a0e      	ldr	r2, [pc, #56]	@ (801b058 <dec_lock+0x74>)
 801b020:	687b      	ldr	r3, [r7, #4]
 801b022:	011b      	lsls	r3, r3, #4
 801b024:	4413      	add	r3, r2
 801b026:	330c      	adds	r3, #12
 801b028:	89fa      	ldrh	r2, [r7, #14]
 801b02a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 801b02c:	89fb      	ldrh	r3, [r7, #14]
 801b02e:	2b00      	cmp	r3, #0
 801b030:	d105      	bne.n	801b03e <dec_lock+0x5a>
 801b032:	4a09      	ldr	r2, [pc, #36]	@ (801b058 <dec_lock+0x74>)
 801b034:	687b      	ldr	r3, [r7, #4]
 801b036:	011b      	lsls	r3, r3, #4
 801b038:	4413      	add	r3, r2
 801b03a:	2200      	movs	r2, #0
 801b03c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801b03e:	2300      	movs	r3, #0
 801b040:	737b      	strb	r3, [r7, #13]
 801b042:	e001      	b.n	801b048 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801b044:	2302      	movs	r3, #2
 801b046:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801b048:	7b7b      	ldrb	r3, [r7, #13]
}
 801b04a:	4618      	mov	r0, r3
 801b04c:	3714      	adds	r7, #20
 801b04e:	46bd      	mov	sp, r7
 801b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b054:	4770      	bx	lr
 801b056:	bf00      	nop
 801b058:	24000558 	.word	0x24000558

0801b05c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801b05c:	b480      	push	{r7}
 801b05e:	b085      	sub	sp, #20
 801b060:	af00      	add	r7, sp, #0
 801b062:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801b064:	2300      	movs	r3, #0
 801b066:	60fb      	str	r3, [r7, #12]
 801b068:	e010      	b.n	801b08c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801b06a:	4a0d      	ldr	r2, [pc, #52]	@ (801b0a0 <clear_lock+0x44>)
 801b06c:	68fb      	ldr	r3, [r7, #12]
 801b06e:	011b      	lsls	r3, r3, #4
 801b070:	4413      	add	r3, r2
 801b072:	681b      	ldr	r3, [r3, #0]
 801b074:	687a      	ldr	r2, [r7, #4]
 801b076:	429a      	cmp	r2, r3
 801b078:	d105      	bne.n	801b086 <clear_lock+0x2a>
 801b07a:	4a09      	ldr	r2, [pc, #36]	@ (801b0a0 <clear_lock+0x44>)
 801b07c:	68fb      	ldr	r3, [r7, #12]
 801b07e:	011b      	lsls	r3, r3, #4
 801b080:	4413      	add	r3, r2
 801b082:	2200      	movs	r2, #0
 801b084:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801b086:	68fb      	ldr	r3, [r7, #12]
 801b088:	3301      	adds	r3, #1
 801b08a:	60fb      	str	r3, [r7, #12]
 801b08c:	68fb      	ldr	r3, [r7, #12]
 801b08e:	2b00      	cmp	r3, #0
 801b090:	d0eb      	beq.n	801b06a <clear_lock+0xe>
	}
}
 801b092:	bf00      	nop
 801b094:	bf00      	nop
 801b096:	3714      	adds	r7, #20
 801b098:	46bd      	mov	sp, r7
 801b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b09e:	4770      	bx	lr
 801b0a0:	24000558 	.word	0x24000558

0801b0a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801b0a4:	b580      	push	{r7, lr}
 801b0a6:	b086      	sub	sp, #24
 801b0a8:	af00      	add	r7, sp, #0
 801b0aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801b0ac:	2300      	movs	r3, #0
 801b0ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801b0b0:	687b      	ldr	r3, [r7, #4]
 801b0b2:	78db      	ldrb	r3, [r3, #3]
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	d034      	beq.n	801b122 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801b0b8:	687b      	ldr	r3, [r7, #4]
 801b0ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b0bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801b0be:	687b      	ldr	r3, [r7, #4]
 801b0c0:	7858      	ldrb	r0, [r3, #1]
 801b0c2:	687b      	ldr	r3, [r7, #4]
 801b0c4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b0c8:	2301      	movs	r3, #1
 801b0ca:	697a      	ldr	r2, [r7, #20]
 801b0cc:	f7ff fd40 	bl	801ab50 <disk_write>
 801b0d0:	4603      	mov	r3, r0
 801b0d2:	2b00      	cmp	r3, #0
 801b0d4:	d002      	beq.n	801b0dc <sync_window+0x38>
			res = FR_DISK_ERR;
 801b0d6:	2301      	movs	r3, #1
 801b0d8:	73fb      	strb	r3, [r7, #15]
 801b0da:	e022      	b.n	801b122 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 801b0dc:	687b      	ldr	r3, [r7, #4]
 801b0de:	2200      	movs	r2, #0
 801b0e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801b0e2:	687b      	ldr	r3, [r7, #4]
 801b0e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b0e6:	697a      	ldr	r2, [r7, #20]
 801b0e8:	1ad2      	subs	r2, r2, r3
 801b0ea:	687b      	ldr	r3, [r7, #4]
 801b0ec:	6a1b      	ldr	r3, [r3, #32]
 801b0ee:	429a      	cmp	r2, r3
 801b0f0:	d217      	bcs.n	801b122 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801b0f2:	687b      	ldr	r3, [r7, #4]
 801b0f4:	789b      	ldrb	r3, [r3, #2]
 801b0f6:	613b      	str	r3, [r7, #16]
 801b0f8:	e010      	b.n	801b11c <sync_window+0x78>
					wsect += fs->fsize;
 801b0fa:	687b      	ldr	r3, [r7, #4]
 801b0fc:	6a1b      	ldr	r3, [r3, #32]
 801b0fe:	697a      	ldr	r2, [r7, #20]
 801b100:	4413      	add	r3, r2
 801b102:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	7858      	ldrb	r0, [r3, #1]
 801b108:	687b      	ldr	r3, [r7, #4]
 801b10a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b10e:	2301      	movs	r3, #1
 801b110:	697a      	ldr	r2, [r7, #20]
 801b112:	f7ff fd1d 	bl	801ab50 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801b116:	693b      	ldr	r3, [r7, #16]
 801b118:	3b01      	subs	r3, #1
 801b11a:	613b      	str	r3, [r7, #16]
 801b11c:	693b      	ldr	r3, [r7, #16]
 801b11e:	2b01      	cmp	r3, #1
 801b120:	d8eb      	bhi.n	801b0fa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801b122:	7bfb      	ldrb	r3, [r7, #15]
}
 801b124:	4618      	mov	r0, r3
 801b126:	3718      	adds	r7, #24
 801b128:	46bd      	mov	sp, r7
 801b12a:	bd80      	pop	{r7, pc}

0801b12c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 801b12c:	b580      	push	{r7, lr}
 801b12e:	b084      	sub	sp, #16
 801b130:	af00      	add	r7, sp, #0
 801b132:	6078      	str	r0, [r7, #4]
 801b134:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801b136:	2300      	movs	r3, #0
 801b138:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801b13a:	687b      	ldr	r3, [r7, #4]
 801b13c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b13e:	683a      	ldr	r2, [r7, #0]
 801b140:	429a      	cmp	r2, r3
 801b142:	d01b      	beq.n	801b17c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801b144:	6878      	ldr	r0, [r7, #4]
 801b146:	f7ff ffad 	bl	801b0a4 <sync_window>
 801b14a:	4603      	mov	r3, r0
 801b14c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801b14e:	7bfb      	ldrb	r3, [r7, #15]
 801b150:	2b00      	cmp	r3, #0
 801b152:	d113      	bne.n	801b17c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801b154:	687b      	ldr	r3, [r7, #4]
 801b156:	7858      	ldrb	r0, [r3, #1]
 801b158:	687b      	ldr	r3, [r7, #4]
 801b15a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b15e:	2301      	movs	r3, #1
 801b160:	683a      	ldr	r2, [r7, #0]
 801b162:	f7ff fcd5 	bl	801ab10 <disk_read>
 801b166:	4603      	mov	r3, r0
 801b168:	2b00      	cmp	r3, #0
 801b16a:	d004      	beq.n	801b176 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801b16c:	f04f 33ff 	mov.w	r3, #4294967295
 801b170:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801b172:	2301      	movs	r3, #1
 801b174:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801b176:	687b      	ldr	r3, [r7, #4]
 801b178:	683a      	ldr	r2, [r7, #0]
 801b17a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 801b17c:	7bfb      	ldrb	r3, [r7, #15]
}
 801b17e:	4618      	mov	r0, r3
 801b180:	3710      	adds	r7, #16
 801b182:	46bd      	mov	sp, r7
 801b184:	bd80      	pop	{r7, pc}
	...

0801b188 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801b188:	b580      	push	{r7, lr}
 801b18a:	b084      	sub	sp, #16
 801b18c:	af00      	add	r7, sp, #0
 801b18e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 801b190:	6878      	ldr	r0, [r7, #4]
 801b192:	f7ff ff87 	bl	801b0a4 <sync_window>
 801b196:	4603      	mov	r3, r0
 801b198:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801b19a:	7bfb      	ldrb	r3, [r7, #15]
 801b19c:	2b00      	cmp	r3, #0
 801b19e:	d159      	bne.n	801b254 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 801b1a0:	687b      	ldr	r3, [r7, #4]
 801b1a2:	781b      	ldrb	r3, [r3, #0]
 801b1a4:	2b03      	cmp	r3, #3
 801b1a6:	d149      	bne.n	801b23c <sync_fs+0xb4>
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	791b      	ldrb	r3, [r3, #4]
 801b1ac:	2b01      	cmp	r3, #1
 801b1ae:	d145      	bne.n	801b23c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 801b1b6:	687b      	ldr	r3, [r7, #4]
 801b1b8:	899b      	ldrh	r3, [r3, #12]
 801b1ba:	461a      	mov	r2, r3
 801b1bc:	2100      	movs	r1, #0
 801b1be:	f7ff fda8 	bl	801ad12 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 801b1c2:	687b      	ldr	r3, [r7, #4]
 801b1c4:	3338      	adds	r3, #56	@ 0x38
 801b1c6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801b1ca:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 801b1ce:	4618      	mov	r0, r3
 801b1d0:	f7ff fd37 	bl	801ac42 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801b1d4:	687b      	ldr	r3, [r7, #4]
 801b1d6:	3338      	adds	r3, #56	@ 0x38
 801b1d8:	4921      	ldr	r1, [pc, #132]	@ (801b260 <sync_fs+0xd8>)
 801b1da:	4618      	mov	r0, r3
 801b1dc:	f7ff fd4c 	bl	801ac78 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801b1e0:	687b      	ldr	r3, [r7, #4]
 801b1e2:	3338      	adds	r3, #56	@ 0x38
 801b1e4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801b1e8:	491e      	ldr	r1, [pc, #120]	@ (801b264 <sync_fs+0xdc>)
 801b1ea:	4618      	mov	r0, r3
 801b1ec:	f7ff fd44 	bl	801ac78 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801b1f0:	687b      	ldr	r3, [r7, #4]
 801b1f2:	3338      	adds	r3, #56	@ 0x38
 801b1f4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801b1f8:	687b      	ldr	r3, [r7, #4]
 801b1fa:	699b      	ldr	r3, [r3, #24]
 801b1fc:	4619      	mov	r1, r3
 801b1fe:	4610      	mov	r0, r2
 801b200:	f7ff fd3a 	bl	801ac78 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801b204:	687b      	ldr	r3, [r7, #4]
 801b206:	3338      	adds	r3, #56	@ 0x38
 801b208:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801b20c:	687b      	ldr	r3, [r7, #4]
 801b20e:	695b      	ldr	r3, [r3, #20]
 801b210:	4619      	mov	r1, r3
 801b212:	4610      	mov	r0, r2
 801b214:	f7ff fd30 	bl	801ac78 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801b218:	687b      	ldr	r3, [r7, #4]
 801b21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b21c:	1c5a      	adds	r2, r3, #1
 801b21e:	687b      	ldr	r3, [r7, #4]
 801b220:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801b222:	687b      	ldr	r3, [r7, #4]
 801b224:	7858      	ldrb	r0, [r3, #1]
 801b226:	687b      	ldr	r3, [r7, #4]
 801b228:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b22c:	687b      	ldr	r3, [r7, #4]
 801b22e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b230:	2301      	movs	r3, #1
 801b232:	f7ff fc8d 	bl	801ab50 <disk_write>
			fs->fsi_flag = 0;
 801b236:	687b      	ldr	r3, [r7, #4]
 801b238:	2200      	movs	r2, #0
 801b23a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801b23c:	687b      	ldr	r3, [r7, #4]
 801b23e:	785b      	ldrb	r3, [r3, #1]
 801b240:	2200      	movs	r2, #0
 801b242:	2100      	movs	r1, #0
 801b244:	4618      	mov	r0, r3
 801b246:	f7ff fca3 	bl	801ab90 <disk_ioctl>
 801b24a:	4603      	mov	r3, r0
 801b24c:	2b00      	cmp	r3, #0
 801b24e:	d001      	beq.n	801b254 <sync_fs+0xcc>
 801b250:	2301      	movs	r3, #1
 801b252:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801b254:	7bfb      	ldrb	r3, [r7, #15]
}
 801b256:	4618      	mov	r0, r3
 801b258:	3710      	adds	r7, #16
 801b25a:	46bd      	mov	sp, r7
 801b25c:	bd80      	pop	{r7, pc}
 801b25e:	bf00      	nop
 801b260:	41615252 	.word	0x41615252
 801b264:	61417272 	.word	0x61417272

0801b268 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801b268:	b480      	push	{r7}
 801b26a:	b083      	sub	sp, #12
 801b26c:	af00      	add	r7, sp, #0
 801b26e:	6078      	str	r0, [r7, #4]
 801b270:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801b272:	683b      	ldr	r3, [r7, #0]
 801b274:	3b02      	subs	r3, #2
 801b276:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	69db      	ldr	r3, [r3, #28]
 801b27c:	3b02      	subs	r3, #2
 801b27e:	683a      	ldr	r2, [r7, #0]
 801b280:	429a      	cmp	r2, r3
 801b282:	d301      	bcc.n	801b288 <clust2sect+0x20>
 801b284:	2300      	movs	r3, #0
 801b286:	e008      	b.n	801b29a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801b288:	687b      	ldr	r3, [r7, #4]
 801b28a:	895b      	ldrh	r3, [r3, #10]
 801b28c:	461a      	mov	r2, r3
 801b28e:	683b      	ldr	r3, [r7, #0]
 801b290:	fb03 f202 	mul.w	r2, r3, r2
 801b294:	687b      	ldr	r3, [r7, #4]
 801b296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b298:	4413      	add	r3, r2
}
 801b29a:	4618      	mov	r0, r3
 801b29c:	370c      	adds	r7, #12
 801b29e:	46bd      	mov	sp, r7
 801b2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2a4:	4770      	bx	lr

0801b2a6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801b2a6:	b580      	push	{r7, lr}
 801b2a8:	b086      	sub	sp, #24
 801b2aa:	af00      	add	r7, sp, #0
 801b2ac:	6078      	str	r0, [r7, #4]
 801b2ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801b2b0:	687b      	ldr	r3, [r7, #4]
 801b2b2:	681b      	ldr	r3, [r3, #0]
 801b2b4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801b2b6:	683b      	ldr	r3, [r7, #0]
 801b2b8:	2b01      	cmp	r3, #1
 801b2ba:	d904      	bls.n	801b2c6 <get_fat+0x20>
 801b2bc:	693b      	ldr	r3, [r7, #16]
 801b2be:	69db      	ldr	r3, [r3, #28]
 801b2c0:	683a      	ldr	r2, [r7, #0]
 801b2c2:	429a      	cmp	r2, r3
 801b2c4:	d302      	bcc.n	801b2cc <get_fat+0x26>
		val = 1;	/* Internal error */
 801b2c6:	2301      	movs	r3, #1
 801b2c8:	617b      	str	r3, [r7, #20]
 801b2ca:	e0ba      	b.n	801b442 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801b2cc:	f04f 33ff 	mov.w	r3, #4294967295
 801b2d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801b2d2:	693b      	ldr	r3, [r7, #16]
 801b2d4:	781b      	ldrb	r3, [r3, #0]
 801b2d6:	2b03      	cmp	r3, #3
 801b2d8:	f000 8082 	beq.w	801b3e0 <get_fat+0x13a>
 801b2dc:	2b03      	cmp	r3, #3
 801b2de:	f300 80a6 	bgt.w	801b42e <get_fat+0x188>
 801b2e2:	2b01      	cmp	r3, #1
 801b2e4:	d002      	beq.n	801b2ec <get_fat+0x46>
 801b2e6:	2b02      	cmp	r3, #2
 801b2e8:	d055      	beq.n	801b396 <get_fat+0xf0>
 801b2ea:	e0a0      	b.n	801b42e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801b2ec:	683b      	ldr	r3, [r7, #0]
 801b2ee:	60fb      	str	r3, [r7, #12]
 801b2f0:	68fb      	ldr	r3, [r7, #12]
 801b2f2:	085b      	lsrs	r3, r3, #1
 801b2f4:	68fa      	ldr	r2, [r7, #12]
 801b2f6:	4413      	add	r3, r2
 801b2f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801b2fa:	693b      	ldr	r3, [r7, #16]
 801b2fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b2fe:	693b      	ldr	r3, [r7, #16]
 801b300:	899b      	ldrh	r3, [r3, #12]
 801b302:	4619      	mov	r1, r3
 801b304:	68fb      	ldr	r3, [r7, #12]
 801b306:	fbb3 f3f1 	udiv	r3, r3, r1
 801b30a:	4413      	add	r3, r2
 801b30c:	4619      	mov	r1, r3
 801b30e:	6938      	ldr	r0, [r7, #16]
 801b310:	f7ff ff0c 	bl	801b12c <move_window>
 801b314:	4603      	mov	r3, r0
 801b316:	2b00      	cmp	r3, #0
 801b318:	f040 808c 	bne.w	801b434 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 801b31c:	68fb      	ldr	r3, [r7, #12]
 801b31e:	1c5a      	adds	r2, r3, #1
 801b320:	60fa      	str	r2, [r7, #12]
 801b322:	693a      	ldr	r2, [r7, #16]
 801b324:	8992      	ldrh	r2, [r2, #12]
 801b326:	fbb3 f1f2 	udiv	r1, r3, r2
 801b32a:	fb01 f202 	mul.w	r2, r1, r2
 801b32e:	1a9b      	subs	r3, r3, r2
 801b330:	693a      	ldr	r2, [r7, #16]
 801b332:	4413      	add	r3, r2
 801b334:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801b338:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801b33a:	693b      	ldr	r3, [r7, #16]
 801b33c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b33e:	693b      	ldr	r3, [r7, #16]
 801b340:	899b      	ldrh	r3, [r3, #12]
 801b342:	4619      	mov	r1, r3
 801b344:	68fb      	ldr	r3, [r7, #12]
 801b346:	fbb3 f3f1 	udiv	r3, r3, r1
 801b34a:	4413      	add	r3, r2
 801b34c:	4619      	mov	r1, r3
 801b34e:	6938      	ldr	r0, [r7, #16]
 801b350:	f7ff feec 	bl	801b12c <move_window>
 801b354:	4603      	mov	r3, r0
 801b356:	2b00      	cmp	r3, #0
 801b358:	d16e      	bne.n	801b438 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 801b35a:	693b      	ldr	r3, [r7, #16]
 801b35c:	899b      	ldrh	r3, [r3, #12]
 801b35e:	461a      	mov	r2, r3
 801b360:	68fb      	ldr	r3, [r7, #12]
 801b362:	fbb3 f1f2 	udiv	r1, r3, r2
 801b366:	fb01 f202 	mul.w	r2, r1, r2
 801b36a:	1a9b      	subs	r3, r3, r2
 801b36c:	693a      	ldr	r2, [r7, #16]
 801b36e:	4413      	add	r3, r2
 801b370:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801b374:	021b      	lsls	r3, r3, #8
 801b376:	68ba      	ldr	r2, [r7, #8]
 801b378:	4313      	orrs	r3, r2
 801b37a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801b37c:	683b      	ldr	r3, [r7, #0]
 801b37e:	f003 0301 	and.w	r3, r3, #1
 801b382:	2b00      	cmp	r3, #0
 801b384:	d002      	beq.n	801b38c <get_fat+0xe6>
 801b386:	68bb      	ldr	r3, [r7, #8]
 801b388:	091b      	lsrs	r3, r3, #4
 801b38a:	e002      	b.n	801b392 <get_fat+0xec>
 801b38c:	68bb      	ldr	r3, [r7, #8]
 801b38e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801b392:	617b      	str	r3, [r7, #20]
			break;
 801b394:	e055      	b.n	801b442 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801b396:	693b      	ldr	r3, [r7, #16]
 801b398:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b39a:	693b      	ldr	r3, [r7, #16]
 801b39c:	899b      	ldrh	r3, [r3, #12]
 801b39e:	085b      	lsrs	r3, r3, #1
 801b3a0:	b29b      	uxth	r3, r3
 801b3a2:	4619      	mov	r1, r3
 801b3a4:	683b      	ldr	r3, [r7, #0]
 801b3a6:	fbb3 f3f1 	udiv	r3, r3, r1
 801b3aa:	4413      	add	r3, r2
 801b3ac:	4619      	mov	r1, r3
 801b3ae:	6938      	ldr	r0, [r7, #16]
 801b3b0:	f7ff febc 	bl	801b12c <move_window>
 801b3b4:	4603      	mov	r3, r0
 801b3b6:	2b00      	cmp	r3, #0
 801b3b8:	d140      	bne.n	801b43c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801b3ba:	693b      	ldr	r3, [r7, #16]
 801b3bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b3c0:	683b      	ldr	r3, [r7, #0]
 801b3c2:	005b      	lsls	r3, r3, #1
 801b3c4:	693a      	ldr	r2, [r7, #16]
 801b3c6:	8992      	ldrh	r2, [r2, #12]
 801b3c8:	fbb3 f0f2 	udiv	r0, r3, r2
 801b3cc:	fb00 f202 	mul.w	r2, r0, r2
 801b3d0:	1a9b      	subs	r3, r3, r2
 801b3d2:	440b      	add	r3, r1
 801b3d4:	4618      	mov	r0, r3
 801b3d6:	f7ff fbf9 	bl	801abcc <ld_word>
 801b3da:	4603      	mov	r3, r0
 801b3dc:	617b      	str	r3, [r7, #20]
			break;
 801b3de:	e030      	b.n	801b442 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801b3e0:	693b      	ldr	r3, [r7, #16]
 801b3e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b3e4:	693b      	ldr	r3, [r7, #16]
 801b3e6:	899b      	ldrh	r3, [r3, #12]
 801b3e8:	089b      	lsrs	r3, r3, #2
 801b3ea:	b29b      	uxth	r3, r3
 801b3ec:	4619      	mov	r1, r3
 801b3ee:	683b      	ldr	r3, [r7, #0]
 801b3f0:	fbb3 f3f1 	udiv	r3, r3, r1
 801b3f4:	4413      	add	r3, r2
 801b3f6:	4619      	mov	r1, r3
 801b3f8:	6938      	ldr	r0, [r7, #16]
 801b3fa:	f7ff fe97 	bl	801b12c <move_window>
 801b3fe:	4603      	mov	r3, r0
 801b400:	2b00      	cmp	r3, #0
 801b402:	d11d      	bne.n	801b440 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 801b404:	693b      	ldr	r3, [r7, #16]
 801b406:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b40a:	683b      	ldr	r3, [r7, #0]
 801b40c:	009b      	lsls	r3, r3, #2
 801b40e:	693a      	ldr	r2, [r7, #16]
 801b410:	8992      	ldrh	r2, [r2, #12]
 801b412:	fbb3 f0f2 	udiv	r0, r3, r2
 801b416:	fb00 f202 	mul.w	r2, r0, r2
 801b41a:	1a9b      	subs	r3, r3, r2
 801b41c:	440b      	add	r3, r1
 801b41e:	4618      	mov	r0, r3
 801b420:	f7ff fbec 	bl	801abfc <ld_dword>
 801b424:	4603      	mov	r3, r0
 801b426:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801b42a:	617b      	str	r3, [r7, #20]
			break;
 801b42c:	e009      	b.n	801b442 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801b42e:	2301      	movs	r3, #1
 801b430:	617b      	str	r3, [r7, #20]
 801b432:	e006      	b.n	801b442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801b434:	bf00      	nop
 801b436:	e004      	b.n	801b442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801b438:	bf00      	nop
 801b43a:	e002      	b.n	801b442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801b43c:	bf00      	nop
 801b43e:	e000      	b.n	801b442 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801b440:	bf00      	nop
		}
	}

	return val;
 801b442:	697b      	ldr	r3, [r7, #20]
}
 801b444:	4618      	mov	r0, r3
 801b446:	3718      	adds	r7, #24
 801b448:	46bd      	mov	sp, r7
 801b44a:	bd80      	pop	{r7, pc}

0801b44c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801b44c:	b590      	push	{r4, r7, lr}
 801b44e:	b089      	sub	sp, #36	@ 0x24
 801b450:	af00      	add	r7, sp, #0
 801b452:	60f8      	str	r0, [r7, #12]
 801b454:	60b9      	str	r1, [r7, #8]
 801b456:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801b458:	2302      	movs	r3, #2
 801b45a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801b45c:	68bb      	ldr	r3, [r7, #8]
 801b45e:	2b01      	cmp	r3, #1
 801b460:	f240 8109 	bls.w	801b676 <put_fat+0x22a>
 801b464:	68fb      	ldr	r3, [r7, #12]
 801b466:	69db      	ldr	r3, [r3, #28]
 801b468:	68ba      	ldr	r2, [r7, #8]
 801b46a:	429a      	cmp	r2, r3
 801b46c:	f080 8103 	bcs.w	801b676 <put_fat+0x22a>
		switch (fs->fs_type) {
 801b470:	68fb      	ldr	r3, [r7, #12]
 801b472:	781b      	ldrb	r3, [r3, #0]
 801b474:	2b03      	cmp	r3, #3
 801b476:	f000 80b6 	beq.w	801b5e6 <put_fat+0x19a>
 801b47a:	2b03      	cmp	r3, #3
 801b47c:	f300 80fb 	bgt.w	801b676 <put_fat+0x22a>
 801b480:	2b01      	cmp	r3, #1
 801b482:	d003      	beq.n	801b48c <put_fat+0x40>
 801b484:	2b02      	cmp	r3, #2
 801b486:	f000 8083 	beq.w	801b590 <put_fat+0x144>
 801b48a:	e0f4      	b.n	801b676 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801b48c:	68bb      	ldr	r3, [r7, #8]
 801b48e:	61bb      	str	r3, [r7, #24]
 801b490:	69bb      	ldr	r3, [r7, #24]
 801b492:	085b      	lsrs	r3, r3, #1
 801b494:	69ba      	ldr	r2, [r7, #24]
 801b496:	4413      	add	r3, r2
 801b498:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801b49a:	68fb      	ldr	r3, [r7, #12]
 801b49c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b49e:	68fb      	ldr	r3, [r7, #12]
 801b4a0:	899b      	ldrh	r3, [r3, #12]
 801b4a2:	4619      	mov	r1, r3
 801b4a4:	69bb      	ldr	r3, [r7, #24]
 801b4a6:	fbb3 f3f1 	udiv	r3, r3, r1
 801b4aa:	4413      	add	r3, r2
 801b4ac:	4619      	mov	r1, r3
 801b4ae:	68f8      	ldr	r0, [r7, #12]
 801b4b0:	f7ff fe3c 	bl	801b12c <move_window>
 801b4b4:	4603      	mov	r3, r0
 801b4b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801b4b8:	7ffb      	ldrb	r3, [r7, #31]
 801b4ba:	2b00      	cmp	r3, #0
 801b4bc:	f040 80d4 	bne.w	801b668 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 801b4c0:	68fb      	ldr	r3, [r7, #12]
 801b4c2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b4c6:	69bb      	ldr	r3, [r7, #24]
 801b4c8:	1c5a      	adds	r2, r3, #1
 801b4ca:	61ba      	str	r2, [r7, #24]
 801b4cc:	68fa      	ldr	r2, [r7, #12]
 801b4ce:	8992      	ldrh	r2, [r2, #12]
 801b4d0:	fbb3 f0f2 	udiv	r0, r3, r2
 801b4d4:	fb00 f202 	mul.w	r2, r0, r2
 801b4d8:	1a9b      	subs	r3, r3, r2
 801b4da:	440b      	add	r3, r1
 801b4dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801b4de:	68bb      	ldr	r3, [r7, #8]
 801b4e0:	f003 0301 	and.w	r3, r3, #1
 801b4e4:	2b00      	cmp	r3, #0
 801b4e6:	d00d      	beq.n	801b504 <put_fat+0xb8>
 801b4e8:	697b      	ldr	r3, [r7, #20]
 801b4ea:	781b      	ldrb	r3, [r3, #0]
 801b4ec:	b25b      	sxtb	r3, r3
 801b4ee:	f003 030f 	and.w	r3, r3, #15
 801b4f2:	b25a      	sxtb	r2, r3
 801b4f4:	687b      	ldr	r3, [r7, #4]
 801b4f6:	b2db      	uxtb	r3, r3
 801b4f8:	011b      	lsls	r3, r3, #4
 801b4fa:	b25b      	sxtb	r3, r3
 801b4fc:	4313      	orrs	r3, r2
 801b4fe:	b25b      	sxtb	r3, r3
 801b500:	b2db      	uxtb	r3, r3
 801b502:	e001      	b.n	801b508 <put_fat+0xbc>
 801b504:	687b      	ldr	r3, [r7, #4]
 801b506:	b2db      	uxtb	r3, r3
 801b508:	697a      	ldr	r2, [r7, #20]
 801b50a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801b50c:	68fb      	ldr	r3, [r7, #12]
 801b50e:	2201      	movs	r2, #1
 801b510:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801b512:	68fb      	ldr	r3, [r7, #12]
 801b514:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b516:	68fb      	ldr	r3, [r7, #12]
 801b518:	899b      	ldrh	r3, [r3, #12]
 801b51a:	4619      	mov	r1, r3
 801b51c:	69bb      	ldr	r3, [r7, #24]
 801b51e:	fbb3 f3f1 	udiv	r3, r3, r1
 801b522:	4413      	add	r3, r2
 801b524:	4619      	mov	r1, r3
 801b526:	68f8      	ldr	r0, [r7, #12]
 801b528:	f7ff fe00 	bl	801b12c <move_window>
 801b52c:	4603      	mov	r3, r0
 801b52e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801b530:	7ffb      	ldrb	r3, [r7, #31]
 801b532:	2b00      	cmp	r3, #0
 801b534:	f040 809a 	bne.w	801b66c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 801b538:	68fb      	ldr	r3, [r7, #12]
 801b53a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b53e:	68fb      	ldr	r3, [r7, #12]
 801b540:	899b      	ldrh	r3, [r3, #12]
 801b542:	461a      	mov	r2, r3
 801b544:	69bb      	ldr	r3, [r7, #24]
 801b546:	fbb3 f0f2 	udiv	r0, r3, r2
 801b54a:	fb00 f202 	mul.w	r2, r0, r2
 801b54e:	1a9b      	subs	r3, r3, r2
 801b550:	440b      	add	r3, r1
 801b552:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801b554:	68bb      	ldr	r3, [r7, #8]
 801b556:	f003 0301 	and.w	r3, r3, #1
 801b55a:	2b00      	cmp	r3, #0
 801b55c:	d003      	beq.n	801b566 <put_fat+0x11a>
 801b55e:	687b      	ldr	r3, [r7, #4]
 801b560:	091b      	lsrs	r3, r3, #4
 801b562:	b2db      	uxtb	r3, r3
 801b564:	e00e      	b.n	801b584 <put_fat+0x138>
 801b566:	697b      	ldr	r3, [r7, #20]
 801b568:	781b      	ldrb	r3, [r3, #0]
 801b56a:	b25b      	sxtb	r3, r3
 801b56c:	f023 030f 	bic.w	r3, r3, #15
 801b570:	b25a      	sxtb	r2, r3
 801b572:	687b      	ldr	r3, [r7, #4]
 801b574:	0a1b      	lsrs	r3, r3, #8
 801b576:	b25b      	sxtb	r3, r3
 801b578:	f003 030f 	and.w	r3, r3, #15
 801b57c:	b25b      	sxtb	r3, r3
 801b57e:	4313      	orrs	r3, r2
 801b580:	b25b      	sxtb	r3, r3
 801b582:	b2db      	uxtb	r3, r3
 801b584:	697a      	ldr	r2, [r7, #20]
 801b586:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801b588:	68fb      	ldr	r3, [r7, #12]
 801b58a:	2201      	movs	r2, #1
 801b58c:	70da      	strb	r2, [r3, #3]
			break;
 801b58e:	e072      	b.n	801b676 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801b590:	68fb      	ldr	r3, [r7, #12]
 801b592:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b594:	68fb      	ldr	r3, [r7, #12]
 801b596:	899b      	ldrh	r3, [r3, #12]
 801b598:	085b      	lsrs	r3, r3, #1
 801b59a:	b29b      	uxth	r3, r3
 801b59c:	4619      	mov	r1, r3
 801b59e:	68bb      	ldr	r3, [r7, #8]
 801b5a0:	fbb3 f3f1 	udiv	r3, r3, r1
 801b5a4:	4413      	add	r3, r2
 801b5a6:	4619      	mov	r1, r3
 801b5a8:	68f8      	ldr	r0, [r7, #12]
 801b5aa:	f7ff fdbf 	bl	801b12c <move_window>
 801b5ae:	4603      	mov	r3, r0
 801b5b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801b5b2:	7ffb      	ldrb	r3, [r7, #31]
 801b5b4:	2b00      	cmp	r3, #0
 801b5b6:	d15b      	bne.n	801b670 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801b5b8:	68fb      	ldr	r3, [r7, #12]
 801b5ba:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b5be:	68bb      	ldr	r3, [r7, #8]
 801b5c0:	005b      	lsls	r3, r3, #1
 801b5c2:	68fa      	ldr	r2, [r7, #12]
 801b5c4:	8992      	ldrh	r2, [r2, #12]
 801b5c6:	fbb3 f0f2 	udiv	r0, r3, r2
 801b5ca:	fb00 f202 	mul.w	r2, r0, r2
 801b5ce:	1a9b      	subs	r3, r3, r2
 801b5d0:	440b      	add	r3, r1
 801b5d2:	687a      	ldr	r2, [r7, #4]
 801b5d4:	b292      	uxth	r2, r2
 801b5d6:	4611      	mov	r1, r2
 801b5d8:	4618      	mov	r0, r3
 801b5da:	f7ff fb32 	bl	801ac42 <st_word>
			fs->wflag = 1;
 801b5de:	68fb      	ldr	r3, [r7, #12]
 801b5e0:	2201      	movs	r2, #1
 801b5e2:	70da      	strb	r2, [r3, #3]
			break;
 801b5e4:	e047      	b.n	801b676 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801b5e6:	68fb      	ldr	r3, [r7, #12]
 801b5e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801b5ea:	68fb      	ldr	r3, [r7, #12]
 801b5ec:	899b      	ldrh	r3, [r3, #12]
 801b5ee:	089b      	lsrs	r3, r3, #2
 801b5f0:	b29b      	uxth	r3, r3
 801b5f2:	4619      	mov	r1, r3
 801b5f4:	68bb      	ldr	r3, [r7, #8]
 801b5f6:	fbb3 f3f1 	udiv	r3, r3, r1
 801b5fa:	4413      	add	r3, r2
 801b5fc:	4619      	mov	r1, r3
 801b5fe:	68f8      	ldr	r0, [r7, #12]
 801b600:	f7ff fd94 	bl	801b12c <move_window>
 801b604:	4603      	mov	r3, r0
 801b606:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801b608:	7ffb      	ldrb	r3, [r7, #31]
 801b60a:	2b00      	cmp	r3, #0
 801b60c:	d132      	bne.n	801b674 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801b60e:	687b      	ldr	r3, [r7, #4]
 801b610:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 801b614:	68fb      	ldr	r3, [r7, #12]
 801b616:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b61a:	68bb      	ldr	r3, [r7, #8]
 801b61c:	009b      	lsls	r3, r3, #2
 801b61e:	68fa      	ldr	r2, [r7, #12]
 801b620:	8992      	ldrh	r2, [r2, #12]
 801b622:	fbb3 f0f2 	udiv	r0, r3, r2
 801b626:	fb00 f202 	mul.w	r2, r0, r2
 801b62a:	1a9b      	subs	r3, r3, r2
 801b62c:	440b      	add	r3, r1
 801b62e:	4618      	mov	r0, r3
 801b630:	f7ff fae4 	bl	801abfc <ld_dword>
 801b634:	4603      	mov	r3, r0
 801b636:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801b63a:	4323      	orrs	r3, r4
 801b63c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801b63e:	68fb      	ldr	r3, [r7, #12]
 801b640:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b644:	68bb      	ldr	r3, [r7, #8]
 801b646:	009b      	lsls	r3, r3, #2
 801b648:	68fa      	ldr	r2, [r7, #12]
 801b64a:	8992      	ldrh	r2, [r2, #12]
 801b64c:	fbb3 f0f2 	udiv	r0, r3, r2
 801b650:	fb00 f202 	mul.w	r2, r0, r2
 801b654:	1a9b      	subs	r3, r3, r2
 801b656:	440b      	add	r3, r1
 801b658:	6879      	ldr	r1, [r7, #4]
 801b65a:	4618      	mov	r0, r3
 801b65c:	f7ff fb0c 	bl	801ac78 <st_dword>
			fs->wflag = 1;
 801b660:	68fb      	ldr	r3, [r7, #12]
 801b662:	2201      	movs	r2, #1
 801b664:	70da      	strb	r2, [r3, #3]
			break;
 801b666:	e006      	b.n	801b676 <put_fat+0x22a>
			if (res != FR_OK) break;
 801b668:	bf00      	nop
 801b66a:	e004      	b.n	801b676 <put_fat+0x22a>
			if (res != FR_OK) break;
 801b66c:	bf00      	nop
 801b66e:	e002      	b.n	801b676 <put_fat+0x22a>
			if (res != FR_OK) break;
 801b670:	bf00      	nop
 801b672:	e000      	b.n	801b676 <put_fat+0x22a>
			if (res != FR_OK) break;
 801b674:	bf00      	nop
		}
	}
	return res;
 801b676:	7ffb      	ldrb	r3, [r7, #31]
}
 801b678:	4618      	mov	r0, r3
 801b67a:	3724      	adds	r7, #36	@ 0x24
 801b67c:	46bd      	mov	sp, r7
 801b67e:	bd90      	pop	{r4, r7, pc}

0801b680 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801b680:	b580      	push	{r7, lr}
 801b682:	b088      	sub	sp, #32
 801b684:	af00      	add	r7, sp, #0
 801b686:	60f8      	str	r0, [r7, #12]
 801b688:	60b9      	str	r1, [r7, #8]
 801b68a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801b68c:	2300      	movs	r3, #0
 801b68e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 801b690:	68fb      	ldr	r3, [r7, #12]
 801b692:	681b      	ldr	r3, [r3, #0]
 801b694:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801b696:	68bb      	ldr	r3, [r7, #8]
 801b698:	2b01      	cmp	r3, #1
 801b69a:	d904      	bls.n	801b6a6 <remove_chain+0x26>
 801b69c:	69bb      	ldr	r3, [r7, #24]
 801b69e:	69db      	ldr	r3, [r3, #28]
 801b6a0:	68ba      	ldr	r2, [r7, #8]
 801b6a2:	429a      	cmp	r2, r3
 801b6a4:	d301      	bcc.n	801b6aa <remove_chain+0x2a>
 801b6a6:	2302      	movs	r3, #2
 801b6a8:	e04b      	b.n	801b742 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801b6aa:	687b      	ldr	r3, [r7, #4]
 801b6ac:	2b00      	cmp	r3, #0
 801b6ae:	d00c      	beq.n	801b6ca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 801b6b0:	f04f 32ff 	mov.w	r2, #4294967295
 801b6b4:	6879      	ldr	r1, [r7, #4]
 801b6b6:	69b8      	ldr	r0, [r7, #24]
 801b6b8:	f7ff fec8 	bl	801b44c <put_fat>
 801b6bc:	4603      	mov	r3, r0
 801b6be:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 801b6c0:	7ffb      	ldrb	r3, [r7, #31]
 801b6c2:	2b00      	cmp	r3, #0
 801b6c4:	d001      	beq.n	801b6ca <remove_chain+0x4a>
 801b6c6:	7ffb      	ldrb	r3, [r7, #31]
 801b6c8:	e03b      	b.n	801b742 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801b6ca:	68b9      	ldr	r1, [r7, #8]
 801b6cc:	68f8      	ldr	r0, [r7, #12]
 801b6ce:	f7ff fdea 	bl	801b2a6 <get_fat>
 801b6d2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801b6d4:	697b      	ldr	r3, [r7, #20]
 801b6d6:	2b00      	cmp	r3, #0
 801b6d8:	d031      	beq.n	801b73e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801b6da:	697b      	ldr	r3, [r7, #20]
 801b6dc:	2b01      	cmp	r3, #1
 801b6de:	d101      	bne.n	801b6e4 <remove_chain+0x64>
 801b6e0:	2302      	movs	r3, #2
 801b6e2:	e02e      	b.n	801b742 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801b6e4:	697b      	ldr	r3, [r7, #20]
 801b6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b6ea:	d101      	bne.n	801b6f0 <remove_chain+0x70>
 801b6ec:	2301      	movs	r3, #1
 801b6ee:	e028      	b.n	801b742 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801b6f0:	2200      	movs	r2, #0
 801b6f2:	68b9      	ldr	r1, [r7, #8]
 801b6f4:	69b8      	ldr	r0, [r7, #24]
 801b6f6:	f7ff fea9 	bl	801b44c <put_fat>
 801b6fa:	4603      	mov	r3, r0
 801b6fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801b6fe:	7ffb      	ldrb	r3, [r7, #31]
 801b700:	2b00      	cmp	r3, #0
 801b702:	d001      	beq.n	801b708 <remove_chain+0x88>
 801b704:	7ffb      	ldrb	r3, [r7, #31]
 801b706:	e01c      	b.n	801b742 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801b708:	69bb      	ldr	r3, [r7, #24]
 801b70a:	699a      	ldr	r2, [r3, #24]
 801b70c:	69bb      	ldr	r3, [r7, #24]
 801b70e:	69db      	ldr	r3, [r3, #28]
 801b710:	3b02      	subs	r3, #2
 801b712:	429a      	cmp	r2, r3
 801b714:	d20b      	bcs.n	801b72e <remove_chain+0xae>
			fs->free_clst++;
 801b716:	69bb      	ldr	r3, [r7, #24]
 801b718:	699b      	ldr	r3, [r3, #24]
 801b71a:	1c5a      	adds	r2, r3, #1
 801b71c:	69bb      	ldr	r3, [r7, #24]
 801b71e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 801b720:	69bb      	ldr	r3, [r7, #24]
 801b722:	791b      	ldrb	r3, [r3, #4]
 801b724:	f043 0301 	orr.w	r3, r3, #1
 801b728:	b2da      	uxtb	r2, r3
 801b72a:	69bb      	ldr	r3, [r7, #24]
 801b72c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801b72e:	697b      	ldr	r3, [r7, #20]
 801b730:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801b732:	69bb      	ldr	r3, [r7, #24]
 801b734:	69db      	ldr	r3, [r3, #28]
 801b736:	68ba      	ldr	r2, [r7, #8]
 801b738:	429a      	cmp	r2, r3
 801b73a:	d3c6      	bcc.n	801b6ca <remove_chain+0x4a>
 801b73c:	e000      	b.n	801b740 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801b73e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801b740:	2300      	movs	r3, #0
}
 801b742:	4618      	mov	r0, r3
 801b744:	3720      	adds	r7, #32
 801b746:	46bd      	mov	sp, r7
 801b748:	bd80      	pop	{r7, pc}

0801b74a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801b74a:	b580      	push	{r7, lr}
 801b74c:	b088      	sub	sp, #32
 801b74e:	af00      	add	r7, sp, #0
 801b750:	6078      	str	r0, [r7, #4]
 801b752:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801b754:	687b      	ldr	r3, [r7, #4]
 801b756:	681b      	ldr	r3, [r3, #0]
 801b758:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801b75a:	683b      	ldr	r3, [r7, #0]
 801b75c:	2b00      	cmp	r3, #0
 801b75e:	d10d      	bne.n	801b77c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801b760:	693b      	ldr	r3, [r7, #16]
 801b762:	695b      	ldr	r3, [r3, #20]
 801b764:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801b766:	69bb      	ldr	r3, [r7, #24]
 801b768:	2b00      	cmp	r3, #0
 801b76a:	d004      	beq.n	801b776 <create_chain+0x2c>
 801b76c:	693b      	ldr	r3, [r7, #16]
 801b76e:	69db      	ldr	r3, [r3, #28]
 801b770:	69ba      	ldr	r2, [r7, #24]
 801b772:	429a      	cmp	r2, r3
 801b774:	d31b      	bcc.n	801b7ae <create_chain+0x64>
 801b776:	2301      	movs	r3, #1
 801b778:	61bb      	str	r3, [r7, #24]
 801b77a:	e018      	b.n	801b7ae <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801b77c:	6839      	ldr	r1, [r7, #0]
 801b77e:	6878      	ldr	r0, [r7, #4]
 801b780:	f7ff fd91 	bl	801b2a6 <get_fat>
 801b784:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801b786:	68fb      	ldr	r3, [r7, #12]
 801b788:	2b01      	cmp	r3, #1
 801b78a:	d801      	bhi.n	801b790 <create_chain+0x46>
 801b78c:	2301      	movs	r3, #1
 801b78e:	e070      	b.n	801b872 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801b790:	68fb      	ldr	r3, [r7, #12]
 801b792:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b796:	d101      	bne.n	801b79c <create_chain+0x52>
 801b798:	68fb      	ldr	r3, [r7, #12]
 801b79a:	e06a      	b.n	801b872 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801b79c:	693b      	ldr	r3, [r7, #16]
 801b79e:	69db      	ldr	r3, [r3, #28]
 801b7a0:	68fa      	ldr	r2, [r7, #12]
 801b7a2:	429a      	cmp	r2, r3
 801b7a4:	d201      	bcs.n	801b7aa <create_chain+0x60>
 801b7a6:	68fb      	ldr	r3, [r7, #12]
 801b7a8:	e063      	b.n	801b872 <create_chain+0x128>
		scl = clst;
 801b7aa:	683b      	ldr	r3, [r7, #0]
 801b7ac:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801b7ae:	69bb      	ldr	r3, [r7, #24]
 801b7b0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801b7b2:	69fb      	ldr	r3, [r7, #28]
 801b7b4:	3301      	adds	r3, #1
 801b7b6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801b7b8:	693b      	ldr	r3, [r7, #16]
 801b7ba:	69db      	ldr	r3, [r3, #28]
 801b7bc:	69fa      	ldr	r2, [r7, #28]
 801b7be:	429a      	cmp	r2, r3
 801b7c0:	d307      	bcc.n	801b7d2 <create_chain+0x88>
				ncl = 2;
 801b7c2:	2302      	movs	r3, #2
 801b7c4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801b7c6:	69fa      	ldr	r2, [r7, #28]
 801b7c8:	69bb      	ldr	r3, [r7, #24]
 801b7ca:	429a      	cmp	r2, r3
 801b7cc:	d901      	bls.n	801b7d2 <create_chain+0x88>
 801b7ce:	2300      	movs	r3, #0
 801b7d0:	e04f      	b.n	801b872 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801b7d2:	69f9      	ldr	r1, [r7, #28]
 801b7d4:	6878      	ldr	r0, [r7, #4]
 801b7d6:	f7ff fd66 	bl	801b2a6 <get_fat>
 801b7da:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801b7dc:	68fb      	ldr	r3, [r7, #12]
 801b7de:	2b00      	cmp	r3, #0
 801b7e0:	d00e      	beq.n	801b800 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801b7e2:	68fb      	ldr	r3, [r7, #12]
 801b7e4:	2b01      	cmp	r3, #1
 801b7e6:	d003      	beq.n	801b7f0 <create_chain+0xa6>
 801b7e8:	68fb      	ldr	r3, [r7, #12]
 801b7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b7ee:	d101      	bne.n	801b7f4 <create_chain+0xaa>
 801b7f0:	68fb      	ldr	r3, [r7, #12]
 801b7f2:	e03e      	b.n	801b872 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801b7f4:	69fa      	ldr	r2, [r7, #28]
 801b7f6:	69bb      	ldr	r3, [r7, #24]
 801b7f8:	429a      	cmp	r2, r3
 801b7fa:	d1da      	bne.n	801b7b2 <create_chain+0x68>
 801b7fc:	2300      	movs	r3, #0
 801b7fe:	e038      	b.n	801b872 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801b800:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801b802:	f04f 32ff 	mov.w	r2, #4294967295
 801b806:	69f9      	ldr	r1, [r7, #28]
 801b808:	6938      	ldr	r0, [r7, #16]
 801b80a:	f7ff fe1f 	bl	801b44c <put_fat>
 801b80e:	4603      	mov	r3, r0
 801b810:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801b812:	7dfb      	ldrb	r3, [r7, #23]
 801b814:	2b00      	cmp	r3, #0
 801b816:	d109      	bne.n	801b82c <create_chain+0xe2>
 801b818:	683b      	ldr	r3, [r7, #0]
 801b81a:	2b00      	cmp	r3, #0
 801b81c:	d006      	beq.n	801b82c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801b81e:	69fa      	ldr	r2, [r7, #28]
 801b820:	6839      	ldr	r1, [r7, #0]
 801b822:	6938      	ldr	r0, [r7, #16]
 801b824:	f7ff fe12 	bl	801b44c <put_fat>
 801b828:	4603      	mov	r3, r0
 801b82a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801b82c:	7dfb      	ldrb	r3, [r7, #23]
 801b82e:	2b00      	cmp	r3, #0
 801b830:	d116      	bne.n	801b860 <create_chain+0x116>
		fs->last_clst = ncl;
 801b832:	693b      	ldr	r3, [r7, #16]
 801b834:	69fa      	ldr	r2, [r7, #28]
 801b836:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801b838:	693b      	ldr	r3, [r7, #16]
 801b83a:	699a      	ldr	r2, [r3, #24]
 801b83c:	693b      	ldr	r3, [r7, #16]
 801b83e:	69db      	ldr	r3, [r3, #28]
 801b840:	3b02      	subs	r3, #2
 801b842:	429a      	cmp	r2, r3
 801b844:	d804      	bhi.n	801b850 <create_chain+0x106>
 801b846:	693b      	ldr	r3, [r7, #16]
 801b848:	699b      	ldr	r3, [r3, #24]
 801b84a:	1e5a      	subs	r2, r3, #1
 801b84c:	693b      	ldr	r3, [r7, #16]
 801b84e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 801b850:	693b      	ldr	r3, [r7, #16]
 801b852:	791b      	ldrb	r3, [r3, #4]
 801b854:	f043 0301 	orr.w	r3, r3, #1
 801b858:	b2da      	uxtb	r2, r3
 801b85a:	693b      	ldr	r3, [r7, #16]
 801b85c:	711a      	strb	r2, [r3, #4]
 801b85e:	e007      	b.n	801b870 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801b860:	7dfb      	ldrb	r3, [r7, #23]
 801b862:	2b01      	cmp	r3, #1
 801b864:	d102      	bne.n	801b86c <create_chain+0x122>
 801b866:	f04f 33ff 	mov.w	r3, #4294967295
 801b86a:	e000      	b.n	801b86e <create_chain+0x124>
 801b86c:	2301      	movs	r3, #1
 801b86e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801b870:	69fb      	ldr	r3, [r7, #28]
}
 801b872:	4618      	mov	r0, r3
 801b874:	3720      	adds	r7, #32
 801b876:	46bd      	mov	sp, r7
 801b878:	bd80      	pop	{r7, pc}

0801b87a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801b87a:	b480      	push	{r7}
 801b87c:	b087      	sub	sp, #28
 801b87e:	af00      	add	r7, sp, #0
 801b880:	6078      	str	r0, [r7, #4]
 801b882:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801b884:	687b      	ldr	r3, [r7, #4]
 801b886:	681b      	ldr	r3, [r3, #0]
 801b888:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801b88a:	687b      	ldr	r3, [r7, #4]
 801b88c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b88e:	3304      	adds	r3, #4
 801b890:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801b892:	68fb      	ldr	r3, [r7, #12]
 801b894:	899b      	ldrh	r3, [r3, #12]
 801b896:	461a      	mov	r2, r3
 801b898:	683b      	ldr	r3, [r7, #0]
 801b89a:	fbb3 f3f2 	udiv	r3, r3, r2
 801b89e:	68fa      	ldr	r2, [r7, #12]
 801b8a0:	8952      	ldrh	r2, [r2, #10]
 801b8a2:	fbb3 f3f2 	udiv	r3, r3, r2
 801b8a6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801b8a8:	693b      	ldr	r3, [r7, #16]
 801b8aa:	1d1a      	adds	r2, r3, #4
 801b8ac:	613a      	str	r2, [r7, #16]
 801b8ae:	681b      	ldr	r3, [r3, #0]
 801b8b0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801b8b2:	68bb      	ldr	r3, [r7, #8]
 801b8b4:	2b00      	cmp	r3, #0
 801b8b6:	d101      	bne.n	801b8bc <clmt_clust+0x42>
 801b8b8:	2300      	movs	r3, #0
 801b8ba:	e010      	b.n	801b8de <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 801b8bc:	697a      	ldr	r2, [r7, #20]
 801b8be:	68bb      	ldr	r3, [r7, #8]
 801b8c0:	429a      	cmp	r2, r3
 801b8c2:	d307      	bcc.n	801b8d4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801b8c4:	697a      	ldr	r2, [r7, #20]
 801b8c6:	68bb      	ldr	r3, [r7, #8]
 801b8c8:	1ad3      	subs	r3, r2, r3
 801b8ca:	617b      	str	r3, [r7, #20]
 801b8cc:	693b      	ldr	r3, [r7, #16]
 801b8ce:	3304      	adds	r3, #4
 801b8d0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801b8d2:	e7e9      	b.n	801b8a8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801b8d4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801b8d6:	693b      	ldr	r3, [r7, #16]
 801b8d8:	681a      	ldr	r2, [r3, #0]
 801b8da:	697b      	ldr	r3, [r7, #20]
 801b8dc:	4413      	add	r3, r2
}
 801b8de:	4618      	mov	r0, r3
 801b8e0:	371c      	adds	r7, #28
 801b8e2:	46bd      	mov	sp, r7
 801b8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8e8:	4770      	bx	lr

0801b8ea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801b8ea:	b580      	push	{r7, lr}
 801b8ec:	b086      	sub	sp, #24
 801b8ee:	af00      	add	r7, sp, #0
 801b8f0:	6078      	str	r0, [r7, #4]
 801b8f2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801b8f4:	687b      	ldr	r3, [r7, #4]
 801b8f6:	681b      	ldr	r3, [r3, #0]
 801b8f8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801b8fa:	683b      	ldr	r3, [r7, #0]
 801b8fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801b900:	d204      	bcs.n	801b90c <dir_sdi+0x22>
 801b902:	683b      	ldr	r3, [r7, #0]
 801b904:	f003 031f 	and.w	r3, r3, #31
 801b908:	2b00      	cmp	r3, #0
 801b90a:	d001      	beq.n	801b910 <dir_sdi+0x26>
		return FR_INT_ERR;
 801b90c:	2302      	movs	r3, #2
 801b90e:	e071      	b.n	801b9f4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 801b910:	687b      	ldr	r3, [r7, #4]
 801b912:	683a      	ldr	r2, [r7, #0]
 801b914:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801b916:	687b      	ldr	r3, [r7, #4]
 801b918:	689b      	ldr	r3, [r3, #8]
 801b91a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801b91c:	697b      	ldr	r3, [r7, #20]
 801b91e:	2b00      	cmp	r3, #0
 801b920:	d106      	bne.n	801b930 <dir_sdi+0x46>
 801b922:	693b      	ldr	r3, [r7, #16]
 801b924:	781b      	ldrb	r3, [r3, #0]
 801b926:	2b02      	cmp	r3, #2
 801b928:	d902      	bls.n	801b930 <dir_sdi+0x46>
		clst = fs->dirbase;
 801b92a:	693b      	ldr	r3, [r7, #16]
 801b92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b92e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801b930:	697b      	ldr	r3, [r7, #20]
 801b932:	2b00      	cmp	r3, #0
 801b934:	d10c      	bne.n	801b950 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801b936:	683b      	ldr	r3, [r7, #0]
 801b938:	095b      	lsrs	r3, r3, #5
 801b93a:	693a      	ldr	r2, [r7, #16]
 801b93c:	8912      	ldrh	r2, [r2, #8]
 801b93e:	4293      	cmp	r3, r2
 801b940:	d301      	bcc.n	801b946 <dir_sdi+0x5c>
 801b942:	2302      	movs	r3, #2
 801b944:	e056      	b.n	801b9f4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 801b946:	693b      	ldr	r3, [r7, #16]
 801b948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801b94a:	687b      	ldr	r3, [r7, #4]
 801b94c:	61da      	str	r2, [r3, #28]
 801b94e:	e02d      	b.n	801b9ac <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801b950:	693b      	ldr	r3, [r7, #16]
 801b952:	895b      	ldrh	r3, [r3, #10]
 801b954:	461a      	mov	r2, r3
 801b956:	693b      	ldr	r3, [r7, #16]
 801b958:	899b      	ldrh	r3, [r3, #12]
 801b95a:	fb02 f303 	mul.w	r3, r2, r3
 801b95e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801b960:	e019      	b.n	801b996 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	6979      	ldr	r1, [r7, #20]
 801b966:	4618      	mov	r0, r3
 801b968:	f7ff fc9d 	bl	801b2a6 <get_fat>
 801b96c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801b96e:	697b      	ldr	r3, [r7, #20]
 801b970:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b974:	d101      	bne.n	801b97a <dir_sdi+0x90>
 801b976:	2301      	movs	r3, #1
 801b978:	e03c      	b.n	801b9f4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801b97a:	697b      	ldr	r3, [r7, #20]
 801b97c:	2b01      	cmp	r3, #1
 801b97e:	d904      	bls.n	801b98a <dir_sdi+0xa0>
 801b980:	693b      	ldr	r3, [r7, #16]
 801b982:	69db      	ldr	r3, [r3, #28]
 801b984:	697a      	ldr	r2, [r7, #20]
 801b986:	429a      	cmp	r2, r3
 801b988:	d301      	bcc.n	801b98e <dir_sdi+0xa4>
 801b98a:	2302      	movs	r3, #2
 801b98c:	e032      	b.n	801b9f4 <dir_sdi+0x10a>
			ofs -= csz;
 801b98e:	683a      	ldr	r2, [r7, #0]
 801b990:	68fb      	ldr	r3, [r7, #12]
 801b992:	1ad3      	subs	r3, r2, r3
 801b994:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801b996:	683a      	ldr	r2, [r7, #0]
 801b998:	68fb      	ldr	r3, [r7, #12]
 801b99a:	429a      	cmp	r2, r3
 801b99c:	d2e1      	bcs.n	801b962 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801b99e:	6979      	ldr	r1, [r7, #20]
 801b9a0:	6938      	ldr	r0, [r7, #16]
 801b9a2:	f7ff fc61 	bl	801b268 <clust2sect>
 801b9a6:	4602      	mov	r2, r0
 801b9a8:	687b      	ldr	r3, [r7, #4]
 801b9aa:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801b9ac:	687b      	ldr	r3, [r7, #4]
 801b9ae:	697a      	ldr	r2, [r7, #20]
 801b9b0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801b9b2:	687b      	ldr	r3, [r7, #4]
 801b9b4:	69db      	ldr	r3, [r3, #28]
 801b9b6:	2b00      	cmp	r3, #0
 801b9b8:	d101      	bne.n	801b9be <dir_sdi+0xd4>
 801b9ba:	2302      	movs	r3, #2
 801b9bc:	e01a      	b.n	801b9f4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801b9be:	687b      	ldr	r3, [r7, #4]
 801b9c0:	69da      	ldr	r2, [r3, #28]
 801b9c2:	693b      	ldr	r3, [r7, #16]
 801b9c4:	899b      	ldrh	r3, [r3, #12]
 801b9c6:	4619      	mov	r1, r3
 801b9c8:	683b      	ldr	r3, [r7, #0]
 801b9ca:	fbb3 f3f1 	udiv	r3, r3, r1
 801b9ce:	441a      	add	r2, r3
 801b9d0:	687b      	ldr	r3, [r7, #4]
 801b9d2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801b9d4:	693b      	ldr	r3, [r7, #16]
 801b9d6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801b9da:	693b      	ldr	r3, [r7, #16]
 801b9dc:	899b      	ldrh	r3, [r3, #12]
 801b9de:	461a      	mov	r2, r3
 801b9e0:	683b      	ldr	r3, [r7, #0]
 801b9e2:	fbb3 f0f2 	udiv	r0, r3, r2
 801b9e6:	fb00 f202 	mul.w	r2, r0, r2
 801b9ea:	1a9b      	subs	r3, r3, r2
 801b9ec:	18ca      	adds	r2, r1, r3
 801b9ee:	687b      	ldr	r3, [r7, #4]
 801b9f0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801b9f2:	2300      	movs	r3, #0
}
 801b9f4:	4618      	mov	r0, r3
 801b9f6:	3718      	adds	r7, #24
 801b9f8:	46bd      	mov	sp, r7
 801b9fa:	bd80      	pop	{r7, pc}

0801b9fc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801b9fc:	b580      	push	{r7, lr}
 801b9fe:	b086      	sub	sp, #24
 801ba00:	af00      	add	r7, sp, #0
 801ba02:	6078      	str	r0, [r7, #4]
 801ba04:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801ba06:	687b      	ldr	r3, [r7, #4]
 801ba08:	681b      	ldr	r3, [r3, #0]
 801ba0a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801ba0c:	687b      	ldr	r3, [r7, #4]
 801ba0e:	695b      	ldr	r3, [r3, #20]
 801ba10:	3320      	adds	r3, #32
 801ba12:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801ba14:	687b      	ldr	r3, [r7, #4]
 801ba16:	69db      	ldr	r3, [r3, #28]
 801ba18:	2b00      	cmp	r3, #0
 801ba1a:	d003      	beq.n	801ba24 <dir_next+0x28>
 801ba1c:	68bb      	ldr	r3, [r7, #8]
 801ba1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801ba22:	d301      	bcc.n	801ba28 <dir_next+0x2c>
 801ba24:	2304      	movs	r3, #4
 801ba26:	e0bb      	b.n	801bba0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801ba28:	68fb      	ldr	r3, [r7, #12]
 801ba2a:	899b      	ldrh	r3, [r3, #12]
 801ba2c:	461a      	mov	r2, r3
 801ba2e:	68bb      	ldr	r3, [r7, #8]
 801ba30:	fbb3 f1f2 	udiv	r1, r3, r2
 801ba34:	fb01 f202 	mul.w	r2, r1, r2
 801ba38:	1a9b      	subs	r3, r3, r2
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	f040 809d 	bne.w	801bb7a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 801ba40:	687b      	ldr	r3, [r7, #4]
 801ba42:	69db      	ldr	r3, [r3, #28]
 801ba44:	1c5a      	adds	r2, r3, #1
 801ba46:	687b      	ldr	r3, [r7, #4]
 801ba48:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801ba4a:	687b      	ldr	r3, [r7, #4]
 801ba4c:	699b      	ldr	r3, [r3, #24]
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	d10b      	bne.n	801ba6a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801ba52:	68bb      	ldr	r3, [r7, #8]
 801ba54:	095b      	lsrs	r3, r3, #5
 801ba56:	68fa      	ldr	r2, [r7, #12]
 801ba58:	8912      	ldrh	r2, [r2, #8]
 801ba5a:	4293      	cmp	r3, r2
 801ba5c:	f0c0 808d 	bcc.w	801bb7a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801ba60:	687b      	ldr	r3, [r7, #4]
 801ba62:	2200      	movs	r2, #0
 801ba64:	61da      	str	r2, [r3, #28]
 801ba66:	2304      	movs	r3, #4
 801ba68:	e09a      	b.n	801bba0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801ba6a:	68fb      	ldr	r3, [r7, #12]
 801ba6c:	899b      	ldrh	r3, [r3, #12]
 801ba6e:	461a      	mov	r2, r3
 801ba70:	68bb      	ldr	r3, [r7, #8]
 801ba72:	fbb3 f3f2 	udiv	r3, r3, r2
 801ba76:	68fa      	ldr	r2, [r7, #12]
 801ba78:	8952      	ldrh	r2, [r2, #10]
 801ba7a:	3a01      	subs	r2, #1
 801ba7c:	4013      	ands	r3, r2
 801ba7e:	2b00      	cmp	r3, #0
 801ba80:	d17b      	bne.n	801bb7a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801ba82:	687a      	ldr	r2, [r7, #4]
 801ba84:	687b      	ldr	r3, [r7, #4]
 801ba86:	699b      	ldr	r3, [r3, #24]
 801ba88:	4619      	mov	r1, r3
 801ba8a:	4610      	mov	r0, r2
 801ba8c:	f7ff fc0b 	bl	801b2a6 <get_fat>
 801ba90:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801ba92:	697b      	ldr	r3, [r7, #20]
 801ba94:	2b01      	cmp	r3, #1
 801ba96:	d801      	bhi.n	801ba9c <dir_next+0xa0>
 801ba98:	2302      	movs	r3, #2
 801ba9a:	e081      	b.n	801bba0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801ba9c:	697b      	ldr	r3, [r7, #20]
 801ba9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801baa2:	d101      	bne.n	801baa8 <dir_next+0xac>
 801baa4:	2301      	movs	r3, #1
 801baa6:	e07b      	b.n	801bba0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801baa8:	68fb      	ldr	r3, [r7, #12]
 801baaa:	69db      	ldr	r3, [r3, #28]
 801baac:	697a      	ldr	r2, [r7, #20]
 801baae:	429a      	cmp	r2, r3
 801bab0:	d359      	bcc.n	801bb66 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801bab2:	683b      	ldr	r3, [r7, #0]
 801bab4:	2b00      	cmp	r3, #0
 801bab6:	d104      	bne.n	801bac2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 801bab8:	687b      	ldr	r3, [r7, #4]
 801baba:	2200      	movs	r2, #0
 801babc:	61da      	str	r2, [r3, #28]
 801babe:	2304      	movs	r3, #4
 801bac0:	e06e      	b.n	801bba0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801bac2:	687a      	ldr	r2, [r7, #4]
 801bac4:	687b      	ldr	r3, [r7, #4]
 801bac6:	699b      	ldr	r3, [r3, #24]
 801bac8:	4619      	mov	r1, r3
 801baca:	4610      	mov	r0, r2
 801bacc:	f7ff fe3d 	bl	801b74a <create_chain>
 801bad0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801bad2:	697b      	ldr	r3, [r7, #20]
 801bad4:	2b00      	cmp	r3, #0
 801bad6:	d101      	bne.n	801badc <dir_next+0xe0>
 801bad8:	2307      	movs	r3, #7
 801bada:	e061      	b.n	801bba0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801badc:	697b      	ldr	r3, [r7, #20]
 801bade:	2b01      	cmp	r3, #1
 801bae0:	d101      	bne.n	801bae6 <dir_next+0xea>
 801bae2:	2302      	movs	r3, #2
 801bae4:	e05c      	b.n	801bba0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801bae6:	697b      	ldr	r3, [r7, #20]
 801bae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801baec:	d101      	bne.n	801baf2 <dir_next+0xf6>
 801baee:	2301      	movs	r3, #1
 801baf0:	e056      	b.n	801bba0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801baf2:	68f8      	ldr	r0, [r7, #12]
 801baf4:	f7ff fad6 	bl	801b0a4 <sync_window>
 801baf8:	4603      	mov	r3, r0
 801bafa:	2b00      	cmp	r3, #0
 801bafc:	d001      	beq.n	801bb02 <dir_next+0x106>
 801bafe:	2301      	movs	r3, #1
 801bb00:	e04e      	b.n	801bba0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801bb02:	68fb      	ldr	r3, [r7, #12]
 801bb04:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 801bb08:	68fb      	ldr	r3, [r7, #12]
 801bb0a:	899b      	ldrh	r3, [r3, #12]
 801bb0c:	461a      	mov	r2, r3
 801bb0e:	2100      	movs	r1, #0
 801bb10:	f7ff f8ff 	bl	801ad12 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801bb14:	2300      	movs	r3, #0
 801bb16:	613b      	str	r3, [r7, #16]
 801bb18:	6979      	ldr	r1, [r7, #20]
 801bb1a:	68f8      	ldr	r0, [r7, #12]
 801bb1c:	f7ff fba4 	bl	801b268 <clust2sect>
 801bb20:	4602      	mov	r2, r0
 801bb22:	68fb      	ldr	r3, [r7, #12]
 801bb24:	635a      	str	r2, [r3, #52]	@ 0x34
 801bb26:	e012      	b.n	801bb4e <dir_next+0x152>
						fs->wflag = 1;
 801bb28:	68fb      	ldr	r3, [r7, #12]
 801bb2a:	2201      	movs	r2, #1
 801bb2c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801bb2e:	68f8      	ldr	r0, [r7, #12]
 801bb30:	f7ff fab8 	bl	801b0a4 <sync_window>
 801bb34:	4603      	mov	r3, r0
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d001      	beq.n	801bb3e <dir_next+0x142>
 801bb3a:	2301      	movs	r3, #1
 801bb3c:	e030      	b.n	801bba0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801bb3e:	693b      	ldr	r3, [r7, #16]
 801bb40:	3301      	adds	r3, #1
 801bb42:	613b      	str	r3, [r7, #16]
 801bb44:	68fb      	ldr	r3, [r7, #12]
 801bb46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bb48:	1c5a      	adds	r2, r3, #1
 801bb4a:	68fb      	ldr	r3, [r7, #12]
 801bb4c:	635a      	str	r2, [r3, #52]	@ 0x34
 801bb4e:	68fb      	ldr	r3, [r7, #12]
 801bb50:	895b      	ldrh	r3, [r3, #10]
 801bb52:	461a      	mov	r2, r3
 801bb54:	693b      	ldr	r3, [r7, #16]
 801bb56:	4293      	cmp	r3, r2
 801bb58:	d3e6      	bcc.n	801bb28 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801bb5a:	68fb      	ldr	r3, [r7, #12]
 801bb5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801bb5e:	693b      	ldr	r3, [r7, #16]
 801bb60:	1ad2      	subs	r2, r2, r3
 801bb62:	68fb      	ldr	r3, [r7, #12]
 801bb64:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801bb66:	687b      	ldr	r3, [r7, #4]
 801bb68:	697a      	ldr	r2, [r7, #20]
 801bb6a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801bb6c:	6979      	ldr	r1, [r7, #20]
 801bb6e:	68f8      	ldr	r0, [r7, #12]
 801bb70:	f7ff fb7a 	bl	801b268 <clust2sect>
 801bb74:	4602      	mov	r2, r0
 801bb76:	687b      	ldr	r3, [r7, #4]
 801bb78:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801bb7a:	687b      	ldr	r3, [r7, #4]
 801bb7c:	68ba      	ldr	r2, [r7, #8]
 801bb7e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801bb80:	68fb      	ldr	r3, [r7, #12]
 801bb82:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801bb86:	68fb      	ldr	r3, [r7, #12]
 801bb88:	899b      	ldrh	r3, [r3, #12]
 801bb8a:	461a      	mov	r2, r3
 801bb8c:	68bb      	ldr	r3, [r7, #8]
 801bb8e:	fbb3 f0f2 	udiv	r0, r3, r2
 801bb92:	fb00 f202 	mul.w	r2, r0, r2
 801bb96:	1a9b      	subs	r3, r3, r2
 801bb98:	18ca      	adds	r2, r1, r3
 801bb9a:	687b      	ldr	r3, [r7, #4]
 801bb9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801bb9e:	2300      	movs	r3, #0
}
 801bba0:	4618      	mov	r0, r3
 801bba2:	3718      	adds	r7, #24
 801bba4:	46bd      	mov	sp, r7
 801bba6:	bd80      	pop	{r7, pc}

0801bba8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801bba8:	b580      	push	{r7, lr}
 801bbaa:	b086      	sub	sp, #24
 801bbac:	af00      	add	r7, sp, #0
 801bbae:	6078      	str	r0, [r7, #4]
 801bbb0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801bbb2:	687b      	ldr	r3, [r7, #4]
 801bbb4:	681b      	ldr	r3, [r3, #0]
 801bbb6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801bbb8:	2100      	movs	r1, #0
 801bbba:	6878      	ldr	r0, [r7, #4]
 801bbbc:	f7ff fe95 	bl	801b8ea <dir_sdi>
 801bbc0:	4603      	mov	r3, r0
 801bbc2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801bbc4:	7dfb      	ldrb	r3, [r7, #23]
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d12b      	bne.n	801bc22 <dir_alloc+0x7a>
		n = 0;
 801bbca:	2300      	movs	r3, #0
 801bbcc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801bbce:	687b      	ldr	r3, [r7, #4]
 801bbd0:	69db      	ldr	r3, [r3, #28]
 801bbd2:	4619      	mov	r1, r3
 801bbd4:	68f8      	ldr	r0, [r7, #12]
 801bbd6:	f7ff faa9 	bl	801b12c <move_window>
 801bbda:	4603      	mov	r3, r0
 801bbdc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801bbde:	7dfb      	ldrb	r3, [r7, #23]
 801bbe0:	2b00      	cmp	r3, #0
 801bbe2:	d11d      	bne.n	801bc20 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801bbe4:	687b      	ldr	r3, [r7, #4]
 801bbe6:	6a1b      	ldr	r3, [r3, #32]
 801bbe8:	781b      	ldrb	r3, [r3, #0]
 801bbea:	2be5      	cmp	r3, #229	@ 0xe5
 801bbec:	d004      	beq.n	801bbf8 <dir_alloc+0x50>
 801bbee:	687b      	ldr	r3, [r7, #4]
 801bbf0:	6a1b      	ldr	r3, [r3, #32]
 801bbf2:	781b      	ldrb	r3, [r3, #0]
 801bbf4:	2b00      	cmp	r3, #0
 801bbf6:	d107      	bne.n	801bc08 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801bbf8:	693b      	ldr	r3, [r7, #16]
 801bbfa:	3301      	adds	r3, #1
 801bbfc:	613b      	str	r3, [r7, #16]
 801bbfe:	693a      	ldr	r2, [r7, #16]
 801bc00:	683b      	ldr	r3, [r7, #0]
 801bc02:	429a      	cmp	r2, r3
 801bc04:	d102      	bne.n	801bc0c <dir_alloc+0x64>
 801bc06:	e00c      	b.n	801bc22 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801bc08:	2300      	movs	r3, #0
 801bc0a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801bc0c:	2101      	movs	r1, #1
 801bc0e:	6878      	ldr	r0, [r7, #4]
 801bc10:	f7ff fef4 	bl	801b9fc <dir_next>
 801bc14:	4603      	mov	r3, r0
 801bc16:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801bc18:	7dfb      	ldrb	r3, [r7, #23]
 801bc1a:	2b00      	cmp	r3, #0
 801bc1c:	d0d7      	beq.n	801bbce <dir_alloc+0x26>
 801bc1e:	e000      	b.n	801bc22 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801bc20:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801bc22:	7dfb      	ldrb	r3, [r7, #23]
 801bc24:	2b04      	cmp	r3, #4
 801bc26:	d101      	bne.n	801bc2c <dir_alloc+0x84>
 801bc28:	2307      	movs	r3, #7
 801bc2a:	75fb      	strb	r3, [r7, #23]
	return res;
 801bc2c:	7dfb      	ldrb	r3, [r7, #23]
}
 801bc2e:	4618      	mov	r0, r3
 801bc30:	3718      	adds	r7, #24
 801bc32:	46bd      	mov	sp, r7
 801bc34:	bd80      	pop	{r7, pc}

0801bc36 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801bc36:	b580      	push	{r7, lr}
 801bc38:	b084      	sub	sp, #16
 801bc3a:	af00      	add	r7, sp, #0
 801bc3c:	6078      	str	r0, [r7, #4]
 801bc3e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801bc40:	683b      	ldr	r3, [r7, #0]
 801bc42:	331a      	adds	r3, #26
 801bc44:	4618      	mov	r0, r3
 801bc46:	f7fe ffc1 	bl	801abcc <ld_word>
 801bc4a:	4603      	mov	r3, r0
 801bc4c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801bc4e:	687b      	ldr	r3, [r7, #4]
 801bc50:	781b      	ldrb	r3, [r3, #0]
 801bc52:	2b03      	cmp	r3, #3
 801bc54:	d109      	bne.n	801bc6a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801bc56:	683b      	ldr	r3, [r7, #0]
 801bc58:	3314      	adds	r3, #20
 801bc5a:	4618      	mov	r0, r3
 801bc5c:	f7fe ffb6 	bl	801abcc <ld_word>
 801bc60:	4603      	mov	r3, r0
 801bc62:	041b      	lsls	r3, r3, #16
 801bc64:	68fa      	ldr	r2, [r7, #12]
 801bc66:	4313      	orrs	r3, r2
 801bc68:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801bc6a:	68fb      	ldr	r3, [r7, #12]
}
 801bc6c:	4618      	mov	r0, r3
 801bc6e:	3710      	adds	r7, #16
 801bc70:	46bd      	mov	sp, r7
 801bc72:	bd80      	pop	{r7, pc}

0801bc74 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801bc74:	b580      	push	{r7, lr}
 801bc76:	b084      	sub	sp, #16
 801bc78:	af00      	add	r7, sp, #0
 801bc7a:	60f8      	str	r0, [r7, #12]
 801bc7c:	60b9      	str	r1, [r7, #8]
 801bc7e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801bc80:	68bb      	ldr	r3, [r7, #8]
 801bc82:	331a      	adds	r3, #26
 801bc84:	687a      	ldr	r2, [r7, #4]
 801bc86:	b292      	uxth	r2, r2
 801bc88:	4611      	mov	r1, r2
 801bc8a:	4618      	mov	r0, r3
 801bc8c:	f7fe ffd9 	bl	801ac42 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801bc90:	68fb      	ldr	r3, [r7, #12]
 801bc92:	781b      	ldrb	r3, [r3, #0]
 801bc94:	2b03      	cmp	r3, #3
 801bc96:	d109      	bne.n	801bcac <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801bc98:	68bb      	ldr	r3, [r7, #8]
 801bc9a:	f103 0214 	add.w	r2, r3, #20
 801bc9e:	687b      	ldr	r3, [r7, #4]
 801bca0:	0c1b      	lsrs	r3, r3, #16
 801bca2:	b29b      	uxth	r3, r3
 801bca4:	4619      	mov	r1, r3
 801bca6:	4610      	mov	r0, r2
 801bca8:	f7fe ffcb 	bl	801ac42 <st_word>
	}
}
 801bcac:	bf00      	nop
 801bcae:	3710      	adds	r7, #16
 801bcb0:	46bd      	mov	sp, r7
 801bcb2:	bd80      	pop	{r7, pc}

0801bcb4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 801bcb4:	b590      	push	{r4, r7, lr}
 801bcb6:	b087      	sub	sp, #28
 801bcb8:	af00      	add	r7, sp, #0
 801bcba:	6078      	str	r0, [r7, #4]
 801bcbc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801bcbe:	683b      	ldr	r3, [r7, #0]
 801bcc0:	331a      	adds	r3, #26
 801bcc2:	4618      	mov	r0, r3
 801bcc4:	f7fe ff82 	bl	801abcc <ld_word>
 801bcc8:	4603      	mov	r3, r0
 801bcca:	2b00      	cmp	r3, #0
 801bccc:	d001      	beq.n	801bcd2 <cmp_lfn+0x1e>
 801bcce:	2300      	movs	r3, #0
 801bcd0:	e059      	b.n	801bd86 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 801bcd2:	683b      	ldr	r3, [r7, #0]
 801bcd4:	781b      	ldrb	r3, [r3, #0]
 801bcd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801bcda:	1e5a      	subs	r2, r3, #1
 801bcdc:	4613      	mov	r3, r2
 801bcde:	005b      	lsls	r3, r3, #1
 801bce0:	4413      	add	r3, r2
 801bce2:	009b      	lsls	r3, r3, #2
 801bce4:	4413      	add	r3, r2
 801bce6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801bce8:	2301      	movs	r3, #1
 801bcea:	81fb      	strh	r3, [r7, #14]
 801bcec:	2300      	movs	r3, #0
 801bcee:	613b      	str	r3, [r7, #16]
 801bcf0:	e033      	b.n	801bd5a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801bcf2:	4a27      	ldr	r2, [pc, #156]	@ (801bd90 <cmp_lfn+0xdc>)
 801bcf4:	693b      	ldr	r3, [r7, #16]
 801bcf6:	4413      	add	r3, r2
 801bcf8:	781b      	ldrb	r3, [r3, #0]
 801bcfa:	461a      	mov	r2, r3
 801bcfc:	683b      	ldr	r3, [r7, #0]
 801bcfe:	4413      	add	r3, r2
 801bd00:	4618      	mov	r0, r3
 801bd02:	f7fe ff63 	bl	801abcc <ld_word>
 801bd06:	4603      	mov	r3, r0
 801bd08:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801bd0a:	89fb      	ldrh	r3, [r7, #14]
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	d01a      	beq.n	801bd46 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 801bd10:	697b      	ldr	r3, [r7, #20]
 801bd12:	2bfe      	cmp	r3, #254	@ 0xfe
 801bd14:	d812      	bhi.n	801bd3c <cmp_lfn+0x88>
 801bd16:	89bb      	ldrh	r3, [r7, #12]
 801bd18:	4618      	mov	r0, r3
 801bd1a:	f001 ff71 	bl	801dc00 <ff_wtoupper>
 801bd1e:	4603      	mov	r3, r0
 801bd20:	461c      	mov	r4, r3
 801bd22:	697b      	ldr	r3, [r7, #20]
 801bd24:	1c5a      	adds	r2, r3, #1
 801bd26:	617a      	str	r2, [r7, #20]
 801bd28:	005b      	lsls	r3, r3, #1
 801bd2a:	687a      	ldr	r2, [r7, #4]
 801bd2c:	4413      	add	r3, r2
 801bd2e:	881b      	ldrh	r3, [r3, #0]
 801bd30:	4618      	mov	r0, r3
 801bd32:	f001 ff65 	bl	801dc00 <ff_wtoupper>
 801bd36:	4603      	mov	r3, r0
 801bd38:	429c      	cmp	r4, r3
 801bd3a:	d001      	beq.n	801bd40 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801bd3c:	2300      	movs	r3, #0
 801bd3e:	e022      	b.n	801bd86 <cmp_lfn+0xd2>
			}
			wc = uc;
 801bd40:	89bb      	ldrh	r3, [r7, #12]
 801bd42:	81fb      	strh	r3, [r7, #14]
 801bd44:	e006      	b.n	801bd54 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801bd46:	89bb      	ldrh	r3, [r7, #12]
 801bd48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bd4c:	4293      	cmp	r3, r2
 801bd4e:	d001      	beq.n	801bd54 <cmp_lfn+0xa0>
 801bd50:	2300      	movs	r3, #0
 801bd52:	e018      	b.n	801bd86 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801bd54:	693b      	ldr	r3, [r7, #16]
 801bd56:	3301      	adds	r3, #1
 801bd58:	613b      	str	r3, [r7, #16]
 801bd5a:	693b      	ldr	r3, [r7, #16]
 801bd5c:	2b0c      	cmp	r3, #12
 801bd5e:	d9c8      	bls.n	801bcf2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801bd60:	683b      	ldr	r3, [r7, #0]
 801bd62:	781b      	ldrb	r3, [r3, #0]
 801bd64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bd68:	2b00      	cmp	r3, #0
 801bd6a:	d00b      	beq.n	801bd84 <cmp_lfn+0xd0>
 801bd6c:	89fb      	ldrh	r3, [r7, #14]
 801bd6e:	2b00      	cmp	r3, #0
 801bd70:	d008      	beq.n	801bd84 <cmp_lfn+0xd0>
 801bd72:	697b      	ldr	r3, [r7, #20]
 801bd74:	005b      	lsls	r3, r3, #1
 801bd76:	687a      	ldr	r2, [r7, #4]
 801bd78:	4413      	add	r3, r2
 801bd7a:	881b      	ldrh	r3, [r3, #0]
 801bd7c:	2b00      	cmp	r3, #0
 801bd7e:	d001      	beq.n	801bd84 <cmp_lfn+0xd0>
 801bd80:	2300      	movs	r3, #0
 801bd82:	e000      	b.n	801bd86 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 801bd84:	2301      	movs	r3, #1
}
 801bd86:	4618      	mov	r0, r3
 801bd88:	371c      	adds	r7, #28
 801bd8a:	46bd      	mov	sp, r7
 801bd8c:	bd90      	pop	{r4, r7, pc}
 801bd8e:	bf00      	nop
 801bd90:	0801e89c 	.word	0x0801e89c

0801bd94 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 801bd94:	b580      	push	{r7, lr}
 801bd96:	b086      	sub	sp, #24
 801bd98:	af00      	add	r7, sp, #0
 801bd9a:	6078      	str	r0, [r7, #4]
 801bd9c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 801bd9e:	683b      	ldr	r3, [r7, #0]
 801bda0:	331a      	adds	r3, #26
 801bda2:	4618      	mov	r0, r3
 801bda4:	f7fe ff12 	bl	801abcc <ld_word>
 801bda8:	4603      	mov	r3, r0
 801bdaa:	2b00      	cmp	r3, #0
 801bdac:	d001      	beq.n	801bdb2 <pick_lfn+0x1e>
 801bdae:	2300      	movs	r3, #0
 801bdb0:	e04d      	b.n	801be4e <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 801bdb2:	683b      	ldr	r3, [r7, #0]
 801bdb4:	781b      	ldrb	r3, [r3, #0]
 801bdb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801bdba:	1e5a      	subs	r2, r3, #1
 801bdbc:	4613      	mov	r3, r2
 801bdbe:	005b      	lsls	r3, r3, #1
 801bdc0:	4413      	add	r3, r2
 801bdc2:	009b      	lsls	r3, r3, #2
 801bdc4:	4413      	add	r3, r2
 801bdc6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801bdc8:	2301      	movs	r3, #1
 801bdca:	81fb      	strh	r3, [r7, #14]
 801bdcc:	2300      	movs	r3, #0
 801bdce:	613b      	str	r3, [r7, #16]
 801bdd0:	e028      	b.n	801be24 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801bdd2:	4a21      	ldr	r2, [pc, #132]	@ (801be58 <pick_lfn+0xc4>)
 801bdd4:	693b      	ldr	r3, [r7, #16]
 801bdd6:	4413      	add	r3, r2
 801bdd8:	781b      	ldrb	r3, [r3, #0]
 801bdda:	461a      	mov	r2, r3
 801bddc:	683b      	ldr	r3, [r7, #0]
 801bdde:	4413      	add	r3, r2
 801bde0:	4618      	mov	r0, r3
 801bde2:	f7fe fef3 	bl	801abcc <ld_word>
 801bde6:	4603      	mov	r3, r0
 801bde8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801bdea:	89fb      	ldrh	r3, [r7, #14]
 801bdec:	2b00      	cmp	r3, #0
 801bdee:	d00f      	beq.n	801be10 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 801bdf0:	697b      	ldr	r3, [r7, #20]
 801bdf2:	2bfe      	cmp	r3, #254	@ 0xfe
 801bdf4:	d901      	bls.n	801bdfa <pick_lfn+0x66>
 801bdf6:	2300      	movs	r3, #0
 801bdf8:	e029      	b.n	801be4e <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 801bdfa:	89bb      	ldrh	r3, [r7, #12]
 801bdfc:	81fb      	strh	r3, [r7, #14]
 801bdfe:	697b      	ldr	r3, [r7, #20]
 801be00:	1c5a      	adds	r2, r3, #1
 801be02:	617a      	str	r2, [r7, #20]
 801be04:	005b      	lsls	r3, r3, #1
 801be06:	687a      	ldr	r2, [r7, #4]
 801be08:	4413      	add	r3, r2
 801be0a:	89fa      	ldrh	r2, [r7, #14]
 801be0c:	801a      	strh	r2, [r3, #0]
 801be0e:	e006      	b.n	801be1e <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801be10:	89bb      	ldrh	r3, [r7, #12]
 801be12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801be16:	4293      	cmp	r3, r2
 801be18:	d001      	beq.n	801be1e <pick_lfn+0x8a>
 801be1a:	2300      	movs	r3, #0
 801be1c:	e017      	b.n	801be4e <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801be1e:	693b      	ldr	r3, [r7, #16]
 801be20:	3301      	adds	r3, #1
 801be22:	613b      	str	r3, [r7, #16]
 801be24:	693b      	ldr	r3, [r7, #16]
 801be26:	2b0c      	cmp	r3, #12
 801be28:	d9d3      	bls.n	801bdd2 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 801be2a:	683b      	ldr	r3, [r7, #0]
 801be2c:	781b      	ldrb	r3, [r3, #0]
 801be2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801be32:	2b00      	cmp	r3, #0
 801be34:	d00a      	beq.n	801be4c <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 801be36:	697b      	ldr	r3, [r7, #20]
 801be38:	2bfe      	cmp	r3, #254	@ 0xfe
 801be3a:	d901      	bls.n	801be40 <pick_lfn+0xac>
 801be3c:	2300      	movs	r3, #0
 801be3e:	e006      	b.n	801be4e <pick_lfn+0xba>
		lfnbuf[i] = 0;
 801be40:	697b      	ldr	r3, [r7, #20]
 801be42:	005b      	lsls	r3, r3, #1
 801be44:	687a      	ldr	r2, [r7, #4]
 801be46:	4413      	add	r3, r2
 801be48:	2200      	movs	r2, #0
 801be4a:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 801be4c:	2301      	movs	r3, #1
}
 801be4e:	4618      	mov	r0, r3
 801be50:	3718      	adds	r7, #24
 801be52:	46bd      	mov	sp, r7
 801be54:	bd80      	pop	{r7, pc}
 801be56:	bf00      	nop
 801be58:	0801e89c 	.word	0x0801e89c

0801be5c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 801be5c:	b580      	push	{r7, lr}
 801be5e:	b088      	sub	sp, #32
 801be60:	af00      	add	r7, sp, #0
 801be62:	60f8      	str	r0, [r7, #12]
 801be64:	60b9      	str	r1, [r7, #8]
 801be66:	4611      	mov	r1, r2
 801be68:	461a      	mov	r2, r3
 801be6a:	460b      	mov	r3, r1
 801be6c:	71fb      	strb	r3, [r7, #7]
 801be6e:	4613      	mov	r3, r2
 801be70:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801be72:	68bb      	ldr	r3, [r7, #8]
 801be74:	330d      	adds	r3, #13
 801be76:	79ba      	ldrb	r2, [r7, #6]
 801be78:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801be7a:	68bb      	ldr	r3, [r7, #8]
 801be7c:	330b      	adds	r3, #11
 801be7e:	220f      	movs	r2, #15
 801be80:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 801be82:	68bb      	ldr	r3, [r7, #8]
 801be84:	330c      	adds	r3, #12
 801be86:	2200      	movs	r2, #0
 801be88:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801be8a:	68bb      	ldr	r3, [r7, #8]
 801be8c:	331a      	adds	r3, #26
 801be8e:	2100      	movs	r1, #0
 801be90:	4618      	mov	r0, r3
 801be92:	f7fe fed6 	bl	801ac42 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 801be96:	79fb      	ldrb	r3, [r7, #7]
 801be98:	1e5a      	subs	r2, r3, #1
 801be9a:	4613      	mov	r3, r2
 801be9c:	005b      	lsls	r3, r3, #1
 801be9e:	4413      	add	r3, r2
 801bea0:	009b      	lsls	r3, r3, #2
 801bea2:	4413      	add	r3, r2
 801bea4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801bea6:	2300      	movs	r3, #0
 801bea8:	82fb      	strh	r3, [r7, #22]
 801beaa:	2300      	movs	r3, #0
 801beac:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801beae:	8afb      	ldrh	r3, [r7, #22]
 801beb0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801beb4:	4293      	cmp	r3, r2
 801beb6:	d007      	beq.n	801bec8 <put_lfn+0x6c>
 801beb8:	69fb      	ldr	r3, [r7, #28]
 801beba:	1c5a      	adds	r2, r3, #1
 801bebc:	61fa      	str	r2, [r7, #28]
 801bebe:	005b      	lsls	r3, r3, #1
 801bec0:	68fa      	ldr	r2, [r7, #12]
 801bec2:	4413      	add	r3, r2
 801bec4:	881b      	ldrh	r3, [r3, #0]
 801bec6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 801bec8:	4a17      	ldr	r2, [pc, #92]	@ (801bf28 <put_lfn+0xcc>)
 801beca:	69bb      	ldr	r3, [r7, #24]
 801becc:	4413      	add	r3, r2
 801bece:	781b      	ldrb	r3, [r3, #0]
 801bed0:	461a      	mov	r2, r3
 801bed2:	68bb      	ldr	r3, [r7, #8]
 801bed4:	4413      	add	r3, r2
 801bed6:	8afa      	ldrh	r2, [r7, #22]
 801bed8:	4611      	mov	r1, r2
 801beda:	4618      	mov	r0, r3
 801bedc:	f7fe feb1 	bl	801ac42 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801bee0:	8afb      	ldrh	r3, [r7, #22]
 801bee2:	2b00      	cmp	r3, #0
 801bee4:	d102      	bne.n	801beec <put_lfn+0x90>
 801bee6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801beea:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 801beec:	69bb      	ldr	r3, [r7, #24]
 801beee:	3301      	adds	r3, #1
 801bef0:	61bb      	str	r3, [r7, #24]
 801bef2:	69bb      	ldr	r3, [r7, #24]
 801bef4:	2b0c      	cmp	r3, #12
 801bef6:	d9da      	bls.n	801beae <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 801bef8:	8afb      	ldrh	r3, [r7, #22]
 801befa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801befe:	4293      	cmp	r3, r2
 801bf00:	d006      	beq.n	801bf10 <put_lfn+0xb4>
 801bf02:	69fb      	ldr	r3, [r7, #28]
 801bf04:	005b      	lsls	r3, r3, #1
 801bf06:	68fa      	ldr	r2, [r7, #12]
 801bf08:	4413      	add	r3, r2
 801bf0a:	881b      	ldrh	r3, [r3, #0]
 801bf0c:	2b00      	cmp	r3, #0
 801bf0e:	d103      	bne.n	801bf18 <put_lfn+0xbc>
 801bf10:	79fb      	ldrb	r3, [r7, #7]
 801bf12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bf16:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 801bf18:	68bb      	ldr	r3, [r7, #8]
 801bf1a:	79fa      	ldrb	r2, [r7, #7]
 801bf1c:	701a      	strb	r2, [r3, #0]
}
 801bf1e:	bf00      	nop
 801bf20:	3720      	adds	r7, #32
 801bf22:	46bd      	mov	sp, r7
 801bf24:	bd80      	pop	{r7, pc}
 801bf26:	bf00      	nop
 801bf28:	0801e89c 	.word	0x0801e89c

0801bf2c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 801bf2c:	b580      	push	{r7, lr}
 801bf2e:	b08c      	sub	sp, #48	@ 0x30
 801bf30:	af00      	add	r7, sp, #0
 801bf32:	60f8      	str	r0, [r7, #12]
 801bf34:	60b9      	str	r1, [r7, #8]
 801bf36:	607a      	str	r2, [r7, #4]
 801bf38:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801bf3a:	220b      	movs	r2, #11
 801bf3c:	68b9      	ldr	r1, [r7, #8]
 801bf3e:	68f8      	ldr	r0, [r7, #12]
 801bf40:	f7fe fec6 	bl	801acd0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 801bf44:	683b      	ldr	r3, [r7, #0]
 801bf46:	2b05      	cmp	r3, #5
 801bf48:	d929      	bls.n	801bf9e <gen_numname+0x72>
		sr = seq;
 801bf4a:	683b      	ldr	r3, [r7, #0]
 801bf4c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801bf4e:	e020      	b.n	801bf92 <gen_numname+0x66>
			wc = *lfn++;
 801bf50:	687b      	ldr	r3, [r7, #4]
 801bf52:	1c9a      	adds	r2, r3, #2
 801bf54:	607a      	str	r2, [r7, #4]
 801bf56:	881b      	ldrh	r3, [r3, #0]
 801bf58:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 801bf5a:	2300      	movs	r3, #0
 801bf5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801bf5e:	e015      	b.n	801bf8c <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 801bf60:	69fb      	ldr	r3, [r7, #28]
 801bf62:	005a      	lsls	r2, r3, #1
 801bf64:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bf66:	f003 0301 	and.w	r3, r3, #1
 801bf6a:	4413      	add	r3, r2
 801bf6c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801bf6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bf70:	085b      	lsrs	r3, r3, #1
 801bf72:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 801bf74:	69fb      	ldr	r3, [r7, #28]
 801bf76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	d003      	beq.n	801bf86 <gen_numname+0x5a>
 801bf7e:	69fa      	ldr	r2, [r7, #28]
 801bf80:	4b30      	ldr	r3, [pc, #192]	@ (801c044 <gen_numname+0x118>)
 801bf82:	4053      	eors	r3, r2
 801bf84:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 801bf86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf88:	3301      	adds	r3, #1
 801bf8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801bf8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf8e:	2b0f      	cmp	r3, #15
 801bf90:	d9e6      	bls.n	801bf60 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 801bf92:	687b      	ldr	r3, [r7, #4]
 801bf94:	881b      	ldrh	r3, [r3, #0]
 801bf96:	2b00      	cmp	r3, #0
 801bf98:	d1da      	bne.n	801bf50 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 801bf9a:	69fb      	ldr	r3, [r7, #28]
 801bf9c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 801bf9e:	2307      	movs	r3, #7
 801bfa0:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801bfa2:	683b      	ldr	r3, [r7, #0]
 801bfa4:	b2db      	uxtb	r3, r3
 801bfa6:	f003 030f 	and.w	r3, r3, #15
 801bfaa:	b2db      	uxtb	r3, r3
 801bfac:	3330      	adds	r3, #48	@ 0x30
 801bfae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 801bfb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801bfb6:	2b39      	cmp	r3, #57	@ 0x39
 801bfb8:	d904      	bls.n	801bfc4 <gen_numname+0x98>
 801bfba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801bfbe:	3307      	adds	r3, #7
 801bfc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 801bfc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfc6:	1e5a      	subs	r2, r3, #1
 801bfc8:	62ba      	str	r2, [r7, #40]	@ 0x28
 801bfca:	3330      	adds	r3, #48	@ 0x30
 801bfcc:	443b      	add	r3, r7
 801bfce:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801bfd2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801bfd6:	683b      	ldr	r3, [r7, #0]
 801bfd8:	091b      	lsrs	r3, r3, #4
 801bfda:	603b      	str	r3, [r7, #0]
	} while (seq);
 801bfdc:	683b      	ldr	r3, [r7, #0]
 801bfde:	2b00      	cmp	r3, #0
 801bfe0:	d1df      	bne.n	801bfa2 <gen_numname+0x76>
	ns[i] = '~';
 801bfe2:	f107 0214 	add.w	r2, r7, #20
 801bfe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfe8:	4413      	add	r3, r2
 801bfea:	227e      	movs	r2, #126	@ 0x7e
 801bfec:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 801bfee:	2300      	movs	r3, #0
 801bff0:	627b      	str	r3, [r7, #36]	@ 0x24
 801bff2:	e002      	b.n	801bffa <gen_numname+0xce>
 801bff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bff6:	3301      	adds	r3, #1
 801bff8:	627b      	str	r3, [r7, #36]	@ 0x24
 801bffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801bffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bffe:	429a      	cmp	r2, r3
 801c000:	d205      	bcs.n	801c00e <gen_numname+0xe2>
 801c002:	68fa      	ldr	r2, [r7, #12]
 801c004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c006:	4413      	add	r3, r2
 801c008:	781b      	ldrb	r3, [r3, #0]
 801c00a:	2b20      	cmp	r3, #32
 801c00c:	d1f2      	bne.n	801bff4 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 801c00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c010:	2b07      	cmp	r3, #7
 801c012:	d807      	bhi.n	801c024 <gen_numname+0xf8>
 801c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c016:	1c5a      	adds	r2, r3, #1
 801c018:	62ba      	str	r2, [r7, #40]	@ 0x28
 801c01a:	3330      	adds	r3, #48	@ 0x30
 801c01c:	443b      	add	r3, r7
 801c01e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801c022:	e000      	b.n	801c026 <gen_numname+0xfa>
 801c024:	2120      	movs	r1, #32
 801c026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c028:	1c5a      	adds	r2, r3, #1
 801c02a:	627a      	str	r2, [r7, #36]	@ 0x24
 801c02c:	68fa      	ldr	r2, [r7, #12]
 801c02e:	4413      	add	r3, r2
 801c030:	460a      	mov	r2, r1
 801c032:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 801c034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c036:	2b07      	cmp	r3, #7
 801c038:	d9e9      	bls.n	801c00e <gen_numname+0xe2>
}
 801c03a:	bf00      	nop
 801c03c:	bf00      	nop
 801c03e:	3730      	adds	r7, #48	@ 0x30
 801c040:	46bd      	mov	sp, r7
 801c042:	bd80      	pop	{r7, pc}
 801c044:	00011021 	.word	0x00011021

0801c048 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 801c048:	b480      	push	{r7}
 801c04a:	b085      	sub	sp, #20
 801c04c:	af00      	add	r7, sp, #0
 801c04e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 801c050:	2300      	movs	r3, #0
 801c052:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 801c054:	230b      	movs	r3, #11
 801c056:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 801c058:	7bfb      	ldrb	r3, [r7, #15]
 801c05a:	b2da      	uxtb	r2, r3
 801c05c:	0852      	lsrs	r2, r2, #1
 801c05e:	01db      	lsls	r3, r3, #7
 801c060:	4313      	orrs	r3, r2
 801c062:	b2da      	uxtb	r2, r3
 801c064:	687b      	ldr	r3, [r7, #4]
 801c066:	1c59      	adds	r1, r3, #1
 801c068:	6079      	str	r1, [r7, #4]
 801c06a:	781b      	ldrb	r3, [r3, #0]
 801c06c:	4413      	add	r3, r2
 801c06e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 801c070:	68bb      	ldr	r3, [r7, #8]
 801c072:	3b01      	subs	r3, #1
 801c074:	60bb      	str	r3, [r7, #8]
 801c076:	68bb      	ldr	r3, [r7, #8]
 801c078:	2b00      	cmp	r3, #0
 801c07a:	d1ed      	bne.n	801c058 <sum_sfn+0x10>
	return sum;
 801c07c:	7bfb      	ldrb	r3, [r7, #15]
}
 801c07e:	4618      	mov	r0, r3
 801c080:	3714      	adds	r7, #20
 801c082:	46bd      	mov	sp, r7
 801c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c088:	4770      	bx	lr

0801c08a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 801c08a:	b580      	push	{r7, lr}
 801c08c:	b086      	sub	sp, #24
 801c08e:	af00      	add	r7, sp, #0
 801c090:	6078      	str	r0, [r7, #4]
 801c092:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 801c094:	2304      	movs	r3, #4
 801c096:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801c098:	687b      	ldr	r3, [r7, #4]
 801c09a:	681b      	ldr	r3, [r3, #0]
 801c09c:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 801c09e:	23ff      	movs	r3, #255	@ 0xff
 801c0a0:	757b      	strb	r3, [r7, #21]
 801c0a2:	23ff      	movs	r3, #255	@ 0xff
 801c0a4:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 801c0a6:	e081      	b.n	801c1ac <dir_read+0x122>
		res = move_window(fs, dp->sect);
 801c0a8:	687b      	ldr	r3, [r7, #4]
 801c0aa:	69db      	ldr	r3, [r3, #28]
 801c0ac:	4619      	mov	r1, r3
 801c0ae:	6938      	ldr	r0, [r7, #16]
 801c0b0:	f7ff f83c 	bl	801b12c <move_window>
 801c0b4:	4603      	mov	r3, r0
 801c0b6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801c0b8:	7dfb      	ldrb	r3, [r7, #23]
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	d17c      	bne.n	801c1b8 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 801c0be:	687b      	ldr	r3, [r7, #4]
 801c0c0:	6a1b      	ldr	r3, [r3, #32]
 801c0c2:	781b      	ldrb	r3, [r3, #0]
 801c0c4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 801c0c6:	7dbb      	ldrb	r3, [r7, #22]
 801c0c8:	2b00      	cmp	r3, #0
 801c0ca:	d102      	bne.n	801c0d2 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 801c0cc:	2304      	movs	r3, #4
 801c0ce:	75fb      	strb	r3, [r7, #23]
 801c0d0:	e077      	b.n	801c1c2 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801c0d2:	687b      	ldr	r3, [r7, #4]
 801c0d4:	6a1b      	ldr	r3, [r3, #32]
 801c0d6:	330b      	adds	r3, #11
 801c0d8:	781b      	ldrb	r3, [r3, #0]
 801c0da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801c0de:	73fb      	strb	r3, [r7, #15]
 801c0e0:	687b      	ldr	r3, [r7, #4]
 801c0e2:	7bfa      	ldrb	r2, [r7, #15]
 801c0e4:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 801c0e6:	7dbb      	ldrb	r3, [r7, #22]
 801c0e8:	2be5      	cmp	r3, #229	@ 0xe5
 801c0ea:	d00e      	beq.n	801c10a <dir_read+0x80>
 801c0ec:	7dbb      	ldrb	r3, [r7, #22]
 801c0ee:	2b2e      	cmp	r3, #46	@ 0x2e
 801c0f0:	d00b      	beq.n	801c10a <dir_read+0x80>
 801c0f2:	7bfb      	ldrb	r3, [r7, #15]
 801c0f4:	f023 0320 	bic.w	r3, r3, #32
 801c0f8:	2b08      	cmp	r3, #8
 801c0fa:	bf0c      	ite	eq
 801c0fc:	2301      	moveq	r3, #1
 801c0fe:	2300      	movne	r3, #0
 801c100:	b2db      	uxtb	r3, r3
 801c102:	461a      	mov	r2, r3
 801c104:	683b      	ldr	r3, [r7, #0]
 801c106:	4293      	cmp	r3, r2
 801c108:	d002      	beq.n	801c110 <dir_read+0x86>
				ord = 0xFF;
 801c10a:	23ff      	movs	r3, #255	@ 0xff
 801c10c:	757b      	strb	r3, [r7, #21]
 801c10e:	e044      	b.n	801c19a <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 801c110:	7bfb      	ldrb	r3, [r7, #15]
 801c112:	2b0f      	cmp	r3, #15
 801c114:	d12f      	bne.n	801c176 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 801c116:	7dbb      	ldrb	r3, [r7, #22]
 801c118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d00d      	beq.n	801c13c <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	6a1b      	ldr	r3, [r3, #32]
 801c124:	7b5b      	ldrb	r3, [r3, #13]
 801c126:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 801c128:	7dbb      	ldrb	r3, [r7, #22]
 801c12a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801c12e:	75bb      	strb	r3, [r7, #22]
 801c130:	7dbb      	ldrb	r3, [r7, #22]
 801c132:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 801c134:	687b      	ldr	r3, [r7, #4]
 801c136:	695a      	ldr	r2, [r3, #20]
 801c138:	687b      	ldr	r3, [r7, #4]
 801c13a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 801c13c:	7dba      	ldrb	r2, [r7, #22]
 801c13e:	7d7b      	ldrb	r3, [r7, #21]
 801c140:	429a      	cmp	r2, r3
 801c142:	d115      	bne.n	801c170 <dir_read+0xe6>
 801c144:	687b      	ldr	r3, [r7, #4]
 801c146:	6a1b      	ldr	r3, [r3, #32]
 801c148:	330d      	adds	r3, #13
 801c14a:	781b      	ldrb	r3, [r3, #0]
 801c14c:	7d3a      	ldrb	r2, [r7, #20]
 801c14e:	429a      	cmp	r2, r3
 801c150:	d10e      	bne.n	801c170 <dir_read+0xe6>
 801c152:	693b      	ldr	r3, [r7, #16]
 801c154:	691a      	ldr	r2, [r3, #16]
 801c156:	687b      	ldr	r3, [r7, #4]
 801c158:	6a1b      	ldr	r3, [r3, #32]
 801c15a:	4619      	mov	r1, r3
 801c15c:	4610      	mov	r0, r2
 801c15e:	f7ff fe19 	bl	801bd94 <pick_lfn>
 801c162:	4603      	mov	r3, r0
 801c164:	2b00      	cmp	r3, #0
 801c166:	d003      	beq.n	801c170 <dir_read+0xe6>
 801c168:	7d7b      	ldrb	r3, [r7, #21]
 801c16a:	3b01      	subs	r3, #1
 801c16c:	b2db      	uxtb	r3, r3
 801c16e:	e000      	b.n	801c172 <dir_read+0xe8>
 801c170:	23ff      	movs	r3, #255	@ 0xff
 801c172:	757b      	strb	r3, [r7, #21]
 801c174:	e011      	b.n	801c19a <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 801c176:	7d7b      	ldrb	r3, [r7, #21]
 801c178:	2b00      	cmp	r3, #0
 801c17a:	d109      	bne.n	801c190 <dir_read+0x106>
 801c17c:	687b      	ldr	r3, [r7, #4]
 801c17e:	6a1b      	ldr	r3, [r3, #32]
 801c180:	4618      	mov	r0, r3
 801c182:	f7ff ff61 	bl	801c048 <sum_sfn>
 801c186:	4603      	mov	r3, r0
 801c188:	461a      	mov	r2, r3
 801c18a:	7d3b      	ldrb	r3, [r7, #20]
 801c18c:	4293      	cmp	r3, r2
 801c18e:	d015      	beq.n	801c1bc <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 801c190:	687b      	ldr	r3, [r7, #4]
 801c192:	f04f 32ff 	mov.w	r2, #4294967295
 801c196:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 801c198:	e010      	b.n	801c1bc <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801c19a:	2100      	movs	r1, #0
 801c19c:	6878      	ldr	r0, [r7, #4]
 801c19e:	f7ff fc2d 	bl	801b9fc <dir_next>
 801c1a2:	4603      	mov	r3, r0
 801c1a4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801c1a6:	7dfb      	ldrb	r3, [r7, #23]
 801c1a8:	2b00      	cmp	r3, #0
 801c1aa:	d109      	bne.n	801c1c0 <dir_read+0x136>
	while (dp->sect) {
 801c1ac:	687b      	ldr	r3, [r7, #4]
 801c1ae:	69db      	ldr	r3, [r3, #28]
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	f47f af79 	bne.w	801c0a8 <dir_read+0x1e>
 801c1b6:	e004      	b.n	801c1c2 <dir_read+0x138>
		if (res != FR_OK) break;
 801c1b8:	bf00      	nop
 801c1ba:	e002      	b.n	801c1c2 <dir_read+0x138>
					break;
 801c1bc:	bf00      	nop
 801c1be:	e000      	b.n	801c1c2 <dir_read+0x138>
		if (res != FR_OK) break;
 801c1c0:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 801c1c2:	7dfb      	ldrb	r3, [r7, #23]
 801c1c4:	2b00      	cmp	r3, #0
 801c1c6:	d002      	beq.n	801c1ce <dir_read+0x144>
 801c1c8:	687b      	ldr	r3, [r7, #4]
 801c1ca:	2200      	movs	r2, #0
 801c1cc:	61da      	str	r2, [r3, #28]
	return res;
 801c1ce:	7dfb      	ldrb	r3, [r7, #23]
}
 801c1d0:	4618      	mov	r0, r3
 801c1d2:	3718      	adds	r7, #24
 801c1d4:	46bd      	mov	sp, r7
 801c1d6:	bd80      	pop	{r7, pc}

0801c1d8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801c1d8:	b580      	push	{r7, lr}
 801c1da:	b086      	sub	sp, #24
 801c1dc:	af00      	add	r7, sp, #0
 801c1de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801c1e0:	687b      	ldr	r3, [r7, #4]
 801c1e2:	681b      	ldr	r3, [r3, #0]
 801c1e4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801c1e6:	2100      	movs	r1, #0
 801c1e8:	6878      	ldr	r0, [r7, #4]
 801c1ea:	f7ff fb7e 	bl	801b8ea <dir_sdi>
 801c1ee:	4603      	mov	r3, r0
 801c1f0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801c1f2:	7dfb      	ldrb	r3, [r7, #23]
 801c1f4:	2b00      	cmp	r3, #0
 801c1f6:	d001      	beq.n	801c1fc <dir_find+0x24>
 801c1f8:	7dfb      	ldrb	r3, [r7, #23]
 801c1fa:	e0a9      	b.n	801c350 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801c1fc:	23ff      	movs	r3, #255	@ 0xff
 801c1fe:	753b      	strb	r3, [r7, #20]
 801c200:	7d3b      	ldrb	r3, [r7, #20]
 801c202:	757b      	strb	r3, [r7, #21]
 801c204:	687b      	ldr	r3, [r7, #4]
 801c206:	f04f 32ff 	mov.w	r2, #4294967295
 801c20a:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801c20c:	687b      	ldr	r3, [r7, #4]
 801c20e:	69db      	ldr	r3, [r3, #28]
 801c210:	4619      	mov	r1, r3
 801c212:	6938      	ldr	r0, [r7, #16]
 801c214:	f7fe ff8a 	bl	801b12c <move_window>
 801c218:	4603      	mov	r3, r0
 801c21a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801c21c:	7dfb      	ldrb	r3, [r7, #23]
 801c21e:	2b00      	cmp	r3, #0
 801c220:	f040 8090 	bne.w	801c344 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 801c224:	687b      	ldr	r3, [r7, #4]
 801c226:	6a1b      	ldr	r3, [r3, #32]
 801c228:	781b      	ldrb	r3, [r3, #0]
 801c22a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801c22c:	7dbb      	ldrb	r3, [r7, #22]
 801c22e:	2b00      	cmp	r3, #0
 801c230:	d102      	bne.n	801c238 <dir_find+0x60>
 801c232:	2304      	movs	r3, #4
 801c234:	75fb      	strb	r3, [r7, #23]
 801c236:	e08a      	b.n	801c34e <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801c238:	687b      	ldr	r3, [r7, #4]
 801c23a:	6a1b      	ldr	r3, [r3, #32]
 801c23c:	330b      	adds	r3, #11
 801c23e:	781b      	ldrb	r3, [r3, #0]
 801c240:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801c244:	73fb      	strb	r3, [r7, #15]
 801c246:	687b      	ldr	r3, [r7, #4]
 801c248:	7bfa      	ldrb	r2, [r7, #15]
 801c24a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801c24c:	7dbb      	ldrb	r3, [r7, #22]
 801c24e:	2be5      	cmp	r3, #229	@ 0xe5
 801c250:	d007      	beq.n	801c262 <dir_find+0x8a>
 801c252:	7bfb      	ldrb	r3, [r7, #15]
 801c254:	f003 0308 	and.w	r3, r3, #8
 801c258:	2b00      	cmp	r3, #0
 801c25a:	d009      	beq.n	801c270 <dir_find+0x98>
 801c25c:	7bfb      	ldrb	r3, [r7, #15]
 801c25e:	2b0f      	cmp	r3, #15
 801c260:	d006      	beq.n	801c270 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801c262:	23ff      	movs	r3, #255	@ 0xff
 801c264:	757b      	strb	r3, [r7, #21]
 801c266:	687b      	ldr	r3, [r7, #4]
 801c268:	f04f 32ff 	mov.w	r2, #4294967295
 801c26c:	631a      	str	r2, [r3, #48]	@ 0x30
 801c26e:	e05e      	b.n	801c32e <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 801c270:	7bfb      	ldrb	r3, [r7, #15]
 801c272:	2b0f      	cmp	r3, #15
 801c274:	d136      	bne.n	801c2e4 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 801c276:	687b      	ldr	r3, [r7, #4]
 801c278:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801c27c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c280:	2b00      	cmp	r3, #0
 801c282:	d154      	bne.n	801c32e <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 801c284:	7dbb      	ldrb	r3, [r7, #22]
 801c286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c28a:	2b00      	cmp	r3, #0
 801c28c:	d00d      	beq.n	801c2aa <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 801c28e:	687b      	ldr	r3, [r7, #4]
 801c290:	6a1b      	ldr	r3, [r3, #32]
 801c292:	7b5b      	ldrb	r3, [r3, #13]
 801c294:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 801c296:	7dbb      	ldrb	r3, [r7, #22]
 801c298:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801c29c:	75bb      	strb	r3, [r7, #22]
 801c29e:	7dbb      	ldrb	r3, [r7, #22]
 801c2a0:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 801c2a2:	687b      	ldr	r3, [r7, #4]
 801c2a4:	695a      	ldr	r2, [r3, #20]
 801c2a6:	687b      	ldr	r3, [r7, #4]
 801c2a8:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 801c2aa:	7dba      	ldrb	r2, [r7, #22]
 801c2ac:	7d7b      	ldrb	r3, [r7, #21]
 801c2ae:	429a      	cmp	r2, r3
 801c2b0:	d115      	bne.n	801c2de <dir_find+0x106>
 801c2b2:	687b      	ldr	r3, [r7, #4]
 801c2b4:	6a1b      	ldr	r3, [r3, #32]
 801c2b6:	330d      	adds	r3, #13
 801c2b8:	781b      	ldrb	r3, [r3, #0]
 801c2ba:	7d3a      	ldrb	r2, [r7, #20]
 801c2bc:	429a      	cmp	r2, r3
 801c2be:	d10e      	bne.n	801c2de <dir_find+0x106>
 801c2c0:	693b      	ldr	r3, [r7, #16]
 801c2c2:	691a      	ldr	r2, [r3, #16]
 801c2c4:	687b      	ldr	r3, [r7, #4]
 801c2c6:	6a1b      	ldr	r3, [r3, #32]
 801c2c8:	4619      	mov	r1, r3
 801c2ca:	4610      	mov	r0, r2
 801c2cc:	f7ff fcf2 	bl	801bcb4 <cmp_lfn>
 801c2d0:	4603      	mov	r3, r0
 801c2d2:	2b00      	cmp	r3, #0
 801c2d4:	d003      	beq.n	801c2de <dir_find+0x106>
 801c2d6:	7d7b      	ldrb	r3, [r7, #21]
 801c2d8:	3b01      	subs	r3, #1
 801c2da:	b2db      	uxtb	r3, r3
 801c2dc:	e000      	b.n	801c2e0 <dir_find+0x108>
 801c2de:	23ff      	movs	r3, #255	@ 0xff
 801c2e0:	757b      	strb	r3, [r7, #21]
 801c2e2:	e024      	b.n	801c32e <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801c2e4:	7d7b      	ldrb	r3, [r7, #21]
 801c2e6:	2b00      	cmp	r3, #0
 801c2e8:	d109      	bne.n	801c2fe <dir_find+0x126>
 801c2ea:	687b      	ldr	r3, [r7, #4]
 801c2ec:	6a1b      	ldr	r3, [r3, #32]
 801c2ee:	4618      	mov	r0, r3
 801c2f0:	f7ff feaa 	bl	801c048 <sum_sfn>
 801c2f4:	4603      	mov	r3, r0
 801c2f6:	461a      	mov	r2, r3
 801c2f8:	7d3b      	ldrb	r3, [r7, #20]
 801c2fa:	4293      	cmp	r3, r2
 801c2fc:	d024      	beq.n	801c348 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801c2fe:	687b      	ldr	r3, [r7, #4]
 801c300:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801c304:	f003 0301 	and.w	r3, r3, #1
 801c308:	2b00      	cmp	r3, #0
 801c30a:	d10a      	bne.n	801c322 <dir_find+0x14a>
 801c30c:	687b      	ldr	r3, [r7, #4]
 801c30e:	6a18      	ldr	r0, [r3, #32]
 801c310:	687b      	ldr	r3, [r7, #4]
 801c312:	3324      	adds	r3, #36	@ 0x24
 801c314:	220b      	movs	r2, #11
 801c316:	4619      	mov	r1, r3
 801c318:	f7fe fd16 	bl	801ad48 <mem_cmp>
 801c31c:	4603      	mov	r3, r0
 801c31e:	2b00      	cmp	r3, #0
 801c320:	d014      	beq.n	801c34c <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801c322:	23ff      	movs	r3, #255	@ 0xff
 801c324:	757b      	strb	r3, [r7, #21]
 801c326:	687b      	ldr	r3, [r7, #4]
 801c328:	f04f 32ff 	mov.w	r2, #4294967295
 801c32c:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801c32e:	2100      	movs	r1, #0
 801c330:	6878      	ldr	r0, [r7, #4]
 801c332:	f7ff fb63 	bl	801b9fc <dir_next>
 801c336:	4603      	mov	r3, r0
 801c338:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801c33a:	7dfb      	ldrb	r3, [r7, #23]
 801c33c:	2b00      	cmp	r3, #0
 801c33e:	f43f af65 	beq.w	801c20c <dir_find+0x34>
 801c342:	e004      	b.n	801c34e <dir_find+0x176>
		if (res != FR_OK) break;
 801c344:	bf00      	nop
 801c346:	e002      	b.n	801c34e <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801c348:	bf00      	nop
 801c34a:	e000      	b.n	801c34e <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801c34c:	bf00      	nop

	return res;
 801c34e:	7dfb      	ldrb	r3, [r7, #23]
}
 801c350:	4618      	mov	r0, r3
 801c352:	3718      	adds	r7, #24
 801c354:	46bd      	mov	sp, r7
 801c356:	bd80      	pop	{r7, pc}

0801c358 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801c358:	b580      	push	{r7, lr}
 801c35a:	b08c      	sub	sp, #48	@ 0x30
 801c35c:	af00      	add	r7, sp, #0
 801c35e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801c360:	687b      	ldr	r3, [r7, #4]
 801c362:	681b      	ldr	r3, [r3, #0]
 801c364:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801c366:	687b      	ldr	r3, [r7, #4]
 801c368:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801c36c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 801c370:	2b00      	cmp	r3, #0
 801c372:	d001      	beq.n	801c378 <dir_register+0x20>
 801c374:	2306      	movs	r3, #6
 801c376:	e0e0      	b.n	801c53a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801c378:	2300      	movs	r3, #0
 801c37a:	627b      	str	r3, [r7, #36]	@ 0x24
 801c37c:	e002      	b.n	801c384 <dir_register+0x2c>
 801c37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c380:	3301      	adds	r3, #1
 801c382:	627b      	str	r3, [r7, #36]	@ 0x24
 801c384:	69fb      	ldr	r3, [r7, #28]
 801c386:	691a      	ldr	r2, [r3, #16]
 801c388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c38a:	005b      	lsls	r3, r3, #1
 801c38c:	4413      	add	r3, r2
 801c38e:	881b      	ldrh	r3, [r3, #0]
 801c390:	2b00      	cmp	r3, #0
 801c392:	d1f4      	bne.n	801c37e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 801c394:	687b      	ldr	r3, [r7, #4]
 801c396:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 801c39a:	f107 030c 	add.w	r3, r7, #12
 801c39e:	220c      	movs	r2, #12
 801c3a0:	4618      	mov	r0, r3
 801c3a2:	f7fe fc95 	bl	801acd0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 801c3a6:	7dfb      	ldrb	r3, [r7, #23]
 801c3a8:	f003 0301 	and.w	r3, r3, #1
 801c3ac:	2b00      	cmp	r3, #0
 801c3ae:	d032      	beq.n	801c416 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 801c3b0:	687b      	ldr	r3, [r7, #4]
 801c3b2:	2240      	movs	r2, #64	@ 0x40
 801c3b4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 801c3b8:	2301      	movs	r3, #1
 801c3ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c3bc:	e016      	b.n	801c3ec <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801c3be:	687b      	ldr	r3, [r7, #4]
 801c3c0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 801c3c4:	69fb      	ldr	r3, [r7, #28]
 801c3c6:	691a      	ldr	r2, [r3, #16]
 801c3c8:	f107 010c 	add.w	r1, r7, #12
 801c3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3ce:	f7ff fdad 	bl	801bf2c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 801c3d2:	6878      	ldr	r0, [r7, #4]
 801c3d4:	f7ff ff00 	bl	801c1d8 <dir_find>
 801c3d8:	4603      	mov	r3, r0
 801c3da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 801c3de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c3e2:	2b00      	cmp	r3, #0
 801c3e4:	d106      	bne.n	801c3f4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801c3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3e8:	3301      	adds	r3, #1
 801c3ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c3ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3ee:	2b63      	cmp	r3, #99	@ 0x63
 801c3f0:	d9e5      	bls.n	801c3be <dir_register+0x66>
 801c3f2:	e000      	b.n	801c3f6 <dir_register+0x9e>
			if (res != FR_OK) break;
 801c3f4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801c3f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c3f8:	2b64      	cmp	r3, #100	@ 0x64
 801c3fa:	d101      	bne.n	801c400 <dir_register+0xa8>
 801c3fc:	2307      	movs	r3, #7
 801c3fe:	e09c      	b.n	801c53a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801c400:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c404:	2b04      	cmp	r3, #4
 801c406:	d002      	beq.n	801c40e <dir_register+0xb6>
 801c408:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c40c:	e095      	b.n	801c53a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801c40e:	7dfa      	ldrb	r2, [r7, #23]
 801c410:	687b      	ldr	r3, [r7, #4]
 801c412:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801c416:	7dfb      	ldrb	r3, [r7, #23]
 801c418:	f003 0302 	and.w	r3, r3, #2
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	d007      	beq.n	801c430 <dir_register+0xd8>
 801c420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c422:	330c      	adds	r3, #12
 801c424:	4a47      	ldr	r2, [pc, #284]	@ (801c544 <dir_register+0x1ec>)
 801c426:	fba2 2303 	umull	r2, r3, r2, r3
 801c42a:	089b      	lsrs	r3, r3, #2
 801c42c:	3301      	adds	r3, #1
 801c42e:	e000      	b.n	801c432 <dir_register+0xda>
 801c430:	2301      	movs	r3, #1
 801c432:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 801c434:	6a39      	ldr	r1, [r7, #32]
 801c436:	6878      	ldr	r0, [r7, #4]
 801c438:	f7ff fbb6 	bl	801bba8 <dir_alloc>
 801c43c:	4603      	mov	r3, r0
 801c43e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801c442:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c446:	2b00      	cmp	r3, #0
 801c448:	d148      	bne.n	801c4dc <dir_register+0x184>
 801c44a:	6a3b      	ldr	r3, [r7, #32]
 801c44c:	3b01      	subs	r3, #1
 801c44e:	623b      	str	r3, [r7, #32]
 801c450:	6a3b      	ldr	r3, [r7, #32]
 801c452:	2b00      	cmp	r3, #0
 801c454:	d042      	beq.n	801c4dc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801c456:	687b      	ldr	r3, [r7, #4]
 801c458:	695a      	ldr	r2, [r3, #20]
 801c45a:	6a3b      	ldr	r3, [r7, #32]
 801c45c:	015b      	lsls	r3, r3, #5
 801c45e:	1ad3      	subs	r3, r2, r3
 801c460:	4619      	mov	r1, r3
 801c462:	6878      	ldr	r0, [r7, #4]
 801c464:	f7ff fa41 	bl	801b8ea <dir_sdi>
 801c468:	4603      	mov	r3, r0
 801c46a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801c46e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c472:	2b00      	cmp	r3, #0
 801c474:	d132      	bne.n	801c4dc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801c476:	687b      	ldr	r3, [r7, #4]
 801c478:	3324      	adds	r3, #36	@ 0x24
 801c47a:	4618      	mov	r0, r3
 801c47c:	f7ff fde4 	bl	801c048 <sum_sfn>
 801c480:	4603      	mov	r3, r0
 801c482:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 801c484:	687b      	ldr	r3, [r7, #4]
 801c486:	69db      	ldr	r3, [r3, #28]
 801c488:	4619      	mov	r1, r3
 801c48a:	69f8      	ldr	r0, [r7, #28]
 801c48c:	f7fe fe4e 	bl	801b12c <move_window>
 801c490:	4603      	mov	r3, r0
 801c492:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 801c496:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c49a:	2b00      	cmp	r3, #0
 801c49c:	d11d      	bne.n	801c4da <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801c49e:	69fb      	ldr	r3, [r7, #28]
 801c4a0:	6918      	ldr	r0, [r3, #16]
 801c4a2:	687b      	ldr	r3, [r7, #4]
 801c4a4:	6a19      	ldr	r1, [r3, #32]
 801c4a6:	6a3b      	ldr	r3, [r7, #32]
 801c4a8:	b2da      	uxtb	r2, r3
 801c4aa:	7efb      	ldrb	r3, [r7, #27]
 801c4ac:	f7ff fcd6 	bl	801be5c <put_lfn>
				fs->wflag = 1;
 801c4b0:	69fb      	ldr	r3, [r7, #28]
 801c4b2:	2201      	movs	r2, #1
 801c4b4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801c4b6:	2100      	movs	r1, #0
 801c4b8:	6878      	ldr	r0, [r7, #4]
 801c4ba:	f7ff fa9f 	bl	801b9fc <dir_next>
 801c4be:	4603      	mov	r3, r0
 801c4c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 801c4c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c4c8:	2b00      	cmp	r3, #0
 801c4ca:	d107      	bne.n	801c4dc <dir_register+0x184>
 801c4cc:	6a3b      	ldr	r3, [r7, #32]
 801c4ce:	3b01      	subs	r3, #1
 801c4d0:	623b      	str	r3, [r7, #32]
 801c4d2:	6a3b      	ldr	r3, [r7, #32]
 801c4d4:	2b00      	cmp	r3, #0
 801c4d6:	d1d5      	bne.n	801c484 <dir_register+0x12c>
 801c4d8:	e000      	b.n	801c4dc <dir_register+0x184>
				if (res != FR_OK) break;
 801c4da:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801c4dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c4e0:	2b00      	cmp	r3, #0
 801c4e2:	d128      	bne.n	801c536 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 801c4e4:	687b      	ldr	r3, [r7, #4]
 801c4e6:	69db      	ldr	r3, [r3, #28]
 801c4e8:	4619      	mov	r1, r3
 801c4ea:	69f8      	ldr	r0, [r7, #28]
 801c4ec:	f7fe fe1e 	bl	801b12c <move_window>
 801c4f0:	4603      	mov	r3, r0
 801c4f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801c4f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c4fa:	2b00      	cmp	r3, #0
 801c4fc:	d11b      	bne.n	801c536 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	6a1b      	ldr	r3, [r3, #32]
 801c502:	2220      	movs	r2, #32
 801c504:	2100      	movs	r1, #0
 801c506:	4618      	mov	r0, r3
 801c508:	f7fe fc03 	bl	801ad12 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801c50c:	687b      	ldr	r3, [r7, #4]
 801c50e:	6a18      	ldr	r0, [r3, #32]
 801c510:	687b      	ldr	r3, [r7, #4]
 801c512:	3324      	adds	r3, #36	@ 0x24
 801c514:	220b      	movs	r2, #11
 801c516:	4619      	mov	r1, r3
 801c518:	f7fe fbda 	bl	801acd0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801c51c:	687b      	ldr	r3, [r7, #4]
 801c51e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 801c522:	687b      	ldr	r3, [r7, #4]
 801c524:	6a1b      	ldr	r3, [r3, #32]
 801c526:	330c      	adds	r3, #12
 801c528:	f002 0218 	and.w	r2, r2, #24
 801c52c:	b2d2      	uxtb	r2, r2
 801c52e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 801c530:	69fb      	ldr	r3, [r7, #28]
 801c532:	2201      	movs	r2, #1
 801c534:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801c536:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801c53a:	4618      	mov	r0, r3
 801c53c:	3730      	adds	r7, #48	@ 0x30
 801c53e:	46bd      	mov	sp, r7
 801c540:	bd80      	pop	{r7, pc}
 801c542:	bf00      	nop
 801c544:	4ec4ec4f 	.word	0x4ec4ec4f

0801c548 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 801c548:	b580      	push	{r7, lr}
 801c54a:	b086      	sub	sp, #24
 801c54c:	af00      	add	r7, sp, #0
 801c54e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801c550:	687b      	ldr	r3, [r7, #4]
 801c552:	681b      	ldr	r3, [r3, #0]
 801c554:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 801c556:	687b      	ldr	r3, [r7, #4]
 801c558:	695b      	ldr	r3, [r3, #20]
 801c55a:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 801c55c:	687b      	ldr	r3, [r7, #4]
 801c55e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c560:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c564:	d007      	beq.n	801c576 <dir_remove+0x2e>
 801c566:	687b      	ldr	r3, [r7, #4]
 801c568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c56a:	4619      	mov	r1, r3
 801c56c:	6878      	ldr	r0, [r7, #4]
 801c56e:	f7ff f9bc 	bl	801b8ea <dir_sdi>
 801c572:	4603      	mov	r3, r0
 801c574:	e000      	b.n	801c578 <dir_remove+0x30>
 801c576:	2300      	movs	r3, #0
 801c578:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801c57a:	7dfb      	ldrb	r3, [r7, #23]
 801c57c:	2b00      	cmp	r3, #0
 801c57e:	d128      	bne.n	801c5d2 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 801c580:	687b      	ldr	r3, [r7, #4]
 801c582:	69db      	ldr	r3, [r3, #28]
 801c584:	4619      	mov	r1, r3
 801c586:	6938      	ldr	r0, [r7, #16]
 801c588:	f7fe fdd0 	bl	801b12c <move_window>
 801c58c:	4603      	mov	r3, r0
 801c58e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801c590:	7dfb      	ldrb	r3, [r7, #23]
 801c592:	2b00      	cmp	r3, #0
 801c594:	d115      	bne.n	801c5c2 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 801c596:	687b      	ldr	r3, [r7, #4]
 801c598:	6a1b      	ldr	r3, [r3, #32]
 801c59a:	22e5      	movs	r2, #229	@ 0xe5
 801c59c:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 801c59e:	693b      	ldr	r3, [r7, #16]
 801c5a0:	2201      	movs	r2, #1
 801c5a2:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 801c5a4:	687b      	ldr	r3, [r7, #4]
 801c5a6:	695b      	ldr	r3, [r3, #20]
 801c5a8:	68fa      	ldr	r2, [r7, #12]
 801c5aa:	429a      	cmp	r2, r3
 801c5ac:	d90b      	bls.n	801c5c6 <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 801c5ae:	2100      	movs	r1, #0
 801c5b0:	6878      	ldr	r0, [r7, #4]
 801c5b2:	f7ff fa23 	bl	801b9fc <dir_next>
 801c5b6:	4603      	mov	r3, r0
 801c5b8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 801c5ba:	7dfb      	ldrb	r3, [r7, #23]
 801c5bc:	2b00      	cmp	r3, #0
 801c5be:	d0df      	beq.n	801c580 <dir_remove+0x38>
 801c5c0:	e002      	b.n	801c5c8 <dir_remove+0x80>
			if (res != FR_OK) break;
 801c5c2:	bf00      	nop
 801c5c4:	e000      	b.n	801c5c8 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 801c5c6:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 801c5c8:	7dfb      	ldrb	r3, [r7, #23]
 801c5ca:	2b04      	cmp	r3, #4
 801c5cc:	d101      	bne.n	801c5d2 <dir_remove+0x8a>
 801c5ce:	2302      	movs	r3, #2
 801c5d0:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 801c5d2:	7dfb      	ldrb	r3, [r7, #23]
}
 801c5d4:	4618      	mov	r0, r3
 801c5d6:	3718      	adds	r7, #24
 801c5d8:	46bd      	mov	sp, r7
 801c5da:	bd80      	pop	{r7, pc}

0801c5dc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801c5dc:	b580      	push	{r7, lr}
 801c5de:	b08a      	sub	sp, #40	@ 0x28
 801c5e0:	af00      	add	r7, sp, #0
 801c5e2:	6078      	str	r0, [r7, #4]
 801c5e4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801c5e6:	683b      	ldr	r3, [r7, #0]
 801c5e8:	681b      	ldr	r3, [r3, #0]
 801c5ea:	613b      	str	r3, [r7, #16]
 801c5ec:	687b      	ldr	r3, [r7, #4]
 801c5ee:	681b      	ldr	r3, [r3, #0]
 801c5f0:	691b      	ldr	r3, [r3, #16]
 801c5f2:	60fb      	str	r3, [r7, #12]
 801c5f4:	2300      	movs	r3, #0
 801c5f6:	617b      	str	r3, [r7, #20]
 801c5f8:	697b      	ldr	r3, [r7, #20]
 801c5fa:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801c5fc:	69bb      	ldr	r3, [r7, #24]
 801c5fe:	1c5a      	adds	r2, r3, #1
 801c600:	61ba      	str	r2, [r7, #24]
 801c602:	693a      	ldr	r2, [r7, #16]
 801c604:	4413      	add	r3, r2
 801c606:	781b      	ldrb	r3, [r3, #0]
 801c608:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801c60a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c60c:	2b1f      	cmp	r3, #31
 801c60e:	d940      	bls.n	801c692 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801c610:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c612:	2b2f      	cmp	r3, #47	@ 0x2f
 801c614:	d006      	beq.n	801c624 <create_name+0x48>
 801c616:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c618:	2b5c      	cmp	r3, #92	@ 0x5c
 801c61a:	d110      	bne.n	801c63e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801c61c:	e002      	b.n	801c624 <create_name+0x48>
 801c61e:	69bb      	ldr	r3, [r7, #24]
 801c620:	3301      	adds	r3, #1
 801c622:	61bb      	str	r3, [r7, #24]
 801c624:	693a      	ldr	r2, [r7, #16]
 801c626:	69bb      	ldr	r3, [r7, #24]
 801c628:	4413      	add	r3, r2
 801c62a:	781b      	ldrb	r3, [r3, #0]
 801c62c:	2b2f      	cmp	r3, #47	@ 0x2f
 801c62e:	d0f6      	beq.n	801c61e <create_name+0x42>
 801c630:	693a      	ldr	r2, [r7, #16]
 801c632:	69bb      	ldr	r3, [r7, #24]
 801c634:	4413      	add	r3, r2
 801c636:	781b      	ldrb	r3, [r3, #0]
 801c638:	2b5c      	cmp	r3, #92	@ 0x5c
 801c63a:	d0f0      	beq.n	801c61e <create_name+0x42>
			break;
 801c63c:	e02a      	b.n	801c694 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801c63e:	697b      	ldr	r3, [r7, #20]
 801c640:	2bfe      	cmp	r3, #254	@ 0xfe
 801c642:	d901      	bls.n	801c648 <create_name+0x6c>
 801c644:	2306      	movs	r3, #6
 801c646:	e17d      	b.n	801c944 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 801c648:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c64a:	b2db      	uxtb	r3, r3
 801c64c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801c64e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c650:	2101      	movs	r1, #1
 801c652:	4618      	mov	r0, r3
 801c654:	f001 fa98 	bl	801db88 <ff_convert>
 801c658:	4603      	mov	r3, r0
 801c65a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 801c65c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c65e:	2b00      	cmp	r3, #0
 801c660:	d101      	bne.n	801c666 <create_name+0x8a>
 801c662:	2306      	movs	r3, #6
 801c664:	e16e      	b.n	801c944 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801c666:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c668:	2b7f      	cmp	r3, #127	@ 0x7f
 801c66a:	d809      	bhi.n	801c680 <create_name+0xa4>
 801c66c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c66e:	4619      	mov	r1, r3
 801c670:	488d      	ldr	r0, [pc, #564]	@ (801c8a8 <create_name+0x2cc>)
 801c672:	f7fe fb90 	bl	801ad96 <chk_chr>
 801c676:	4603      	mov	r3, r0
 801c678:	2b00      	cmp	r3, #0
 801c67a:	d001      	beq.n	801c680 <create_name+0xa4>
 801c67c:	2306      	movs	r3, #6
 801c67e:	e161      	b.n	801c944 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801c680:	697b      	ldr	r3, [r7, #20]
 801c682:	1c5a      	adds	r2, r3, #1
 801c684:	617a      	str	r2, [r7, #20]
 801c686:	005b      	lsls	r3, r3, #1
 801c688:	68fa      	ldr	r2, [r7, #12]
 801c68a:	4413      	add	r3, r2
 801c68c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c68e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801c690:	e7b4      	b.n	801c5fc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801c692:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801c694:	693a      	ldr	r2, [r7, #16]
 801c696:	69bb      	ldr	r3, [r7, #24]
 801c698:	441a      	add	r2, r3
 801c69a:	683b      	ldr	r3, [r7, #0]
 801c69c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801c69e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c6a0:	2b1f      	cmp	r3, #31
 801c6a2:	d801      	bhi.n	801c6a8 <create_name+0xcc>
 801c6a4:	2304      	movs	r3, #4
 801c6a6:	e000      	b.n	801c6aa <create_name+0xce>
 801c6a8:	2300      	movs	r3, #0
 801c6aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801c6ae:	e011      	b.n	801c6d4 <create_name+0xf8>
		w = lfn[di - 1];
 801c6b0:	697a      	ldr	r2, [r7, #20]
 801c6b2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801c6b6:	4413      	add	r3, r2
 801c6b8:	005b      	lsls	r3, r3, #1
 801c6ba:	68fa      	ldr	r2, [r7, #12]
 801c6bc:	4413      	add	r3, r2
 801c6be:	881b      	ldrh	r3, [r3, #0]
 801c6c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801c6c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c6c4:	2b20      	cmp	r3, #32
 801c6c6:	d002      	beq.n	801c6ce <create_name+0xf2>
 801c6c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c6ca:	2b2e      	cmp	r3, #46	@ 0x2e
 801c6cc:	d106      	bne.n	801c6dc <create_name+0x100>
		di--;
 801c6ce:	697b      	ldr	r3, [r7, #20]
 801c6d0:	3b01      	subs	r3, #1
 801c6d2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801c6d4:	697b      	ldr	r3, [r7, #20]
 801c6d6:	2b00      	cmp	r3, #0
 801c6d8:	d1ea      	bne.n	801c6b0 <create_name+0xd4>
 801c6da:	e000      	b.n	801c6de <create_name+0x102>
		if (w != ' ' && w != '.') break;
 801c6dc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801c6de:	697b      	ldr	r3, [r7, #20]
 801c6e0:	005b      	lsls	r3, r3, #1
 801c6e2:	68fa      	ldr	r2, [r7, #12]
 801c6e4:	4413      	add	r3, r2
 801c6e6:	2200      	movs	r2, #0
 801c6e8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801c6ea:	697b      	ldr	r3, [r7, #20]
 801c6ec:	2b00      	cmp	r3, #0
 801c6ee:	d101      	bne.n	801c6f4 <create_name+0x118>
 801c6f0:	2306      	movs	r3, #6
 801c6f2:	e127      	b.n	801c944 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801c6f4:	687b      	ldr	r3, [r7, #4]
 801c6f6:	3324      	adds	r3, #36	@ 0x24
 801c6f8:	220b      	movs	r2, #11
 801c6fa:	2120      	movs	r1, #32
 801c6fc:	4618      	mov	r0, r3
 801c6fe:	f7fe fb08 	bl	801ad12 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801c702:	2300      	movs	r3, #0
 801c704:	61bb      	str	r3, [r7, #24]
 801c706:	e002      	b.n	801c70e <create_name+0x132>
 801c708:	69bb      	ldr	r3, [r7, #24]
 801c70a:	3301      	adds	r3, #1
 801c70c:	61bb      	str	r3, [r7, #24]
 801c70e:	69bb      	ldr	r3, [r7, #24]
 801c710:	005b      	lsls	r3, r3, #1
 801c712:	68fa      	ldr	r2, [r7, #12]
 801c714:	4413      	add	r3, r2
 801c716:	881b      	ldrh	r3, [r3, #0]
 801c718:	2b20      	cmp	r3, #32
 801c71a:	d0f5      	beq.n	801c708 <create_name+0x12c>
 801c71c:	69bb      	ldr	r3, [r7, #24]
 801c71e:	005b      	lsls	r3, r3, #1
 801c720:	68fa      	ldr	r2, [r7, #12]
 801c722:	4413      	add	r3, r2
 801c724:	881b      	ldrh	r3, [r3, #0]
 801c726:	2b2e      	cmp	r3, #46	@ 0x2e
 801c728:	d0ee      	beq.n	801c708 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 801c72a:	69bb      	ldr	r3, [r7, #24]
 801c72c:	2b00      	cmp	r3, #0
 801c72e:	d009      	beq.n	801c744 <create_name+0x168>
 801c730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c734:	f043 0303 	orr.w	r3, r3, #3
 801c738:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 801c73c:	e002      	b.n	801c744 <create_name+0x168>
 801c73e:	697b      	ldr	r3, [r7, #20]
 801c740:	3b01      	subs	r3, #1
 801c742:	617b      	str	r3, [r7, #20]
 801c744:	697b      	ldr	r3, [r7, #20]
 801c746:	2b00      	cmp	r3, #0
 801c748:	d009      	beq.n	801c75e <create_name+0x182>
 801c74a:	697a      	ldr	r2, [r7, #20]
 801c74c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801c750:	4413      	add	r3, r2
 801c752:	005b      	lsls	r3, r3, #1
 801c754:	68fa      	ldr	r2, [r7, #12]
 801c756:	4413      	add	r3, r2
 801c758:	881b      	ldrh	r3, [r3, #0]
 801c75a:	2b2e      	cmp	r3, #46	@ 0x2e
 801c75c:	d1ef      	bne.n	801c73e <create_name+0x162>

	i = b = 0; ni = 8;
 801c75e:	2300      	movs	r3, #0
 801c760:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801c764:	2300      	movs	r3, #0
 801c766:	623b      	str	r3, [r7, #32]
 801c768:	2308      	movs	r3, #8
 801c76a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 801c76c:	69bb      	ldr	r3, [r7, #24]
 801c76e:	1c5a      	adds	r2, r3, #1
 801c770:	61ba      	str	r2, [r7, #24]
 801c772:	005b      	lsls	r3, r3, #1
 801c774:	68fa      	ldr	r2, [r7, #12]
 801c776:	4413      	add	r3, r2
 801c778:	881b      	ldrh	r3, [r3, #0]
 801c77a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 801c77c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c77e:	2b00      	cmp	r3, #0
 801c780:	f000 8090 	beq.w	801c8a4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 801c784:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c786:	2b20      	cmp	r3, #32
 801c788:	d006      	beq.n	801c798 <create_name+0x1bc>
 801c78a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c78c:	2b2e      	cmp	r3, #46	@ 0x2e
 801c78e:	d10a      	bne.n	801c7a6 <create_name+0x1ca>
 801c790:	69ba      	ldr	r2, [r7, #24]
 801c792:	697b      	ldr	r3, [r7, #20]
 801c794:	429a      	cmp	r2, r3
 801c796:	d006      	beq.n	801c7a6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 801c798:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c79c:	f043 0303 	orr.w	r3, r3, #3
 801c7a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c7a4:	e07d      	b.n	801c8a2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801c7a6:	6a3a      	ldr	r2, [r7, #32]
 801c7a8:	69fb      	ldr	r3, [r7, #28]
 801c7aa:	429a      	cmp	r2, r3
 801c7ac:	d203      	bcs.n	801c7b6 <create_name+0x1da>
 801c7ae:	69ba      	ldr	r2, [r7, #24]
 801c7b0:	697b      	ldr	r3, [r7, #20]
 801c7b2:	429a      	cmp	r2, r3
 801c7b4:	d123      	bne.n	801c7fe <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 801c7b6:	69fb      	ldr	r3, [r7, #28]
 801c7b8:	2b0b      	cmp	r3, #11
 801c7ba:	d106      	bne.n	801c7ca <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 801c7bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c7c0:	f043 0303 	orr.w	r3, r3, #3
 801c7c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c7c8:	e075      	b.n	801c8b6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801c7ca:	69ba      	ldr	r2, [r7, #24]
 801c7cc:	697b      	ldr	r3, [r7, #20]
 801c7ce:	429a      	cmp	r2, r3
 801c7d0:	d005      	beq.n	801c7de <create_name+0x202>
 801c7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c7d6:	f043 0303 	orr.w	r3, r3, #3
 801c7da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 801c7de:	69ba      	ldr	r2, [r7, #24]
 801c7e0:	697b      	ldr	r3, [r7, #20]
 801c7e2:	429a      	cmp	r2, r3
 801c7e4:	d866      	bhi.n	801c8b4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801c7e6:	697b      	ldr	r3, [r7, #20]
 801c7e8:	61bb      	str	r3, [r7, #24]
 801c7ea:	2308      	movs	r3, #8
 801c7ec:	623b      	str	r3, [r7, #32]
 801c7ee:	230b      	movs	r3, #11
 801c7f0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801c7f2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c7f6:	009b      	lsls	r3, r3, #2
 801c7f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801c7fc:	e051      	b.n	801c8a2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801c7fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c800:	2b7f      	cmp	r3, #127	@ 0x7f
 801c802:	d914      	bls.n	801c82e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801c804:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c806:	2100      	movs	r1, #0
 801c808:	4618      	mov	r0, r3
 801c80a:	f001 f9bd 	bl	801db88 <ff_convert>
 801c80e:	4603      	mov	r3, r0
 801c810:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801c812:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c814:	2b00      	cmp	r3, #0
 801c816:	d004      	beq.n	801c822 <create_name+0x246>
 801c818:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c81a:	3b80      	subs	r3, #128	@ 0x80
 801c81c:	4a23      	ldr	r2, [pc, #140]	@ (801c8ac <create_name+0x2d0>)
 801c81e:	5cd3      	ldrb	r3, [r2, r3]
 801c820:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801c822:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c826:	f043 0302 	orr.w	r3, r3, #2
 801c82a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801c82e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c830:	2b00      	cmp	r3, #0
 801c832:	d007      	beq.n	801c844 <create_name+0x268>
 801c834:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c836:	4619      	mov	r1, r3
 801c838:	481d      	ldr	r0, [pc, #116]	@ (801c8b0 <create_name+0x2d4>)
 801c83a:	f7fe faac 	bl	801ad96 <chk_chr>
 801c83e:	4603      	mov	r3, r0
 801c840:	2b00      	cmp	r3, #0
 801c842:	d008      	beq.n	801c856 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801c844:	235f      	movs	r3, #95	@ 0x5f
 801c846:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801c848:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c84c:	f043 0303 	orr.w	r3, r3, #3
 801c850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c854:	e01b      	b.n	801c88e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801c856:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c858:	2b40      	cmp	r3, #64	@ 0x40
 801c85a:	d909      	bls.n	801c870 <create_name+0x294>
 801c85c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c85e:	2b5a      	cmp	r3, #90	@ 0x5a
 801c860:	d806      	bhi.n	801c870 <create_name+0x294>
					b |= 2;
 801c862:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c866:	f043 0302 	orr.w	r3, r3, #2
 801c86a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801c86e:	e00e      	b.n	801c88e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801c870:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c872:	2b60      	cmp	r3, #96	@ 0x60
 801c874:	d90b      	bls.n	801c88e <create_name+0x2b2>
 801c876:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c878:	2b7a      	cmp	r3, #122	@ 0x7a
 801c87a:	d808      	bhi.n	801c88e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 801c87c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c880:	f043 0301 	orr.w	r3, r3, #1
 801c884:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801c888:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c88a:	3b20      	subs	r3, #32
 801c88c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801c88e:	6a3b      	ldr	r3, [r7, #32]
 801c890:	1c5a      	adds	r2, r3, #1
 801c892:	623a      	str	r2, [r7, #32]
 801c894:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c896:	b2d1      	uxtb	r1, r2
 801c898:	687a      	ldr	r2, [r7, #4]
 801c89a:	4413      	add	r3, r2
 801c89c:	460a      	mov	r2, r1
 801c89e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801c8a2:	e763      	b.n	801c76c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 801c8a4:	bf00      	nop
 801c8a6:	e006      	b.n	801c8b6 <create_name+0x2da>
 801c8a8:	0801e784 	.word	0x0801e784
 801c8ac:	0801e81c 	.word	0x0801e81c
 801c8b0:	0801e790 	.word	0x0801e790
			if (si > di) break;			/* No extension */
 801c8b4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801c8b6:	687b      	ldr	r3, [r7, #4]
 801c8b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c8bc:	2be5      	cmp	r3, #229	@ 0xe5
 801c8be:	d103      	bne.n	801c8c8 <create_name+0x2ec>
 801c8c0:	687b      	ldr	r3, [r7, #4]
 801c8c2:	2205      	movs	r2, #5
 801c8c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 801c8c8:	69fb      	ldr	r3, [r7, #28]
 801c8ca:	2b08      	cmp	r3, #8
 801c8cc:	d104      	bne.n	801c8d8 <create_name+0x2fc>
 801c8ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c8d2:	009b      	lsls	r3, r3, #2
 801c8d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 801c8d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c8dc:	f003 030c 	and.w	r3, r3, #12
 801c8e0:	2b0c      	cmp	r3, #12
 801c8e2:	d005      	beq.n	801c8f0 <create_name+0x314>
 801c8e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c8e8:	f003 0303 	and.w	r3, r3, #3
 801c8ec:	2b03      	cmp	r3, #3
 801c8ee:	d105      	bne.n	801c8fc <create_name+0x320>
 801c8f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c8f4:	f043 0302 	orr.w	r3, r3, #2
 801c8f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801c8fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c900:	f003 0302 	and.w	r3, r3, #2
 801c904:	2b00      	cmp	r3, #0
 801c906:	d117      	bne.n	801c938 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 801c908:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c90c:	f003 0303 	and.w	r3, r3, #3
 801c910:	2b01      	cmp	r3, #1
 801c912:	d105      	bne.n	801c920 <create_name+0x344>
 801c914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c918:	f043 0310 	orr.w	r3, r3, #16
 801c91c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801c920:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c924:	f003 030c 	and.w	r3, r3, #12
 801c928:	2b04      	cmp	r3, #4
 801c92a:	d105      	bne.n	801c938 <create_name+0x35c>
 801c92c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c930:	f043 0308 	orr.w	r3, r3, #8
 801c934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 801c938:	687b      	ldr	r3, [r7, #4]
 801c93a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801c93e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801c942:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801c944:	4618      	mov	r0, r3
 801c946:	3728      	adds	r7, #40	@ 0x28
 801c948:	46bd      	mov	sp, r7
 801c94a:	bd80      	pop	{r7, pc}

0801c94c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801c94c:	b580      	push	{r7, lr}
 801c94e:	b086      	sub	sp, #24
 801c950:	af00      	add	r7, sp, #0
 801c952:	6078      	str	r0, [r7, #4]
 801c954:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801c956:	687b      	ldr	r3, [r7, #4]
 801c958:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801c95a:	693b      	ldr	r3, [r7, #16]
 801c95c:	681b      	ldr	r3, [r3, #0]
 801c95e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801c960:	e002      	b.n	801c968 <follow_path+0x1c>
 801c962:	683b      	ldr	r3, [r7, #0]
 801c964:	3301      	adds	r3, #1
 801c966:	603b      	str	r3, [r7, #0]
 801c968:	683b      	ldr	r3, [r7, #0]
 801c96a:	781b      	ldrb	r3, [r3, #0]
 801c96c:	2b2f      	cmp	r3, #47	@ 0x2f
 801c96e:	d0f8      	beq.n	801c962 <follow_path+0x16>
 801c970:	683b      	ldr	r3, [r7, #0]
 801c972:	781b      	ldrb	r3, [r3, #0]
 801c974:	2b5c      	cmp	r3, #92	@ 0x5c
 801c976:	d0f4      	beq.n	801c962 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 801c978:	693b      	ldr	r3, [r7, #16]
 801c97a:	2200      	movs	r2, #0
 801c97c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801c97e:	683b      	ldr	r3, [r7, #0]
 801c980:	781b      	ldrb	r3, [r3, #0]
 801c982:	2b1f      	cmp	r3, #31
 801c984:	d80a      	bhi.n	801c99c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801c986:	687b      	ldr	r3, [r7, #4]
 801c988:	2280      	movs	r2, #128	@ 0x80
 801c98a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801c98e:	2100      	movs	r1, #0
 801c990:	6878      	ldr	r0, [r7, #4]
 801c992:	f7fe ffaa 	bl	801b8ea <dir_sdi>
 801c996:	4603      	mov	r3, r0
 801c998:	75fb      	strb	r3, [r7, #23]
 801c99a:	e048      	b.n	801ca2e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801c99c:	463b      	mov	r3, r7
 801c99e:	4619      	mov	r1, r3
 801c9a0:	6878      	ldr	r0, [r7, #4]
 801c9a2:	f7ff fe1b 	bl	801c5dc <create_name>
 801c9a6:	4603      	mov	r3, r0
 801c9a8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801c9aa:	7dfb      	ldrb	r3, [r7, #23]
 801c9ac:	2b00      	cmp	r3, #0
 801c9ae:	d139      	bne.n	801ca24 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 801c9b0:	6878      	ldr	r0, [r7, #4]
 801c9b2:	f7ff fc11 	bl	801c1d8 <dir_find>
 801c9b6:	4603      	mov	r3, r0
 801c9b8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801c9ba:	687b      	ldr	r3, [r7, #4]
 801c9bc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801c9c0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801c9c2:	7dfb      	ldrb	r3, [r7, #23]
 801c9c4:	2b00      	cmp	r3, #0
 801c9c6:	d00a      	beq.n	801c9de <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801c9c8:	7dfb      	ldrb	r3, [r7, #23]
 801c9ca:	2b04      	cmp	r3, #4
 801c9cc:	d12c      	bne.n	801ca28 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801c9ce:	7afb      	ldrb	r3, [r7, #11]
 801c9d0:	f003 0304 	and.w	r3, r3, #4
 801c9d4:	2b00      	cmp	r3, #0
 801c9d6:	d127      	bne.n	801ca28 <follow_path+0xdc>
 801c9d8:	2305      	movs	r3, #5
 801c9da:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801c9dc:	e024      	b.n	801ca28 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801c9de:	7afb      	ldrb	r3, [r7, #11]
 801c9e0:	f003 0304 	and.w	r3, r3, #4
 801c9e4:	2b00      	cmp	r3, #0
 801c9e6:	d121      	bne.n	801ca2c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801c9e8:	693b      	ldr	r3, [r7, #16]
 801c9ea:	799b      	ldrb	r3, [r3, #6]
 801c9ec:	f003 0310 	and.w	r3, r3, #16
 801c9f0:	2b00      	cmp	r3, #0
 801c9f2:	d102      	bne.n	801c9fa <follow_path+0xae>
				res = FR_NO_PATH; break;
 801c9f4:	2305      	movs	r3, #5
 801c9f6:	75fb      	strb	r3, [r7, #23]
 801c9f8:	e019      	b.n	801ca2e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801c9fa:	68fb      	ldr	r3, [r7, #12]
 801c9fc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801ca00:	687b      	ldr	r3, [r7, #4]
 801ca02:	695b      	ldr	r3, [r3, #20]
 801ca04:	68fa      	ldr	r2, [r7, #12]
 801ca06:	8992      	ldrh	r2, [r2, #12]
 801ca08:	fbb3 f0f2 	udiv	r0, r3, r2
 801ca0c:	fb00 f202 	mul.w	r2, r0, r2
 801ca10:	1a9b      	subs	r3, r3, r2
 801ca12:	440b      	add	r3, r1
 801ca14:	4619      	mov	r1, r3
 801ca16:	68f8      	ldr	r0, [r7, #12]
 801ca18:	f7ff f90d 	bl	801bc36 <ld_clust>
 801ca1c:	4602      	mov	r2, r0
 801ca1e:	693b      	ldr	r3, [r7, #16]
 801ca20:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801ca22:	e7bb      	b.n	801c99c <follow_path+0x50>
			if (res != FR_OK) break;
 801ca24:	bf00      	nop
 801ca26:	e002      	b.n	801ca2e <follow_path+0xe2>
				break;
 801ca28:	bf00      	nop
 801ca2a:	e000      	b.n	801ca2e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801ca2c:	bf00      	nop
			}
		}
	}

	return res;
 801ca2e:	7dfb      	ldrb	r3, [r7, #23]
}
 801ca30:	4618      	mov	r0, r3
 801ca32:	3718      	adds	r7, #24
 801ca34:	46bd      	mov	sp, r7
 801ca36:	bd80      	pop	{r7, pc}

0801ca38 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801ca38:	b480      	push	{r7}
 801ca3a:	b087      	sub	sp, #28
 801ca3c:	af00      	add	r7, sp, #0
 801ca3e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801ca40:	f04f 33ff 	mov.w	r3, #4294967295
 801ca44:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801ca46:	687b      	ldr	r3, [r7, #4]
 801ca48:	681b      	ldr	r3, [r3, #0]
 801ca4a:	2b00      	cmp	r3, #0
 801ca4c:	d031      	beq.n	801cab2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801ca4e:	687b      	ldr	r3, [r7, #4]
 801ca50:	681b      	ldr	r3, [r3, #0]
 801ca52:	617b      	str	r3, [r7, #20]
 801ca54:	e002      	b.n	801ca5c <get_ldnumber+0x24>
 801ca56:	697b      	ldr	r3, [r7, #20]
 801ca58:	3301      	adds	r3, #1
 801ca5a:	617b      	str	r3, [r7, #20]
 801ca5c:	697b      	ldr	r3, [r7, #20]
 801ca5e:	781b      	ldrb	r3, [r3, #0]
 801ca60:	2b1f      	cmp	r3, #31
 801ca62:	d903      	bls.n	801ca6c <get_ldnumber+0x34>
 801ca64:	697b      	ldr	r3, [r7, #20]
 801ca66:	781b      	ldrb	r3, [r3, #0]
 801ca68:	2b3a      	cmp	r3, #58	@ 0x3a
 801ca6a:	d1f4      	bne.n	801ca56 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801ca6c:	697b      	ldr	r3, [r7, #20]
 801ca6e:	781b      	ldrb	r3, [r3, #0]
 801ca70:	2b3a      	cmp	r3, #58	@ 0x3a
 801ca72:	d11c      	bne.n	801caae <get_ldnumber+0x76>
			tp = *path;
 801ca74:	687b      	ldr	r3, [r7, #4]
 801ca76:	681b      	ldr	r3, [r3, #0]
 801ca78:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801ca7a:	68fb      	ldr	r3, [r7, #12]
 801ca7c:	1c5a      	adds	r2, r3, #1
 801ca7e:	60fa      	str	r2, [r7, #12]
 801ca80:	781b      	ldrb	r3, [r3, #0]
 801ca82:	3b30      	subs	r3, #48	@ 0x30
 801ca84:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801ca86:	68bb      	ldr	r3, [r7, #8]
 801ca88:	2b09      	cmp	r3, #9
 801ca8a:	d80e      	bhi.n	801caaa <get_ldnumber+0x72>
 801ca8c:	68fa      	ldr	r2, [r7, #12]
 801ca8e:	697b      	ldr	r3, [r7, #20]
 801ca90:	429a      	cmp	r2, r3
 801ca92:	d10a      	bne.n	801caaa <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801ca94:	68bb      	ldr	r3, [r7, #8]
 801ca96:	2b00      	cmp	r3, #0
 801ca98:	d107      	bne.n	801caaa <get_ldnumber+0x72>
					vol = (int)i;
 801ca9a:	68bb      	ldr	r3, [r7, #8]
 801ca9c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801ca9e:	697b      	ldr	r3, [r7, #20]
 801caa0:	3301      	adds	r3, #1
 801caa2:	617b      	str	r3, [r7, #20]
 801caa4:	687b      	ldr	r3, [r7, #4]
 801caa6:	697a      	ldr	r2, [r7, #20]
 801caa8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801caaa:	693b      	ldr	r3, [r7, #16]
 801caac:	e002      	b.n	801cab4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801caae:	2300      	movs	r3, #0
 801cab0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801cab2:	693b      	ldr	r3, [r7, #16]
}
 801cab4:	4618      	mov	r0, r3
 801cab6:	371c      	adds	r7, #28
 801cab8:	46bd      	mov	sp, r7
 801caba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cabe:	4770      	bx	lr

0801cac0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801cac0:	b580      	push	{r7, lr}
 801cac2:	b082      	sub	sp, #8
 801cac4:	af00      	add	r7, sp, #0
 801cac6:	6078      	str	r0, [r7, #4]
 801cac8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801caca:	687b      	ldr	r3, [r7, #4]
 801cacc:	2200      	movs	r2, #0
 801cace:	70da      	strb	r2, [r3, #3]
 801cad0:	687b      	ldr	r3, [r7, #4]
 801cad2:	f04f 32ff 	mov.w	r2, #4294967295
 801cad6:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801cad8:	6839      	ldr	r1, [r7, #0]
 801cada:	6878      	ldr	r0, [r7, #4]
 801cadc:	f7fe fb26 	bl	801b12c <move_window>
 801cae0:	4603      	mov	r3, r0
 801cae2:	2b00      	cmp	r3, #0
 801cae4:	d001      	beq.n	801caea <check_fs+0x2a>
 801cae6:	2304      	movs	r3, #4
 801cae8:	e038      	b.n	801cb5c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801caea:	687b      	ldr	r3, [r7, #4]
 801caec:	3338      	adds	r3, #56	@ 0x38
 801caee:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801caf2:	4618      	mov	r0, r3
 801caf4:	f7fe f86a 	bl	801abcc <ld_word>
 801caf8:	4603      	mov	r3, r0
 801cafa:	461a      	mov	r2, r3
 801cafc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801cb00:	429a      	cmp	r2, r3
 801cb02:	d001      	beq.n	801cb08 <check_fs+0x48>
 801cb04:	2303      	movs	r3, #3
 801cb06:	e029      	b.n	801cb5c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801cb08:	687b      	ldr	r3, [r7, #4]
 801cb0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801cb0e:	2be9      	cmp	r3, #233	@ 0xe9
 801cb10:	d009      	beq.n	801cb26 <check_fs+0x66>
 801cb12:	687b      	ldr	r3, [r7, #4]
 801cb14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801cb18:	2beb      	cmp	r3, #235	@ 0xeb
 801cb1a:	d11e      	bne.n	801cb5a <check_fs+0x9a>
 801cb1c:	687b      	ldr	r3, [r7, #4]
 801cb1e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801cb22:	2b90      	cmp	r3, #144	@ 0x90
 801cb24:	d119      	bne.n	801cb5a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801cb26:	687b      	ldr	r3, [r7, #4]
 801cb28:	3338      	adds	r3, #56	@ 0x38
 801cb2a:	3336      	adds	r3, #54	@ 0x36
 801cb2c:	4618      	mov	r0, r3
 801cb2e:	f7fe f865 	bl	801abfc <ld_dword>
 801cb32:	4603      	mov	r3, r0
 801cb34:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801cb38:	4a0a      	ldr	r2, [pc, #40]	@ (801cb64 <check_fs+0xa4>)
 801cb3a:	4293      	cmp	r3, r2
 801cb3c:	d101      	bne.n	801cb42 <check_fs+0x82>
 801cb3e:	2300      	movs	r3, #0
 801cb40:	e00c      	b.n	801cb5c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801cb42:	687b      	ldr	r3, [r7, #4]
 801cb44:	3338      	adds	r3, #56	@ 0x38
 801cb46:	3352      	adds	r3, #82	@ 0x52
 801cb48:	4618      	mov	r0, r3
 801cb4a:	f7fe f857 	bl	801abfc <ld_dword>
 801cb4e:	4603      	mov	r3, r0
 801cb50:	4a05      	ldr	r2, [pc, #20]	@ (801cb68 <check_fs+0xa8>)
 801cb52:	4293      	cmp	r3, r2
 801cb54:	d101      	bne.n	801cb5a <check_fs+0x9a>
 801cb56:	2300      	movs	r3, #0
 801cb58:	e000      	b.n	801cb5c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801cb5a:	2302      	movs	r3, #2
}
 801cb5c:	4618      	mov	r0, r3
 801cb5e:	3708      	adds	r7, #8
 801cb60:	46bd      	mov	sp, r7
 801cb62:	bd80      	pop	{r7, pc}
 801cb64:	00544146 	.word	0x00544146
 801cb68:	33544146 	.word	0x33544146

0801cb6c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801cb6c:	b580      	push	{r7, lr}
 801cb6e:	b096      	sub	sp, #88	@ 0x58
 801cb70:	af00      	add	r7, sp, #0
 801cb72:	60f8      	str	r0, [r7, #12]
 801cb74:	60b9      	str	r1, [r7, #8]
 801cb76:	4613      	mov	r3, r2
 801cb78:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801cb7a:	68bb      	ldr	r3, [r7, #8]
 801cb7c:	2200      	movs	r2, #0
 801cb7e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801cb80:	68f8      	ldr	r0, [r7, #12]
 801cb82:	f7ff ff59 	bl	801ca38 <get_ldnumber>
 801cb86:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801cb88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb8a:	2b00      	cmp	r3, #0
 801cb8c:	da01      	bge.n	801cb92 <find_volume+0x26>
 801cb8e:	230b      	movs	r3, #11
 801cb90:	e265      	b.n	801d05e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801cb92:	4a9f      	ldr	r2, [pc, #636]	@ (801ce10 <find_volume+0x2a4>)
 801cb94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cb96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801cb9a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801cb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cb9e:	2b00      	cmp	r3, #0
 801cba0:	d101      	bne.n	801cba6 <find_volume+0x3a>
 801cba2:	230c      	movs	r3, #12
 801cba4:	e25b      	b.n	801d05e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801cba6:	68bb      	ldr	r3, [r7, #8]
 801cba8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cbaa:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801cbac:	79fb      	ldrb	r3, [r7, #7]
 801cbae:	f023 0301 	bic.w	r3, r3, #1
 801cbb2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801cbb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cbb6:	781b      	ldrb	r3, [r3, #0]
 801cbb8:	2b00      	cmp	r3, #0
 801cbba:	d01a      	beq.n	801cbf2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801cbbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cbbe:	785b      	ldrb	r3, [r3, #1]
 801cbc0:	4618      	mov	r0, r3
 801cbc2:	f7fd ff63 	bl	801aa8c <disk_status>
 801cbc6:	4603      	mov	r3, r0
 801cbc8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801cbcc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801cbd0:	f003 0301 	and.w	r3, r3, #1
 801cbd4:	2b00      	cmp	r3, #0
 801cbd6:	d10c      	bne.n	801cbf2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801cbd8:	79fb      	ldrb	r3, [r7, #7]
 801cbda:	2b00      	cmp	r3, #0
 801cbdc:	d007      	beq.n	801cbee <find_volume+0x82>
 801cbde:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801cbe2:	f003 0304 	and.w	r3, r3, #4
 801cbe6:	2b00      	cmp	r3, #0
 801cbe8:	d001      	beq.n	801cbee <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801cbea:	230a      	movs	r3, #10
 801cbec:	e237      	b.n	801d05e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 801cbee:	2300      	movs	r3, #0
 801cbf0:	e235      	b.n	801d05e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801cbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cbf4:	2200      	movs	r2, #0
 801cbf6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801cbf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbfa:	b2da      	uxtb	r2, r3
 801cbfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cbfe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801cc00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc02:	785b      	ldrb	r3, [r3, #1]
 801cc04:	4618      	mov	r0, r3
 801cc06:	f7fd ff5b 	bl	801aac0 <disk_initialize>
 801cc0a:	4603      	mov	r3, r0
 801cc0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801cc10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801cc14:	f003 0301 	and.w	r3, r3, #1
 801cc18:	2b00      	cmp	r3, #0
 801cc1a:	d001      	beq.n	801cc20 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801cc1c:	2303      	movs	r3, #3
 801cc1e:	e21e      	b.n	801d05e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801cc20:	79fb      	ldrb	r3, [r7, #7]
 801cc22:	2b00      	cmp	r3, #0
 801cc24:	d007      	beq.n	801cc36 <find_volume+0xca>
 801cc26:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801cc2a:	f003 0304 	and.w	r3, r3, #4
 801cc2e:	2b00      	cmp	r3, #0
 801cc30:	d001      	beq.n	801cc36 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801cc32:	230a      	movs	r3, #10
 801cc34:	e213      	b.n	801d05e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801cc36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc38:	7858      	ldrb	r0, [r3, #1]
 801cc3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc3c:	330c      	adds	r3, #12
 801cc3e:	461a      	mov	r2, r3
 801cc40:	2102      	movs	r1, #2
 801cc42:	f7fd ffa5 	bl	801ab90 <disk_ioctl>
 801cc46:	4603      	mov	r3, r0
 801cc48:	2b00      	cmp	r3, #0
 801cc4a:	d001      	beq.n	801cc50 <find_volume+0xe4>
 801cc4c:	2301      	movs	r3, #1
 801cc4e:	e206      	b.n	801d05e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 801cc50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc52:	899b      	ldrh	r3, [r3, #12]
 801cc54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801cc58:	d80d      	bhi.n	801cc76 <find_volume+0x10a>
 801cc5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc5c:	899b      	ldrh	r3, [r3, #12]
 801cc5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cc62:	d308      	bcc.n	801cc76 <find_volume+0x10a>
 801cc64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc66:	899b      	ldrh	r3, [r3, #12]
 801cc68:	461a      	mov	r2, r3
 801cc6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc6c:	899b      	ldrh	r3, [r3, #12]
 801cc6e:	3b01      	subs	r3, #1
 801cc70:	4013      	ands	r3, r2
 801cc72:	2b00      	cmp	r3, #0
 801cc74:	d001      	beq.n	801cc7a <find_volume+0x10e>
 801cc76:	2301      	movs	r3, #1
 801cc78:	e1f1      	b.n	801d05e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801cc7a:	2300      	movs	r3, #0
 801cc7c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801cc7e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801cc80:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801cc82:	f7ff ff1d 	bl	801cac0 <check_fs>
 801cc86:	4603      	mov	r3, r0
 801cc88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801cc8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cc90:	2b02      	cmp	r3, #2
 801cc92:	d149      	bne.n	801cd28 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801cc94:	2300      	movs	r3, #0
 801cc96:	643b      	str	r3, [r7, #64]	@ 0x40
 801cc98:	e01e      	b.n	801ccd8 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801cc9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc9c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 801cca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cca2:	011b      	lsls	r3, r3, #4
 801cca4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801cca8:	4413      	add	r3, r2
 801ccaa:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801ccac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccae:	3304      	adds	r3, #4
 801ccb0:	781b      	ldrb	r3, [r3, #0]
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	d006      	beq.n	801ccc4 <find_volume+0x158>
 801ccb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccb8:	3308      	adds	r3, #8
 801ccba:	4618      	mov	r0, r3
 801ccbc:	f7fd ff9e 	bl	801abfc <ld_dword>
 801ccc0:	4602      	mov	r2, r0
 801ccc2:	e000      	b.n	801ccc6 <find_volume+0x15a>
 801ccc4:	2200      	movs	r2, #0
 801ccc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ccc8:	009b      	lsls	r3, r3, #2
 801ccca:	3358      	adds	r3, #88	@ 0x58
 801cccc:	443b      	add	r3, r7
 801ccce:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801ccd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ccd4:	3301      	adds	r3, #1
 801ccd6:	643b      	str	r3, [r7, #64]	@ 0x40
 801ccd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ccda:	2b03      	cmp	r3, #3
 801ccdc:	d9dd      	bls.n	801cc9a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801ccde:	2300      	movs	r3, #0
 801cce0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801cce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cce4:	2b00      	cmp	r3, #0
 801cce6:	d002      	beq.n	801ccee <find_volume+0x182>
 801cce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ccea:	3b01      	subs	r3, #1
 801ccec:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801ccee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ccf0:	009b      	lsls	r3, r3, #2
 801ccf2:	3358      	adds	r3, #88	@ 0x58
 801ccf4:	443b      	add	r3, r7
 801ccf6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801ccfa:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801ccfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801ccfe:	2b00      	cmp	r3, #0
 801cd00:	d005      	beq.n	801cd0e <find_volume+0x1a2>
 801cd02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801cd04:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801cd06:	f7ff fedb 	bl	801cac0 <check_fs>
 801cd0a:	4603      	mov	r3, r0
 801cd0c:	e000      	b.n	801cd10 <find_volume+0x1a4>
 801cd0e:	2303      	movs	r3, #3
 801cd10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801cd14:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cd18:	2b01      	cmp	r3, #1
 801cd1a:	d905      	bls.n	801cd28 <find_volume+0x1bc>
 801cd1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cd1e:	3301      	adds	r3, #1
 801cd20:	643b      	str	r3, [r7, #64]	@ 0x40
 801cd22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cd24:	2b03      	cmp	r3, #3
 801cd26:	d9e2      	bls.n	801ccee <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801cd28:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cd2c:	2b04      	cmp	r3, #4
 801cd2e:	d101      	bne.n	801cd34 <find_volume+0x1c8>
 801cd30:	2301      	movs	r3, #1
 801cd32:	e194      	b.n	801d05e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801cd34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cd38:	2b01      	cmp	r3, #1
 801cd3a:	d901      	bls.n	801cd40 <find_volume+0x1d4>
 801cd3c:	230d      	movs	r3, #13
 801cd3e:	e18e      	b.n	801d05e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801cd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd42:	3338      	adds	r3, #56	@ 0x38
 801cd44:	330b      	adds	r3, #11
 801cd46:	4618      	mov	r0, r3
 801cd48:	f7fd ff40 	bl	801abcc <ld_word>
 801cd4c:	4603      	mov	r3, r0
 801cd4e:	461a      	mov	r2, r3
 801cd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd52:	899b      	ldrh	r3, [r3, #12]
 801cd54:	429a      	cmp	r2, r3
 801cd56:	d001      	beq.n	801cd5c <find_volume+0x1f0>
 801cd58:	230d      	movs	r3, #13
 801cd5a:	e180      	b.n	801d05e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801cd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd5e:	3338      	adds	r3, #56	@ 0x38
 801cd60:	3316      	adds	r3, #22
 801cd62:	4618      	mov	r0, r3
 801cd64:	f7fd ff32 	bl	801abcc <ld_word>
 801cd68:	4603      	mov	r3, r0
 801cd6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801cd6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cd6e:	2b00      	cmp	r3, #0
 801cd70:	d106      	bne.n	801cd80 <find_volume+0x214>
 801cd72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd74:	3338      	adds	r3, #56	@ 0x38
 801cd76:	3324      	adds	r3, #36	@ 0x24
 801cd78:	4618      	mov	r0, r3
 801cd7a:	f7fd ff3f 	bl	801abfc <ld_dword>
 801cd7e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 801cd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd82:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801cd84:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801cd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd88:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 801cd8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd8e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801cd90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd92:	789b      	ldrb	r3, [r3, #2]
 801cd94:	2b01      	cmp	r3, #1
 801cd96:	d005      	beq.n	801cda4 <find_volume+0x238>
 801cd98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd9a:	789b      	ldrb	r3, [r3, #2]
 801cd9c:	2b02      	cmp	r3, #2
 801cd9e:	d001      	beq.n	801cda4 <find_volume+0x238>
 801cda0:	230d      	movs	r3, #13
 801cda2:	e15c      	b.n	801d05e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801cda4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cda6:	789b      	ldrb	r3, [r3, #2]
 801cda8:	461a      	mov	r2, r3
 801cdaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cdac:	fb02 f303 	mul.w	r3, r2, r3
 801cdb0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801cdb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801cdb8:	461a      	mov	r2, r3
 801cdba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdbc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801cdbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdc0:	895b      	ldrh	r3, [r3, #10]
 801cdc2:	2b00      	cmp	r3, #0
 801cdc4:	d008      	beq.n	801cdd8 <find_volume+0x26c>
 801cdc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdc8:	895b      	ldrh	r3, [r3, #10]
 801cdca:	461a      	mov	r2, r3
 801cdcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdce:	895b      	ldrh	r3, [r3, #10]
 801cdd0:	3b01      	subs	r3, #1
 801cdd2:	4013      	ands	r3, r2
 801cdd4:	2b00      	cmp	r3, #0
 801cdd6:	d001      	beq.n	801cddc <find_volume+0x270>
 801cdd8:	230d      	movs	r3, #13
 801cdda:	e140      	b.n	801d05e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801cddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdde:	3338      	adds	r3, #56	@ 0x38
 801cde0:	3311      	adds	r3, #17
 801cde2:	4618      	mov	r0, r3
 801cde4:	f7fd fef2 	bl	801abcc <ld_word>
 801cde8:	4603      	mov	r3, r0
 801cdea:	461a      	mov	r2, r3
 801cdec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdee:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801cdf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdf2:	891b      	ldrh	r3, [r3, #8]
 801cdf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cdf6:	8992      	ldrh	r2, [r2, #12]
 801cdf8:	0952      	lsrs	r2, r2, #5
 801cdfa:	b292      	uxth	r2, r2
 801cdfc:	fbb3 f1f2 	udiv	r1, r3, r2
 801ce00:	fb01 f202 	mul.w	r2, r1, r2
 801ce04:	1a9b      	subs	r3, r3, r2
 801ce06:	b29b      	uxth	r3, r3
 801ce08:	2b00      	cmp	r3, #0
 801ce0a:	d003      	beq.n	801ce14 <find_volume+0x2a8>
 801ce0c:	230d      	movs	r3, #13
 801ce0e:	e126      	b.n	801d05e <find_volume+0x4f2>
 801ce10:	24000550 	.word	0x24000550

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801ce14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ce16:	3338      	adds	r3, #56	@ 0x38
 801ce18:	3313      	adds	r3, #19
 801ce1a:	4618      	mov	r0, r3
 801ce1c:	f7fd fed6 	bl	801abcc <ld_word>
 801ce20:	4603      	mov	r3, r0
 801ce22:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801ce24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ce26:	2b00      	cmp	r3, #0
 801ce28:	d106      	bne.n	801ce38 <find_volume+0x2cc>
 801ce2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ce2c:	3338      	adds	r3, #56	@ 0x38
 801ce2e:	3320      	adds	r3, #32
 801ce30:	4618      	mov	r0, r3
 801ce32:	f7fd fee3 	bl	801abfc <ld_dword>
 801ce36:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801ce38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ce3a:	3338      	adds	r3, #56	@ 0x38
 801ce3c:	330e      	adds	r3, #14
 801ce3e:	4618      	mov	r0, r3
 801ce40:	f7fd fec4 	bl	801abcc <ld_word>
 801ce44:	4603      	mov	r3, r0
 801ce46:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801ce48:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801ce4a:	2b00      	cmp	r3, #0
 801ce4c:	d101      	bne.n	801ce52 <find_volume+0x2e6>
 801ce4e:	230d      	movs	r3, #13
 801ce50:	e105      	b.n	801d05e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801ce52:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801ce54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ce56:	4413      	add	r3, r2
 801ce58:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ce5a:	8911      	ldrh	r1, [r2, #8]
 801ce5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ce5e:	8992      	ldrh	r2, [r2, #12]
 801ce60:	0952      	lsrs	r2, r2, #5
 801ce62:	b292      	uxth	r2, r2
 801ce64:	fbb1 f2f2 	udiv	r2, r1, r2
 801ce68:	b292      	uxth	r2, r2
 801ce6a:	4413      	add	r3, r2
 801ce6c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801ce6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801ce70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce72:	429a      	cmp	r2, r3
 801ce74:	d201      	bcs.n	801ce7a <find_volume+0x30e>
 801ce76:	230d      	movs	r3, #13
 801ce78:	e0f1      	b.n	801d05e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801ce7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801ce7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce7e:	1ad3      	subs	r3, r2, r3
 801ce80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ce82:	8952      	ldrh	r2, [r2, #10]
 801ce84:	fbb3 f3f2 	udiv	r3, r3, r2
 801ce88:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801ce8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce8c:	2b00      	cmp	r3, #0
 801ce8e:	d101      	bne.n	801ce94 <find_volume+0x328>
 801ce90:	230d      	movs	r3, #13
 801ce92:	e0e4      	b.n	801d05e <find_volume+0x4f2>
		fmt = FS_FAT32;
 801ce94:	2303      	movs	r3, #3
 801ce96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801ce9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce9c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801cea0:	4293      	cmp	r3, r2
 801cea2:	d802      	bhi.n	801ceaa <find_volume+0x33e>
 801cea4:	2302      	movs	r3, #2
 801cea6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801ceaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ceac:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801ceb0:	4293      	cmp	r3, r2
 801ceb2:	d802      	bhi.n	801ceba <find_volume+0x34e>
 801ceb4:	2301      	movs	r3, #1
 801ceb6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801ceba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cebc:	1c9a      	adds	r2, r3, #2
 801cebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cec0:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 801cec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cec4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801cec6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801cec8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801ceca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801cecc:	441a      	add	r2, r3
 801cece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ced0:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801ced2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801ced4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ced6:	441a      	add	r2, r3
 801ced8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ceda:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 801cedc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cee0:	2b03      	cmp	r3, #3
 801cee2:	d11e      	bne.n	801cf22 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801cee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cee6:	3338      	adds	r3, #56	@ 0x38
 801cee8:	332a      	adds	r3, #42	@ 0x2a
 801ceea:	4618      	mov	r0, r3
 801ceec:	f7fd fe6e 	bl	801abcc <ld_word>
 801cef0:	4603      	mov	r3, r0
 801cef2:	2b00      	cmp	r3, #0
 801cef4:	d001      	beq.n	801cefa <find_volume+0x38e>
 801cef6:	230d      	movs	r3, #13
 801cef8:	e0b1      	b.n	801d05e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801cefa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cefc:	891b      	ldrh	r3, [r3, #8]
 801cefe:	2b00      	cmp	r3, #0
 801cf00:	d001      	beq.n	801cf06 <find_volume+0x39a>
 801cf02:	230d      	movs	r3, #13
 801cf04:	e0ab      	b.n	801d05e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801cf06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf08:	3338      	adds	r3, #56	@ 0x38
 801cf0a:	332c      	adds	r3, #44	@ 0x2c
 801cf0c:	4618      	mov	r0, r3
 801cf0e:	f7fd fe75 	bl	801abfc <ld_dword>
 801cf12:	4602      	mov	r2, r0
 801cf14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf16:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801cf18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf1a:	69db      	ldr	r3, [r3, #28]
 801cf1c:	009b      	lsls	r3, r3, #2
 801cf1e:	647b      	str	r3, [r7, #68]	@ 0x44
 801cf20:	e01f      	b.n	801cf62 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801cf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf24:	891b      	ldrh	r3, [r3, #8]
 801cf26:	2b00      	cmp	r3, #0
 801cf28:	d101      	bne.n	801cf2e <find_volume+0x3c2>
 801cf2a:	230d      	movs	r3, #13
 801cf2c:	e097      	b.n	801d05e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801cf2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801cf32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cf34:	441a      	add	r2, r3
 801cf36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf38:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801cf3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cf3e:	2b02      	cmp	r3, #2
 801cf40:	d103      	bne.n	801cf4a <find_volume+0x3de>
 801cf42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf44:	69db      	ldr	r3, [r3, #28]
 801cf46:	005b      	lsls	r3, r3, #1
 801cf48:	e00a      	b.n	801cf60 <find_volume+0x3f4>
 801cf4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf4c:	69da      	ldr	r2, [r3, #28]
 801cf4e:	4613      	mov	r3, r2
 801cf50:	005b      	lsls	r3, r3, #1
 801cf52:	4413      	add	r3, r2
 801cf54:	085a      	lsrs	r2, r3, #1
 801cf56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf58:	69db      	ldr	r3, [r3, #28]
 801cf5a:	f003 0301 	and.w	r3, r3, #1
 801cf5e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801cf60:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801cf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf64:	6a1a      	ldr	r2, [r3, #32]
 801cf66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf68:	899b      	ldrh	r3, [r3, #12]
 801cf6a:	4619      	mov	r1, r3
 801cf6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cf6e:	440b      	add	r3, r1
 801cf70:	3b01      	subs	r3, #1
 801cf72:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801cf74:	8989      	ldrh	r1, [r1, #12]
 801cf76:	fbb3 f3f1 	udiv	r3, r3, r1
 801cf7a:	429a      	cmp	r2, r3
 801cf7c:	d201      	bcs.n	801cf82 <find_volume+0x416>
 801cf7e:	230d      	movs	r3, #13
 801cf80:	e06d      	b.n	801d05e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801cf82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf84:	f04f 32ff 	mov.w	r2, #4294967295
 801cf88:	619a      	str	r2, [r3, #24]
 801cf8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf8c:	699a      	ldr	r2, [r3, #24]
 801cf8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf90:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801cf92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cf94:	2280      	movs	r2, #128	@ 0x80
 801cf96:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801cf98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801cf9c:	2b03      	cmp	r3, #3
 801cf9e:	d149      	bne.n	801d034 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801cfa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cfa2:	3338      	adds	r3, #56	@ 0x38
 801cfa4:	3330      	adds	r3, #48	@ 0x30
 801cfa6:	4618      	mov	r0, r3
 801cfa8:	f7fd fe10 	bl	801abcc <ld_word>
 801cfac:	4603      	mov	r3, r0
 801cfae:	2b01      	cmp	r3, #1
 801cfb0:	d140      	bne.n	801d034 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801cfb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801cfb4:	3301      	adds	r3, #1
 801cfb6:	4619      	mov	r1, r3
 801cfb8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801cfba:	f7fe f8b7 	bl	801b12c <move_window>
 801cfbe:	4603      	mov	r3, r0
 801cfc0:	2b00      	cmp	r3, #0
 801cfc2:	d137      	bne.n	801d034 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 801cfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cfc6:	2200      	movs	r2, #0
 801cfc8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801cfca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cfcc:	3338      	adds	r3, #56	@ 0x38
 801cfce:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801cfd2:	4618      	mov	r0, r3
 801cfd4:	f7fd fdfa 	bl	801abcc <ld_word>
 801cfd8:	4603      	mov	r3, r0
 801cfda:	461a      	mov	r2, r3
 801cfdc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801cfe0:	429a      	cmp	r2, r3
 801cfe2:	d127      	bne.n	801d034 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801cfe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cfe6:	3338      	adds	r3, #56	@ 0x38
 801cfe8:	4618      	mov	r0, r3
 801cfea:	f7fd fe07 	bl	801abfc <ld_dword>
 801cfee:	4603      	mov	r3, r0
 801cff0:	4a1d      	ldr	r2, [pc, #116]	@ (801d068 <find_volume+0x4fc>)
 801cff2:	4293      	cmp	r3, r2
 801cff4:	d11e      	bne.n	801d034 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801cff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cff8:	3338      	adds	r3, #56	@ 0x38
 801cffa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801cffe:	4618      	mov	r0, r3
 801d000:	f7fd fdfc 	bl	801abfc <ld_dword>
 801d004:	4603      	mov	r3, r0
 801d006:	4a19      	ldr	r2, [pc, #100]	@ (801d06c <find_volume+0x500>)
 801d008:	4293      	cmp	r3, r2
 801d00a:	d113      	bne.n	801d034 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801d00c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d00e:	3338      	adds	r3, #56	@ 0x38
 801d010:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801d014:	4618      	mov	r0, r3
 801d016:	f7fd fdf1 	bl	801abfc <ld_dword>
 801d01a:	4602      	mov	r2, r0
 801d01c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d01e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801d020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d022:	3338      	adds	r3, #56	@ 0x38
 801d024:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 801d028:	4618      	mov	r0, r3
 801d02a:	f7fd fde7 	bl	801abfc <ld_dword>
 801d02e:	4602      	mov	r2, r0
 801d030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d032:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801d034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d036:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 801d03a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801d03c:	4b0c      	ldr	r3, [pc, #48]	@ (801d070 <find_volume+0x504>)
 801d03e:	881b      	ldrh	r3, [r3, #0]
 801d040:	3301      	adds	r3, #1
 801d042:	b29a      	uxth	r2, r3
 801d044:	4b0a      	ldr	r3, [pc, #40]	@ (801d070 <find_volume+0x504>)
 801d046:	801a      	strh	r2, [r3, #0]
 801d048:	4b09      	ldr	r3, [pc, #36]	@ (801d070 <find_volume+0x504>)
 801d04a:	881a      	ldrh	r2, [r3, #0]
 801d04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d04e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801d050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d052:	4a08      	ldr	r2, [pc, #32]	@ (801d074 <find_volume+0x508>)
 801d054:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801d056:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801d058:	f7fe f800 	bl	801b05c <clear_lock>
#endif
	return FR_OK;
 801d05c:	2300      	movs	r3, #0
}
 801d05e:	4618      	mov	r0, r3
 801d060:	3758      	adds	r7, #88	@ 0x58
 801d062:	46bd      	mov	sp, r7
 801d064:	bd80      	pop	{r7, pc}
 801d066:	bf00      	nop
 801d068:	41615252 	.word	0x41615252
 801d06c:	61417272 	.word	0x61417272
 801d070:	24000554 	.word	0x24000554
 801d074:	24000568 	.word	0x24000568

0801d078 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801d078:	b580      	push	{r7, lr}
 801d07a:	b084      	sub	sp, #16
 801d07c:	af00      	add	r7, sp, #0
 801d07e:	6078      	str	r0, [r7, #4]
 801d080:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801d082:	2309      	movs	r3, #9
 801d084:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801d086:	687b      	ldr	r3, [r7, #4]
 801d088:	2b00      	cmp	r3, #0
 801d08a:	d01c      	beq.n	801d0c6 <validate+0x4e>
 801d08c:	687b      	ldr	r3, [r7, #4]
 801d08e:	681b      	ldr	r3, [r3, #0]
 801d090:	2b00      	cmp	r3, #0
 801d092:	d018      	beq.n	801d0c6 <validate+0x4e>
 801d094:	687b      	ldr	r3, [r7, #4]
 801d096:	681b      	ldr	r3, [r3, #0]
 801d098:	781b      	ldrb	r3, [r3, #0]
 801d09a:	2b00      	cmp	r3, #0
 801d09c:	d013      	beq.n	801d0c6 <validate+0x4e>
 801d09e:	687b      	ldr	r3, [r7, #4]
 801d0a0:	889a      	ldrh	r2, [r3, #4]
 801d0a2:	687b      	ldr	r3, [r7, #4]
 801d0a4:	681b      	ldr	r3, [r3, #0]
 801d0a6:	88db      	ldrh	r3, [r3, #6]
 801d0a8:	429a      	cmp	r2, r3
 801d0aa:	d10c      	bne.n	801d0c6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801d0ac:	687b      	ldr	r3, [r7, #4]
 801d0ae:	681b      	ldr	r3, [r3, #0]
 801d0b0:	785b      	ldrb	r3, [r3, #1]
 801d0b2:	4618      	mov	r0, r3
 801d0b4:	f7fd fcea 	bl	801aa8c <disk_status>
 801d0b8:	4603      	mov	r3, r0
 801d0ba:	f003 0301 	and.w	r3, r3, #1
 801d0be:	2b00      	cmp	r3, #0
 801d0c0:	d101      	bne.n	801d0c6 <validate+0x4e>
			res = FR_OK;
 801d0c2:	2300      	movs	r3, #0
 801d0c4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801d0c6:	7bfb      	ldrb	r3, [r7, #15]
 801d0c8:	2b00      	cmp	r3, #0
 801d0ca:	d102      	bne.n	801d0d2 <validate+0x5a>
 801d0cc:	687b      	ldr	r3, [r7, #4]
 801d0ce:	681b      	ldr	r3, [r3, #0]
 801d0d0:	e000      	b.n	801d0d4 <validate+0x5c>
 801d0d2:	2300      	movs	r3, #0
 801d0d4:	683a      	ldr	r2, [r7, #0]
 801d0d6:	6013      	str	r3, [r2, #0]
	return res;
 801d0d8:	7bfb      	ldrb	r3, [r7, #15]
}
 801d0da:	4618      	mov	r0, r3
 801d0dc:	3710      	adds	r7, #16
 801d0de:	46bd      	mov	sp, r7
 801d0e0:	bd80      	pop	{r7, pc}
	...

0801d0e4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801d0e4:	b580      	push	{r7, lr}
 801d0e6:	b088      	sub	sp, #32
 801d0e8:	af00      	add	r7, sp, #0
 801d0ea:	60f8      	str	r0, [r7, #12]
 801d0ec:	60b9      	str	r1, [r7, #8]
 801d0ee:	4613      	mov	r3, r2
 801d0f0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801d0f2:	68bb      	ldr	r3, [r7, #8]
 801d0f4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801d0f6:	f107 0310 	add.w	r3, r7, #16
 801d0fa:	4618      	mov	r0, r3
 801d0fc:	f7ff fc9c 	bl	801ca38 <get_ldnumber>
 801d100:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801d102:	69fb      	ldr	r3, [r7, #28]
 801d104:	2b00      	cmp	r3, #0
 801d106:	da01      	bge.n	801d10c <f_mount+0x28>
 801d108:	230b      	movs	r3, #11
 801d10a:	e02b      	b.n	801d164 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801d10c:	4a17      	ldr	r2, [pc, #92]	@ (801d16c <f_mount+0x88>)
 801d10e:	69fb      	ldr	r3, [r7, #28]
 801d110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d114:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801d116:	69bb      	ldr	r3, [r7, #24]
 801d118:	2b00      	cmp	r3, #0
 801d11a:	d005      	beq.n	801d128 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801d11c:	69b8      	ldr	r0, [r7, #24]
 801d11e:	f7fd ff9d 	bl	801b05c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801d122:	69bb      	ldr	r3, [r7, #24]
 801d124:	2200      	movs	r2, #0
 801d126:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801d128:	68fb      	ldr	r3, [r7, #12]
 801d12a:	2b00      	cmp	r3, #0
 801d12c:	d002      	beq.n	801d134 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801d12e:	68fb      	ldr	r3, [r7, #12]
 801d130:	2200      	movs	r2, #0
 801d132:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801d134:	68fa      	ldr	r2, [r7, #12]
 801d136:	490d      	ldr	r1, [pc, #52]	@ (801d16c <f_mount+0x88>)
 801d138:	69fb      	ldr	r3, [r7, #28]
 801d13a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801d13e:	68fb      	ldr	r3, [r7, #12]
 801d140:	2b00      	cmp	r3, #0
 801d142:	d002      	beq.n	801d14a <f_mount+0x66>
 801d144:	79fb      	ldrb	r3, [r7, #7]
 801d146:	2b01      	cmp	r3, #1
 801d148:	d001      	beq.n	801d14e <f_mount+0x6a>
 801d14a:	2300      	movs	r3, #0
 801d14c:	e00a      	b.n	801d164 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801d14e:	f107 010c 	add.w	r1, r7, #12
 801d152:	f107 0308 	add.w	r3, r7, #8
 801d156:	2200      	movs	r2, #0
 801d158:	4618      	mov	r0, r3
 801d15a:	f7ff fd07 	bl	801cb6c <find_volume>
 801d15e:	4603      	mov	r3, r0
 801d160:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801d162:	7dfb      	ldrb	r3, [r7, #23]
}
 801d164:	4618      	mov	r0, r3
 801d166:	3720      	adds	r7, #32
 801d168:	46bd      	mov	sp, r7
 801d16a:	bd80      	pop	{r7, pc}
 801d16c:	24000550 	.word	0x24000550

0801d170 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801d170:	b580      	push	{r7, lr}
 801d172:	b09a      	sub	sp, #104	@ 0x68
 801d174:	af00      	add	r7, sp, #0
 801d176:	60f8      	str	r0, [r7, #12]
 801d178:	60b9      	str	r1, [r7, #8]
 801d17a:	4613      	mov	r3, r2
 801d17c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801d17e:	68fb      	ldr	r3, [r7, #12]
 801d180:	2b00      	cmp	r3, #0
 801d182:	d101      	bne.n	801d188 <f_open+0x18>
 801d184:	2309      	movs	r3, #9
 801d186:	e1b7      	b.n	801d4f8 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801d188:	79fb      	ldrb	r3, [r7, #7]
 801d18a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801d18e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801d190:	79fa      	ldrb	r2, [r7, #7]
 801d192:	f107 0114 	add.w	r1, r7, #20
 801d196:	f107 0308 	add.w	r3, r7, #8
 801d19a:	4618      	mov	r0, r3
 801d19c:	f7ff fce6 	bl	801cb6c <find_volume>
 801d1a0:	4603      	mov	r3, r0
 801d1a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 801d1a6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d1aa:	2b00      	cmp	r3, #0
 801d1ac:	f040 819b 	bne.w	801d4e6 <f_open+0x376>
		dj.obj.fs = fs;
 801d1b0:	697b      	ldr	r3, [r7, #20]
 801d1b2:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801d1b4:	68ba      	ldr	r2, [r7, #8]
 801d1b6:	f107 0318 	add.w	r3, r7, #24
 801d1ba:	4611      	mov	r1, r2
 801d1bc:	4618      	mov	r0, r3
 801d1be:	f7ff fbc5 	bl	801c94c <follow_path>
 801d1c2:	4603      	mov	r3, r0
 801d1c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801d1c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d1cc:	2b00      	cmp	r3, #0
 801d1ce:	d118      	bne.n	801d202 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801d1d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801d1d4:	b25b      	sxtb	r3, r3
 801d1d6:	2b00      	cmp	r3, #0
 801d1d8:	da03      	bge.n	801d1e2 <f_open+0x72>
				res = FR_INVALID_NAME;
 801d1da:	2306      	movs	r3, #6
 801d1dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801d1e0:	e00f      	b.n	801d202 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801d1e2:	79fb      	ldrb	r3, [r7, #7]
 801d1e4:	2b01      	cmp	r3, #1
 801d1e6:	bf8c      	ite	hi
 801d1e8:	2301      	movhi	r3, #1
 801d1ea:	2300      	movls	r3, #0
 801d1ec:	b2db      	uxtb	r3, r3
 801d1ee:	461a      	mov	r2, r3
 801d1f0:	f107 0318 	add.w	r3, r7, #24
 801d1f4:	4611      	mov	r1, r2
 801d1f6:	4618      	mov	r0, r3
 801d1f8:	f7fd fde8 	bl	801adcc <chk_lock>
 801d1fc:	4603      	mov	r3, r0
 801d1fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801d202:	79fb      	ldrb	r3, [r7, #7]
 801d204:	f003 031c 	and.w	r3, r3, #28
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d07f      	beq.n	801d30c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 801d20c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d210:	2b00      	cmp	r3, #0
 801d212:	d017      	beq.n	801d244 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801d214:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d218:	2b04      	cmp	r3, #4
 801d21a:	d10e      	bne.n	801d23a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801d21c:	f7fd fe32 	bl	801ae84 <enq_lock>
 801d220:	4603      	mov	r3, r0
 801d222:	2b00      	cmp	r3, #0
 801d224:	d006      	beq.n	801d234 <f_open+0xc4>
 801d226:	f107 0318 	add.w	r3, r7, #24
 801d22a:	4618      	mov	r0, r3
 801d22c:	f7ff f894 	bl	801c358 <dir_register>
 801d230:	4603      	mov	r3, r0
 801d232:	e000      	b.n	801d236 <f_open+0xc6>
 801d234:	2312      	movs	r3, #18
 801d236:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801d23a:	79fb      	ldrb	r3, [r7, #7]
 801d23c:	f043 0308 	orr.w	r3, r3, #8
 801d240:	71fb      	strb	r3, [r7, #7]
 801d242:	e010      	b.n	801d266 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801d244:	7fbb      	ldrb	r3, [r7, #30]
 801d246:	f003 0311 	and.w	r3, r3, #17
 801d24a:	2b00      	cmp	r3, #0
 801d24c:	d003      	beq.n	801d256 <f_open+0xe6>
					res = FR_DENIED;
 801d24e:	2307      	movs	r3, #7
 801d250:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801d254:	e007      	b.n	801d266 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801d256:	79fb      	ldrb	r3, [r7, #7]
 801d258:	f003 0304 	and.w	r3, r3, #4
 801d25c:	2b00      	cmp	r3, #0
 801d25e:	d002      	beq.n	801d266 <f_open+0xf6>
 801d260:	2308      	movs	r3, #8
 801d262:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801d266:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d26a:	2b00      	cmp	r3, #0
 801d26c:	d168      	bne.n	801d340 <f_open+0x1d0>
 801d26e:	79fb      	ldrb	r3, [r7, #7]
 801d270:	f003 0308 	and.w	r3, r3, #8
 801d274:	2b00      	cmp	r3, #0
 801d276:	d063      	beq.n	801d340 <f_open+0x1d0>
				dw = GET_FATTIME();
 801d278:	f7fd fbaa 	bl	801a9d0 <get_fattime>
 801d27c:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801d27e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d280:	330e      	adds	r3, #14
 801d282:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801d284:	4618      	mov	r0, r3
 801d286:	f7fd fcf7 	bl	801ac78 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801d28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d28c:	3316      	adds	r3, #22
 801d28e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801d290:	4618      	mov	r0, r3
 801d292:	f7fd fcf1 	bl	801ac78 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801d296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d298:	330b      	adds	r3, #11
 801d29a:	2220      	movs	r2, #32
 801d29c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801d29e:	697b      	ldr	r3, [r7, #20]
 801d2a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d2a2:	4611      	mov	r1, r2
 801d2a4:	4618      	mov	r0, r3
 801d2a6:	f7fe fcc6 	bl	801bc36 <ld_clust>
 801d2aa:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801d2ac:	697b      	ldr	r3, [r7, #20]
 801d2ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801d2b0:	2200      	movs	r2, #0
 801d2b2:	4618      	mov	r0, r3
 801d2b4:	f7fe fcde 	bl	801bc74 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801d2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d2ba:	331c      	adds	r3, #28
 801d2bc:	2100      	movs	r1, #0
 801d2be:	4618      	mov	r0, r3
 801d2c0:	f7fd fcda 	bl	801ac78 <st_dword>
					fs->wflag = 1;
 801d2c4:	697b      	ldr	r3, [r7, #20]
 801d2c6:	2201      	movs	r2, #1
 801d2c8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801d2ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d2cc:	2b00      	cmp	r3, #0
 801d2ce:	d037      	beq.n	801d340 <f_open+0x1d0>
						dw = fs->winsect;
 801d2d0:	697b      	ldr	r3, [r7, #20]
 801d2d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d2d4:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801d2d6:	f107 0318 	add.w	r3, r7, #24
 801d2da:	2200      	movs	r2, #0
 801d2dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801d2de:	4618      	mov	r0, r3
 801d2e0:	f7fe f9ce 	bl	801b680 <remove_chain>
 801d2e4:	4603      	mov	r3, r0
 801d2e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 801d2ea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d2ee:	2b00      	cmp	r3, #0
 801d2f0:	d126      	bne.n	801d340 <f_open+0x1d0>
							res = move_window(fs, dw);
 801d2f2:	697b      	ldr	r3, [r7, #20]
 801d2f4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801d2f6:	4618      	mov	r0, r3
 801d2f8:	f7fd ff18 	bl	801b12c <move_window>
 801d2fc:	4603      	mov	r3, r0
 801d2fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801d302:	697b      	ldr	r3, [r7, #20]
 801d304:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801d306:	3a01      	subs	r2, #1
 801d308:	615a      	str	r2, [r3, #20]
 801d30a:	e019      	b.n	801d340 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801d30c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d310:	2b00      	cmp	r3, #0
 801d312:	d115      	bne.n	801d340 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801d314:	7fbb      	ldrb	r3, [r7, #30]
 801d316:	f003 0310 	and.w	r3, r3, #16
 801d31a:	2b00      	cmp	r3, #0
 801d31c:	d003      	beq.n	801d326 <f_open+0x1b6>
					res = FR_NO_FILE;
 801d31e:	2304      	movs	r3, #4
 801d320:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801d324:	e00c      	b.n	801d340 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801d326:	79fb      	ldrb	r3, [r7, #7]
 801d328:	f003 0302 	and.w	r3, r3, #2
 801d32c:	2b00      	cmp	r3, #0
 801d32e:	d007      	beq.n	801d340 <f_open+0x1d0>
 801d330:	7fbb      	ldrb	r3, [r7, #30]
 801d332:	f003 0301 	and.w	r3, r3, #1
 801d336:	2b00      	cmp	r3, #0
 801d338:	d002      	beq.n	801d340 <f_open+0x1d0>
						res = FR_DENIED;
 801d33a:	2307      	movs	r3, #7
 801d33c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801d340:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d344:	2b00      	cmp	r3, #0
 801d346:	d126      	bne.n	801d396 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801d348:	79fb      	ldrb	r3, [r7, #7]
 801d34a:	f003 0308 	and.w	r3, r3, #8
 801d34e:	2b00      	cmp	r3, #0
 801d350:	d003      	beq.n	801d35a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801d352:	79fb      	ldrb	r3, [r7, #7]
 801d354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d358:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801d35a:	697b      	ldr	r3, [r7, #20]
 801d35c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801d35e:	68fb      	ldr	r3, [r7, #12]
 801d360:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801d362:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d364:	68fb      	ldr	r3, [r7, #12]
 801d366:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801d368:	79fb      	ldrb	r3, [r7, #7]
 801d36a:	2b01      	cmp	r3, #1
 801d36c:	bf8c      	ite	hi
 801d36e:	2301      	movhi	r3, #1
 801d370:	2300      	movls	r3, #0
 801d372:	b2db      	uxtb	r3, r3
 801d374:	461a      	mov	r2, r3
 801d376:	f107 0318 	add.w	r3, r7, #24
 801d37a:	4611      	mov	r1, r2
 801d37c:	4618      	mov	r0, r3
 801d37e:	f7fd fda3 	bl	801aec8 <inc_lock>
 801d382:	4602      	mov	r2, r0
 801d384:	68fb      	ldr	r3, [r7, #12]
 801d386:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801d388:	68fb      	ldr	r3, [r7, #12]
 801d38a:	691b      	ldr	r3, [r3, #16]
 801d38c:	2b00      	cmp	r3, #0
 801d38e:	d102      	bne.n	801d396 <f_open+0x226>
 801d390:	2302      	movs	r3, #2
 801d392:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801d396:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d39a:	2b00      	cmp	r3, #0
 801d39c:	f040 80a3 	bne.w	801d4e6 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801d3a0:	697b      	ldr	r3, [r7, #20]
 801d3a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d3a4:	4611      	mov	r1, r2
 801d3a6:	4618      	mov	r0, r3
 801d3a8:	f7fe fc45 	bl	801bc36 <ld_clust>
 801d3ac:	4602      	mov	r2, r0
 801d3ae:	68fb      	ldr	r3, [r7, #12]
 801d3b0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801d3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d3b4:	331c      	adds	r3, #28
 801d3b6:	4618      	mov	r0, r3
 801d3b8:	f7fd fc20 	bl	801abfc <ld_dword>
 801d3bc:	4602      	mov	r2, r0
 801d3be:	68fb      	ldr	r3, [r7, #12]
 801d3c0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801d3c2:	68fb      	ldr	r3, [r7, #12]
 801d3c4:	2200      	movs	r2, #0
 801d3c6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801d3c8:	697a      	ldr	r2, [r7, #20]
 801d3ca:	68fb      	ldr	r3, [r7, #12]
 801d3cc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801d3ce:	697b      	ldr	r3, [r7, #20]
 801d3d0:	88da      	ldrh	r2, [r3, #6]
 801d3d2:	68fb      	ldr	r3, [r7, #12]
 801d3d4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801d3d6:	68fb      	ldr	r3, [r7, #12]
 801d3d8:	79fa      	ldrb	r2, [r7, #7]
 801d3da:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801d3dc:	68fb      	ldr	r3, [r7, #12]
 801d3de:	2200      	movs	r2, #0
 801d3e0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801d3e2:	68fb      	ldr	r3, [r7, #12]
 801d3e4:	2200      	movs	r2, #0
 801d3e6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801d3e8:	68fb      	ldr	r3, [r7, #12]
 801d3ea:	2200      	movs	r2, #0
 801d3ec:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801d3ee:	68fb      	ldr	r3, [r7, #12]
 801d3f0:	3330      	adds	r3, #48	@ 0x30
 801d3f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801d3f6:	2100      	movs	r1, #0
 801d3f8:	4618      	mov	r0, r3
 801d3fa:	f7fd fc8a 	bl	801ad12 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801d3fe:	79fb      	ldrb	r3, [r7, #7]
 801d400:	f003 0320 	and.w	r3, r3, #32
 801d404:	2b00      	cmp	r3, #0
 801d406:	d06e      	beq.n	801d4e6 <f_open+0x376>
 801d408:	68fb      	ldr	r3, [r7, #12]
 801d40a:	68db      	ldr	r3, [r3, #12]
 801d40c:	2b00      	cmp	r3, #0
 801d40e:	d06a      	beq.n	801d4e6 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801d410:	68fb      	ldr	r3, [r7, #12]
 801d412:	68da      	ldr	r2, [r3, #12]
 801d414:	68fb      	ldr	r3, [r7, #12]
 801d416:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801d418:	697b      	ldr	r3, [r7, #20]
 801d41a:	895b      	ldrh	r3, [r3, #10]
 801d41c:	461a      	mov	r2, r3
 801d41e:	697b      	ldr	r3, [r7, #20]
 801d420:	899b      	ldrh	r3, [r3, #12]
 801d422:	fb02 f303 	mul.w	r3, r2, r3
 801d426:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801d428:	68fb      	ldr	r3, [r7, #12]
 801d42a:	689b      	ldr	r3, [r3, #8]
 801d42c:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801d42e:	68fb      	ldr	r3, [r7, #12]
 801d430:	68db      	ldr	r3, [r3, #12]
 801d432:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801d434:	e016      	b.n	801d464 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801d436:	68fb      	ldr	r3, [r7, #12]
 801d438:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801d43a:	4618      	mov	r0, r3
 801d43c:	f7fd ff33 	bl	801b2a6 <get_fat>
 801d440:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801d442:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d444:	2b01      	cmp	r3, #1
 801d446:	d802      	bhi.n	801d44e <f_open+0x2de>
 801d448:	2302      	movs	r3, #2
 801d44a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801d44e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d450:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d454:	d102      	bne.n	801d45c <f_open+0x2ec>
 801d456:	2301      	movs	r3, #1
 801d458:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801d45c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801d45e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d460:	1ad3      	subs	r3, r2, r3
 801d462:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801d464:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d468:	2b00      	cmp	r3, #0
 801d46a:	d103      	bne.n	801d474 <f_open+0x304>
 801d46c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801d46e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d470:	429a      	cmp	r2, r3
 801d472:	d8e0      	bhi.n	801d436 <f_open+0x2c6>
				}
				fp->clust = clst;
 801d474:	68fb      	ldr	r3, [r7, #12]
 801d476:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801d478:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801d47a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d47e:	2b00      	cmp	r3, #0
 801d480:	d131      	bne.n	801d4e6 <f_open+0x376>
 801d482:	697b      	ldr	r3, [r7, #20]
 801d484:	899b      	ldrh	r3, [r3, #12]
 801d486:	461a      	mov	r2, r3
 801d488:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d48a:	fbb3 f1f2 	udiv	r1, r3, r2
 801d48e:	fb01 f202 	mul.w	r2, r1, r2
 801d492:	1a9b      	subs	r3, r3, r2
 801d494:	2b00      	cmp	r3, #0
 801d496:	d026      	beq.n	801d4e6 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801d498:	697b      	ldr	r3, [r7, #20]
 801d49a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801d49c:	4618      	mov	r0, r3
 801d49e:	f7fd fee3 	bl	801b268 <clust2sect>
 801d4a2:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801d4a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d4a6:	2b00      	cmp	r3, #0
 801d4a8:	d103      	bne.n	801d4b2 <f_open+0x342>
						res = FR_INT_ERR;
 801d4aa:	2302      	movs	r3, #2
 801d4ac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801d4b0:	e019      	b.n	801d4e6 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801d4b2:	697b      	ldr	r3, [r7, #20]
 801d4b4:	899b      	ldrh	r3, [r3, #12]
 801d4b6:	461a      	mov	r2, r3
 801d4b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d4ba:	fbb3 f2f2 	udiv	r2, r3, r2
 801d4be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d4c0:	441a      	add	r2, r3
 801d4c2:	68fb      	ldr	r3, [r7, #12]
 801d4c4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801d4c6:	697b      	ldr	r3, [r7, #20]
 801d4c8:	7858      	ldrb	r0, [r3, #1]
 801d4ca:	68fb      	ldr	r3, [r7, #12]
 801d4cc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801d4d0:	68fb      	ldr	r3, [r7, #12]
 801d4d2:	6a1a      	ldr	r2, [r3, #32]
 801d4d4:	2301      	movs	r3, #1
 801d4d6:	f7fd fb1b 	bl	801ab10 <disk_read>
 801d4da:	4603      	mov	r3, r0
 801d4dc:	2b00      	cmp	r3, #0
 801d4de:	d002      	beq.n	801d4e6 <f_open+0x376>
 801d4e0:	2301      	movs	r3, #1
 801d4e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801d4e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801d4ea:	2b00      	cmp	r3, #0
 801d4ec:	d002      	beq.n	801d4f4 <f_open+0x384>
 801d4ee:	68fb      	ldr	r3, [r7, #12]
 801d4f0:	2200      	movs	r2, #0
 801d4f2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801d4f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 801d4f8:	4618      	mov	r0, r3
 801d4fa:	3768      	adds	r7, #104	@ 0x68
 801d4fc:	46bd      	mov	sp, r7
 801d4fe:	bd80      	pop	{r7, pc}

0801d500 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801d500:	b580      	push	{r7, lr}
 801d502:	b08c      	sub	sp, #48	@ 0x30
 801d504:	af00      	add	r7, sp, #0
 801d506:	60f8      	str	r0, [r7, #12]
 801d508:	60b9      	str	r1, [r7, #8]
 801d50a:	607a      	str	r2, [r7, #4]
 801d50c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801d50e:	68bb      	ldr	r3, [r7, #8]
 801d510:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801d512:	683b      	ldr	r3, [r7, #0]
 801d514:	2200      	movs	r2, #0
 801d516:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801d518:	68fb      	ldr	r3, [r7, #12]
 801d51a:	f107 0210 	add.w	r2, r7, #16
 801d51e:	4611      	mov	r1, r2
 801d520:	4618      	mov	r0, r3
 801d522:	f7ff fda9 	bl	801d078 <validate>
 801d526:	4603      	mov	r3, r0
 801d528:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801d52c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801d530:	2b00      	cmp	r3, #0
 801d532:	d107      	bne.n	801d544 <f_write+0x44>
 801d534:	68fb      	ldr	r3, [r7, #12]
 801d536:	7d5b      	ldrb	r3, [r3, #21]
 801d538:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801d53c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801d540:	2b00      	cmp	r3, #0
 801d542:	d002      	beq.n	801d54a <f_write+0x4a>
 801d544:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801d548:	e16a      	b.n	801d820 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801d54a:	68fb      	ldr	r3, [r7, #12]
 801d54c:	7d1b      	ldrb	r3, [r3, #20]
 801d54e:	f003 0302 	and.w	r3, r3, #2
 801d552:	2b00      	cmp	r3, #0
 801d554:	d101      	bne.n	801d55a <f_write+0x5a>
 801d556:	2307      	movs	r3, #7
 801d558:	e162      	b.n	801d820 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801d55a:	68fb      	ldr	r3, [r7, #12]
 801d55c:	699a      	ldr	r2, [r3, #24]
 801d55e:	687b      	ldr	r3, [r7, #4]
 801d560:	441a      	add	r2, r3
 801d562:	68fb      	ldr	r3, [r7, #12]
 801d564:	699b      	ldr	r3, [r3, #24]
 801d566:	429a      	cmp	r2, r3
 801d568:	f080 814c 	bcs.w	801d804 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801d56c:	68fb      	ldr	r3, [r7, #12]
 801d56e:	699b      	ldr	r3, [r3, #24]
 801d570:	43db      	mvns	r3, r3
 801d572:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801d574:	e146      	b.n	801d804 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801d576:	68fb      	ldr	r3, [r7, #12]
 801d578:	699b      	ldr	r3, [r3, #24]
 801d57a:	693a      	ldr	r2, [r7, #16]
 801d57c:	8992      	ldrh	r2, [r2, #12]
 801d57e:	fbb3 f1f2 	udiv	r1, r3, r2
 801d582:	fb01 f202 	mul.w	r2, r1, r2
 801d586:	1a9b      	subs	r3, r3, r2
 801d588:	2b00      	cmp	r3, #0
 801d58a:	f040 80f1 	bne.w	801d770 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801d58e:	68fb      	ldr	r3, [r7, #12]
 801d590:	699b      	ldr	r3, [r3, #24]
 801d592:	693a      	ldr	r2, [r7, #16]
 801d594:	8992      	ldrh	r2, [r2, #12]
 801d596:	fbb3 f3f2 	udiv	r3, r3, r2
 801d59a:	693a      	ldr	r2, [r7, #16]
 801d59c:	8952      	ldrh	r2, [r2, #10]
 801d59e:	3a01      	subs	r2, #1
 801d5a0:	4013      	ands	r3, r2
 801d5a2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801d5a4:	69bb      	ldr	r3, [r7, #24]
 801d5a6:	2b00      	cmp	r3, #0
 801d5a8:	d143      	bne.n	801d632 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801d5aa:	68fb      	ldr	r3, [r7, #12]
 801d5ac:	699b      	ldr	r3, [r3, #24]
 801d5ae:	2b00      	cmp	r3, #0
 801d5b0:	d10c      	bne.n	801d5cc <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801d5b2:	68fb      	ldr	r3, [r7, #12]
 801d5b4:	689b      	ldr	r3, [r3, #8]
 801d5b6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801d5b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5ba:	2b00      	cmp	r3, #0
 801d5bc:	d11a      	bne.n	801d5f4 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801d5be:	68fb      	ldr	r3, [r7, #12]
 801d5c0:	2100      	movs	r1, #0
 801d5c2:	4618      	mov	r0, r3
 801d5c4:	f7fe f8c1 	bl	801b74a <create_chain>
 801d5c8:	62b8      	str	r0, [r7, #40]	@ 0x28
 801d5ca:	e013      	b.n	801d5f4 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801d5cc:	68fb      	ldr	r3, [r7, #12]
 801d5ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d5d0:	2b00      	cmp	r3, #0
 801d5d2:	d007      	beq.n	801d5e4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801d5d4:	68fb      	ldr	r3, [r7, #12]
 801d5d6:	699b      	ldr	r3, [r3, #24]
 801d5d8:	4619      	mov	r1, r3
 801d5da:	68f8      	ldr	r0, [r7, #12]
 801d5dc:	f7fe f94d 	bl	801b87a <clmt_clust>
 801d5e0:	62b8      	str	r0, [r7, #40]	@ 0x28
 801d5e2:	e007      	b.n	801d5f4 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801d5e4:	68fa      	ldr	r2, [r7, #12]
 801d5e6:	68fb      	ldr	r3, [r7, #12]
 801d5e8:	69db      	ldr	r3, [r3, #28]
 801d5ea:	4619      	mov	r1, r3
 801d5ec:	4610      	mov	r0, r2
 801d5ee:	f7fe f8ac 	bl	801b74a <create_chain>
 801d5f2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801d5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5f6:	2b00      	cmp	r3, #0
 801d5f8:	f000 8109 	beq.w	801d80e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801d5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5fe:	2b01      	cmp	r3, #1
 801d600:	d104      	bne.n	801d60c <f_write+0x10c>
 801d602:	68fb      	ldr	r3, [r7, #12]
 801d604:	2202      	movs	r2, #2
 801d606:	755a      	strb	r2, [r3, #21]
 801d608:	2302      	movs	r3, #2
 801d60a:	e109      	b.n	801d820 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801d60c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d612:	d104      	bne.n	801d61e <f_write+0x11e>
 801d614:	68fb      	ldr	r3, [r7, #12]
 801d616:	2201      	movs	r2, #1
 801d618:	755a      	strb	r2, [r3, #21]
 801d61a:	2301      	movs	r3, #1
 801d61c:	e100      	b.n	801d820 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 801d61e:	68fb      	ldr	r3, [r7, #12]
 801d620:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d622:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801d624:	68fb      	ldr	r3, [r7, #12]
 801d626:	689b      	ldr	r3, [r3, #8]
 801d628:	2b00      	cmp	r3, #0
 801d62a:	d102      	bne.n	801d632 <f_write+0x132>
 801d62c:	68fb      	ldr	r3, [r7, #12]
 801d62e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d630:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801d632:	68fb      	ldr	r3, [r7, #12]
 801d634:	7d1b      	ldrb	r3, [r3, #20]
 801d636:	b25b      	sxtb	r3, r3
 801d638:	2b00      	cmp	r3, #0
 801d63a:	da18      	bge.n	801d66e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801d63c:	693b      	ldr	r3, [r7, #16]
 801d63e:	7858      	ldrb	r0, [r3, #1]
 801d640:	68fb      	ldr	r3, [r7, #12]
 801d642:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801d646:	68fb      	ldr	r3, [r7, #12]
 801d648:	6a1a      	ldr	r2, [r3, #32]
 801d64a:	2301      	movs	r3, #1
 801d64c:	f7fd fa80 	bl	801ab50 <disk_write>
 801d650:	4603      	mov	r3, r0
 801d652:	2b00      	cmp	r3, #0
 801d654:	d004      	beq.n	801d660 <f_write+0x160>
 801d656:	68fb      	ldr	r3, [r7, #12]
 801d658:	2201      	movs	r2, #1
 801d65a:	755a      	strb	r2, [r3, #21]
 801d65c:	2301      	movs	r3, #1
 801d65e:	e0df      	b.n	801d820 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 801d660:	68fb      	ldr	r3, [r7, #12]
 801d662:	7d1b      	ldrb	r3, [r3, #20]
 801d664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d668:	b2da      	uxtb	r2, r3
 801d66a:	68fb      	ldr	r3, [r7, #12]
 801d66c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801d66e:	693a      	ldr	r2, [r7, #16]
 801d670:	68fb      	ldr	r3, [r7, #12]
 801d672:	69db      	ldr	r3, [r3, #28]
 801d674:	4619      	mov	r1, r3
 801d676:	4610      	mov	r0, r2
 801d678:	f7fd fdf6 	bl	801b268 <clust2sect>
 801d67c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801d67e:	697b      	ldr	r3, [r7, #20]
 801d680:	2b00      	cmp	r3, #0
 801d682:	d104      	bne.n	801d68e <f_write+0x18e>
 801d684:	68fb      	ldr	r3, [r7, #12]
 801d686:	2202      	movs	r2, #2
 801d688:	755a      	strb	r2, [r3, #21]
 801d68a:	2302      	movs	r3, #2
 801d68c:	e0c8      	b.n	801d820 <f_write+0x320>
			sect += csect;
 801d68e:	697a      	ldr	r2, [r7, #20]
 801d690:	69bb      	ldr	r3, [r7, #24]
 801d692:	4413      	add	r3, r2
 801d694:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801d696:	693b      	ldr	r3, [r7, #16]
 801d698:	899b      	ldrh	r3, [r3, #12]
 801d69a:	461a      	mov	r2, r3
 801d69c:	687b      	ldr	r3, [r7, #4]
 801d69e:	fbb3 f3f2 	udiv	r3, r3, r2
 801d6a2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801d6a4:	6a3b      	ldr	r3, [r7, #32]
 801d6a6:	2b00      	cmp	r3, #0
 801d6a8:	d043      	beq.n	801d732 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801d6aa:	69ba      	ldr	r2, [r7, #24]
 801d6ac:	6a3b      	ldr	r3, [r7, #32]
 801d6ae:	4413      	add	r3, r2
 801d6b0:	693a      	ldr	r2, [r7, #16]
 801d6b2:	8952      	ldrh	r2, [r2, #10]
 801d6b4:	4293      	cmp	r3, r2
 801d6b6:	d905      	bls.n	801d6c4 <f_write+0x1c4>
					cc = fs->csize - csect;
 801d6b8:	693b      	ldr	r3, [r7, #16]
 801d6ba:	895b      	ldrh	r3, [r3, #10]
 801d6bc:	461a      	mov	r2, r3
 801d6be:	69bb      	ldr	r3, [r7, #24]
 801d6c0:	1ad3      	subs	r3, r2, r3
 801d6c2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801d6c4:	693b      	ldr	r3, [r7, #16]
 801d6c6:	7858      	ldrb	r0, [r3, #1]
 801d6c8:	6a3b      	ldr	r3, [r7, #32]
 801d6ca:	697a      	ldr	r2, [r7, #20]
 801d6cc:	69f9      	ldr	r1, [r7, #28]
 801d6ce:	f7fd fa3f 	bl	801ab50 <disk_write>
 801d6d2:	4603      	mov	r3, r0
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	d004      	beq.n	801d6e2 <f_write+0x1e2>
 801d6d8:	68fb      	ldr	r3, [r7, #12]
 801d6da:	2201      	movs	r2, #1
 801d6dc:	755a      	strb	r2, [r3, #21]
 801d6de:	2301      	movs	r3, #1
 801d6e0:	e09e      	b.n	801d820 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801d6e2:	68fb      	ldr	r3, [r7, #12]
 801d6e4:	6a1a      	ldr	r2, [r3, #32]
 801d6e6:	697b      	ldr	r3, [r7, #20]
 801d6e8:	1ad3      	subs	r3, r2, r3
 801d6ea:	6a3a      	ldr	r2, [r7, #32]
 801d6ec:	429a      	cmp	r2, r3
 801d6ee:	d918      	bls.n	801d722 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801d6f0:	68fb      	ldr	r3, [r7, #12]
 801d6f2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801d6f6:	68fb      	ldr	r3, [r7, #12]
 801d6f8:	6a1a      	ldr	r2, [r3, #32]
 801d6fa:	697b      	ldr	r3, [r7, #20]
 801d6fc:	1ad3      	subs	r3, r2, r3
 801d6fe:	693a      	ldr	r2, [r7, #16]
 801d700:	8992      	ldrh	r2, [r2, #12]
 801d702:	fb02 f303 	mul.w	r3, r2, r3
 801d706:	69fa      	ldr	r2, [r7, #28]
 801d708:	18d1      	adds	r1, r2, r3
 801d70a:	693b      	ldr	r3, [r7, #16]
 801d70c:	899b      	ldrh	r3, [r3, #12]
 801d70e:	461a      	mov	r2, r3
 801d710:	f7fd fade 	bl	801acd0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801d714:	68fb      	ldr	r3, [r7, #12]
 801d716:	7d1b      	ldrb	r3, [r3, #20]
 801d718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d71c:	b2da      	uxtb	r2, r3
 801d71e:	68fb      	ldr	r3, [r7, #12]
 801d720:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801d722:	693b      	ldr	r3, [r7, #16]
 801d724:	899b      	ldrh	r3, [r3, #12]
 801d726:	461a      	mov	r2, r3
 801d728:	6a3b      	ldr	r3, [r7, #32]
 801d72a:	fb02 f303 	mul.w	r3, r2, r3
 801d72e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801d730:	e04b      	b.n	801d7ca <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801d732:	68fb      	ldr	r3, [r7, #12]
 801d734:	6a1b      	ldr	r3, [r3, #32]
 801d736:	697a      	ldr	r2, [r7, #20]
 801d738:	429a      	cmp	r2, r3
 801d73a:	d016      	beq.n	801d76a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 801d73c:	68fb      	ldr	r3, [r7, #12]
 801d73e:	699a      	ldr	r2, [r3, #24]
 801d740:	68fb      	ldr	r3, [r7, #12]
 801d742:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801d744:	429a      	cmp	r2, r3
 801d746:	d210      	bcs.n	801d76a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801d748:	693b      	ldr	r3, [r7, #16]
 801d74a:	7858      	ldrb	r0, [r3, #1]
 801d74c:	68fb      	ldr	r3, [r7, #12]
 801d74e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801d752:	2301      	movs	r3, #1
 801d754:	697a      	ldr	r2, [r7, #20]
 801d756:	f7fd f9db 	bl	801ab10 <disk_read>
 801d75a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801d75c:	2b00      	cmp	r3, #0
 801d75e:	d004      	beq.n	801d76a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 801d760:	68fb      	ldr	r3, [r7, #12]
 801d762:	2201      	movs	r2, #1
 801d764:	755a      	strb	r2, [r3, #21]
 801d766:	2301      	movs	r3, #1
 801d768:	e05a      	b.n	801d820 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 801d76a:	68fb      	ldr	r3, [r7, #12]
 801d76c:	697a      	ldr	r2, [r7, #20]
 801d76e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801d770:	693b      	ldr	r3, [r7, #16]
 801d772:	899b      	ldrh	r3, [r3, #12]
 801d774:	4618      	mov	r0, r3
 801d776:	68fb      	ldr	r3, [r7, #12]
 801d778:	699b      	ldr	r3, [r3, #24]
 801d77a:	693a      	ldr	r2, [r7, #16]
 801d77c:	8992      	ldrh	r2, [r2, #12]
 801d77e:	fbb3 f1f2 	udiv	r1, r3, r2
 801d782:	fb01 f202 	mul.w	r2, r1, r2
 801d786:	1a9b      	subs	r3, r3, r2
 801d788:	1ac3      	subs	r3, r0, r3
 801d78a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801d78c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d78e:	687b      	ldr	r3, [r7, #4]
 801d790:	429a      	cmp	r2, r3
 801d792:	d901      	bls.n	801d798 <f_write+0x298>
 801d794:	687b      	ldr	r3, [r7, #4]
 801d796:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801d798:	68fb      	ldr	r3, [r7, #12]
 801d79a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801d79e:	68fb      	ldr	r3, [r7, #12]
 801d7a0:	699b      	ldr	r3, [r3, #24]
 801d7a2:	693a      	ldr	r2, [r7, #16]
 801d7a4:	8992      	ldrh	r2, [r2, #12]
 801d7a6:	fbb3 f0f2 	udiv	r0, r3, r2
 801d7aa:	fb00 f202 	mul.w	r2, r0, r2
 801d7ae:	1a9b      	subs	r3, r3, r2
 801d7b0:	440b      	add	r3, r1
 801d7b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d7b4:	69f9      	ldr	r1, [r7, #28]
 801d7b6:	4618      	mov	r0, r3
 801d7b8:	f7fd fa8a 	bl	801acd0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801d7bc:	68fb      	ldr	r3, [r7, #12]
 801d7be:	7d1b      	ldrb	r3, [r3, #20]
 801d7c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801d7c4:	b2da      	uxtb	r2, r3
 801d7c6:	68fb      	ldr	r3, [r7, #12]
 801d7c8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801d7ca:	69fa      	ldr	r2, [r7, #28]
 801d7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7ce:	4413      	add	r3, r2
 801d7d0:	61fb      	str	r3, [r7, #28]
 801d7d2:	68fb      	ldr	r3, [r7, #12]
 801d7d4:	699a      	ldr	r2, [r3, #24]
 801d7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7d8:	441a      	add	r2, r3
 801d7da:	68fb      	ldr	r3, [r7, #12]
 801d7dc:	619a      	str	r2, [r3, #24]
 801d7de:	68fb      	ldr	r3, [r7, #12]
 801d7e0:	68da      	ldr	r2, [r3, #12]
 801d7e2:	68fb      	ldr	r3, [r7, #12]
 801d7e4:	699b      	ldr	r3, [r3, #24]
 801d7e6:	429a      	cmp	r2, r3
 801d7e8:	bf38      	it	cc
 801d7ea:	461a      	movcc	r2, r3
 801d7ec:	68fb      	ldr	r3, [r7, #12]
 801d7ee:	60da      	str	r2, [r3, #12]
 801d7f0:	683b      	ldr	r3, [r7, #0]
 801d7f2:	681a      	ldr	r2, [r3, #0]
 801d7f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7f6:	441a      	add	r2, r3
 801d7f8:	683b      	ldr	r3, [r7, #0]
 801d7fa:	601a      	str	r2, [r3, #0]
 801d7fc:	687a      	ldr	r2, [r7, #4]
 801d7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d800:	1ad3      	subs	r3, r2, r3
 801d802:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801d804:	687b      	ldr	r3, [r7, #4]
 801d806:	2b00      	cmp	r3, #0
 801d808:	f47f aeb5 	bne.w	801d576 <f_write+0x76>
 801d80c:	e000      	b.n	801d810 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801d80e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801d810:	68fb      	ldr	r3, [r7, #12]
 801d812:	7d1b      	ldrb	r3, [r3, #20]
 801d814:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d818:	b2da      	uxtb	r2, r3
 801d81a:	68fb      	ldr	r3, [r7, #12]
 801d81c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801d81e:	2300      	movs	r3, #0
}
 801d820:	4618      	mov	r0, r3
 801d822:	3730      	adds	r7, #48	@ 0x30
 801d824:	46bd      	mov	sp, r7
 801d826:	bd80      	pop	{r7, pc}

0801d828 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801d828:	b580      	push	{r7, lr}
 801d82a:	b086      	sub	sp, #24
 801d82c:	af00      	add	r7, sp, #0
 801d82e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801d830:	687b      	ldr	r3, [r7, #4]
 801d832:	f107 0208 	add.w	r2, r7, #8
 801d836:	4611      	mov	r1, r2
 801d838:	4618      	mov	r0, r3
 801d83a:	f7ff fc1d 	bl	801d078 <validate>
 801d83e:	4603      	mov	r3, r0
 801d840:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801d842:	7dfb      	ldrb	r3, [r7, #23]
 801d844:	2b00      	cmp	r3, #0
 801d846:	d168      	bne.n	801d91a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801d848:	687b      	ldr	r3, [r7, #4]
 801d84a:	7d1b      	ldrb	r3, [r3, #20]
 801d84c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d850:	2b00      	cmp	r3, #0
 801d852:	d062      	beq.n	801d91a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801d854:	687b      	ldr	r3, [r7, #4]
 801d856:	7d1b      	ldrb	r3, [r3, #20]
 801d858:	b25b      	sxtb	r3, r3
 801d85a:	2b00      	cmp	r3, #0
 801d85c:	da15      	bge.n	801d88a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801d85e:	68bb      	ldr	r3, [r7, #8]
 801d860:	7858      	ldrb	r0, [r3, #1]
 801d862:	687b      	ldr	r3, [r7, #4]
 801d864:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801d868:	687b      	ldr	r3, [r7, #4]
 801d86a:	6a1a      	ldr	r2, [r3, #32]
 801d86c:	2301      	movs	r3, #1
 801d86e:	f7fd f96f 	bl	801ab50 <disk_write>
 801d872:	4603      	mov	r3, r0
 801d874:	2b00      	cmp	r3, #0
 801d876:	d001      	beq.n	801d87c <f_sync+0x54>
 801d878:	2301      	movs	r3, #1
 801d87a:	e04f      	b.n	801d91c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801d87c:	687b      	ldr	r3, [r7, #4]
 801d87e:	7d1b      	ldrb	r3, [r3, #20]
 801d880:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d884:	b2da      	uxtb	r2, r3
 801d886:	687b      	ldr	r3, [r7, #4]
 801d888:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801d88a:	f7fd f8a1 	bl	801a9d0 <get_fattime>
 801d88e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801d890:	68ba      	ldr	r2, [r7, #8]
 801d892:	687b      	ldr	r3, [r7, #4]
 801d894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d896:	4619      	mov	r1, r3
 801d898:	4610      	mov	r0, r2
 801d89a:	f7fd fc47 	bl	801b12c <move_window>
 801d89e:	4603      	mov	r3, r0
 801d8a0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801d8a2:	7dfb      	ldrb	r3, [r7, #23]
 801d8a4:	2b00      	cmp	r3, #0
 801d8a6:	d138      	bne.n	801d91a <f_sync+0xf2>
					dir = fp->dir_ptr;
 801d8a8:	687b      	ldr	r3, [r7, #4]
 801d8aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d8ac:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801d8ae:	68fb      	ldr	r3, [r7, #12]
 801d8b0:	330b      	adds	r3, #11
 801d8b2:	781a      	ldrb	r2, [r3, #0]
 801d8b4:	68fb      	ldr	r3, [r7, #12]
 801d8b6:	330b      	adds	r3, #11
 801d8b8:	f042 0220 	orr.w	r2, r2, #32
 801d8bc:	b2d2      	uxtb	r2, r2
 801d8be:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801d8c0:	687b      	ldr	r3, [r7, #4]
 801d8c2:	6818      	ldr	r0, [r3, #0]
 801d8c4:	687b      	ldr	r3, [r7, #4]
 801d8c6:	689b      	ldr	r3, [r3, #8]
 801d8c8:	461a      	mov	r2, r3
 801d8ca:	68f9      	ldr	r1, [r7, #12]
 801d8cc:	f7fe f9d2 	bl	801bc74 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801d8d0:	68fb      	ldr	r3, [r7, #12]
 801d8d2:	f103 021c 	add.w	r2, r3, #28
 801d8d6:	687b      	ldr	r3, [r7, #4]
 801d8d8:	68db      	ldr	r3, [r3, #12]
 801d8da:	4619      	mov	r1, r3
 801d8dc:	4610      	mov	r0, r2
 801d8de:	f7fd f9cb 	bl	801ac78 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801d8e2:	68fb      	ldr	r3, [r7, #12]
 801d8e4:	3316      	adds	r3, #22
 801d8e6:	6939      	ldr	r1, [r7, #16]
 801d8e8:	4618      	mov	r0, r3
 801d8ea:	f7fd f9c5 	bl	801ac78 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801d8ee:	68fb      	ldr	r3, [r7, #12]
 801d8f0:	3312      	adds	r3, #18
 801d8f2:	2100      	movs	r1, #0
 801d8f4:	4618      	mov	r0, r3
 801d8f6:	f7fd f9a4 	bl	801ac42 <st_word>
					fs->wflag = 1;
 801d8fa:	68bb      	ldr	r3, [r7, #8]
 801d8fc:	2201      	movs	r2, #1
 801d8fe:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801d900:	68bb      	ldr	r3, [r7, #8]
 801d902:	4618      	mov	r0, r3
 801d904:	f7fd fc40 	bl	801b188 <sync_fs>
 801d908:	4603      	mov	r3, r0
 801d90a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801d90c:	687b      	ldr	r3, [r7, #4]
 801d90e:	7d1b      	ldrb	r3, [r3, #20]
 801d910:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801d914:	b2da      	uxtb	r2, r3
 801d916:	687b      	ldr	r3, [r7, #4]
 801d918:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801d91a:	7dfb      	ldrb	r3, [r7, #23]
}
 801d91c:	4618      	mov	r0, r3
 801d91e:	3718      	adds	r7, #24
 801d920:	46bd      	mov	sp, r7
 801d922:	bd80      	pop	{r7, pc}

0801d924 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801d924:	b580      	push	{r7, lr}
 801d926:	b084      	sub	sp, #16
 801d928:	af00      	add	r7, sp, #0
 801d92a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801d92c:	6878      	ldr	r0, [r7, #4]
 801d92e:	f7ff ff7b 	bl	801d828 <f_sync>
 801d932:	4603      	mov	r3, r0
 801d934:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801d936:	7bfb      	ldrb	r3, [r7, #15]
 801d938:	2b00      	cmp	r3, #0
 801d93a:	d118      	bne.n	801d96e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801d93c:	687b      	ldr	r3, [r7, #4]
 801d93e:	f107 0208 	add.w	r2, r7, #8
 801d942:	4611      	mov	r1, r2
 801d944:	4618      	mov	r0, r3
 801d946:	f7ff fb97 	bl	801d078 <validate>
 801d94a:	4603      	mov	r3, r0
 801d94c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801d94e:	7bfb      	ldrb	r3, [r7, #15]
 801d950:	2b00      	cmp	r3, #0
 801d952:	d10c      	bne.n	801d96e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801d954:	687b      	ldr	r3, [r7, #4]
 801d956:	691b      	ldr	r3, [r3, #16]
 801d958:	4618      	mov	r0, r3
 801d95a:	f7fd fb43 	bl	801afe4 <dec_lock>
 801d95e:	4603      	mov	r3, r0
 801d960:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801d962:	7bfb      	ldrb	r3, [r7, #15]
 801d964:	2b00      	cmp	r3, #0
 801d966:	d102      	bne.n	801d96e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801d968:	687b      	ldr	r3, [r7, #4]
 801d96a:	2200      	movs	r2, #0
 801d96c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801d96e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d970:	4618      	mov	r0, r3
 801d972:	3710      	adds	r7, #16
 801d974:	46bd      	mov	sp, r7
 801d976:	bd80      	pop	{r7, pc}

0801d978 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 801d978:	b580      	push	{r7, lr}
 801d97a:	b0a0      	sub	sp, #128	@ 0x80
 801d97c:	af00      	add	r7, sp, #0
 801d97e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 801d980:	2300      	movs	r3, #0
 801d982:	67bb      	str	r3, [r7, #120]	@ 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801d984:	f107 010c 	add.w	r1, r7, #12
 801d988:	1d3b      	adds	r3, r7, #4
 801d98a:	2202      	movs	r2, #2
 801d98c:	4618      	mov	r0, r3
 801d98e:	f7ff f8ed 	bl	801cb6c <find_volume>
 801d992:	4603      	mov	r3, r0
 801d994:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	dj.obj.fs = fs;
 801d998:	68fb      	ldr	r3, [r7, #12]
 801d99a:	647b      	str	r3, [r7, #68]	@ 0x44
	if (res == FR_OK) {
 801d99c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801d9a0:	2b00      	cmp	r3, #0
 801d9a2:	f040 808e 	bne.w	801dac2 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801d9a6:	687a      	ldr	r2, [r7, #4]
 801d9a8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 801d9ac:	4611      	mov	r1, r2
 801d9ae:	4618      	mov	r0, r3
 801d9b0:	f7fe ffcc 	bl	801c94c <follow_path>
 801d9b4:	4603      	mov	r3, r0
 801d9b6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 801d9ba:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801d9be:	2b00      	cmp	r3, #0
 801d9c0:	d108      	bne.n	801d9d4 <f_unlink+0x5c>
 801d9c2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 801d9c6:	2102      	movs	r1, #2
 801d9c8:	4618      	mov	r0, r3
 801d9ca:	f7fd f9ff 	bl	801adcc <chk_lock>
 801d9ce:	4603      	mov	r3, r0
 801d9d0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 801d9d4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801d9d8:	2b00      	cmp	r3, #0
 801d9da:	d172      	bne.n	801dac2 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801d9dc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 801d9e0:	b25b      	sxtb	r3, r3
 801d9e2:	2b00      	cmp	r3, #0
 801d9e4:	da03      	bge.n	801d9ee <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 801d9e6:	2306      	movs	r3, #6
 801d9e8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 801d9ec:	e008      	b.n	801da00 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 801d9ee:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801d9f2:	f003 0301 	and.w	r3, r3, #1
 801d9f6:	2b00      	cmp	r3, #0
 801d9f8:	d002      	beq.n	801da00 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 801d9fa:	2307      	movs	r3, #7
 801d9fc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				}
			}
			if (res == FR_OK) {
 801da00:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801da04:	2b00      	cmp	r3, #0
 801da06:	d134      	bne.n	801da72 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 801da08:	68fb      	ldr	r3, [r7, #12]
 801da0a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801da0c:	4611      	mov	r1, r2
 801da0e:	4618      	mov	r0, r3
 801da10:	f7fe f911 	bl	801bc36 <ld_clust>
 801da14:	67b8      	str	r0, [r7, #120]	@ 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 801da16:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801da1a:	f003 0310 	and.w	r3, r3, #16
 801da1e:	2b00      	cmp	r3, #0
 801da20:	d027      	beq.n	801da72 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 801da22:	68fb      	ldr	r3, [r7, #12]
 801da24:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 801da26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801da28:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 801da2a:	f107 0310 	add.w	r3, r7, #16
 801da2e:	2100      	movs	r1, #0
 801da30:	4618      	mov	r0, r3
 801da32:	f7fd ff5a 	bl	801b8ea <dir_sdi>
 801da36:	4603      	mov	r3, r0
 801da38:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
						if (res == FR_OK) {
 801da3c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801da40:	2b00      	cmp	r3, #0
 801da42:	d116      	bne.n	801da72 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 801da44:	f107 0310 	add.w	r3, r7, #16
 801da48:	2100      	movs	r1, #0
 801da4a:	4618      	mov	r0, r3
 801da4c:	f7fe fb1d 	bl	801c08a <dir_read>
 801da50:	4603      	mov	r3, r0
 801da52:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 801da56:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801da5a:	2b00      	cmp	r3, #0
 801da5c:	d102      	bne.n	801da64 <f_unlink+0xec>
 801da5e:	2307      	movs	r3, #7
 801da60:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 801da64:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801da68:	2b04      	cmp	r3, #4
 801da6a:	d102      	bne.n	801da72 <f_unlink+0xfa>
 801da6c:	2300      	movs	r3, #0
 801da6e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 801da72:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801da76:	2b00      	cmp	r3, #0
 801da78:	d123      	bne.n	801dac2 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801da7a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 801da7e:	4618      	mov	r0, r3
 801da80:	f7fe fd62 	bl	801c548 <dir_remove>
 801da84:	4603      	mov	r3, r0
 801da86:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801da8a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801da8e:	2b00      	cmp	r3, #0
 801da90:	d10c      	bne.n	801daac <f_unlink+0x134>
 801da92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801da94:	2b00      	cmp	r3, #0
 801da96:	d009      	beq.n	801daac <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 801da98:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 801da9c:	2200      	movs	r2, #0
 801da9e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801daa0:	4618      	mov	r0, r3
 801daa2:	f7fd fded 	bl	801b680 <remove_chain>
 801daa6:	4603      	mov	r3, r0
 801daa8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801daac:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801dab0:	2b00      	cmp	r3, #0
 801dab2:	d106      	bne.n	801dac2 <f_unlink+0x14a>
 801dab4:	68fb      	ldr	r3, [r7, #12]
 801dab6:	4618      	mov	r0, r3
 801dab8:	f7fd fb66 	bl	801b188 <sync_fs>
 801dabc:	4603      	mov	r3, r0
 801dabe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801dac2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 801dac6:	4618      	mov	r0, r3
 801dac8:	3780      	adds	r7, #128	@ 0x80
 801daca:	46bd      	mov	sp, r7
 801dacc:	bd80      	pop	{r7, pc}
	...

0801dad0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801dad0:	b480      	push	{r7}
 801dad2:	b087      	sub	sp, #28
 801dad4:	af00      	add	r7, sp, #0
 801dad6:	60f8      	str	r0, [r7, #12]
 801dad8:	60b9      	str	r1, [r7, #8]
 801dada:	4613      	mov	r3, r2
 801dadc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801dade:	2301      	movs	r3, #1
 801dae0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801dae2:	2300      	movs	r3, #0
 801dae4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801dae6:	4b1f      	ldr	r3, [pc, #124]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801dae8:	7a5b      	ldrb	r3, [r3, #9]
 801daea:	b2db      	uxtb	r3, r3
 801daec:	2b00      	cmp	r3, #0
 801daee:	d131      	bne.n	801db54 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801daf0:	4b1c      	ldr	r3, [pc, #112]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801daf2:	7a5b      	ldrb	r3, [r3, #9]
 801daf4:	b2db      	uxtb	r3, r3
 801daf6:	461a      	mov	r2, r3
 801daf8:	4b1a      	ldr	r3, [pc, #104]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801dafa:	2100      	movs	r1, #0
 801dafc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801dafe:	4b19      	ldr	r3, [pc, #100]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801db00:	7a5b      	ldrb	r3, [r3, #9]
 801db02:	b2db      	uxtb	r3, r3
 801db04:	4a17      	ldr	r2, [pc, #92]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801db06:	009b      	lsls	r3, r3, #2
 801db08:	4413      	add	r3, r2
 801db0a:	68fa      	ldr	r2, [r7, #12]
 801db0c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801db0e:	4b15      	ldr	r3, [pc, #84]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801db10:	7a5b      	ldrb	r3, [r3, #9]
 801db12:	b2db      	uxtb	r3, r3
 801db14:	461a      	mov	r2, r3
 801db16:	4b13      	ldr	r3, [pc, #76]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801db18:	4413      	add	r3, r2
 801db1a:	79fa      	ldrb	r2, [r7, #7]
 801db1c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801db1e:	4b11      	ldr	r3, [pc, #68]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801db20:	7a5b      	ldrb	r3, [r3, #9]
 801db22:	b2db      	uxtb	r3, r3
 801db24:	1c5a      	adds	r2, r3, #1
 801db26:	b2d1      	uxtb	r1, r2
 801db28:	4a0e      	ldr	r2, [pc, #56]	@ (801db64 <FATFS_LinkDriverEx+0x94>)
 801db2a:	7251      	strb	r1, [r2, #9]
 801db2c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801db2e:	7dbb      	ldrb	r3, [r7, #22]
 801db30:	3330      	adds	r3, #48	@ 0x30
 801db32:	b2da      	uxtb	r2, r3
 801db34:	68bb      	ldr	r3, [r7, #8]
 801db36:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801db38:	68bb      	ldr	r3, [r7, #8]
 801db3a:	3301      	adds	r3, #1
 801db3c:	223a      	movs	r2, #58	@ 0x3a
 801db3e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801db40:	68bb      	ldr	r3, [r7, #8]
 801db42:	3302      	adds	r3, #2
 801db44:	222f      	movs	r2, #47	@ 0x2f
 801db46:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801db48:	68bb      	ldr	r3, [r7, #8]
 801db4a:	3303      	adds	r3, #3
 801db4c:	2200      	movs	r2, #0
 801db4e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801db50:	2300      	movs	r3, #0
 801db52:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801db54:	7dfb      	ldrb	r3, [r7, #23]
}
 801db56:	4618      	mov	r0, r3
 801db58:	371c      	adds	r7, #28
 801db5a:	46bd      	mov	sp, r7
 801db5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db60:	4770      	bx	lr
 801db62:	bf00      	nop
 801db64:	24000768 	.word	0x24000768

0801db68 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801db68:	b580      	push	{r7, lr}
 801db6a:	b082      	sub	sp, #8
 801db6c:	af00      	add	r7, sp, #0
 801db6e:	6078      	str	r0, [r7, #4]
 801db70:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801db72:	2200      	movs	r2, #0
 801db74:	6839      	ldr	r1, [r7, #0]
 801db76:	6878      	ldr	r0, [r7, #4]
 801db78:	f7ff ffaa 	bl	801dad0 <FATFS_LinkDriverEx>
 801db7c:	4603      	mov	r3, r0
}
 801db7e:	4618      	mov	r0, r3
 801db80:	3708      	adds	r7, #8
 801db82:	46bd      	mov	sp, r7
 801db84:	bd80      	pop	{r7, pc}
	...

0801db88 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801db88:	b480      	push	{r7}
 801db8a:	b085      	sub	sp, #20
 801db8c:	af00      	add	r7, sp, #0
 801db8e:	4603      	mov	r3, r0
 801db90:	6039      	str	r1, [r7, #0]
 801db92:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801db94:	88fb      	ldrh	r3, [r7, #6]
 801db96:	2b7f      	cmp	r3, #127	@ 0x7f
 801db98:	d802      	bhi.n	801dba0 <ff_convert+0x18>
		c = chr;
 801db9a:	88fb      	ldrh	r3, [r7, #6]
 801db9c:	81fb      	strh	r3, [r7, #14]
 801db9e:	e025      	b.n	801dbec <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801dba0:	683b      	ldr	r3, [r7, #0]
 801dba2:	2b00      	cmp	r3, #0
 801dba4:	d00b      	beq.n	801dbbe <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801dba6:	88fb      	ldrh	r3, [r7, #6]
 801dba8:	2bff      	cmp	r3, #255	@ 0xff
 801dbaa:	d805      	bhi.n	801dbb8 <ff_convert+0x30>
 801dbac:	88fb      	ldrh	r3, [r7, #6]
 801dbae:	3b80      	subs	r3, #128	@ 0x80
 801dbb0:	4a12      	ldr	r2, [pc, #72]	@ (801dbfc <ff_convert+0x74>)
 801dbb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801dbb6:	e000      	b.n	801dbba <ff_convert+0x32>
 801dbb8:	2300      	movs	r3, #0
 801dbba:	81fb      	strh	r3, [r7, #14]
 801dbbc:	e016      	b.n	801dbec <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801dbbe:	2300      	movs	r3, #0
 801dbc0:	81fb      	strh	r3, [r7, #14]
 801dbc2:	e009      	b.n	801dbd8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801dbc4:	89fb      	ldrh	r3, [r7, #14]
 801dbc6:	4a0d      	ldr	r2, [pc, #52]	@ (801dbfc <ff_convert+0x74>)
 801dbc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801dbcc:	88fa      	ldrh	r2, [r7, #6]
 801dbce:	429a      	cmp	r2, r3
 801dbd0:	d006      	beq.n	801dbe0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801dbd2:	89fb      	ldrh	r3, [r7, #14]
 801dbd4:	3301      	adds	r3, #1
 801dbd6:	81fb      	strh	r3, [r7, #14]
 801dbd8:	89fb      	ldrh	r3, [r7, #14]
 801dbda:	2b7f      	cmp	r3, #127	@ 0x7f
 801dbdc:	d9f2      	bls.n	801dbc4 <ff_convert+0x3c>
 801dbde:	e000      	b.n	801dbe2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801dbe0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801dbe2:	89fb      	ldrh	r3, [r7, #14]
 801dbe4:	3380      	adds	r3, #128	@ 0x80
 801dbe6:	b29b      	uxth	r3, r3
 801dbe8:	b2db      	uxtb	r3, r3
 801dbea:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 801dbec:	89fb      	ldrh	r3, [r7, #14]
}
 801dbee:	4618      	mov	r0, r3
 801dbf0:	3714      	adds	r7, #20
 801dbf2:	46bd      	mov	sp, r7
 801dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbf8:	4770      	bx	lr
 801dbfa:	bf00      	nop
 801dbfc:	0801e8ac 	.word	0x0801e8ac

0801dc00 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801dc00:	b480      	push	{r7}
 801dc02:	b087      	sub	sp, #28
 801dc04:	af00      	add	r7, sp, #0
 801dc06:	4603      	mov	r3, r0
 801dc08:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801dc0a:	88fb      	ldrh	r3, [r7, #6]
 801dc0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801dc10:	d201      	bcs.n	801dc16 <ff_wtoupper+0x16>
 801dc12:	4b3e      	ldr	r3, [pc, #248]	@ (801dd0c <ff_wtoupper+0x10c>)
 801dc14:	e000      	b.n	801dc18 <ff_wtoupper+0x18>
 801dc16:	4b3e      	ldr	r3, [pc, #248]	@ (801dd10 <ff_wtoupper+0x110>)
 801dc18:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801dc1a:	697b      	ldr	r3, [r7, #20]
 801dc1c:	1c9a      	adds	r2, r3, #2
 801dc1e:	617a      	str	r2, [r7, #20]
 801dc20:	881b      	ldrh	r3, [r3, #0]
 801dc22:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801dc24:	8a7b      	ldrh	r3, [r7, #18]
 801dc26:	2b00      	cmp	r3, #0
 801dc28:	d068      	beq.n	801dcfc <ff_wtoupper+0xfc>
 801dc2a:	88fa      	ldrh	r2, [r7, #6]
 801dc2c:	8a7b      	ldrh	r3, [r7, #18]
 801dc2e:	429a      	cmp	r2, r3
 801dc30:	d364      	bcc.n	801dcfc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801dc32:	697b      	ldr	r3, [r7, #20]
 801dc34:	1c9a      	adds	r2, r3, #2
 801dc36:	617a      	str	r2, [r7, #20]
 801dc38:	881b      	ldrh	r3, [r3, #0]
 801dc3a:	823b      	strh	r3, [r7, #16]
 801dc3c:	8a3b      	ldrh	r3, [r7, #16]
 801dc3e:	0a1b      	lsrs	r3, r3, #8
 801dc40:	81fb      	strh	r3, [r7, #14]
 801dc42:	8a3b      	ldrh	r3, [r7, #16]
 801dc44:	b2db      	uxtb	r3, r3
 801dc46:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801dc48:	88fa      	ldrh	r2, [r7, #6]
 801dc4a:	8a79      	ldrh	r1, [r7, #18]
 801dc4c:	8a3b      	ldrh	r3, [r7, #16]
 801dc4e:	440b      	add	r3, r1
 801dc50:	429a      	cmp	r2, r3
 801dc52:	da49      	bge.n	801dce8 <ff_wtoupper+0xe8>
			switch (cmd) {
 801dc54:	89fb      	ldrh	r3, [r7, #14]
 801dc56:	2b08      	cmp	r3, #8
 801dc58:	d84f      	bhi.n	801dcfa <ff_wtoupper+0xfa>
 801dc5a:	a201      	add	r2, pc, #4	@ (adr r2, 801dc60 <ff_wtoupper+0x60>)
 801dc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dc60:	0801dc85 	.word	0x0801dc85
 801dc64:	0801dc97 	.word	0x0801dc97
 801dc68:	0801dcad 	.word	0x0801dcad
 801dc6c:	0801dcb5 	.word	0x0801dcb5
 801dc70:	0801dcbd 	.word	0x0801dcbd
 801dc74:	0801dcc5 	.word	0x0801dcc5
 801dc78:	0801dccd 	.word	0x0801dccd
 801dc7c:	0801dcd5 	.word	0x0801dcd5
 801dc80:	0801dcdd 	.word	0x0801dcdd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801dc84:	88fa      	ldrh	r2, [r7, #6]
 801dc86:	8a7b      	ldrh	r3, [r7, #18]
 801dc88:	1ad3      	subs	r3, r2, r3
 801dc8a:	005b      	lsls	r3, r3, #1
 801dc8c:	697a      	ldr	r2, [r7, #20]
 801dc8e:	4413      	add	r3, r2
 801dc90:	881b      	ldrh	r3, [r3, #0]
 801dc92:	80fb      	strh	r3, [r7, #6]
 801dc94:	e027      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801dc96:	88fa      	ldrh	r2, [r7, #6]
 801dc98:	8a7b      	ldrh	r3, [r7, #18]
 801dc9a:	1ad3      	subs	r3, r2, r3
 801dc9c:	b29b      	uxth	r3, r3
 801dc9e:	f003 0301 	and.w	r3, r3, #1
 801dca2:	b29b      	uxth	r3, r3
 801dca4:	88fa      	ldrh	r2, [r7, #6]
 801dca6:	1ad3      	subs	r3, r2, r3
 801dca8:	80fb      	strh	r3, [r7, #6]
 801dcaa:	e01c      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801dcac:	88fb      	ldrh	r3, [r7, #6]
 801dcae:	3b10      	subs	r3, #16
 801dcb0:	80fb      	strh	r3, [r7, #6]
 801dcb2:	e018      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801dcb4:	88fb      	ldrh	r3, [r7, #6]
 801dcb6:	3b20      	subs	r3, #32
 801dcb8:	80fb      	strh	r3, [r7, #6]
 801dcba:	e014      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801dcbc:	88fb      	ldrh	r3, [r7, #6]
 801dcbe:	3b30      	subs	r3, #48	@ 0x30
 801dcc0:	80fb      	strh	r3, [r7, #6]
 801dcc2:	e010      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801dcc4:	88fb      	ldrh	r3, [r7, #6]
 801dcc6:	3b1a      	subs	r3, #26
 801dcc8:	80fb      	strh	r3, [r7, #6]
 801dcca:	e00c      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801dccc:	88fb      	ldrh	r3, [r7, #6]
 801dcce:	3308      	adds	r3, #8
 801dcd0:	80fb      	strh	r3, [r7, #6]
 801dcd2:	e008      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801dcd4:	88fb      	ldrh	r3, [r7, #6]
 801dcd6:	3b50      	subs	r3, #80	@ 0x50
 801dcd8:	80fb      	strh	r3, [r7, #6]
 801dcda:	e004      	b.n	801dce6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801dcdc:	88fb      	ldrh	r3, [r7, #6]
 801dcde:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 801dce2:	80fb      	strh	r3, [r7, #6]
 801dce4:	bf00      	nop
			}
			break;
 801dce6:	e008      	b.n	801dcfa <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801dce8:	89fb      	ldrh	r3, [r7, #14]
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	d195      	bne.n	801dc1a <ff_wtoupper+0x1a>
 801dcee:	8a3b      	ldrh	r3, [r7, #16]
 801dcf0:	005b      	lsls	r3, r3, #1
 801dcf2:	697a      	ldr	r2, [r7, #20]
 801dcf4:	4413      	add	r3, r2
 801dcf6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801dcf8:	e78f      	b.n	801dc1a <ff_wtoupper+0x1a>
			break;
 801dcfa:	bf00      	nop
	}

	return chr;
 801dcfc:	88fb      	ldrh	r3, [r7, #6]
}
 801dcfe:	4618      	mov	r0, r3
 801dd00:	371c      	adds	r7, #28
 801dd02:	46bd      	mov	sp, r7
 801dd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd08:	4770      	bx	lr
 801dd0a:	bf00      	nop
 801dd0c:	0801e9ac 	.word	0x0801e9ac
 801dd10:	0801eba0 	.word	0x0801eba0

0801dd14 <memset>:
 801dd14:	4402      	add	r2, r0
 801dd16:	4603      	mov	r3, r0
 801dd18:	4293      	cmp	r3, r2
 801dd1a:	d100      	bne.n	801dd1e <memset+0xa>
 801dd1c:	4770      	bx	lr
 801dd1e:	f803 1b01 	strb.w	r1, [r3], #1
 801dd22:	e7f9      	b.n	801dd18 <memset+0x4>

0801dd24 <__errno>:
 801dd24:	4b01      	ldr	r3, [pc, #4]	@ (801dd2c <__errno+0x8>)
 801dd26:	6818      	ldr	r0, [r3, #0]
 801dd28:	4770      	bx	lr
 801dd2a:	bf00      	nop
 801dd2c:	24000028 	.word	0x24000028

0801dd30 <__libc_init_array>:
 801dd30:	b570      	push	{r4, r5, r6, lr}
 801dd32:	4d0d      	ldr	r5, [pc, #52]	@ (801dd68 <__libc_init_array+0x38>)
 801dd34:	4c0d      	ldr	r4, [pc, #52]	@ (801dd6c <__libc_init_array+0x3c>)
 801dd36:	1b64      	subs	r4, r4, r5
 801dd38:	10a4      	asrs	r4, r4, #2
 801dd3a:	2600      	movs	r6, #0
 801dd3c:	42a6      	cmp	r6, r4
 801dd3e:	d109      	bne.n	801dd54 <__libc_init_array+0x24>
 801dd40:	4d0b      	ldr	r5, [pc, #44]	@ (801dd70 <__libc_init_array+0x40>)
 801dd42:	4c0c      	ldr	r4, [pc, #48]	@ (801dd74 <__libc_init_array+0x44>)
 801dd44:	f000 fd00 	bl	801e748 <_init>
 801dd48:	1b64      	subs	r4, r4, r5
 801dd4a:	10a4      	asrs	r4, r4, #2
 801dd4c:	2600      	movs	r6, #0
 801dd4e:	42a6      	cmp	r6, r4
 801dd50:	d105      	bne.n	801dd5e <__libc_init_array+0x2e>
 801dd52:	bd70      	pop	{r4, r5, r6, pc}
 801dd54:	f855 3b04 	ldr.w	r3, [r5], #4
 801dd58:	4798      	blx	r3
 801dd5a:	3601      	adds	r6, #1
 801dd5c:	e7ee      	b.n	801dd3c <__libc_init_array+0xc>
 801dd5e:	f855 3b04 	ldr.w	r3, [r5], #4
 801dd62:	4798      	blx	r3
 801dd64:	3601      	adds	r6, #1
 801dd66:	e7f2      	b.n	801dd4e <__libc_init_array+0x1e>
 801dd68:	08020590 	.word	0x08020590
 801dd6c:	08020590 	.word	0x08020590
 801dd70:	08020590 	.word	0x08020590
 801dd74:	08020594 	.word	0x08020594

0801dd78 <atan2>:
 801dd78:	f000 baaa 	b.w	801e2d0 <__ieee754_atan2>
 801dd7c:	0000      	movs	r0, r0
	...

0801dd80 <sqrt>:
 801dd80:	b508      	push	{r3, lr}
 801dd82:	ed2d 8b04 	vpush	{d8-d9}
 801dd86:	eeb0 8b40 	vmov.f64	d8, d0
 801dd8a:	f000 fa9d 	bl	801e2c8 <__ieee754_sqrt>
 801dd8e:	eeb4 8b48 	vcmp.f64	d8, d8
 801dd92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd96:	d60c      	bvs.n	801ddb2 <sqrt+0x32>
 801dd98:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 801ddb8 <sqrt+0x38>
 801dd9c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801dda0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dda4:	d505      	bpl.n	801ddb2 <sqrt+0x32>
 801dda6:	f7ff ffbd 	bl	801dd24 <__errno>
 801ddaa:	ee89 0b09 	vdiv.f64	d0, d9, d9
 801ddae:	2321      	movs	r3, #33	@ 0x21
 801ddb0:	6003      	str	r3, [r0, #0]
 801ddb2:	ecbd 8b04 	vpop	{d8-d9}
 801ddb6:	bd08      	pop	{r3, pc}
	...

0801ddc0 <checkint>:
 801ddc0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801ddc4:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 801ddc8:	429a      	cmp	r2, r3
 801ddca:	b570      	push	{r4, r5, r6, lr}
 801ddcc:	dd2a      	ble.n	801de24 <checkint+0x64>
 801ddce:	f240 4333 	movw	r3, #1075	@ 0x433
 801ddd2:	429a      	cmp	r2, r3
 801ddd4:	dc24      	bgt.n	801de20 <checkint+0x60>
 801ddd6:	1a9b      	subs	r3, r3, r2
 801ddd8:	f1a3 0620 	sub.w	r6, r3, #32
 801dddc:	f04f 32ff 	mov.w	r2, #4294967295
 801dde0:	fa02 f403 	lsl.w	r4, r2, r3
 801dde4:	fa02 f606 	lsl.w	r6, r2, r6
 801dde8:	f1c3 0520 	rsb	r5, r3, #32
 801ddec:	fa22 f505 	lsr.w	r5, r2, r5
 801ddf0:	4334      	orrs	r4, r6
 801ddf2:	432c      	orrs	r4, r5
 801ddf4:	409a      	lsls	r2, r3
 801ddf6:	ea20 0202 	bic.w	r2, r0, r2
 801ddfa:	ea21 0404 	bic.w	r4, r1, r4
 801ddfe:	4322      	orrs	r2, r4
 801de00:	f1a3 0420 	sub.w	r4, r3, #32
 801de04:	f1c3 0220 	rsb	r2, r3, #32
 801de08:	d10c      	bne.n	801de24 <checkint+0x64>
 801de0a:	40d8      	lsrs	r0, r3
 801de0c:	fa01 f302 	lsl.w	r3, r1, r2
 801de10:	4318      	orrs	r0, r3
 801de12:	40e1      	lsrs	r1, r4
 801de14:	4308      	orrs	r0, r1
 801de16:	f000 0001 	and.w	r0, r0, #1
 801de1a:	f1d0 0002 	rsbs	r0, r0, #2
 801de1e:	bd70      	pop	{r4, r5, r6, pc}
 801de20:	2002      	movs	r0, #2
 801de22:	e7fc      	b.n	801de1e <checkint+0x5e>
 801de24:	2000      	movs	r0, #0
 801de26:	e7fa      	b.n	801de1e <checkint+0x5e>

0801de28 <pow>:
 801de28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801de2c:	ee10 4a90 	vmov	r4, s1
 801de30:	ed2d 8b0a 	vpush	{d8-d12}
 801de34:	ea4f 5814 	mov.w	r8, r4, lsr #20
 801de38:	ee11 aa90 	vmov	sl, s3
 801de3c:	f108 32ff 	add.w	r2, r8, #4294967295
 801de40:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 801de44:	429a      	cmp	r2, r3
 801de46:	ee10 5a10 	vmov	r5, s0
 801de4a:	ee11 0a10 	vmov	r0, s2
 801de4e:	b087      	sub	sp, #28
 801de50:	46c4      	mov	ip, r8
 801de52:	ea4f 561a 	mov.w	r6, sl, lsr #20
 801de56:	d806      	bhi.n	801de66 <pow+0x3e>
 801de58:	f3c6 030a 	ubfx	r3, r6, #0, #11
 801de5c:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 801de60:	2b7f      	cmp	r3, #127	@ 0x7f
 801de62:	f240 8157 	bls.w	801e114 <pow+0x2ec>
 801de66:	1802      	adds	r2, r0, r0
 801de68:	eb4a 010a 	adc.w	r1, sl, sl
 801de6c:	f06f 0b01 	mvn.w	fp, #1
 801de70:	1e57      	subs	r7, r2, #1
 801de72:	f141 33ff 	adc.w	r3, r1, #4294967295
 801de76:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 801de7a:	45bb      	cmp	fp, r7
 801de7c:	eb7e 0303 	sbcs.w	r3, lr, r3
 801de80:	d242      	bcs.n	801df08 <pow+0xe0>
 801de82:	ea52 0301 	orrs.w	r3, r2, r1
 801de86:	f04f 0300 	mov.w	r3, #0
 801de8a:	d10c      	bne.n	801dea6 <pow+0x7e>
 801de8c:	196d      	adds	r5, r5, r5
 801de8e:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 801de92:	4164      	adcs	r4, r4
 801de94:	42ab      	cmp	r3, r5
 801de96:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801de9a:	41a3      	sbcs	r3, r4
 801de9c:	f0c0 808f 	bcc.w	801dfbe <pow+0x196>
 801dea0:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801dea4:	e02b      	b.n	801defe <pow+0xd6>
 801dea6:	4ed4      	ldr	r6, [pc, #848]	@ (801e1f8 <pow+0x3d0>)
 801dea8:	42b4      	cmp	r4, r6
 801deaa:	bf08      	it	eq
 801deac:	429d      	cmpeq	r5, r3
 801deae:	d109      	bne.n	801dec4 <pow+0x9c>
 801deb0:	1800      	adds	r0, r0, r0
 801deb2:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 801deb6:	eb4a 0a0a 	adc.w	sl, sl, sl
 801deba:	4283      	cmp	r3, r0
 801debc:	4bcf      	ldr	r3, [pc, #828]	@ (801e1fc <pow+0x3d4>)
 801debe:	eb73 030a 	sbcs.w	r3, r3, sl
 801dec2:	e7eb      	b.n	801de9c <pow+0x74>
 801dec4:	196d      	adds	r5, r5, r5
 801dec6:	48ce      	ldr	r0, [pc, #824]	@ (801e200 <pow+0x3d8>)
 801dec8:	4164      	adcs	r4, r4
 801deca:	42ab      	cmp	r3, r5
 801decc:	eb70 0604 	sbcs.w	r6, r0, r4
 801ded0:	d375      	bcc.n	801dfbe <pow+0x196>
 801ded2:	4281      	cmp	r1, r0
 801ded4:	bf08      	it	eq
 801ded6:	429a      	cmpeq	r2, r3
 801ded8:	d171      	bne.n	801dfbe <pow+0x196>
 801deda:	4aca      	ldr	r2, [pc, #808]	@ (801e204 <pow+0x3dc>)
 801dedc:	4294      	cmp	r4, r2
 801dede:	bf08      	it	eq
 801dee0:	429d      	cmpeq	r5, r3
 801dee2:	d0dd      	beq.n	801dea0 <pow+0x78>
 801dee4:	4294      	cmp	r4, r2
 801dee6:	ea6f 0a0a 	mvn.w	sl, sl
 801deea:	bf34      	ite	cc
 801deec:	2400      	movcc	r4, #0
 801deee:	2401      	movcs	r4, #1
 801def0:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 801def4:	4554      	cmp	r4, sl
 801def6:	f040 81dc 	bne.w	801e2b2 <pow+0x48a>
 801defa:	ee21 0b01 	vmul.f64	d0, d1, d1
 801defe:	b007      	add	sp, #28
 801df00:	ecbd 8b0a 	vpop	{d8-d12}
 801df04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df08:	196f      	adds	r7, r5, r5
 801df0a:	eb44 0904 	adc.w	r9, r4, r4
 801df0e:	1e7a      	subs	r2, r7, #1
 801df10:	f169 0300 	sbc.w	r3, r9, #0
 801df14:	4593      	cmp	fp, r2
 801df16:	eb7e 0303 	sbcs.w	r3, lr, r3
 801df1a:	d225      	bcs.n	801df68 <pow+0x140>
 801df1c:	ee20 0b00 	vmul.f64	d0, d0, d0
 801df20:	2c00      	cmp	r4, #0
 801df22:	da13      	bge.n	801df4c <pow+0x124>
 801df24:	4651      	mov	r1, sl
 801df26:	f7ff ff4b 	bl	801ddc0 <checkint>
 801df2a:	2801      	cmp	r0, #1
 801df2c:	d10e      	bne.n	801df4c <pow+0x124>
 801df2e:	eeb1 0b40 	vneg.f64	d0, d0
 801df32:	ea57 0909 	orrs.w	r9, r7, r9
 801df36:	d10b      	bne.n	801df50 <pow+0x128>
 801df38:	f1ba 0f00 	cmp.w	sl, #0
 801df3c:	dadf      	bge.n	801defe <pow+0xd6>
 801df3e:	b007      	add	sp, #28
 801df40:	ecbd 8b0a 	vpop	{d8-d12}
 801df44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df48:	f000 bbba 	b.w	801e6c0 <__math_divzero>
 801df4c:	2000      	movs	r0, #0
 801df4e:	e7f0      	b.n	801df32 <pow+0x10a>
 801df50:	f1ba 0f00 	cmp.w	sl, #0
 801df54:	dad3      	bge.n	801defe <pow+0xd6>
 801df56:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801df5a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801df5e:	ed8d 7b00 	vstr	d7, [sp]
 801df62:	ed9d 0b00 	vldr	d0, [sp]
 801df66:	e7ca      	b.n	801defe <pow+0xd6>
 801df68:	2c00      	cmp	r4, #0
 801df6a:	da2b      	bge.n	801dfc4 <pow+0x19c>
 801df6c:	4651      	mov	r1, sl
 801df6e:	f7ff ff27 	bl	801ddc0 <checkint>
 801df72:	b930      	cbnz	r0, 801df82 <pow+0x15a>
 801df74:	b007      	add	sp, #28
 801df76:	ecbd 8b0a 	vpop	{d8-d12}
 801df7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df7e:	f000 bbb7 	b.w	801e6f0 <__math_invalid>
 801df82:	1e41      	subs	r1, r0, #1
 801df84:	4248      	negs	r0, r1
 801df86:	4148      	adcs	r0, r1
 801df88:	0480      	lsls	r0, r0, #18
 801df8a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801df8e:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 801df92:	f3c6 020a 	ubfx	r2, r6, #0, #11
 801df96:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 801df9a:	2b7f      	cmp	r3, #127	@ 0x7f
 801df9c:	d92d      	bls.n	801dffa <pow+0x1d2>
 801df9e:	4b96      	ldr	r3, [pc, #600]	@ (801e1f8 <pow+0x3d0>)
 801dfa0:	2000      	movs	r0, #0
 801dfa2:	429c      	cmp	r4, r3
 801dfa4:	bf08      	it	eq
 801dfa6:	4285      	cmpeq	r5, r0
 801dfa8:	f43f af7a 	beq.w	801dea0 <pow+0x78>
 801dfac:	f240 31bd 	movw	r1, #957	@ 0x3bd
 801dfb0:	428a      	cmp	r2, r1
 801dfb2:	d80c      	bhi.n	801dfce <pow+0x1a6>
 801dfb4:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801dfb8:	42a8      	cmp	r0, r5
 801dfba:	41a3      	sbcs	r3, r4
 801dfbc:	d204      	bcs.n	801dfc8 <pow+0x1a0>
 801dfbe:	ee31 0b00 	vadd.f64	d0, d1, d0
 801dfc2:	e79c      	b.n	801defe <pow+0xd6>
 801dfc4:	2000      	movs	r0, #0
 801dfc6:	e7e4      	b.n	801df92 <pow+0x16a>
 801dfc8:	ee30 0b41 	vsub.f64	d0, d0, d1
 801dfcc:	e797      	b.n	801defe <pow+0xd6>
 801dfce:	2d01      	cmp	r5, #1
 801dfd0:	eb74 0303 	sbcs.w	r3, r4, r3
 801dfd4:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801dfd8:	bf34      	ite	cc
 801dfda:	2301      	movcc	r3, #1
 801dfdc:	2300      	movcs	r3, #0
 801dfde:	4296      	cmp	r6, r2
 801dfe0:	bf8c      	ite	hi
 801dfe2:	2600      	movhi	r6, #0
 801dfe4:	2601      	movls	r6, #1
 801dfe6:	42b3      	cmp	r3, r6
 801dfe8:	f000 809c 	beq.w	801e124 <pow+0x2fc>
 801dfec:	b007      	add	sp, #28
 801dfee:	ecbd 8b0a 	vpop	{d8-d12}
 801dff2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dff6:	f000 bb5b 	b.w	801e6b0 <__math_oflow>
 801dffa:	f1bc 0f00 	cmp.w	ip, #0
 801dffe:	d10a      	bne.n	801e016 <pow+0x1ee>
 801e000:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 801e1e8 <pow+0x3c0>
 801e004:	ee20 7b07 	vmul.f64	d7, d0, d7
 801e008:	ec53 2b17 	vmov	r2, r3, d7
 801e00c:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 801e010:	4615      	mov	r5, r2
 801e012:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 801e016:	4a7c      	ldr	r2, [pc, #496]	@ (801e208 <pow+0x3e0>)
 801e018:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 801e01c:	4422      	add	r2, r4
 801e01e:	1513      	asrs	r3, r2, #20
 801e020:	f3c2 3146 	ubfx	r1, r2, #13, #7
 801e024:	ee03 3a10 	vmov	s6, r3
 801e028:	0d12      	lsrs	r2, r2, #20
 801e02a:	4b78      	ldr	r3, [pc, #480]	@ (801e20c <pow+0x3e4>)
 801e02c:	0512      	lsls	r2, r2, #20
 801e02e:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 801e032:	1aa7      	subs	r7, r4, r2
 801e034:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 801e038:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 801e03c:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 801e040:	1e2e      	subs	r6, r5, #0
 801e042:	ec47 6b14 	vmov	d4, r6, r7
 801e046:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 801e04a:	eea4 6b05 	vfma.f64	d6, d4, d5
 801e04e:	ed93 5b00 	vldr	d5, [r3]
 801e052:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 801e056:	eea3 2b05 	vfma.f64	d2, d3, d5
 801e05a:	ed93 5b02 	vldr	d5, [r3, #8]
 801e05e:	ee36 4b02 	vadd.f64	d4, d6, d2
 801e062:	ee32 2b44 	vsub.f64	d2, d2, d4
 801e066:	eea3 7b05 	vfma.f64	d7, d3, d5
 801e06a:	ed93 5b04 	vldr	d5, [r3, #16]
 801e06e:	ee32 2b06 	vadd.f64	d2, d2, d6
 801e072:	ee37 7b02 	vadd.f64	d7, d7, d2
 801e076:	ee26 5b05 	vmul.f64	d5, d6, d5
 801e07a:	ee26 0b05 	vmul.f64	d0, d6, d5
 801e07e:	ee34 8b00 	vadd.f64	d8, d4, d0
 801e082:	eeb0 9b40 	vmov.f64	d9, d0
 801e086:	ee34 4b48 	vsub.f64	d4, d4, d8
 801e08a:	ee96 9b05 	vfnms.f64	d9, d6, d5
 801e08e:	ee34 ab00 	vadd.f64	d10, d4, d0
 801e092:	ed93 5b06 	vldr	d5, [r3, #24]
 801e096:	ee26 bb00 	vmul.f64	d11, d6, d0
 801e09a:	ee37 7b09 	vadd.f64	d7, d7, d9
 801e09e:	ed93 4b08 	vldr	d4, [r3, #32]
 801e0a2:	ee37 7b0a 	vadd.f64	d7, d7, d10
 801e0a6:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 801e0aa:	eea6 5b04 	vfma.f64	d5, d6, d4
 801e0ae:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 801e0b2:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 801e0b6:	eea6 4b03 	vfma.f64	d4, d6, d3
 801e0ba:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 801e0be:	eea6 3b0c 	vfma.f64	d3, d6, d12
 801e0c2:	eea0 4b03 	vfma.f64	d4, d0, d3
 801e0c6:	eea0 5b04 	vfma.f64	d5, d0, d4
 801e0ca:	eeab 7b05 	vfma.f64	d7, d11, d5
 801e0ce:	ee38 4b07 	vadd.f64	d4, d8, d7
 801e0d2:	ee21 6b04 	vmul.f64	d6, d1, d4
 801e0d6:	ee16 3a90 	vmov	r3, s13
 801e0da:	eeb0 5b46 	vmov.f64	d5, d6
 801e0de:	f3c3 560a 	ubfx	r6, r3, #20, #11
 801e0e2:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 801e0e6:	18b2      	adds	r2, r6, r2
 801e0e8:	2a3e      	cmp	r2, #62	@ 0x3e
 801e0ea:	ee91 5b04 	vfnms.f64	d5, d1, d4
 801e0ee:	ee38 8b44 	vsub.f64	d8, d8, d4
 801e0f2:	ee38 8b07 	vadd.f64	d8, d8, d7
 801e0f6:	eea1 5b08 	vfma.f64	d5, d1, d8
 801e0fa:	d91b      	bls.n	801e134 <pow+0x30c>
 801e0fc:	2a00      	cmp	r2, #0
 801e0fe:	da0b      	bge.n	801e118 <pow+0x2f0>
 801e100:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801e104:	ee36 0b00 	vadd.f64	d0, d6, d0
 801e108:	2800      	cmp	r0, #0
 801e10a:	f43f aef8 	beq.w	801defe <pow+0xd6>
 801e10e:	eeb1 0b40 	vneg.f64	d0, d0
 801e112:	e6f4      	b.n	801defe <pow+0xd6>
 801e114:	2000      	movs	r0, #0
 801e116:	e77e      	b.n	801e016 <pow+0x1ee>
 801e118:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 801e11c:	d909      	bls.n	801e132 <pow+0x30a>
 801e11e:	2b00      	cmp	r3, #0
 801e120:	f6bf af64 	bge.w	801dfec <pow+0x1c4>
 801e124:	b007      	add	sp, #28
 801e126:	ecbd 8b0a 	vpop	{d8-d12}
 801e12a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e12e:	f000 bab7 	b.w	801e6a0 <__math_uflow>
 801e132:	2600      	movs	r6, #0
 801e134:	4936      	ldr	r1, [pc, #216]	@ (801e210 <pow+0x3e8>)
 801e136:	ed91 4b02 	vldr	d4, [r1, #8]
 801e13a:	ed91 3b00 	vldr	d3, [r1]
 801e13e:	eeb0 7b44 	vmov.f64	d7, d4
 801e142:	eea6 7b03 	vfma.f64	d7, d6, d3
 801e146:	ee17 5a10 	vmov	r5, s14
 801e14a:	ee37 7b44 	vsub.f64	d7, d7, d4
 801e14e:	ed91 4b04 	vldr	d4, [r1, #16]
 801e152:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 801e156:	eea7 6b04 	vfma.f64	d6, d7, d4
 801e15a:	ed91 4b06 	vldr	d4, [r1, #24]
 801e15e:	18dc      	adds	r4, r3, r3
 801e160:	f104 030f 	add.w	r3, r4, #15
 801e164:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 801e168:	eea7 6b04 	vfma.f64	d6, d7, d4
 801e16c:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 801e170:	ee35 5b06 	vadd.f64	d5, d5, d6
 801e174:	ee25 6b05 	vmul.f64	d6, d5, d5
 801e178:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 801e17c:	ed91 4b08 	vldr	d4, [r1, #32]
 801e180:	ee35 7b07 	vadd.f64	d7, d5, d7
 801e184:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 801e188:	eea5 4b03 	vfma.f64	d4, d5, d3
 801e18c:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 801e190:	eea6 7b04 	vfma.f64	d7, d6, d4
 801e194:	ee26 6b06 	vmul.f64	d6, d6, d6
 801e198:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 801e19c:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 801e1a0:	f8d2 e004 	ldr.w	lr, [r2, #4]
 801e1a4:	eea5 4b03 	vfma.f64	d4, d5, d3
 801e1a8:	1940      	adds	r0, r0, r5
 801e1aa:	2700      	movs	r7, #0
 801e1ac:	eb17 020c 	adds.w	r2, r7, ip
 801e1b0:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 801e1b4:	eea6 7b04 	vfma.f64	d7, d6, d4
 801e1b8:	2e00      	cmp	r6, #0
 801e1ba:	d175      	bne.n	801e2a8 <pow+0x480>
 801e1bc:	42bd      	cmp	r5, r7
 801e1be:	db29      	blt.n	801e214 <pow+0x3ec>
 801e1c0:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 801e1c4:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 801e1c8:	4610      	mov	r0, r2
 801e1ca:	ec41 0b10 	vmov	d0, r0, r1
 801e1ce:	eea7 0b00 	vfma.f64	d0, d7, d0
 801e1d2:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801e1f0 <pow+0x3c8>
 801e1d6:	ee20 0b07 	vmul.f64	d0, d0, d7
 801e1da:	b007      	add	sp, #28
 801e1dc:	ecbd 8b0a 	vpop	{d8-d12}
 801e1e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1e4:	f000 ba9c 	b.w	801e720 <__math_check_oflow>
 801e1e8:	00000000 	.word	0x00000000
 801e1ec:	43300000 	.word	0x43300000
 801e1f0:	00000000 	.word	0x00000000
 801e1f4:	7f000000 	.word	0x7f000000
 801e1f8:	3ff00000 	.word	0x3ff00000
 801e1fc:	fff00000 	.word	0xfff00000
 801e200:	ffe00000 	.word	0xffe00000
 801e204:	7fe00000 	.word	0x7fe00000
 801e208:	c0196aab 	.word	0xc0196aab
 801e20c:	0801ec60 	.word	0x0801ec60
 801e210:	0801fd18 	.word	0x0801fd18
 801e214:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801e218:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 801e21c:	4610      	mov	r0, r2
 801e21e:	ec41 0b15 	vmov	d5, r0, r1
 801e222:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 801e226:	ee27 6b05 	vmul.f64	d6, d7, d5
 801e22a:	ee35 7b06 	vadd.f64	d7, d5, d6
 801e22e:	eeb0 4bc7 	vabs.f64	d4, d7
 801e232:	eeb4 4bc3 	vcmpe.f64	d4, d3
 801e236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e23a:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 801e2b8 <pow+0x490>
 801e23e:	d52a      	bpl.n	801e296 <pow+0x46e>
 801e240:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801e244:	ee35 5b47 	vsub.f64	d5, d5, d7
 801e248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e24c:	ee35 5b06 	vadd.f64	d5, d5, d6
 801e250:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 801e254:	bf58      	it	pl
 801e256:	eeb0 4b43 	vmovpl.f64	d4, d3
 801e25a:	ee37 3b04 	vadd.f64	d3, d7, d4
 801e25e:	ee34 6b43 	vsub.f64	d6, d4, d3
 801e262:	ee36 6b07 	vadd.f64	d6, d6, d7
 801e266:	ee36 6b05 	vadd.f64	d6, d6, d5
 801e26a:	ee36 6b03 	vadd.f64	d6, d6, d3
 801e26e:	ee36 7b44 	vsub.f64	d7, d6, d4
 801e272:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e27a:	d104      	bne.n	801e286 <pow+0x45e>
 801e27c:	4632      	mov	r2, r6
 801e27e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 801e282:	ec43 2b17 	vmov	d7, r2, r3
 801e286:	ed8d 0b02 	vstr	d0, [sp, #8]
 801e28a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801e28e:	ee26 6b00 	vmul.f64	d6, d6, d0
 801e292:	ed8d 6b04 	vstr	d6, [sp, #16]
 801e296:	ee27 0b00 	vmul.f64	d0, d7, d0
 801e29a:	b007      	add	sp, #28
 801e29c:	ecbd 8b0a 	vpop	{d8-d12}
 801e2a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e2a4:	f000 ba33 	b.w	801e70e <__math_check_uflow>
 801e2a8:	ec43 2b10 	vmov	d0, r2, r3
 801e2ac:	eea7 0b00 	vfma.f64	d0, d7, d0
 801e2b0:	e625      	b.n	801defe <pow+0xd6>
 801e2b2:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 801e2c0 <pow+0x498>
 801e2b6:	e622      	b.n	801defe <pow+0xd6>
 801e2b8:	00000000 	.word	0x00000000
 801e2bc:	00100000 	.word	0x00100000
	...

0801e2c8 <__ieee754_sqrt>:
 801e2c8:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801e2cc:	4770      	bx	lr
	...

0801e2d0 <__ieee754_atan2>:
 801e2d0:	ee11 1a10 	vmov	r1, s2
 801e2d4:	eeb0 7b40 	vmov.f64	d7, d0
 801e2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2da:	ee11 5a90 	vmov	r5, s3
 801e2de:	424b      	negs	r3, r1
 801e2e0:	4f59      	ldr	r7, [pc, #356]	@ (801e448 <__ieee754_atan2+0x178>)
 801e2e2:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801e2e6:	430b      	orrs	r3, r1
 801e2e8:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801e2ec:	42bb      	cmp	r3, r7
 801e2ee:	d80d      	bhi.n	801e30c <__ieee754_atan2+0x3c>
 801e2f0:	ee10 ca10 	vmov	ip, s0
 801e2f4:	ee17 6a90 	vmov	r6, s15
 801e2f8:	f1cc 0000 	rsb	r0, ip, #0
 801e2fc:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801e300:	ea40 000c 	orr.w	r0, r0, ip
 801e304:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 801e308:	42b8      	cmp	r0, r7
 801e30a:	d904      	bls.n	801e316 <__ieee754_atan2+0x46>
 801e30c:	ee37 7b01 	vadd.f64	d7, d7, d1
 801e310:	eeb0 0b47 	vmov.f64	d0, d7
 801e314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e316:	f105 4040 	add.w	r0, r5, #3221225472	@ 0xc0000000
 801e31a:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 801e31e:	4308      	orrs	r0, r1
 801e320:	d103      	bne.n	801e32a <__ieee754_atan2+0x5a>
 801e322:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801e326:	f000 b897 	b.w	801e458 <atan>
 801e32a:	17ac      	asrs	r4, r5, #30
 801e32c:	f004 0402 	and.w	r4, r4, #2
 801e330:	ea53 0c0c 	orrs.w	ip, r3, ip
 801e334:	ea44 74d6 	orr.w	r4, r4, r6, lsr #31
 801e338:	d107      	bne.n	801e34a <__ieee754_atan2+0x7a>
 801e33a:	2c02      	cmp	r4, #2
 801e33c:	d05c      	beq.n	801e3f8 <__ieee754_atan2+0x128>
 801e33e:	ed9f 6b34 	vldr	d6, [pc, #208]	@ 801e410 <__ieee754_atan2+0x140>
 801e342:	2c03      	cmp	r4, #3
 801e344:	fe06 7b00 	vseleq.f64	d7, d6, d0
 801e348:	e7e2      	b.n	801e310 <__ieee754_atan2+0x40>
 801e34a:	4311      	orrs	r1, r2
 801e34c:	d107      	bne.n	801e35e <__ieee754_atan2+0x8e>
 801e34e:	ed9f 7b32 	vldr	d7, [pc, #200]	@ 801e418 <__ieee754_atan2+0x148>
 801e352:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 801e420 <__ieee754_atan2+0x150>
 801e356:	2e00      	cmp	r6, #0
 801e358:	fe27 7b06 	vselge.f64	d7, d7, d6
 801e35c:	e7d8      	b.n	801e310 <__ieee754_atan2+0x40>
 801e35e:	42ba      	cmp	r2, r7
 801e360:	d10f      	bne.n	801e382 <__ieee754_atan2+0xb2>
 801e362:	4293      	cmp	r3, r2
 801e364:	f104 34ff 	add.w	r4, r4, #4294967295
 801e368:	d107      	bne.n	801e37a <__ieee754_atan2+0xaa>
 801e36a:	2c02      	cmp	r4, #2
 801e36c:	d847      	bhi.n	801e3fe <__ieee754_atan2+0x12e>
 801e36e:	4b37      	ldr	r3, [pc, #220]	@ (801e44c <__ieee754_atan2+0x17c>)
 801e370:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e374:	ed93 7b00 	vldr	d7, [r3]
 801e378:	e7ca      	b.n	801e310 <__ieee754_atan2+0x40>
 801e37a:	2c02      	cmp	r4, #2
 801e37c:	d842      	bhi.n	801e404 <__ieee754_atan2+0x134>
 801e37e:	4b34      	ldr	r3, [pc, #208]	@ (801e450 <__ieee754_atan2+0x180>)
 801e380:	e7f6      	b.n	801e370 <__ieee754_atan2+0xa0>
 801e382:	42bb      	cmp	r3, r7
 801e384:	d0e3      	beq.n	801e34e <__ieee754_atan2+0x7e>
 801e386:	1a9b      	subs	r3, r3, r2
 801e388:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801e38c:	ea4f 5223 	mov.w	r2, r3, asr #20
 801e390:	da1a      	bge.n	801e3c8 <__ieee754_atan2+0xf8>
 801e392:	2d00      	cmp	r5, #0
 801e394:	da01      	bge.n	801e39a <__ieee754_atan2+0xca>
 801e396:	323c      	adds	r2, #60	@ 0x3c
 801e398:	db19      	blt.n	801e3ce <__ieee754_atan2+0xfe>
 801e39a:	ee87 0b01 	vdiv.f64	d0, d7, d1
 801e39e:	f000 f955 	bl	801e64c <fabs>
 801e3a2:	f000 f859 	bl	801e458 <atan>
 801e3a6:	eeb0 7b40 	vmov.f64	d7, d0
 801e3aa:	2c01      	cmp	r4, #1
 801e3ac:	d012      	beq.n	801e3d4 <__ieee754_atan2+0x104>
 801e3ae:	2c02      	cmp	r4, #2
 801e3b0:	d019      	beq.n	801e3e6 <__ieee754_atan2+0x116>
 801e3b2:	2c00      	cmp	r4, #0
 801e3b4:	d0ac      	beq.n	801e310 <__ieee754_atan2+0x40>
 801e3b6:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 801e428 <__ieee754_atan2+0x158>
 801e3ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e3be:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 801e430 <__ieee754_atan2+0x160>
 801e3c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e3c6:	e7a3      	b.n	801e310 <__ieee754_atan2+0x40>
 801e3c8:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 801e418 <__ieee754_atan2+0x148>
 801e3cc:	e7ed      	b.n	801e3aa <__ieee754_atan2+0xda>
 801e3ce:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 801e438 <__ieee754_atan2+0x168>
 801e3d2:	e7ea      	b.n	801e3aa <__ieee754_atan2+0xda>
 801e3d4:	ee17 1a90 	vmov	r1, s15
 801e3d8:	ec53 2b17 	vmov	r2, r3, d7
 801e3dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e3e0:	ec43 2b17 	vmov	d7, r2, r3
 801e3e4:	e794      	b.n	801e310 <__ieee754_atan2+0x40>
 801e3e6:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 801e428 <__ieee754_atan2+0x158>
 801e3ea:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e3ee:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 801e430 <__ieee754_atan2+0x160>
 801e3f2:	ee36 7b47 	vsub.f64	d7, d6, d7
 801e3f6:	e78b      	b.n	801e310 <__ieee754_atan2+0x40>
 801e3f8:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801e430 <__ieee754_atan2+0x160>
 801e3fc:	e788      	b.n	801e310 <__ieee754_atan2+0x40>
 801e3fe:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801e440 <__ieee754_atan2+0x170>
 801e402:	e785      	b.n	801e310 <__ieee754_atan2+0x40>
 801e404:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 801e438 <__ieee754_atan2+0x168>
 801e408:	e782      	b.n	801e310 <__ieee754_atan2+0x40>
 801e40a:	bf00      	nop
 801e40c:	f3af 8000 	nop.w
 801e410:	54442d18 	.word	0x54442d18
 801e414:	c00921fb 	.word	0xc00921fb
 801e418:	54442d18 	.word	0x54442d18
 801e41c:	3ff921fb 	.word	0x3ff921fb
 801e420:	54442d18 	.word	0x54442d18
 801e424:	bff921fb 	.word	0xbff921fb
 801e428:	33145c07 	.word	0x33145c07
 801e42c:	3ca1a626 	.word	0x3ca1a626
 801e430:	54442d18 	.word	0x54442d18
 801e434:	400921fb 	.word	0x400921fb
	...
 801e440:	54442d18 	.word	0x54442d18
 801e444:	3fe921fb 	.word	0x3fe921fb
 801e448:	7ff00000 	.word	0x7ff00000
 801e44c:	0801fcc0 	.word	0x0801fcc0
 801e450:	0801fca8 	.word	0x0801fca8
 801e454:	00000000 	.word	0x00000000

0801e458 <atan>:
 801e458:	b538      	push	{r3, r4, r5, lr}
 801e45a:	eeb0 7b40 	vmov.f64	d7, d0
 801e45e:	ee17 5a90 	vmov	r5, s15
 801e462:	4b73      	ldr	r3, [pc, #460]	@ (801e630 <atan+0x1d8>)
 801e464:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801e468:	429c      	cmp	r4, r3
 801e46a:	d913      	bls.n	801e494 <atan+0x3c>
 801e46c:	4b71      	ldr	r3, [pc, #452]	@ (801e634 <atan+0x1dc>)
 801e46e:	429c      	cmp	r4, r3
 801e470:	d803      	bhi.n	801e47a <atan+0x22>
 801e472:	d107      	bne.n	801e484 <atan+0x2c>
 801e474:	ee10 3a10 	vmov	r3, s0
 801e478:	b123      	cbz	r3, 801e484 <atan+0x2c>
 801e47a:	ee37 7b07 	vadd.f64	d7, d7, d7
 801e47e:	eeb0 0b47 	vmov.f64	d0, d7
 801e482:	bd38      	pop	{r3, r4, r5, pc}
 801e484:	ed9f 7b4e 	vldr	d7, [pc, #312]	@ 801e5c0 <atan+0x168>
 801e488:	ed9f 6b4f 	vldr	d6, [pc, #316]	@ 801e5c8 <atan+0x170>
 801e48c:	2d00      	cmp	r5, #0
 801e48e:	fe36 7b07 	vselgt.f64	d7, d6, d7
 801e492:	e7f4      	b.n	801e47e <atan+0x26>
 801e494:	4b68      	ldr	r3, [pc, #416]	@ (801e638 <atan+0x1e0>)
 801e496:	429c      	cmp	r4, r3
 801e498:	d811      	bhi.n	801e4be <atan+0x66>
 801e49a:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801e49e:	429c      	cmp	r4, r3
 801e4a0:	d80a      	bhi.n	801e4b8 <atan+0x60>
 801e4a2:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 801e4a6:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 801e5d0 <atan+0x178>
 801e4aa:	ee30 6b06 	vadd.f64	d6, d0, d6
 801e4ae:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801e4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4b6:	dce2      	bgt.n	801e47e <atan+0x26>
 801e4b8:	f04f 33ff 	mov.w	r3, #4294967295
 801e4bc:	e013      	b.n	801e4e6 <atan+0x8e>
 801e4be:	f000 f8c5 	bl	801e64c <fabs>
 801e4c2:	4b5e      	ldr	r3, [pc, #376]	@ (801e63c <atan+0x1e4>)
 801e4c4:	429c      	cmp	r4, r3
 801e4c6:	d84f      	bhi.n	801e568 <atan+0x110>
 801e4c8:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801e4cc:	429c      	cmp	r4, r3
 801e4ce:	d841      	bhi.n	801e554 <atan+0xfc>
 801e4d0:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801e4d4:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 801e4d8:	2300      	movs	r3, #0
 801e4da:	eea0 5b07 	vfma.f64	d5, d0, d7
 801e4de:	ee30 0b07 	vadd.f64	d0, d0, d7
 801e4e2:	ee85 7b00 	vdiv.f64	d7, d5, d0
 801e4e6:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801e5d8 <atan+0x180>
 801e4ea:	ee27 4b07 	vmul.f64	d4, d7, d7
 801e4ee:	ee24 5b04 	vmul.f64	d5, d4, d4
 801e4f2:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 801e5e0 <atan+0x188>
 801e4f6:	eea5 3b06 	vfma.f64	d3, d5, d6
 801e4fa:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 801e5e8 <atan+0x190>
 801e4fe:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e502:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 801e5f0 <atan+0x198>
 801e506:	eea6 3b05 	vfma.f64	d3, d6, d5
 801e50a:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 801e5f8 <atan+0x1a0>
 801e50e:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e512:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 801e600 <atan+0x1a8>
 801e516:	ed9f 2b3c 	vldr	d2, [pc, #240]	@ 801e608 <atan+0x1b0>
 801e51a:	eea6 3b05 	vfma.f64	d3, d6, d5
 801e51e:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801e610 <atan+0x1b8>
 801e522:	eea5 2b06 	vfma.f64	d2, d5, d6
 801e526:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801e618 <atan+0x1c0>
 801e52a:	eea2 6b05 	vfma.f64	d6, d2, d5
 801e52e:	ed9f 2b3c 	vldr	d2, [pc, #240]	@ 801e620 <atan+0x1c8>
 801e532:	eea6 2b05 	vfma.f64	d2, d6, d5
 801e536:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801e628 <atan+0x1d0>
 801e53a:	1c5a      	adds	r2, r3, #1
 801e53c:	eea2 6b05 	vfma.f64	d6, d2, d5
 801e540:	ee26 6b05 	vmul.f64	d6, d6, d5
 801e544:	eea3 6b04 	vfma.f64	d6, d3, d4
 801e548:	ee27 6b06 	vmul.f64	d6, d7, d6
 801e54c:	d121      	bne.n	801e592 <atan+0x13a>
 801e54e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e552:	e794      	b.n	801e47e <atan+0x26>
 801e554:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801e558:	2301      	movs	r3, #1
 801e55a:	ee30 5b47 	vsub.f64	d5, d0, d7
 801e55e:	ee30 0b07 	vadd.f64	d0, d0, d7
 801e562:	ee85 7b00 	vdiv.f64	d7, d5, d0
 801e566:	e7be      	b.n	801e4e6 <atan+0x8e>
 801e568:	4b35      	ldr	r3, [pc, #212]	@ (801e640 <atan+0x1e8>)
 801e56a:	429c      	cmp	r4, r3
 801e56c:	d20b      	bcs.n	801e586 <atan+0x12e>
 801e56e:	eeb7 7b08 	vmov.f64	d7, #120	@ 0x3fc00000  1.5
 801e572:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801e576:	ee30 5b47 	vsub.f64	d5, d0, d7
 801e57a:	eea0 6b07 	vfma.f64	d6, d0, d7
 801e57e:	2302      	movs	r3, #2
 801e580:	ee85 7b06 	vdiv.f64	d7, d5, d6
 801e584:	e7af      	b.n	801e4e6 <atan+0x8e>
 801e586:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 801e58a:	2303      	movs	r3, #3
 801e58c:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801e590:	e7a9      	b.n	801e4e6 <atan+0x8e>
 801e592:	4a2c      	ldr	r2, [pc, #176]	@ (801e644 <atan+0x1ec>)
 801e594:	492c      	ldr	r1, [pc, #176]	@ (801e648 <atan+0x1f0>)
 801e596:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801e59a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 801e59e:	ed93 5b00 	vldr	d5, [r3]
 801e5a2:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e5a6:	ee36 6b47 	vsub.f64	d6, d6, d7
 801e5aa:	ed92 7b00 	vldr	d7, [r2]
 801e5ae:	2d00      	cmp	r5, #0
 801e5b0:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e5b4:	bfb8      	it	lt
 801e5b6:	eeb1 7b47 	vneglt.f64	d7, d7
 801e5ba:	e760      	b.n	801e47e <atan+0x26>
 801e5bc:	f3af 8000 	nop.w
 801e5c0:	54442d18 	.word	0x54442d18
 801e5c4:	bff921fb 	.word	0xbff921fb
 801e5c8:	54442d18 	.word	0x54442d18
 801e5cc:	3ff921fb 	.word	0x3ff921fb
 801e5d0:	8800759c 	.word	0x8800759c
 801e5d4:	7e37e43c 	.word	0x7e37e43c
 801e5d8:	e322da11 	.word	0xe322da11
 801e5dc:	3f90ad3a 	.word	0x3f90ad3a
 801e5e0:	24760deb 	.word	0x24760deb
 801e5e4:	3fa97b4b 	.word	0x3fa97b4b
 801e5e8:	a0d03d51 	.word	0xa0d03d51
 801e5ec:	3fb10d66 	.word	0x3fb10d66
 801e5f0:	c54c206e 	.word	0xc54c206e
 801e5f4:	3fb745cd 	.word	0x3fb745cd
 801e5f8:	920083ff 	.word	0x920083ff
 801e5fc:	3fc24924 	.word	0x3fc24924
 801e600:	5555550d 	.word	0x5555550d
 801e604:	3fd55555 	.word	0x3fd55555
 801e608:	52defd9a 	.word	0x52defd9a
 801e60c:	bfadde2d 	.word	0xbfadde2d
 801e610:	2c6a6c2f 	.word	0x2c6a6c2f
 801e614:	bfa2b444 	.word	0xbfa2b444
 801e618:	af749a6d 	.word	0xaf749a6d
 801e61c:	bfb3b0f2 	.word	0xbfb3b0f2
 801e620:	fe231671 	.word	0xfe231671
 801e624:	bfbc71c6 	.word	0xbfbc71c6
 801e628:	9998ebc4 	.word	0x9998ebc4
 801e62c:	bfc99999 	.word	0xbfc99999
 801e630:	440fffff 	.word	0x440fffff
 801e634:	7ff00000 	.word	0x7ff00000
 801e638:	3fdbffff 	.word	0x3fdbffff
 801e63c:	3ff2ffff 	.word	0x3ff2ffff
 801e640:	40038000 	.word	0x40038000
 801e644:	0801fcf8 	.word	0x0801fcf8
 801e648:	0801fcd8 	.word	0x0801fcd8

0801e64c <fabs>:
 801e64c:	ec51 0b10 	vmov	r0, r1, d0
 801e650:	4602      	mov	r2, r0
 801e652:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e656:	ec43 2b10 	vmov	d0, r2, r3
 801e65a:	4770      	bx	lr

0801e65c <with_errno>:
 801e65c:	b510      	push	{r4, lr}
 801e65e:	ed2d 8b02 	vpush	{d8}
 801e662:	eeb0 8b40 	vmov.f64	d8, d0
 801e666:	4604      	mov	r4, r0
 801e668:	f7ff fb5c 	bl	801dd24 <__errno>
 801e66c:	eeb0 0b48 	vmov.f64	d0, d8
 801e670:	ecbd 8b02 	vpop	{d8}
 801e674:	6004      	str	r4, [r0, #0]
 801e676:	bd10      	pop	{r4, pc}

0801e678 <xflow>:
 801e678:	b082      	sub	sp, #8
 801e67a:	b158      	cbz	r0, 801e694 <xflow+0x1c>
 801e67c:	eeb1 7b40 	vneg.f64	d7, d0
 801e680:	ed8d 7b00 	vstr	d7, [sp]
 801e684:	ed9d 7b00 	vldr	d7, [sp]
 801e688:	2022      	movs	r0, #34	@ 0x22
 801e68a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801e68e:	b002      	add	sp, #8
 801e690:	f7ff bfe4 	b.w	801e65c <with_errno>
 801e694:	eeb0 7b40 	vmov.f64	d7, d0
 801e698:	e7f2      	b.n	801e680 <xflow+0x8>
 801e69a:	0000      	movs	r0, r0
 801e69c:	0000      	movs	r0, r0
	...

0801e6a0 <__math_uflow>:
 801e6a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e6a8 <__math_uflow+0x8>
 801e6a4:	f7ff bfe8 	b.w	801e678 <xflow>
 801e6a8:	00000000 	.word	0x00000000
 801e6ac:	10000000 	.word	0x10000000

0801e6b0 <__math_oflow>:
 801e6b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e6b8 <__math_oflow+0x8>
 801e6b4:	f7ff bfe0 	b.w	801e678 <xflow>
 801e6b8:	00000000 	.word	0x00000000
 801e6bc:	70000000 	.word	0x70000000

0801e6c0 <__math_divzero>:
 801e6c0:	b082      	sub	sp, #8
 801e6c2:	2800      	cmp	r0, #0
 801e6c4:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 801e6c8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801e6cc:	fe07 7b06 	vseleq.f64	d7, d7, d6
 801e6d0:	ed8d 7b00 	vstr	d7, [sp]
 801e6d4:	ed9d 0b00 	vldr	d0, [sp]
 801e6d8:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 801e6e8 <__math_divzero+0x28>
 801e6dc:	2022      	movs	r0, #34	@ 0x22
 801e6de:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801e6e2:	b002      	add	sp, #8
 801e6e4:	f7ff bfba 	b.w	801e65c <with_errno>
	...

0801e6f0 <__math_invalid>:
 801e6f0:	eeb0 7b40 	vmov.f64	d7, d0
 801e6f4:	eeb4 7b47 	vcmp.f64	d7, d7
 801e6f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e6fc:	ee30 6b40 	vsub.f64	d6, d0, d0
 801e700:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801e704:	d602      	bvs.n	801e70c <__math_invalid+0x1c>
 801e706:	2021      	movs	r0, #33	@ 0x21
 801e708:	f7ff bfa8 	b.w	801e65c <with_errno>
 801e70c:	4770      	bx	lr

0801e70e <__math_check_uflow>:
 801e70e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801e712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e716:	d102      	bne.n	801e71e <__math_check_uflow+0x10>
 801e718:	2022      	movs	r0, #34	@ 0x22
 801e71a:	f7ff bf9f 	b.w	801e65c <with_errno>
 801e71e:	4770      	bx	lr

0801e720 <__math_check_oflow>:
 801e720:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 801e740 <__math_check_oflow+0x20>
 801e724:	eeb0 7bc0 	vabs.f64	d7, d0
 801e728:	eeb4 7b46 	vcmp.f64	d7, d6
 801e72c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e730:	dd02      	ble.n	801e738 <__math_check_oflow+0x18>
 801e732:	2022      	movs	r0, #34	@ 0x22
 801e734:	f7ff bf92 	b.w	801e65c <with_errno>
 801e738:	4770      	bx	lr
 801e73a:	bf00      	nop
 801e73c:	f3af 8000 	nop.w
 801e740:	ffffffff 	.word	0xffffffff
 801e744:	7fefffff 	.word	0x7fefffff

0801e748 <_init>:
 801e748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e74a:	bf00      	nop
 801e74c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e74e:	bc08      	pop	{r3}
 801e750:	469e      	mov	lr, r3
 801e752:	4770      	bx	lr

0801e754 <_fini>:
 801e754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e756:	bf00      	nop
 801e758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e75a:	bc08      	pop	{r3}
 801e75c:	469e      	mov	lr, r3
 801e75e:	4770      	bx	lr
