Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 17:37:56 2025
| Host         : HAKMCHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.947        0.000                      0                   29        0.203        0.000                      0                   29        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.947        0.000                      0                   29        0.203        0.000                      0                   29        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.828ns (27.388%)  route 2.195ns (72.612%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.845     8.050    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     8.174 r  door_fsm/input_digit4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.174    door_fsm/input_digit4_reg[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.029    15.122    door_fsm/input_digit4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.828ns (28.223%)  route 2.106ns (71.777%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.756     7.961    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  door_fsm/input_digit1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.085    door_fsm/input_digit1_reg[1]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.029    15.123    door_fsm/input_digit1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.828ns (28.242%)  route 2.104ns (71.758%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.754     7.959    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     8.083 r  door_fsm/input_digit1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.083    door_fsm/input_digit1_reg[0]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    door_fsm/input_digit1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 door_fsm/input_digit2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.828ns (30.229%)  route 1.911ns (69.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  door_fsm/input_digit2_reg_reg[0]/Q
                         net (fo=2, routed)           0.658     6.266    door_fsm/input_digit2_reg[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  door_fsm/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=1, routed)           0.667     7.057    door_fsm/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  door_fsm/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.586     7.767    door_fsm/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.891 r  door_fsm/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.891    door_fsm/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.029    15.146    door_fsm/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.828ns (30.598%)  route 1.878ns (69.402%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.528     7.733    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.124     7.857 r  door_fsm/input_digit2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.857    door_fsm/input_digit2_reg[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit2_reg_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.031    15.124    door_fsm/input_digit2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit3_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.828ns (31.389%)  route 1.810ns (68.611%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.460     7.665    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.124     7.789 r  door_fsm/input_digit3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.789    door_fsm/input_digit3_reg[1]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit3_reg_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.031    15.124    door_fsm/input_digit3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit4_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.828ns (31.445%)  route 1.805ns (68.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.455     7.660    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  door_fsm/input_digit4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.784    door_fsm/input_digit4_reg[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.032    15.125    door_fsm/input_digit4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.828ns (31.679%)  route 1.786ns (68.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.435     7.641    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.765 r  door_fsm/input_digit2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.765    door_fsm/input_digit2_reg[1]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit2_reg_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    door_fsm/input_digit2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 door_fsm/btn_1_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit3_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.828ns (31.691%)  route 1.785ns (68.309%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_1_prev_reg/Q
                         net (fo=4, routed)           0.680     6.287    door_fsm/btn_1_prev
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.411 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     7.082    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.434     7.640    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.764 r  door_fsm/input_digit3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.764    door_fsm/input_digit3_reg[0]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit3_reg_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032    15.126    door_fsm/input_digit3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 door_fsm/btn_2_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.704ns (30.700%)  route 1.589ns (69.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.630     5.151    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_2_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  door_fsm/btn_2_prev_reg/Q
                         net (fo=3, routed)           1.161     6.769    door_fsm/btn_2_prev
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.893 r  door_fsm/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.428     7.320    door_fsm/any_btn_edge__1
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.444 r  door_fsm/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.444    door_fsm/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.029    15.120    door_fsm/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 door_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_fsm/input_digit4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  door_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          0.121     1.736    door_fsm/state_reg[0]
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  door_fsm/input_digit4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    door_fsm/input_digit4_reg[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091     1.578    door_fsm/input_digit4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    seg_display/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seg_display/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    seg_display/q_reg_reg_n_0_[11]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  seg_display/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    seg_display/q_reg_reg[8]_i_1_n_4
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    seg_display/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    seg_display/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    seg_display/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  seg_display/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seg_display/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    seg_display/q_reg_reg_n_0_[3]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  seg_display/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    seg_display/q_reg_reg[0]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  seg_display/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    seg_display/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  seg_display/q_reg_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    seg_display/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    seg_display/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  seg_display/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    seg_display/q_reg_reg_n_0_[7]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  seg_display/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    seg_display/q_reg_reg[4]_i_1_n_4
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    seg_display/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    seg_display/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    seg_display/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  seg_display/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seg_display/q_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.718    seg_display/q_reg_reg_n_0_[15]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  seg_display/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    seg_display/q_reg_reg[12]_i_1_n_4
    SLICE_X3Y20          FDCE                                         r  seg_display/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    seg_display/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  seg_display/q_reg_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    seg_display/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    seg_display/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  seg_display/q_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    seg_display/q_reg_reg_n_0_[4]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  seg_display/q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    seg_display/q_reg_reg[4]_i_1_n_7
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    seg_display/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    seg_display/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    seg_display/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seg_display/q_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    seg_display/q_reg_reg_n_0_[8]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  seg_display/q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    seg_display/q_reg_reg[8]_i_1_n_7
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    seg_display/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    seg_display/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    seg_display/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  seg_display/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seg_display/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.715    seg_display/q_reg_reg_n_0_[12]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  seg_display/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    seg_display/q_reg_reg[12]_i_1_n_7
    SLICE_X3Y20          FDCE                                         r  seg_display/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    seg_display/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  seg_display/q_reg_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    seg_display/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    seg_display/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seg_display/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.721    seg_display/q_reg_reg_n_0_[10]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  seg_display/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    seg_display/q_reg_reg[8]_i_1_n_5
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    seg_display/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  seg_display/q_reg_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    seg_display/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_display/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    seg_display/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  seg_display/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.109     1.722    seg_display/q_reg_reg_n_0_[6]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  seg_display/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    seg_display/q_reg_reg[4]_i_1_n_5
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    seg_display/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  seg_display/q_reg_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    seg_display/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    door_fsm/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    door_fsm/btn_0_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    door_fsm/btn_1_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    door_fsm/btn_2_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    door_fsm/input_digit1_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    door_fsm/input_digit1_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    door_fsm/input_digit2_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    door_fsm/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    door_fsm/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_0_prev_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_0_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_1_prev_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_1_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    door_fsm/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    door_fsm/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    door_fsm/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_0_prev_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_0_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_1_prev_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    door_fsm/btn_1_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 4.346ns (46.691%)  route 4.962ns (53.309%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  door_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          1.329     6.937    door_fsm/state_reg[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.152     7.089 r  door_fsm/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.633    10.722    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.459 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.459    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 4.091ns (44.415%)  route 5.119ns (55.585%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  door_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          1.329     6.937    door_fsm/state_reg[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.061 r  door_fsm/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           3.790    10.852    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.362 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.362    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 4.084ns (44.565%)  route 5.081ns (55.435%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  door_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          1.329     6.937    door_fsm/state_reg[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.061 r  door_fsm/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           3.752    10.813    sseg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.317 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.317    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.309ns (47.235%)  route 4.814ns (52.765%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  seg_display/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.135     6.736    seg_display/p_0_in[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.152     6.888 r  seg_display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.678    10.567    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    14.268 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.268    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 4.100ns (45.354%)  route 4.940ns (54.646%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  door_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          1.329     6.937    door_fsm/state_reg[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.061 r  door_fsm/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           3.611    10.672    sseg_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.192 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.192    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.903ns  (logic 4.083ns (45.862%)  route 4.820ns (54.138%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg_display/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.128     6.729    seg_display/p_0_in[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.853 r  seg_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.692    10.545    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.048 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.048    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.796ns  (logic 4.249ns (48.309%)  route 4.547ns (51.691%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     5.150    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  door_fsm/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=10, routed)          1.029     6.598    door_fsm/FSM_sequential_state_reg_reg[2]_0[1]
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.299     6.897 r  door_fsm/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.518    10.415    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.947 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.947    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.115ns (46.924%)  route 4.655ns (53.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     5.150    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  door_fsm/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=17, routed)          1.019     6.625    seg_display/sseg[1][0]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.124     6.749 r  seg_display/sseg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.636    10.385    sseg_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.920 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.920    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 4.103ns (46.796%)  route 4.665ns (53.204%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg_display/q_reg_reg[16]/Q
                         net (fo=9, routed)           1.135     6.736    seg_display/p_0_in[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  seg_display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.530    10.390    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.913 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.913    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.322ns (49.574%)  route 4.397ns (50.426%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  seg_display/q_reg_reg[16]/Q
                         net (fo=9, routed)           0.820     6.422    seg_display/p_0_in[0]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.153     6.575 r  seg_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.576    10.151    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713    13.864 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.864    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_correct
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.392ns (62.554%)  route 0.833ns (37.446%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  door_fsm/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          0.342     1.957    door_fsm/state_reg[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     2.002 r  door_fsm/led_correct_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     2.493    led_correct_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.699 r  led_correct_OBUF_inst/O
                         net (fo=0)                   0.000     3.699    led_correct
    U16                                                               r  led_correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_incorrect
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.488ns (62.812%)  route 0.881ns (37.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  door_fsm/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=17, routed)          0.276     1.889    door_fsm/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X4Y19          LUT3 (Prop_lut3_I2_O)        0.049     1.938 r  door_fsm/led_incorrect_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.605     2.543    led_incorrect_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.298     3.840 r  led_incorrect_OBUF_inst/O
                         net (fo=0)                   0.000     3.840    led_incorrect
    E19                                                               r  led_incorrect (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.418ns (47.788%)  route 1.550ns (52.212%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  door_fsm/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=17, routed)          0.276     1.889    door_fsm/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.934 r  door_fsm/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.274     3.208    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.440 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.440    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.416ns (47.037%)  route 1.594ns (52.963%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seg_display/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.297     1.906    seg_display/p_0_in[1]
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.951 r  seg_display/sseg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.298     3.249    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.479 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.479    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.407ns (46.750%)  route 1.602ns (53.250%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  door_fsm/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=17, routed)          0.275     1.888    door_fsm/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.933 r  door_fsm/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.328     3.261    sseg_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.481 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.481    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.410ns (46.294%)  route 1.636ns (53.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seg_display/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.310     1.919    seg_display/p_0_in[1]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  seg_display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.326     3.290    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.514 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.514    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.048ns  (logic 1.392ns (45.656%)  route 1.656ns (54.344%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  door_fsm/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=17, routed)          0.275     1.888    door_fsm/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.933 r  door_fsm/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.382     3.314    sseg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.520 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.520    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.066ns  (logic 1.390ns (45.337%)  route 1.676ns (54.663%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seg_display/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.299     1.908    seg_display/p_0_in[1]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.953 r  seg_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.377     3.330    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.534 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.534    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_display/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.069ns  (logic 1.422ns (46.326%)  route 1.648ns (53.674%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seg_display/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.297     1.906    seg_display/p_0_in[1]
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.951 r  seg_display/sseg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.351     3.302    sseg_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.538 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.538    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_fsm/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.067ns  (logic 1.398ns (45.576%)  route 1.669ns (54.424%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  door_fsm/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=17, routed)          0.275     1.888    door_fsm/FSM_sequential_state_reg_reg[2]_0[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.933 r  door_fsm/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.394     3.327    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.539 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.539    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            door_fsm/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 1.836ns (40.816%)  route 2.662ns (59.184%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=1, routed)           1.409     2.873    door_fsm/switches_IBUF[2]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     2.997 r  door_fsm/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=1, routed)           0.667     3.664    door_fsm/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.788 r  door_fsm/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.586     4.374    door_fsm/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     4.498 r  door_fsm/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.498    door_fsm/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513     4.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/input_digit4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.826ns (42.011%)  route 2.520ns (57.989%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_1_IBUF_inst/O
                         net (fo=5, routed)           1.005     2.459    door_fsm/btn_1_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.583 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     3.253    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.377 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.845     4.222    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.124     4.346 r  door_fsm/input_digit4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.346    door_fsm/input_digit4_reg[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513     4.854    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/input_digit1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.826ns (42.893%)  route 2.431ns (57.107%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_1_IBUF_inst/O
                         net (fo=5, routed)           1.005     2.459    door_fsm/btn_1_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.583 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     3.253    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.377 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.756     4.133    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     4.257 r  door_fsm/input_digit1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.257    door_fsm/input_digit1_reg[1]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     4.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/input_digit1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.826ns (42.913%)  route 2.429ns (57.087%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_1_IBUF_inst/O
                         net (fo=5, routed)           1.005     2.459    door_fsm/btn_1_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.583 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     3.253    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.377 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.754     4.131    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.124     4.255 r  door_fsm/input_digit1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.255    door_fsm/input_digit1_reg[0]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     4.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            door_fsm/input_digit2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.927ns (46.463%)  route 2.221ns (53.537%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_0_IBUF_inst/O
                         net (fo=5, routed)           1.375     2.826    door_fsm/btn_0_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.150     2.976 r  door_fsm/input_digit2_reg[0]_i_2/O
                         net (fo=4, routed)           0.845     3.822    door_fsm/current_digit[0]
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.326     4.148 r  door_fsm/input_digit2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.148    door_fsm/input_digit2_reg[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513     4.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit2_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            door_fsm/input_digit3_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.927ns (46.660%)  route 2.203ns (53.340%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_0_IBUF_inst/O
                         net (fo=5, routed)           1.375     2.826    door_fsm/btn_0_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.150     2.976 r  door_fsm/input_digit2_reg[0]_i_2/O
                         net (fo=4, routed)           0.828     3.804    door_fsm/current_digit[0]
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.326     4.130 r  door_fsm/input_digit3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.130    door_fsm/input_digit3_reg[0]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     4.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit3_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/input_digit2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.702ns (42.667%)  route 2.287ns (57.333%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_1_IBUF_inst/O
                         net (fo=5, routed)           1.547     3.001    door_fsm/btn_1_IBUF
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.125 r  door_fsm/input_digit2_reg[1]_i_2/O
                         net (fo=4, routed)           0.739     3.864    door_fsm/current_digit[1]
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     3.988 r  door_fsm/input_digit2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.988    door_fsm/input_digit2_reg[1]_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     4.855    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit2_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/input_digit3_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 1.826ns (46.099%)  route 2.135ns (53.901%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_1_IBUF_inst/O
                         net (fo=5, routed)           1.005     2.459    door_fsm/btn_1_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.583 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     3.253    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.377 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.460     3.837    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.124     3.961 r  door_fsm/input_digit3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.961    door_fsm/input_digit3_reg[1]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513     4.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit3_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/input_digit4_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.826ns (46.153%)  route 2.130ns (53.847%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_1_IBUF_inst/O
                         net (fo=5, routed)           1.005     2.459    door_fsm/btn_1_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.583 f  door_fsm/input_digit2_reg[1]_i_4/O
                         net (fo=1, routed)           0.670     3.253    door_fsm/input_digit2_reg[1]_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.377 r  door_fsm/input_digit2_reg[1]_i_3/O
                         net (fo=8, routed)           0.455     3.832    door_fsm/input_digit2_reg[1]_i_3_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     3.956 r  door_fsm/input_digit4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.956    door_fsm/input_digit4_reg[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513     4.854    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg_display/q_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.535ns  (logic 1.441ns (40.771%)  route 2.094ns (59.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=32, routed)          2.094     3.535    seg_display/reset_IBUF
    SLICE_X3Y21          FDCE                                         f  seg_display/q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     4.848    seg_display/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  seg_display/q_reg_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_2
                            (input port)
  Destination:            door_fsm/btn_2_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.219ns (36.510%)  route 0.381ns (63.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_2 (IN)
                         net (fo=0)                   0.000     0.000    btn_2
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_2_IBUF_inst/O
                         net (fo=4, routed)           0.381     0.601    door_fsm/btn_2_IBUF
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_2_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_2_prev_reg/C

Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            door_fsm/btn_1_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.222ns (35.909%)  route 0.396ns (64.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_1_IBUF_inst/O
                         net (fo=5, routed)           0.396     0.618    door_fsm/btn_1_IBUF
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_1_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/input_digit1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.413     0.622    door_fsm/reset_IBUF
    SLICE_X1Y14          FDCE                                         f  door_fsm/input_digit1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/input_digit1_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.413     0.622    door_fsm/reset_IBUF
    SLICE_X1Y14          FDCE                                         f  door_fsm/input_digit1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit1_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/input_digit2_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.413     0.622    door_fsm/reset_IBUF
    SLICE_X1Y14          FDCE                                         f  door_fsm/input_digit2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit2_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/input_digit3_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.413     0.622    door_fsm/reset_IBUF
    SLICE_X1Y14          FDCE                                         f  door_fsm/input_digit3_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  door_fsm/input_digit3_reg_reg[0]/C

Slack:                    inf
  Source:                 btn_0
                            (input port)
  Destination:            door_fsm/btn_0_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.219ns (32.726%)  route 0.451ns (67.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_0 (IN)
                         net (fo=0)                   0.000     0.000    btn_0
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_0_IBUF_inst/O
                         net (fo=5, routed)           0.451     0.670    door_fsm/btn_0_IBUF
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_0_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  door_fsm/btn_0_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/input_digit4_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.819%)  route 0.493ns (70.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.493     0.703    door_fsm/reset_IBUF
    SLICE_X1Y15          FDCE                                         f  door_fsm/input_digit4_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    door_fsm/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  door_fsm/input_digit4_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.210ns (29.635%)  route 0.497ns (70.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.497     0.707    door_fsm/reset_IBUF
    SLICE_X0Y15          FDCE                                         f  door_fsm/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            door_fsm/input_digit2_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.210ns (29.635%)  route 0.497ns (70.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=32, routed)          0.497     0.707    door_fsm/reset_IBUF
    SLICE_X0Y15          FDCE                                         f  door_fsm/input_digit2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    door_fsm/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  door_fsm/input_digit2_reg_reg[0]/C





