EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +1.65VA
#
DEF +1.65VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 150 -50 50 H I C CNN
F1 "+1.65VA" 0 100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
X +1.65VA 1 0 0 0 U 20 20 0 0 W N
P 3 0 1 0  0 0  0 40  0 40 N
P 6 0 1 0  0 40  20 20  0 70  -20 20  0 40  0 40 N
ENDDRAW
ENDDEF
#
# +3.3VA
#
DEF +3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 150 -50 50 H I C CNN
F1 "+3.3VA" 0 100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
X +3.3VADC 1 0 0 0 U 20 20 0 0 W N
P 3 0 1 0  0 0  0 40  0 40 N
P 6 0 1 0  0 40  20 20  0 70  -20 20  0 40  0 40 N
ENDDRAW
ENDDEF
#
# DRV8835
#
DEF DRV8835 U 0 40 Y Y 1 F N
F0 "U" -450 350 60 H V L CNN
F1 "DRV8835" 150 350 60 H V L CNN
F2 "" -400 150 60 H V C CNN
F3 "" -400 150 60 H V C CNN
DRAW
S -500 300 500 -400 0 1 0 f
S -150 -300 -150 -300 0 1 0 N
X VM 1 100 400 100 D 50 50 1 1 W
X AOUT1 2 600 200 100 L 50 50 1 1 P
X AOUT2 3 600 100 100 L 50 50 1 1 P
X BOUT1 4 600 0 100 L 50 50 1 1 P
X BOUT2 5 600 -100 100 L 50 50 1 1 P
X GND 6 200 -500 100 U 50 50 1 1 W
X BIN2 7 -600 -100 100 R 50 50 1 1 I
X BIN1 8 -600 0 100 R 50 50 1 1 I
X AIN2 9 -600 100 100 R 50 50 1 1 I
X AIN1 10 -600 200 100 R 50 50 1 1 I
X MODE 11 -600 -300 100 R 50 50 1 1 I
X VCC 12 -200 400 100 D 50 50 1 1 W
X GNDP 13 -100 -500 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# LT1963ES8
#
DEF LT1963ES8 U 0 40 Y Y 1 F N
F0 "U" -350 300 60 H V C CNN
F1 "LT1963ES8" 150 300 60 H V C CNN
F2 "" -100 250 60 H V C CNN
F3 "" -100 250 60 H V C CNN
DRAW
S -400 -250 400 250 0 1 0 f
X OUT 1 600 150 200 L 50 50 1 1 w
X SENSE/ADJ 2 600 50 200 L 50 50 1 1 I
X GND 3 -100 -450 200 U 50 50 1 1 W
X NC 4 -600 -50 200 R 50 50 1 1 N
X ~SHDN 5 -600 50 200 R 50 50 1 1 I
X GND 6 0 -450 200 U 50 50 1 1 W
X GND 7 100 -450 200 U 50 50 1 1 W
X IN 8 -600 150 200 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# MPU6500
#
DEF MPU6500 U 0 40 Y Y 1 F N
F0 "U" -450 400 50 H V C CNN
F1 "MPU6500" 300 400 50 H V C CNN
F2 "MODULE" -600 -1000 50 H I C CNN
F3 "DOCUMENTATION" -450 -1100 50 H I C CNN
DRAW
S -500 350 500 -850 0 1 0 f
X NC 1 -600 250 100 R 50 50 1 1 N
X NC 2 -600 150 100 R 50 50 1 1 N
X NC 3 -600 50 100 R 50 50 1 1 N
X NC 4 -600 -50 100 R 50 50 1 1 N
X NC 5 -600 -150 100 R 50 50 1 1 N
X NC 6 -600 -250 100 R 50 50 1 1 N
X AUX_CL 7 600 250 100 L 50 50 1 1 B
X VDDIO 8 -200 450 100 D 50 50 1 1 W
X AD0/SDO 9 600 150 100 L 50 50 1 1 O
X REGOUT 10 600 50 100 L 50 50 1 1 B
X RESV 20 600 -350 100 L 50 50 1 1 I
X FSYNC 11 600 -50 100 L 50 50 1 1 I
X AUX_DA 21 600 -450 100 L 50 50 1 1 B
X INT 12 600 -150 100 L 50 50 1 1 B
X nCS 22 600 -550 100 L 50 50 1 1 I
X VDD 13 0 450 100 D 50 50 1 1 W
X SCL/SCLK 23 600 -650 100 L 50 50 1 1 I
X NC 14 -600 -350 100 R 50 50 1 1 N
X SDA/SDI 24 600 -750 100 L 50 50 1 1 I
X NC 15 -600 -450 100 R 50 50 1 1 N
X NC 16 -600 -550 100 R 50 50 1 1 N
X NC 17 -600 -650 100 R 50 50 1 1 N
X GND 18 -200 -950 100 U 50 50 1 1 W
X RESV 19 600 -250 100 L 50 50 1 1 N
ENDDRAW
ENDDEF
#
# NSI45090
#
DEF NSI45090 U 0 40 Y Y 1 F N
F0 "U" 150 300 60 H V C CNN
F1 "NSI45090" 350 -300 60 H V C CNN
F2 "" -50 500 100 H V C CNN
F3 "" -50 500 100 H V C CNN
DRAW
S -200 200 100 -200 0 1 0 f
S 100 -100 100 -100 0 1 0 N
X A 1 0 300 100 D 50 50 1 1 O
X C 2 0 -300 100 U 50 50 1 1 O
X R_adj 3 -300 0 100 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# REF1933
#
DEF REF1933 U 0 40 Y Y 1 F N
F0 "U" -250 250 60 H V C CNN
F1 "REF1933" 150 250 60 H V C CNN
F2 "" 0 250 60 H V C CNN
F3 "" 0 250 60 H V C CNN
DRAW
S -300 200 300 -300 0 1 0 f
X V_BIAS 1 500 0 200 L 50 50 1 1 w
X GND 2 0 -500 200 U 50 50 1 1 W
X EN 3 -500 0 200 R 50 50 1 1 I
X V_IN 4 -500 100 200 R 50 50 1 1 W
X V_REF 5 500 100 200 L 50 50 1 1 w
ENDDRAW
ENDDEF
#
# STM32F405RGTx
#
DEF STM32F405RGTx U 0 40 Y Y 1 L N
F0 "U" -2550 2950 50 H V L BNN
F1 "STM32F405RGTx" -1950 2800 50 H V R BNN
F2 "LQFP64" -1950 2750 50 H V R TNN
F3 "" -1550 1200 50 H V C CNN
DRAW
S 2600 2900 -2600 -2700 0 1 0 f
X VBAT 1 -2700 1300 100 R 50 50 1 1 W
X PC13/ANTI_TAMP/RTC_AF1 2 2700 -1900 100 L 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 2700 -2000 100 L 50 50 1 1 B
X PC15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/RCC_OSC32_OUT 4 2700 -2100 100 L 50 50 1 1 B
X PH0/RCC_OSC_IN 5 2700 -2500 100 L 50 50 1 1 I
X PH1/RCC_OSC_OUT 6 2700 -2600 100 L 50 50 1 1 I
X NRST 7 -2700 700 100 R 50 50 1 1 I
X PC0/ADC1_IN10/ADC2_IN10/ADC3_IN10/USB_OTG_HS_ULPI_STP 8 2700 -600 100 L 50 50 1 1 B
X PC1/ADC1_IN11/ADC2_IN11/ADC3_IN11 9 2700 -700 100 L 50 50 1 1 B
X PC2/ADC1_IN12/ADC2_IN12/ADC3_IN12/I2S2_ext_SD/SPI2_MISO/USB_OTG_HS_ULPI_DIR 10 2700 -800 100 L 50 50 1 1 B
X ADC1_IN4/ADC2_IN4/DAC_OUT1/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/USB_OTG_HS_SOF/PA4 20 2700 2400 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2C2_SDA/TIM2_CH4/USART3_RX/USB_OTG_HS_ULPI_D4/PB11 30 2700 0 100 L 50 50 1 1 B
X PC9/DAC_EXTI9/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4/TIM8_CH4 40 2700 -1500 100 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/PA15 50 2700 1300 100 L 50 50 1 1 B
X BOOT0 60 -2700 -200 100 R 50 50 1 1 I
X PC3/ADC1_IN13/ADC2_IN13/ADC3_IN13/I2S2_SD/SPI2_MOSI/USB_OTG_HS_ULPI_NXT 11 2700 -900 100 L 50 50 1 1 B
X ADC1_IN5/ADC2_IN5/DAC_OUT2/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1N/USB_OTG_HS_ULPI_CK/PA5 21 2700 2300 100 L 50 50 1 1 B
X VCAP_1 31 -2700 -950 100 R 50 50 1 1 W
X I2C3_SCL/RCC_MCO_1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF/PA8 41 2700 2000 100 L 50 50 1 1 B
X PC10/I2S3_CK/SDIO_D2/SPI3_SCK/UART4_TX/USART3_TX 51 2700 -1600 100 L 50 50 1 1 B
X CAN1_RX/I2C1_SCL/SDIO_D4/TIM10_CH1/TIM4_CH3/PB8 61 2700 300 100 L 50 50 1 1 B
X VSSA 12 -2700 -2400 100 R 50 50 1 1 W
X ADC1_IN6/ADC2_IN6/SPI1_MISO/TIM13_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/PA6 22 2700 2200 100 L 50 50 1 1 B
X VDD 32 -2700 2300 100 R 50 50 1 1 W
X DAC_EXTI9/I2C3_SMBA/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS/PA9 42 2700 1900 100 L 50 50 1 1 B
X PC11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2S3_ext_SD/SDIO_D3/SPI3_MISO/UART4_RX/USART3_RX 52 2700 -1700 100 L 50 50 1 1 B
X CAN1_TX/DAC_EXTI9/I2C1_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4/PB9 62 2700 200 100 L 50 50 1 1 B
X VDDA 13 -2700 1600 100 R 50 50 1 1 W
X ADC1_IN7/ADC2_IN7/SPI1_MOSI/TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/PA7 23 2700 2100 100 L 50 50 1 1 B
X CAN2_RX/I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM1_BKIN/USART3_CK/USB_OTG_HS_ID/USB_OTG_HS_ULPI_D5/PB12 33 2700 -100 100 L 50 50 1 1 B
X TIM1_CH3/USART1_RX/USB_OTG_FS_ID/PA10 43 2700 1800 100 L 50 50 1 1 B
X PC12/I2S3_SD/SDIO_CK/SPI3_MOSI/UART5_TX/USART3_CK 53 2700 -1800 100 L 50 50 1 1 B
X VSS 63 -2700 -2100 100 R 50 50 1 1 W
X ADC1_IN0/ADC2_IN0/ADC3_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/UART4_TX/USART2_CTS/PA0 14 2700 2800 100 L 50 50 1 1 B
X PC4/ADC1_IN14/ADC2_IN14 24 2700 -1000 100 L 50 50 1 1 B
X CAN2_TX/I2S2_CK/SPI2_SCK/TIM1_CH1N/USART3_CTS/USB_OTG_HS_ULPI_D6/USB_OTG_HS_VBUS/PB13 34 2700 -200 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/CAN1_RX/TIM1_CH4/USART1_CTS/USB_OTG_FS_DM/PA11 44 2700 1700 100 L 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR/UART5_RX 54 2700 -2300 100 L 50 50 1 1 B
X VDD 64 -2700 1900 100 R 50 50 1 1 W
X ADC1_IN1/ADC2_IN1/ADC3_IN1/TIM2_CH2/TIM5_CH2/UART4_RX/USART2_RTS/PA1 15 2700 2700 100 L 50 50 1 1 B
X PC5/ADC1_IN15/ADC2_IN15 25 2700 -1100 100 L 50 50 1 1 B
X I2S2_ext_SD/SPI2_MISO/TIM12_CH1/TIM1_CH2N/TIM8_CH2N/USART3_RTS/USB_OTG_HS_DM/PB14 35 2700 -300 100 L 50 50 1 1 B
X CAN1_TX/TIM1_ETR/USART1_RTS/USB_OTG_FS_DP/PA12 45 2700 1600 100 L 50 50 1 1 B
X I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/PB3 55 2700 800 100 L 50 50 1 1 B
X ADC1_IN2/ADC2_IN2/ADC3_IN2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/PA2 16 2700 2600 100 L 50 50 1 1 B
X ADC1_IN8/ADC2_IN8/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USB_OTG_HS_ULPI_D1/PB0 26 2700 1100 100 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM12_CH2/TIM1_CH3N/TIM8_CH3N/USB_OTG_HS_DP/PB15 36 2700 -400 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/PA13 46 2700 1500 100 L 50 50 1 1 B
X I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1/PB4 56 2700 700 100 L 50 50 1 1 B
X ADC1_IN3/ADC2_IN3/ADC3_IN3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/USB_OTG_HS_ULPI_D0/PA3 17 2700 2500 100 L 50 50 1 1 B
X ADC1_IN9/ADC2_IN9/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/USB_OTG_HS_ULPI_D2/PB1 27 2700 1000 100 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1/USART6_TX 37 2700 -1200 100 L 50 50 1 1 B
X VCAP_2 47 -2700 -1200 100 R 50 50 1 1 W
X CAN2_RX/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/USB_OTG_HS_ULPI_D7/PB5 57 2700 600 100 L 50 50 1 1 B
X VSS 18 -2700 -1900 100 R 50 50 1 1 W
X BOOT1/PB2 28 2700 900 100 L 50 50 1 1 B
X PC7/I2S3_MCK/SDIO_D7/TIM3_CH2/TIM8_CH2/USART6_RX 38 2700 -1300 100 L 50 50 1 1 B
X VDD 48 -2700 2100 100 R 50 50 1 1 W
X CAN2_TX/I2C1_SCL/TIM4_CH1/USART1_TX/PB6 58 2700 500 100 L 50 50 1 1 B
X VDD 19 -2700 2500 100 R 50 50 1 1 W
X I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/USART3_TX/USB_OTG_HS_ULPI_D3/PB10 29 2700 100 100 L 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/TIM8_CH3/USART6_CK 39 2700 -1400 100 L 50 50 1 1 B
X SYS_JTCK-SWCLK/PA14 49 2700 1400 100 L 50 50 1 1 B
X I2C1_SDA/TIM4_CH2/USART1_RX/PB7 59 2700 400 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# Tactile_SW_4P
#
DEF Tactile_SW_4P SW 0 40 Y N 1 F N
F0 "SW" 0 250 50 H V C CNN
F1 "Tactile_SW_4P" 0 -350 50 H V C CNN
F2 "" -50 -50 60 V V C CNN
F3 "" -50 -50 60 V V C CNN
ALIAS SKRPACE010 TSHA-T-2.5B2-19E DTS-6-V
$FPLIST
 SKRPACE010
 TSHA-T-2.5B2-19E
 DTS-6-V
$ENDFPLIST
DRAW
C 0 -200 50 0 1 0 N
C 0 100 50 0 1 0 N
S -100 -220 -110 120 0 1 0 N
P 2 0 1 0  -200 200  200 200 N
P 2 0 1 0  0 -300  0 -250 N
P 2 0 1 0  0 150  0 200 N
P 2 0 1 0  200 -300  -200 -300 N
P 4 0 1 0  -110 -90  -140 -80  -140 -20  -110 -10 N
X 1 1 -400 200 197 R 60 60 1 1 P
X 2 2 400 200 197 L 50 50 1 1 P
X 3 3 -400 -300 197 R 60 60 1 1 P
X 4 4 400 -300 197 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
