# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.shameem_03_06_22_nbitfulladdersubflagstestbench
# vsim -gui work.shameem_03_06_22_nbitfulladdersubflagstestbench 
# Start time: 12:38:56 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shameem_03_06_22_nbitfulladdersubflagstestbench(arch_tb)
# Loading work.shameem_03_06_22_nbitfulladdersubflags(behavioural)
add wave -position insertpoint sim:/shameem_03_06_22_nbitfulladdersubflagstestbench/*
run -all
# ** Note: Error detected. TheSimulation Failed
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input A = 30
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input B = 1
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: The result = 31
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Failure: The real answer should be = 19
#    Time: 201 ns  Iteration: 0  Process: /shameem_03_06_22_nbitfulladdersubflagstestbench/line__26 File: C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd
# Break in Process line__26 at C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd line 47
quit -sim
# End time: 12:44:05 on Mar 06,2022, Elapsed time: 0:05:09
# Errors: 1, Warnings: 2
# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.shameem_03_06_22_nbitfulladdersubflagstestbench
# vsim -gui work.shameem_03_06_22_nbitfulladdersubflagstestbench 
# Start time: 12:44:44 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shameem_03_06_22_nbitfulladdersubflagstestbench(arch_tb)
# Loading work.shameem_03_06_22_nbitfulladdersubflags(behavioural)
add wave -position insertpoint sim:/shameem_03_06_22_nbitfulladdersubflagstestbench/*






























































# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
# ** Note: Error detected. The Simulation Failed
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input A = 30
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input B = 1
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: The result = 31
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Failure: The real answer should be = 19
#    Time: 201 ns  Iteration: 0  Process: /shameem_03_06_22_nbitfulladdersubflagstestbench/line__26 File: C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd
# Break in Process line__26 at C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd line 47
# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.shameem_03_06_22_nbitfulladdersubflagstestbench(arch_tb)
# Loading work.shameem_03_06_22_nbitfulladdersubflags(behavioural)


























































# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: No errors detected. The simulation was successful
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input A = 30
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input B = 1
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: The result = 31
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Failure: The value of actual SUM should be 31
#    Time: 201 ns  Iteration: 0  Process: /shameem_03_06_22_nbitfulladdersubflagstestbench/line__26 File: C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd
# Break in Process line__26 at C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd line 41
# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.



































































# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.shameem_03_06_22_nbitfulladdersubflagstestbench(arch_tb)
# Loading work.shameem_03_06_22_nbitfulladdersubflags(behavioural)






































































# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: No errors detected. The simulation was successful
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input A = 30
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: Input B = 1
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Note: The result = 31
#    Time: 201 ns  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
# ** Failure: The value of actual SUM should be 31
#    Time: 201 ns  Iteration: 0  Process: /shameem_03_06_22_nbitfulladdersubflagstestbench/line__26 File: C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd
# Break in Process line__26 at C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd line 41
quit -sim
# End time: 12:49:42 on Mar 06,2022, Elapsed time: 0:04:58
# Errors: 1, Warnings: 2
# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
quit
