Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 996e63e4862d405abd584214c71bf515 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_SoC_behav xil_defaultlib.miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.SEXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.data_hazard_detection
Compiling module xil_defaultlib.control_hazard_detection
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.Digital_LED
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Button
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.Keypad4x4
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.WDT
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.CP0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.PRAM_BRAM
Compiling module xil_defaultlib.PRAM_Wrapper
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot miniRV_SoC_behav
