================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Oct 28 10:40:50 +0700 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         FC_CIF_0_2
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3368
FF:               2720
DSP:              26
BRAM:             16
URAM:             0
SRL:              4


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 9.589       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                   | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                   | 3368 | 2720 | 26  | 16   |      |     |        |      |         |          |        |
|   (inst)                                                               | 175  | 1890 |     |      |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U                  |      |      |     | 1    |      |     |        |      |         |          |        |
|   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U                     |      |      |     | 1    |      |     |        |      |         |          |        |
|   grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403                                 | 527  | 290  | 16  |      |      |     |        |      |         |          |        |
|     (grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403)                             | 264  | 288  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 6    | 2    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U91                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U92                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U93                                  | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U94                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U95                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U96                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U97                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_32_4_1_U98                                  |      |      | 2   |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U67                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U68                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U69                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U70                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U71                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U72                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U73                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U74                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U75                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U76                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U77                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U78                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U79                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U80                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U81                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_16_1_1_U82                                                 | 16   |      |     |      |      |     |        |      |         |          |        |
|   grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572     | 184  | 100  |     |      |      |     |        |      |         |          |        |
|     (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572) | 41   | 98   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 143  | 2    |     |      |      |     |        |      |         |          |        |
|   grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268                      | 151  | 9    |     |      |      |     |        |      |         |          |        |
|     (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268)                  | 3    | 7    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 148  | 2    |     |      |      |     |        |      |         |          |        |
|   grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616                      | 109  | 99   |     |      |      |     |        |      |         |          |        |
|     (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616)                  |      | 97   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 109  | 2    |     |      |      |     |        |      |         |          |        |
|   mul_32ns_32ns_64_2_1_U211                                            | 48   | 34   | 4   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U214                                              | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U215                                              | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U216                                              | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U212                                              | 79   | 17   | 3   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U213                                              | 15   | 17   | 3   |      |      |     |        |      |         |          |        |
|   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U              |      |      |     | 1    |      |     |        |      |         |          |        |
|   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U              |      |      |     | 1    |      |     |        |      |         |          |        |
|   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U              |      |      |     | 1    |      |     |        |      |         |          |        |
|   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U              |      |      |     | 1    |      |     |        |      |         |          |        |
|   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U              |      |      |     | 1    |      |     |        |      |         |          |        |
|   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U              |      |      |     | 1    |      |     |        |      |         |          |        |
|   regslice_both_in_stream_a_U                                          | 59   | 132  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_stream_U                                           | 134  | 132  |     |      |      |     |        |      |         |          |        |
+------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.33%  | OK     |
| FD                                                        | 50%       | 2.56%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.02%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 11.82% | OK     |
| RAMB/FIFO                                                 | 80%       | 5.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 8.77%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 101    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.86   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                  | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                 |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.411 | valIn_a_data_4_reg_913_reg[3]/C | KER_size_0_reg_953_reg[31]/D  |           12 |         62 |          9.614 |          4.777 |        4.837 |
| Path2 | 0.413 | KER_size_1_reg_1010_reg[3]/C    | KER_bound_reg_1015_reg[31]/D  |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path3 | 0.413 | KER_size_0_reg_953_reg[3]/C     | KER_size_1_reg_1010_reg[31]/D |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path4 | 0.516 | valIn_a_data_4_reg_913_reg[3]/C | KER_size_0_reg_953_reg[30]/D  |           12 |         62 |          9.509 |          4.672 |        4.837 |
| Path5 | 0.518 | KER_size_1_reg_1010_reg[3]/C    | KER_bound_reg_1015_reg[30]/D  |           12 |         57 |          9.507 |          4.672 |        4.835 |
+-------+-------+---------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------+----------------------+
    | Path1 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | valIn_a_data_4_reg_913_reg[3]                           | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_0_reg_953_reg[31]                              | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path2 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | KER_size_1_reg_1010_reg[3]                              | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_bound_reg_1015_reg[31]                              | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +----------------------------------------------------------+----------------------+
    | Path3 Cells                                              | Primitive Type       |
    +----------------------------------------------------------+----------------------+
    | KER_size_0_reg_953_reg[3]                                | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U215/KER_size_1_reg_1010_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_1_reg_1010_reg[31]                              | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path4 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | valIn_a_data_4_reg_913_reg[3]                           | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_0_reg_953_reg[30]                              | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path5 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | KER_size_1_reg_1010_reg[3]                              | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U216/KER_bound_reg_1015_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_bound_reg_1015_reg[30]                              | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FC_CIF_0_2_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/FC_CIF_0_2_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/FC_CIF_0_2_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/FC_CIF_0_2_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/FC_CIF_0_2_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/FC_CIF_0_2_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


