{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583139504968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583139504981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 03:58:24 2020 " "Processing started: Mon Mar 02 03:58:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583139504981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139504981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AESproject -c AESproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off AESproject -c AESproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139504981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583139507642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583139507643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/aesproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/aesproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AESproject-rtl " "Found design unit 1: AESproject-rtl" {  } { { "AESproject/synthesis/AESproject.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529488 ""} { "Info" "ISGN_ENTITY_NAME" "1 AESproject " "Found entity 1: AESproject" {  } { { "AESproject/synthesis/AESproject.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "AESproject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "AESproject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_irq_mapper " "Found entity 1: AESproject_irq_mapper" {  } { { "AESproject/synthesis/submodules/AESproject_irq_mapper.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0 " "Found entity 1: AESproject_mm_interconnect_0" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: AESproject_mm_interconnect_0_avalon_st_adapter" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_mux_003 " "Found entity 1: AESproject_mm_interconnect_0_rsp_mux_003" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529653 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_mux_002 " "Found entity 1: AESproject_mm_interconnect_0_rsp_mux_002" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_mux " "Found entity 1: AESproject_mm_interconnect_0_rsp_mux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: AESproject_mm_interconnect_0_rsp_demux_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_demux " "Found entity 1: AESproject_mm_interconnect_0_rsp_demux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_mux_005 " "Found entity 1: AESproject_mm_interconnect_0_cmd_mux_005" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: AESproject_mm_interconnect_0_cmd_mux_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_mux " "Found entity 1: AESproject_mm_interconnect_0_cmd_mux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_demux_003 " "Found entity 1: AESproject_mm_interconnect_0_cmd_demux_003" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_demux_002 " "Found entity 1: AESproject_mm_interconnect_0_cmd_demux_002" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_demux " "Found entity 1: AESproject_mm_interconnect_0_cmd_demux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529869 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "AESproject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "AESproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_009_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_009_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529896 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_009 " "Found entity 2: AESproject_mm_interconnect_0_router_009" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_005_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_005_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529906 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_005 " "Found entity 2: AESproject_mm_interconnect_0_router_005" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_004_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_004_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529915 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_004 " "Found entity 2: AESproject_mm_interconnect_0_router_004" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_003_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_003_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529936 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_003 " "Found entity 2: AESproject_mm_interconnect_0_router_003" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_002_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_002_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529957 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_002 " "Found entity 2: AESproject_mm_interconnect_0_router_002" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583139529963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529971 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router " "Found entity 2: AESproject_mm_interconnect_0_router" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139529995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139529995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "AESproject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "AESproject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "AESproject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_timer_0 " "Found entity 1: AESproject_timer_0" {  } { { "AESproject/synthesis/submodules/AESproject_timer_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_sysid_qsys_0 " "Found entity 1: AESproject_sysid_qsys_0" {  } { { "AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_onchip_memory " "Found entity 1: AESproject_onchip_memory" {  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0 " "Found entity 1: AESproject_nios2_qsys_0" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139530155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139530155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_ic_data_module " "Found entity 1: AESproject_nios2_qsys_0_cpu_ic_data_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_nios2_qsys_0_cpu_ic_tag_module " "Found entity 2: AESproject_nios2_qsys_0_cpu_ic_tag_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESproject_nios2_qsys_0_cpu_bht_module " "Found entity 3: AESproject_nios2_qsys_0_cpu_bht_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "4 AESproject_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 4: AESproject_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "5 AESproject_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 5: AESproject_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "6 AESproject_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 6: AESproject_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "7 AESproject_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 7: AESproject_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "8 AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 8: AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "9 AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 9: AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "10 AESproject_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 10: AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "11 AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 11: AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "12 AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 12: AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "13 AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "14 AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "15 AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "16 AESproject_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 16: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "17 AESproject_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 17: AESproject_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "18 AESproject_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 18: AESproject_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "19 AESproject_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 19: AESproject_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "20 AESproject_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 20: AESproject_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "21 AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 21: AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "22 AESproject_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 22: AESproject_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "23 AESproject_nios2_qsys_0_cpu_nios2_oci " "Found entity 23: AESproject_nios2_qsys_0_cpu_nios2_oci" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""} { "Info" "ISGN_ENTITY_NAME" "24 AESproject_nios2_qsys_0_cpu " "Found entity 24: AESproject_nios2_qsys_0_cpu" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_mult_cell " "Found entity 1: AESproject_nios2_qsys_0_cpu_mult_cell" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_test_bench " "Found entity 1: AESproject_nios2_qsys_0_cpu_test_bench" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file aesproject/synthesis/submodules/aesproject_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_jtag_uart_0_sim_scfifo_w " "Found entity 1: AESproject_jtag_uart_0_sim_scfifo_w" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531377 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_jtag_uart_0_scfifo_w " "Found entity 2: AESproject_jtag_uart_0_scfifo_w" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531377 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESproject_jtag_uart_0_sim_scfifo_r " "Found entity 3: AESproject_jtag_uart_0_sim_scfifo_r" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531377 ""} { "Info" "ISGN_ENTITY_NAME" "4 AESproject_jtag_uart_0_scfifo_r " "Found entity 4: AESproject_jtag_uart_0_scfifo_r" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531377 ""} { "Info" "ISGN_ENTITY_NAME" "5 AESproject_jtag_uart_0 " "Found entity 5: AESproject_jtag_uart_0" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_aes_accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_aes_accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_aes_accelerator-struct " "Found design unit 1: inv_aes_accelerator-struct" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531396 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_aes_accelerator " "Found entity 1: inv_aes_accelerator" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavioral " "Found design unit 1: add-Behavioral" {  } { { "AESproject/synthesis/submodules/add.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/add.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531409 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "AESproject/synthesis/submodules/add.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/add.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addroundkey-Behavioral " "Found design unit 1: addroundkey-Behavioral" {  } { { "AESproject/synthesis/submodules/addroundkey.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/addroundkey.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531415 ""} { "Info" "ISGN_ENTITY_NAME" "1 addroundkey " "Found entity 1: addroundkey" {  } { { "AESproject/synthesis/submodules/addroundkey.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/addroundkey.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/affine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/affine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 affine-Behavioral " "Found design unit 1: affine-Behavioral" {  } { { "AESproject/synthesis/submodules/affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/affine.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531425 ""} { "Info" "ISGN_ENTITY_NAME" "1 affine " "Found entity 1: affine" {  } { { "AESproject/synthesis/submodules/affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/affine.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Behavioral " "Found design unit 1: comp-Behavioral" {  } { { "AESproject/synthesis/submodules/comp.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/comp.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531437 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "AESproject/synthesis/submodules/comp.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/comp.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/con2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/con2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con2-Behavioral " "Found design unit 1: con2-Behavioral" {  } { { "AESproject/synthesis/submodules/con2.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/con2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531449 ""} { "Info" "ISGN_ENTITY_NAME" "1 con2 " "Found entity 1: con2" {  } { { "AESproject/synthesis/submodules/con2.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/con2.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv-Behavioral " "Found design unit 1: inv-Behavioral" {  } { { "AESproject/synthesis/submodules/inv.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531461 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "AESproject/synthesis/submodules/inv.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_aes_fsmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_aes_fsmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_aes_fsmd-fsmd " "Found design unit 1: inv_aes_fsmd-fsmd" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531470 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_aes_fsmd " "Found entity 1: inv_aes_fsmd" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_aes_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_aes_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_aes_stage-Behavioral " "Found design unit 1: inv_aes_stage-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_aes_stage.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531477 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_aes_stage " "Found entity 1: inv_aes_stage" {  } { { "AESproject/synthesis/submodules/inv_aes_stage.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_aes_stage_last.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_aes_stage_last.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_aes_stage_last-Behavioral " "Found design unit 1: inv_aes_stage_last-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_aes_stage_last.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage_last.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531493 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_aes_stage_last " "Found entity 1: inv_aes_stage_last" {  } { { "AESproject/synthesis/submodules/inv_aes_stage_last.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage_last.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_affine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_affine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_affine-Behavioral " "Found design unit 1: inv_affine-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_affine.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531510 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_affine " "Found entity 1: inv_affine" {  } { { "AESproject/synthesis/submodules/inv_affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_affine.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_mix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_mix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_mix-Behavioral " "Found design unit 1: inv_mix-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_mix.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_mix.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531524 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_mix " "Found entity 1: inv_mix" {  } { { "AESproject/synthesis/submodules/inv_mix.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_mix.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_mixcolumns-Behavioral " "Found design unit 1: inv_mixcolumns-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_mixcolumns.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_mixcolumns.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531531 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_mixcolumns " "Found entity 1: inv_mixcolumns" {  } { { "AESproject/synthesis/submodules/inv_mixcolumns.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_mixcolumns.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_sbox-Behavioral " "Found design unit 1: inv_sbox-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_sbox.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_sbox.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531539 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_sbox " "Found entity 1: inv_sbox" {  } { { "AESproject/synthesis/submodules/inv_sbox.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_sbox.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_shiftrows-Behavioral " "Found design unit 1: inv_shiftrows-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_shiftrows.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_shiftrows.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531546 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_shiftrows " "Found entity 1: inv_shiftrows" {  } { { "AESproject/synthesis/submodules/inv_shiftrows.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_shiftrows.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/inv_subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/inv_subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_subbytes-Behavioral " "Found design unit 1: inv_subbytes-Behavioral" {  } { { "AESproject/synthesis/submodules/inv_subbytes.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_subbytes.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531559 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_subbytes " "Found entity 1: inv_subbytes" {  } { { "AESproject/synthesis/submodules/inv_subbytes.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_subbytes.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/invcomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/invcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invcomp-Behavioral " "Found design unit 1: invcomp-Behavioral" {  } { { "AESproject/synthesis/submodules/invcomp.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/invcomp.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531565 ""} { "Info" "ISGN_ENTITY_NAME" "1 invcomp " "Found entity 1: invcomp" {  } { { "AESproject/synthesis/submodules/invcomp.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/invcomp.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/keyexpansion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/keyexpansion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyexpansion-Behavioral " "Found design unit 1: keyexpansion-Behavioral" {  } { { "AESproject/synthesis/submodules/keyexpansion.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/keyexpansion.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531573 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyexpansion " "Found entity 1: keyexpansion" {  } { { "AESproject/synthesis/submodules/keyexpansion.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/keyexpansion.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-Behavioral " "Found design unit 1: mul-Behavioral" {  } { { "AESproject/synthesis/submodules/mul.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531587 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "AESproject/synthesis/submodules/mul.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/mul2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/mul2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2-Behavioral " "Found design unit 1: mul2-Behavioral" {  } { { "AESproject/synthesis/submodules/mul2.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531601 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2 " "Found entity 1: mul2" {  } { { "AESproject/synthesis/submodules/mul2.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul2.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/mul_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/mul_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_2-Behavioral " "Found design unit 1: mul_2-Behavioral" {  } { { "AESproject/synthesis/submodules/mul_2.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_2 " "Found entity 1: mul_2" {  } { { "AESproject/synthesis/submodules/mul_2.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul_2.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-bhv " "Found design unit 1: pipe_reg-bhv" {  } { { "AESproject/synthesis/submodules/pipe_reg.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/pipe_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531623 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "AESproject/synthesis/submodules/pipe_reg.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/pipe_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/roundkeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/roundkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roundkeys-Behavioral " "Found design unit 1: roundkeys-Behavioral" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531639 ""} { "Info" "ISGN_ENTITY_NAME" "1 roundkeys " "Found entity 1: roundkeys" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/sbox0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/sbox0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox0-Behavioral " "Found design unit 1: sbox0-Behavioral" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531649 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox0 " "Found entity 1: sbox0" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square-Behavioral " "Found design unit 1: square-Behavioral" {  } { { "AESproject/synthesis/submodules/square.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/square.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531663 ""} { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "AESproject/synthesis/submodules/square.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/square.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_epcs.v 3 3 " "Found 3 design units, including 3 entities, in source file aesproject/synthesis/submodules/aesproject_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_epcs_sub " "Found entity 1: AESproject_epcs_sub" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531689 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_AESproject_epcs_atom " "Found entity 2: tornado_AESproject_epcs_atom" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531689 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESproject_epcs " "Found entity 3: AESproject_epcs" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_counter_0 " "Found entity 1: AESproject_counter_0" {  } { { "AESproject/synthesis/submodules/AESproject_counter_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_accelerator-struct " "Found design unit 1: aes_accelerator-struct" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531722 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_accelerator " "Found entity 1: aes_accelerator" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_block-behav " "Found design unit 1: aes_block-behav" {  } { { "AESproject/synthesis/submodules/aes_block.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531739 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_block " "Found entity 1: aes_block" {  } { { "AESproject/synthesis/submodules/aes_block.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_custom-struct " "Found design unit 1: aes_custom-struct" {  } { { "AESproject/synthesis/submodules/aes_custom.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_custom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531747 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_custom " "Found entity 1: aes_custom" {  } { { "AESproject/synthesis/submodules/aes_custom.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_custom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_fsmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_fsmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_fsmd-fsmd " "Found design unit 1: aes_fsmd-fsmd" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531762 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_fsmd " "Found entity 1: aes_fsmd" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_stage-behav " "Found design unit 1: aes_stage-behav" {  } { { "AESproject/synthesis/submodules/aes_stage.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531776 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_stage " "Found entity 1: aes_stage" {  } { { "AESproject/synthesis/submodules/aes_stage.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_stage_last.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_stage_last.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_stage_last-behav " "Found design unit 1: aes_stage_last-behav" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage_last.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531789 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_stage_last " "Found entity 1: aes_stage_last" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage_last.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/key_schedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/key_schedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_schedule-beh " "Found design unit 1: key_schedule-beh" {  } { { "AESproject/synthesis/submodules/key_schedule.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/key_schedule.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531805 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_schedule " "Found entity 1: key_schedule" {  } { { "AESproject/synthesis/submodules/key_schedule.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/key_schedule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-Canright " "Found design unit 1: sbox-Canright" {  } { { "AESproject/synthesis/submodules/sbox.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531820 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "AESproject/synthesis/submodules/sbox.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/shift_mix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/shift_mix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_mix-behav " "Found design unit 1: shift_mix-behav" {  } { { "AESproject/synthesis/submodules/shift_mix.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/shift_mix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531838 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_mix " "Found entity 1: shift_mix" {  } { { "AESproject/synthesis/submodules/shift_mix.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/shift_mix.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/shift_row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/shift_row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_row-behav " "Found design unit 1: shift_row-behav" {  } { { "AESproject/synthesis/submodules/shift_row.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/shift_row.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531852 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_row " "Found entity 1: shift_row" {  } { { "AESproject/synthesis/submodules/shift_row.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/shift_row.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139531852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139531852 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "AESproject_epcs.v(402) " "Verilog HDL or VHDL warning at AESproject_epcs.v(402): conditional expression evaluates to a constant" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1583139531944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AESproject " "Elaborating entity \"AESproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583139532225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_accelerator aes_accelerator:aes_accelerator_0 " "Elaborating entity \"aes_accelerator\" for hierarchy \"aes_accelerator:aes_accelerator_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "aes_accelerator_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139532336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address_reg aes_accelerator.vhd(104) " "VHDL Process Statement warning at aes_accelerator.vhd(104): signal \"dest_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532342 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys_reg aes_accelerator.vhd(106) " "VHDL Process Statement warning at aes_accelerator.vhd(106): signal \"keys_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532342 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_addr aes_accelerator.vhd(101) " "VHDL Process Statement warning at aes_accelerator.vhd(101): inferring latch(es) for signal or variable \"inc_addr\", which holds its previous value in one or more paths through the process" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 101 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583139532347 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_address_reg aes_accelerator.vhd(131) " "VHDL Process Statement warning at aes_accelerator.vhd(131): signal \"start_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532348 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_length_reg aes_accelerator.vhd(132) " "VHDL Process Statement warning at aes_accelerator.vhd(132): signal \"data_length_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532348 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start aes_accelerator.vhd(133) " "VHDL Process Statement warning at aes_accelerator.vhd(133): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532348 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done aes_accelerator.vhd(134) " "VHDL Process Statement warning at aes_accelerator.vhd(134): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532348 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter_reg aes_accelerator.vhd(178) " "VHDL Process Statement warning at aes_accelerator.vhd(178): signal \"data_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532355 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_reg aes_accelerator.vhd(224) " "VHDL Process Statement warning at aes_accelerator.vhd(224): signal \"result_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532359 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datas_reg aes_accelerator.vhd(225) " "VHDL Process Statement warning at aes_accelerator.vhd(225): signal \"datas_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532359 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address_reg aes_accelerator.vhd(234) " "VHDL Process Statement warning at aes_accelerator.vhd(234): signal \"dest_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532359 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inc_addr aes_accelerator.vhd(263) " "VHDL Process Statement warning at aes_accelerator.vhd(263): signal \"inc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532360 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_addr aes_accelerator.vhd(101) " "Inferred latch for \"inc_addr\" at aes_accelerator.vhd(101)" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139532382 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_fsmd aes_accelerator:aes_accelerator_0\|aes_fsmd:AES " "Elaborating entity \"aes_fsmd\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\"" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "AES" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_accelerator.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139532524 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_reg aes_fsmd.vhd(109) " "VHDL Process Statement warning at aes_fsmd.vhd(109): signal \"out_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139532529 "|AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_stage_last aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last " "Elaborating entity \"aes_stage_last\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "AES_last" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139532692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|sbox:\\sbox_16:15:sbox_map " "Elaborating entity \"sbox\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|sbox:\\sbox_16:15:sbox_map\"" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "\\sbox_16:15:sbox_map" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage_last.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139532774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_row aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|shift_row:shiftrow_s " "Elaborating entity \"shift_row\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|shift_row:shiftrow_s\"" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "shiftrow_s" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage_last.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139532993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_stage aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st " "Elaborating entity \"aes_stage\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "AES_st" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_mix aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st\|shift_mix:shiftrow_s " "Elaborating entity \"shift_mix\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st\|shift_mix:shiftrow_s\"" {  } { { "AESproject/synthesis/submodules/aes_stage.vhd" "shiftrow_s" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_stage.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_schedule aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|key_schedule:KSI " "Elaborating entity \"key_schedule\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|key_schedule:KSI\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "KSI" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|pipe_reg:REG_DATA " "Elaborating entity \"pipe_reg\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|pipe_reg:REG_DATA\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "REG_DATA" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/aes_fsmd.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_counter_0 AESproject_counter_0:counter_0 " "Elaborating entity \"AESproject_counter_0\" for hierarchy \"AESproject_counter_0:counter_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "counter_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_epcs AESproject_epcs:epcs " "Elaborating entity \"AESproject_epcs\" for hierarchy \"AESproject_epcs:epcs\"" {  } { { "AESproject/synthesis/AESproject.vhd" "epcs" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_epcs_sub AESproject_epcs:epcs\|AESproject_epcs_sub:the_AESproject_epcs_sub " "Elaborating entity \"AESproject_epcs_sub\" for hierarchy \"AESproject_epcs:epcs\|AESproject_epcs_sub:the_AESproject_epcs_sub\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "the_AESproject_epcs_sub" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_AESproject_epcs_atom AESproject_epcs:epcs\|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom " "Elaborating entity \"tornado_AESproject_epcs_atom\" for hierarchy \"AESproject_epcs:epcs\|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "the_tornado_AESproject_epcs_atom" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139533866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "the_boot_copier_rom" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139534805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139534843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AESproject_epcs_boot_rom.hex " "Parameter \"init_file\" = \"AESproject_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139534844 ""}  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_epcs.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583139534844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsa1 " "Found entity 1: altsyncram_lsa1" {  } { { "db/altsyncram_lsa1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_lsa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139534999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139534999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsa1 AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_lsa1:auto_generated " "Elaborating entity \"altsyncram_lsa1\" for hierarchy \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_lsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139535012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_aes_accelerator inv_aes_accelerator:inv_aes_accelerator_0 " "Elaborating entity \"inv_aes_accelerator\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "inv_aes_accelerator_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139535490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address_reg inv_aes_accelerator.vhd(104) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(104): signal \"dest_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535496 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys_reg inv_aes_accelerator.vhd(106) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(106): signal \"keys_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535496 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_addr inv_aes_accelerator.vhd(101) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(101): inferring latch(es) for signal or variable \"inc_addr\", which holds its previous value in one or more paths through the process" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 101 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583139535501 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_address_reg inv_aes_accelerator.vhd(131) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(131): signal \"start_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535501 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_length_reg inv_aes_accelerator.vhd(132) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(132): signal \"data_length_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535501 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start inv_aes_accelerator.vhd(133) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(133): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535501 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done inv_aes_accelerator.vhd(134) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(134): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535501 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter_reg inv_aes_accelerator.vhd(178) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(178): signal \"data_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535502 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_reg inv_aes_accelerator.vhd(224) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(224): signal \"result_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535507 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datas_reg inv_aes_accelerator.vhd(225) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(225): signal \"datas_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535507 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address_reg inv_aes_accelerator.vhd(234) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(234): signal \"dest_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535507 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inc_addr inv_aes_accelerator.vhd(263) " "VHDL Process Statement warning at inv_aes_accelerator.vhd(263): signal \"inc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535508 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_addr inv_aes_accelerator.vhd(101) " "Inferred latch for \"inc_addr\" at inv_aes_accelerator.vhd(101)" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139535525 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_aes_fsmd inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES " "Elaborating entity \"inv_aes_fsmd\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\"" {  } { { "AESproject/synthesis/submodules/inv_aes_accelerator.vhd" "AES" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_accelerator.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139535642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rconstant inv_aes_fsmd.vhd(61) " "Verilog HDL or VHDL warning at inv_aes_fsmd.vhd(61): object \"rconstant\" assigned a value but never read" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583139535644 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r9 inv_aes_fsmd.vhd(114) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(114): signal \"r9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535649 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_reg inv_aes_fsmd.vhd(116) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(116): signal \"out_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535649 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r10 inv_aes_fsmd.vhd(122) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(122): signal \"r10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535649 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r9 inv_aes_fsmd.vhd(123) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(123): signal \"r9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535650 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r8 inv_aes_fsmd.vhd(132) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(132): signal \"r8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535651 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 inv_aes_fsmd.vhd(137) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(137): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535651 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 inv_aes_fsmd.vhd(142) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(142): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535651 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 inv_aes_fsmd.vhd(147) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(147): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535652 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 inv_aes_fsmd.vhd(152) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(152): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535652 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 inv_aes_fsmd.vhd(157) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(157): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535652 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 inv_aes_fsmd.vhd(162) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(162): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535652 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 inv_aes_fsmd.vhd(167) " "VHDL Process Statement warning at inv_aes_fsmd.vhd(167): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139535653 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundkeys inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc " "Elaborating entity \"roundkeys\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\"" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "roundKey_calc" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139535922 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon1 roundkeys.vhd(40) " "VHDL Signal Declaration warning at roundkeys.vhd(40): used explicit default value for signal \"rcon1\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535926 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon2 roundkeys.vhd(41) " "VHDL Signal Declaration warning at roundkeys.vhd(41): used explicit default value for signal \"rcon2\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535926 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon3 roundkeys.vhd(42) " "VHDL Signal Declaration warning at roundkeys.vhd(42): used explicit default value for signal \"rcon3\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535926 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon4 roundkeys.vhd(43) " "VHDL Signal Declaration warning at roundkeys.vhd(43): used explicit default value for signal \"rcon4\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535926 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon5 roundkeys.vhd(44) " "VHDL Signal Declaration warning at roundkeys.vhd(44): used explicit default value for signal \"rcon5\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535927 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon6 roundkeys.vhd(45) " "VHDL Signal Declaration warning at roundkeys.vhd(45): used explicit default value for signal \"rcon6\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535927 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon7 roundkeys.vhd(46) " "VHDL Signal Declaration warning at roundkeys.vhd(46): used explicit default value for signal \"rcon7\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535927 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon8 roundkeys.vhd(47) " "VHDL Signal Declaration warning at roundkeys.vhd(47): used explicit default value for signal \"rcon8\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535927 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon9 roundkeys.vhd(48) " "VHDL Signal Declaration warning at roundkeys.vhd(48): used explicit default value for signal \"rcon9\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535927 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rcon10 roundkeys.vhd(49) " "VHDL Signal Declaration warning at roundkeys.vhd(49): used explicit default value for signal \"rcon10\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139535927 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p10 roundkeys.vhd(52) " "Verilog HDL or VHDL warning at roundkeys.vhd(52): object \"p10\" assigned a value but never read" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583139535928 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyexpansion inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1 " "Elaborating entity \"keyexpansion\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\"" {  } { { "AESproject/synthesis/submodules/roundkeys.vhd" "u1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/roundkeys.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox0 inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1 " "Elaborating entity \"sbox0\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\"" {  } { { "AESproject/synthesis/submodules/keyexpansion.vhd" "u1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/keyexpansion.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536144 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not x5 " "LMF mapping record INV -> not is missing the \"x5\" port mapping(s) for node \"x5\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "a\[0\] " "Invalid port name \"a\[0\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "a\[1\] " "Invalid port name \"a\[1\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "a\[2\] " "Invalid port name \"a\[2\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "a\[3\] " "Invalid port name \"a\[3\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[0\] " "Invalid port name \"q\[0\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[1\] " "Invalid port name \"q\[1\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[2\] " "Invalid port name \"q\[2\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[3\] " "Invalid port name \"q\[3\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139536148 ""}  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x5" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 82 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|comp:x0 " "Elaborating entity \"comp\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|comp:x0\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|add:x1 " "Elaborating entity \"add\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|add:x1\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|mul:x2 " "Elaborating entity \"mul\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|mul:x2\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x2" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2 inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|mul:x2\|mul2:m1 " "Elaborating entity \"mul2\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|mul:x2\|mul2:m1\"" {  } { { "AESproject/synthesis/submodules/mul.vhd" "m1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con2 inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|mul:x2\|con2:m5 " "Elaborating entity \"con2\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|mul:x2\|con2:m5\"" {  } { { "AESproject/synthesis/submodules/mul.vhd" "m5" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/mul.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|square:x3 " "Elaborating entity \"square\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|square:x3\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x3" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|inv:x5 " "Elaborating entity \"inv\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|inv:x5\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x5" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invcomp inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|invcomp:x8 " "Elaborating entity \"invcomp\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|invcomp:x8\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x8" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "affine inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|affine:x9 " "Elaborating entity \"affine\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|roundkeys:roundKey_calc\|keyexpansion:u1\|sbox0:u1\|affine:x9\"" {  } { { "AESproject/synthesis/submodules/sbox0.vhd" "x9" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/sbox0.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139536904 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a affine.vhd(40) " "VHDL Signal Declaration warning at affine.vhd(40): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/affine.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139536904 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc|keyexpansion:u1|sbox0:u1|affine:x9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a affine.vhd(45) " "VHDL Process Statement warning at affine.vhd(45): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/affine.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139536904 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|roundkeys:roundKey_calc|keyexpansion:u1|sbox0:u1|affine:x9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_aes_stage_last inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last " "Elaborating entity \"inv_aes_stage_last\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\"" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "AES_last" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139547737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_shiftrows inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_shiftrows:u1 " "Elaborating entity \"inv_shiftrows\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_shiftrows:u1\"" {  } { { "AESproject/synthesis/submodules/inv_aes_stage_last.vhd" "u1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage_last.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139547805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_subbytes inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_subbytes:u2 " "Elaborating entity \"inv_subbytes\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_subbytes:u2\"" {  } { { "AESproject/synthesis/submodules/inv_aes_stage_last.vhd" "u2" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage_last.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139547847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_sbox inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_subbytes:u2\|inv_sbox:u1 " "Elaborating entity \"inv_sbox\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_subbytes:u2\|inv_sbox:u1\"" {  } { { "AESproject/synthesis/submodules/inv_subbytes.vhd" "u1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_subbytes.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139547885 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not x6 " "LMF mapping record INV -> not is missing the \"x6\" port mapping(s) for node \"x6\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "a\[0\] " "Invalid port name \"a\[0\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "a\[1\] " "Invalid port name \"a\[1\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "a\[2\] " "Invalid port name \"a\[2\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "a\[3\] " "Invalid port name \"a\[3\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[0\] " "Invalid port name \"q\[0\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[1\] " "Invalid port name \"q\[1\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[2\] " "Invalid port name \"q\[2\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "q\[3\] " "Invalid port name \"q\[3\]\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1583139547889 ""}  } { { "AESproject/synthesis/submodules/inv_sbox.vhd" "x6" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_sbox.vhd" 82 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139547889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_affine inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_subbytes:u2\|inv_sbox:u1\|inv_affine:x0 " "Elaborating entity \"inv_affine\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|inv_subbytes:u2\|inv_sbox:u1\|inv_affine:x0\"" {  } { { "AESproject/synthesis/submodules/inv_sbox.vhd" "x0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_sbox.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139547925 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a inv_affine.vhd(40) " "VHDL Signal Declaration warning at inv_affine.vhd(40): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "AESproject/synthesis/submodules/inv_affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_affine.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1583139547926 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|inv_aes_stage_last:AES_last|inv_subbytes:u2|inv_sbox:u1|inv_affine:x0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a inv_affine.vhd(45) " "VHDL Process Statement warning at inv_affine.vhd(45): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/inv_affine.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_affine.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583139547926 "|AESproject|inv_aes_accelerator:inv_aes_accelerator_0|inv_aes_fsmd:AES|inv_aes_stage_last:AES_last|inv_subbytes:u2|inv_sbox:u1|inv_affine:x0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addroundkey inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|addroundkey:u3 " "Elaborating entity \"addroundkey\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage_last:AES_last\|addroundkey:u3\"" {  } { { "AESproject/synthesis/submodules/inv_aes_stage_last.vhd" "u3" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage_last.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139552330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_aes_stage inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st " "Elaborating entity \"inv_aes_stage\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\"" {  } { { "AESproject/synthesis/submodules/inv_aes_fsmd.vhd" "AES_st" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_fsmd.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139552377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_mixcolumns inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\|inv_mixcolumns:u4 " "Elaborating entity \"inv_mixcolumns\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\|inv_mixcolumns:u4\"" {  } { { "AESproject/synthesis/submodules/inv_aes_stage.vhd" "u4" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_aes_stage.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139556805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_mix inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\|inv_mixcolumns:u4\|inv_mix:u1 " "Elaborating entity \"inv_mix\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\|inv_mixcolumns:u4\|inv_mix:u1\"" {  } { { "AESproject/synthesis/submodules/inv_mixcolumns.vhd" "u1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_mixcolumns.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139556864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_2 inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\|inv_mixcolumns:u4\|inv_mix:u1\|mul_2:u1 " "Elaborating entity \"mul_2\" for hierarchy \"inv_aes_accelerator:inv_aes_accelerator_0\|inv_aes_fsmd:AES\|inv_aes_stage:AES_st\|inv_mixcolumns:u4\|inv_mix:u1\|mul_2:u1\"" {  } { { "AESproject/synthesis/submodules/inv_mix.vhd" "u1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/inv_mix.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139556905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_jtag_uart_0 AESproject_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"AESproject_jtag_uart_0\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "jtag_uart_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139559206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_jtag_uart_0_scfifo_w AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w " "Elaborating entity \"AESproject_jtag_uart_0_scfifo_w\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "the_AESproject_jtag_uart_0_scfifo_w" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139559258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "wfifo" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139559931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139559953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139559954 ""}  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583139559954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o391 " "Found entity 1: scfifo_o391" {  } { { "db/scfifo_o391.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/scfifo_o391.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139560100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139560100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o391 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated " "Elaborating entity \"scfifo_o391\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q871 " "Found entity 1: a_dpfifo_q871" {  } { { "db/a_dpfifo_q871.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/a_dpfifo_q871.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139560203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139560203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q871 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo " "Elaborating entity \"a_dpfifo_q871\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\"" {  } { { "db/scfifo_o391.tdf" "dpfifo" { Text "C:/Users/bilal/Documents/Embedded_v2/db/scfifo_o391.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sdf " "Found entity 1: a_fefifo_sdf" {  } { { "db/a_fefifo_sdf.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/a_fefifo_sdf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139560301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139560301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sdf AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state " "Elaborating entity \"a_fefifo_sdf\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state\"" {  } { { "db/a_dpfifo_q871.tdf" "fifo_state" { Text "C:/Users/bilal/Documents/Embedded_v2/db/a_dpfifo_q871.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139560454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139560454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_sdf.tdf" "count_usedw" { Text "C:/Users/bilal/Documents/Embedded_v2/db/a_fefifo_sdf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsu1 " "Found entity 1: altsyncram_hsu1" {  } { { "db/altsyncram_hsu1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_hsu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139560609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139560609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsu1 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|altsyncram_hsu1:FIFOram " "Elaborating entity \"altsyncram_hsu1\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|altsyncram_hsu1:FIFOram\"" {  } { { "db/a_dpfifo_q871.tdf" "FIFOram" { Text "C:/Users/bilal/Documents/Embedded_v2/db/a_dpfifo_q871.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139560770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139560770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_q871.tdf" "rd_ptr_count" { Text "C:/Users/bilal/Documents/Embedded_v2/db/a_dpfifo_q871.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_jtag_uart_0_scfifo_r AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r " "Elaborating entity \"AESproject_jtag_uart_0_scfifo_r\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "the_AESproject_jtag_uart_0_scfifo_r" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139560861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "AESproject_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139561607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139561668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139561668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 8 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139561668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 8 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139561668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139561668 ""}  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583139561668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139561908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139562257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0 AESproject_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"AESproject_nios2_qsys_0\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "nios2_qsys_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139562378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu " "Elaborating entity \"AESproject_nios2_qsys_0_cpu\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" "cpu" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139562479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_test_bench AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_test_bench:the_AESproject_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_test_bench\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_test_bench:the_AESproject_nios2_qsys_0_cpu_test_bench\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 5500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_ic_data_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_ic_data_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_ic_data" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 6502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139563623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139563623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_ic_tag_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_ic_tag_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_ic_tag" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 6568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139563975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139563975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139563986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_bht_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_bht_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_bht" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 6766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139564354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139564354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_register_bank_a_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 7722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139564709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139564709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_register_bank_b_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 7740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_mult_cell AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_mult_cell\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_mult_cell" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 8325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139564958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139565188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139565342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139565342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139565365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139565621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139565765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139565840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139565906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139566960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139567165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139568138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139568434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139568498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139568619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139568708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139568864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139569023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 8733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_debug AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_break AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_itrace AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139574995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\|AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode:AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\|AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode:AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_pib AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_pib:the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_pib:the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_im AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_avalon_reg AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139575974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_ocimem AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139576522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139576522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_debug_slave_wrapper AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_debug_slave_tck AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_AESproject_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_debug_slave_sysclk AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "AESproject_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139576966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_onchip_memory AESproject_onchip_memory:onchip_memory " "Elaborating entity \"AESproject_onchip_memory\" for hierarchy \"AESproject_onchip_memory:onchip_memory\"" {  } { { "AESproject/synthesis/AESproject.vhd" "onchip_memory" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AESproject_onchip_memory.hex " "Parameter \"init_file\" = \"AESproject_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583139577438 ""}  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583139577438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ain1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ain1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ain1 " "Found entity 1: altsyncram_ain1" {  } { { "db/altsyncram_ain1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_ain1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139577577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139577577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ain1 AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated " "Elaborating entity \"altsyncram_ain1\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139577586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139579093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139579093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ain1.tdf" "decode3" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_ain1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139579104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139579255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139579255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_ain1.tdf" "mux2" { Text "C:/Users/bilal/Documents/Embedded_v2/db/altsyncram_ain1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139579267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_sysid_qsys_0 AESproject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"AESproject_sysid_qsys_0\" for hierarchy \"AESproject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "sysid_qsys_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139580157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_timer_0 AESproject_timer_0:timer_0 " "Elaborating entity \"AESproject_timer_0\" for hierarchy \"AESproject_timer_0:timer_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "timer_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139580196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0 AESproject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"AESproject_mm_interconnect_0\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "mm_interconnect_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139580266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "aes_accelerator_0_avalon_master_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139580968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "aes_accelerator_0_avalon_slave_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_0_control_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "counter_0_control_slave_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "aes_accelerator_0_avalon_master_agent" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:inv_aes_accelerator_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:inv_aes_accelerator_0_avalon_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "inv_aes_accelerator_0_avalon_master_agent" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo AESproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139581951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router " "Elaborating entity \"AESproject_mm_interconnect_0_router\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router\|AESproject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router\|AESproject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_002 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"AESproject_mm_interconnect_0_router_002\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_002" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_002_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002\|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002\|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_003 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"AESproject_mm_interconnect_0_router_003\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_003" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_003_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003\|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_003_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003\|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_004 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"AESproject_mm_interconnect_0_router_004\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_004" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_004_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004\|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_004_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004\|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_005 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"AESproject_mm_interconnect_0_router_005\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_005:router_005\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_005" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_005_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_005:router_005\|AESproject_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_005_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_005:router_005\|AESproject_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_009 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"AESproject_mm_interconnect_0_router_009\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_009:router_009\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_009" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_009_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_009:router_009\|AESproject_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_009_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_009:router_009\|AESproject_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_limiter" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139582970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_demux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_demux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_demux_002 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_demux_002\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_demux_003 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_demux_003\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_mux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_mux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_mux_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_mux_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_mux_005 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_mux_005\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_demux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_demux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_demux_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_demux_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 4019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_mux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_mux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 4190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_mux_002 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_mux_002\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 4278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139583996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_mux_003 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_mux_003\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 4319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_003.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_avalon_st_adapter AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"AESproject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_irq_mapper AESproject_irq_mapper:irq_mapper " "Elaborating entity \"AESproject_irq_mapper\" for hierarchy \"AESproject_irq_mapper:irq_mapper\"" {  } { { "AESproject/synthesis/AESproject.vhd" "irq_mapper" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "AESproject/synthesis/AESproject.vhd" "rst_controller" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/AESproject.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "AESproject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "AESproject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139584560 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583139587804 "|AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583139590201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.02.04:00:00 Progress: Loading sldade005bd/alt_sld_fab_wrapper_hw.tcl " "2020.03.02.04:00:00 Progress: Loading sldade005bd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139600179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139606819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139607357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139613717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139613988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139614273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139614579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139614637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139614639 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583139615476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldade005bd/alt_sld_fab.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139615914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139615914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139616124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139616124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139616166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139616166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139616309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139616309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139616477 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139616477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139616477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/bilal/Documents/Embedded_v2/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583139616608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139616608 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1583139657591 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1583139657591 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1583139657796 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1583139657796 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1583139657796 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1583139657797 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1583139657797 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583139657884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139684725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "233 " "233 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583139808337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139809188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139809936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bilal/Documents/Embedded_v2/output_files/AESproject.map.smsg " "Generated suppressed messages file C:/Users/bilal/Documents/Embedded_v2/output_files/AESproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139820195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583139827647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583139827647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16517 " "Implemented 16517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583139830570 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583139830570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16186 " "Implemented 16186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583139830570 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583139830570 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583139830570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583139830570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5148 " "Peak virtual memory: 5148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583139830777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 04:03:50 2020 " "Processing ended: Mon Mar 02 04:03:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583139830777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:26 " "Elapsed time: 00:05:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583139830777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:53 " "Total CPU time (on all processors): 00:05:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583139830777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583139830777 ""}
