Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/mult_tb_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/mult_tb_beh.prj work.mult_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/FA.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/rippleAdder4bit.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/arrayMult4bit.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/arrayMult_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture gatelevel of entity FA [fa_default]
Compiling architecture behavioral of entity Ripple_Adder [ripple_adder_default]
Compiling architecture rtl of entity multy [multy_default]
Compiling architecture behavior of entity mult_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/05/lab5_arrayMult/mult_tb_isim_beh.exe
Fuse Memory Usage: 35632 KB
Fuse CPU Usage: 608 ms
