Reading OpenROAD database at '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/41-openroad-repairantennas/1-diodeinsertion/des_core.odb'…
Reading library file at '/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/nguyen2604/my_designs/des_core/des_core.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   des_core
Die area:                 ( 0 0 ) ( 179400 190120 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2030
Number of terminals:      199
Number of snets:          2
Number of nets:           1642

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 288.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 48158.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5540.
[INFO DRT-0033] via shape region query size = 310.
[INFO DRT-0033] met2 shape region query size = 277.
[INFO DRT-0033] via2 shape region query size = 248.
[INFO DRT-0033] met3 shape region query size = 292.
[INFO DRT-0033] via3 shape region query size = 248.
[INFO DRT-0033] met4 shape region query size = 66.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1077 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 282 unique inst patterns.
[INFO DRT-0084]   Complete 942 groups.
#scanned instances     = 2030
#unique  instances     = 288
#stdCellGenAp          = 8048
#stdCellValidPlanarAp  = 76
#stdCellValidViaAp     = 6238
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5332
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:04, memory = 154.92 (MB), peak = 154.92 (MB)

[INFO DRT-0157] Number of guides:     11804

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 26 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4149.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3251.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1783.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 149.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 16.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5948 vertical wires in 1 frboxes and 3400 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 620 vertical wires in 1 frboxes and 1011 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 191.29 (MB), peak = 191.29 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 191.29 (MB), peak = 191.29 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 250.60 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 216.80 (MB).
    Completing 30% with 158 violations.
    elapsed time = 00:00:02, memory = 284.41 (MB).
    Completing 40% with 158 violations.
    elapsed time = 00:00:03, memory = 275.30 (MB).
    Completing 50% with 158 violations.
    elapsed time = 00:00:04, memory = 275.30 (MB).
    Completing 60% with 272 violations.
    elapsed time = 00:00:05, memory = 358.12 (MB).
    Completing 70% with 272 violations.
    elapsed time = 00:00:06, memory = 308.86 (MB).
    Completing 80% with 421 violations.
    elapsed time = 00:00:06, memory = 334.05 (MB).
    Completing 90% with 421 violations.
    elapsed time = 00:00:07, memory = 334.30 (MB).
    Completing 100% with 500 violations.
    elapsed time = 00:00:08, memory = 334.30 (MB).
[INFO DRT-0199]   Number of violations = 624.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        7     85     19     38
Min Hole             0      1      0      0
Recheck              0     88     33      3
Short                0    312     38      0
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:08, memory = 668.22 (MB), peak = 668.22 (MB)
Total wire length = 43327 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20480 um.
Total wire length on LAYER met2 = 20686 um.
Total wire length on LAYER met3 = 1193 um.
Total wire length on LAYER met4 = 966 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11171.
Up-via summary (total 11171):

------------------------
 FR_MASTERSLICE        0
            li1     5303
           met1     5657
           met2      179
           met3       32
           met4        0
------------------------
                   11171


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 624 violations.
    elapsed time = 00:00:00, memory = 668.78 (MB).
    Completing 20% with 624 violations.
    elapsed time = 00:00:00, memory = 700.99 (MB).
    Completing 30% with 540 violations.
    elapsed time = 00:00:02, memory = 751.87 (MB).
    Completing 40% with 540 violations.
    elapsed time = 00:00:03, memory = 754.38 (MB).
    Completing 50% with 540 violations.
    elapsed time = 00:00:04, memory = 754.38 (MB).
    Completing 60% with 487 violations.
    elapsed time = 00:00:04, memory = 762.70 (MB).
    Completing 70% with 487 violations.
    elapsed time = 00:00:05, memory = 791.74 (MB).
    Completing 80% with 487 violations.
    elapsed time = 00:00:06, memory = 792.77 (MB).
    Completing 90% with 381 violations.
    elapsed time = 00:00:07, memory = 810.68 (MB).
    Completing 100% with 239 violations.
    elapsed time = 00:00:08, memory = 810.68 (MB).
[INFO DRT-0199]   Number of violations = 239.
Viol/Layer        met1   met2   met3
Metal Spacing       43     12     28
Short              145     11      0
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:09, memory = 813.51 (MB), peak = 813.51 (MB)
Total wire length = 43020 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20284 um.
Total wire length on LAYER met2 = 20549 um.
Total wire length on LAYER met3 = 1187 um.
Total wire length on LAYER met4 = 998 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11140.
Up-via summary (total 11140):

------------------------
 FR_MASTERSLICE        0
            li1     5301
           met1     5621
           met2      184
           met3       34
           met4        0
------------------------
                   11140


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 239 violations.
    elapsed time = 00:00:00, memory = 813.51 (MB).
    Completing 20% with 239 violations.
    elapsed time = 00:00:00, memory = 830.77 (MB).
    Completing 30% with 239 violations.
    elapsed time = 00:00:00, memory = 835.67 (MB).
    Completing 40% with 220 violations.
    elapsed time = 00:00:00, memory = 839.02 (MB).
    Completing 50% with 220 violations.
    elapsed time = 00:00:01, memory = 872.12 (MB).
    Completing 60% with 220 violations.
    elapsed time = 00:00:03, memory = 848.46 (MB).
    Completing 70% with 207 violations.
    elapsed time = 00:00:03, memory = 848.46 (MB).
    Completing 80% with 207 violations.
    elapsed time = 00:00:04, memory = 855.07 (MB).
    Completing 90% with 192 violations.
    elapsed time = 00:00:07, memory = 950.06 (MB).
    Completing 100% with 161 violations.
    elapsed time = 00:00:09, memory = 956.31 (MB).
[INFO DRT-0199]   Number of violations = 161.
Viol/Layer        met1   met2   met3
Metal Spacing       22     11      1
Short              121      6      0
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:10, memory = 956.31 (MB), peak = 956.31 (MB)
Total wire length = 42941 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 20278 um.
Total wire length on LAYER met2 = 20516 um.
Total wire length on LAYER met3 = 1170 um.
Total wire length on LAYER met4 = 976 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11089.
Up-via summary (total 11089):

------------------------
 FR_MASTERSLICE        0
            li1     5301
           met1     5571
           met2      184
           met3       33
           met4        0
------------------------
                   11089


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 161 violations.
    elapsed time = 00:00:00, memory = 988.91 (MB).
    Completing 20% with 161 violations.
    elapsed time = 00:00:04, memory = 990.91 (MB).
    Completing 30% with 100 violations.
    elapsed time = 00:00:04, memory = 990.91 (MB).
    Completing 40% with 100 violations.
    elapsed time = 00:00:05, memory = 991.68 (MB).
    Completing 50% with 100 violations.
    elapsed time = 00:00:07, memory = 1009.79 (MB).
    Completing 60% with 62 violations.
    elapsed time = 00:00:07, memory = 1011.79 (MB).
    Completing 70% with 62 violations.
    elapsed time = 00:00:08, memory = 1011.79 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:08, memory = 1011.79 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:08, memory = 1011.79 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:08, memory = 1011.79 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                3      2
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:08, memory = 1011.79 (MB), peak = 1011.79 (MB)
Total wire length = 42897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19757 um.
Total wire length on LAYER met2 = 20592 um.
Total wire length on LAYER met3 = 1547 um.
Total wire length on LAYER met4 = 1000 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11223.
Up-via summary (total 11223):

------------------------
 FR_MASTERSLICE        0
            li1     5301
           met1     5630
           met2      255
           met3       37
           met4        0
------------------------
                   11223


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1011.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 1011.79 (MB), peak = 1011.79 (MB)
Total wire length = 42894 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19754 um.
Total wire length on LAYER met2 = 20591 um.
Total wire length on LAYER met3 = 1548 um.
Total wire length on LAYER met4 = 1000 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11222.
Up-via summary (total 11222):

------------------------
 FR_MASTERSLICE        0
            li1     5301
           met1     5628
           met2      256
           met3       37
           met4        0
------------------------
                   11222


[INFO DRT-0198] Complete detail routing.
Total wire length = 42894 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19754 um.
Total wire length on LAYER met2 = 20591 um.
Total wire length on LAYER met3 = 1548 um.
Total wire length on LAYER met4 = 1000 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11222.
Up-via summary (total 11222):

------------------------
 FR_MASTERSLICE        0
            li1     5301
           met1     5628
           met2      256
           met3       37
           met4        0
------------------------
                   11222


[INFO DRT-0267] cpu time = 00:02:10, elapsed time = 00:00:37, memory = 1011.79 (MB), peak = 1011.79 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Antenna cell                              5      12.51
  Clock buffer                             19     266.51
  Timing Repair Buffer                    256    1403.85
  Inverter                                  8      30.03
  Clock inverter                           13     259.00
  Sequential cell                         129    2666.31
  Multi-Input combinational cell         1100   10334.91
  Total                                  2030   15904.00
Writing OpenROAD database to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/43-openroad-detailedrouting/des_core.odb'…
Writing netlist to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/43-openroad-detailedrouting/des_core.nl.v'…
Writing powered netlist to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/43-openroad-detailedrouting/des_core.pnl.v'…
Writing layout to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/43-openroad-detailedrouting/des_core.def'…
Writing timing constraints to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/43-openroad-detailedrouting/des_core.sdc'…
