INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/FIFO/FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/FIFO/FIFO.srcs/sources_1/new/rf1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/FIFO/FIFO.srcs/sources_1/new/tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tube
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/FIFO/FIFO.srcs/sim_1/new/FIFO_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_sim
