{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@66:76@HdlIdDef", "localparam LANE_DATA_WIDTH = DATA_PATH_WIDTH * 10;\n\nwire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@71:81", "wire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@61:71", "   output reg [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk,\n   output reg [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable,\n   output reg [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr\n);\n\nlocalparam LANE_DATA_WIDTH = DATA_PATH_WIDTH * 10;\n\nwire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@67:77", "\nwire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@63:73", "   output reg [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr\n);\n\nlocalparam LANE_DATA_WIDTH = DATA_PATH_WIDTH * 10;\n\nwire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@68:78", "wire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@70:80", "wire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@65:75", "\nlocalparam LANE_DATA_WIDTH = DATA_PATH_WIDTH * 10;\n\nwire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\n"]], "Diff Content": {"Delete": [[71, "wire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\n"]], "Add": []}}