# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 19
attribute \top 1
attribute \src "dut.sv:2.1-65.10"
module \simple_fsm
  parameter \IDLE 2'00
  parameter \WORK 2'01
  parameter \WAIT 2'10
  parameter \DONE 2'11
  wire $auto$opt_reduce.cc:137:opt_pmux$15
  attribute \src "dut.sv:7.17-7.21"
  wire output 5 \busy
  attribute \src "dut.sv:3.17-3.20"
  wire input 1 \clk
  attribute \src "dut.sv:6.17-6.21"
  wire input 4 \done
  attribute \src "dut.sv:4.17-4.22"
  wire input 2 \reset
  attribute \src "dut.sv:5.17-5.22"
  wire input 3 \start
  attribute \src "dut.sv:8.23-8.28"
  wire width 2 output 6 \state
  attribute \always_ff 1
  attribute \src "dut.sv:20.1-25.4"
  cell $adff $auto$ff.cc:266:slice$18
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \reset
    connect \CLK \clk
    connect \D \done
    connect \Q \state [0]
  end
  attribute \full_case 1
  attribute \src "dut.sv:60.9-60.27|dut.sv:56.5-62.12"
  cell $pmux $procmux$4
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'10
    connect \S { \state [0] $auto$opt_reduce.cc:137:opt_pmux$15 }
    connect \Y \busy
  end
  attribute \full_case 1
  attribute \src "dut.sv:57.9-57.27|dut.sv:56.5-62.12"
  cell $logic_not $procmux$8_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { 1'0 \state [0] }
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$15
  end
  connect \state [1] 1'0
end
