Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3da91ea98319425b861c2b5975589b42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cronometroTB_behav xil_defaultlib.cronometroTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'compareValue' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/cronometro.v:52]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/cronometro.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'compareValue' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/sweep4disp7seg.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/countCompare.v" Line 1. Module countCompare(NBITS=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/countCompare.v" Line 1. Module countCompare(NBITS=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.countCompare(NBITS=19)
Compiling module xil_defaultlib.ffT
Compiling module xil_defaultlib.countCompare(NBITS=26)
Compiling module xil_defaultlib.sweep4disp7seg
Compiling module xil_defaultlib.cronometro(COUNTER_COMPARE=50)
Compiling module xil_defaultlib.cronometroTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cronometroTB_behav
