<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 319</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page319-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481319.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">CPUIDâ€”CPU&#160;Identification</p>
<p style="position:absolute;top:47px;left:638px;white-space:nowrap" class="ft01">INSTRUCTION&#160;SET&#160;REFERENCE,&#160;A-L</p>
<p style="position:absolute;top:1103px;left:763px;white-space:nowrap" class="ft00">Vol. 2A&#160;3-191</p>
<p style="position:absolute;top:164px;left:232px;white-space:nowrap" class="ft02">Bits 07 - 05: Cache&#160;Level&#160;(starts at&#160;1).&#160;</p>
<p style="position:absolute;top:181px;left:232px;white-space:nowrap" class="ft02">Bit 08:&#160;Self Initializing&#160;cache level (does&#160;not need&#160;SW&#160;initialization).</p>
<p style="position:absolute;top:198px;left:232px;white-space:nowrap" class="ft05">Bit 09:&#160;Fully Associative cache.<br/>Bits 13&#160;- 10: Reserved.</p>
<p style="position:absolute;top:238px;left:232px;white-space:nowrap" class="ft02">Bits 25 - 14: Maximum number of&#160;addressable IDs for logical processors sharing this cache**,&#160;***.&#160;</p>
<p style="position:absolute;top:254px;left:232px;white-space:nowrap" class="ft02">Bits 31&#160;- 26: Maximum number&#160;of&#160;addressable IDs for&#160;processor&#160;cores&#160;in&#160;the physical&#160;</p>
<p style="position:absolute;top:271px;left:232px;white-space:nowrap" class="ft02">package**,&#160;****,&#160;*****.</p>
<p style="position:absolute;top:295px;left:162px;white-space:nowrap" class="ft02">EBX</p>
<p style="position:absolute;top:295px;left:232px;white-space:nowrap" class="ft02">Bits 11&#160;- 00: L&#160;= System&#160;Coherency&#160;Line&#160;Size**.</p>
<p style="position:absolute;top:312px;left:232px;white-space:nowrap" class="ft02">Bits 21 - 12: P = Physical&#160;Line partitions**.</p>
<p style="position:absolute;top:328px;left:232px;white-space:nowrap" class="ft02">Bits 31 - 22: W = Ways&#160;of associativity**.</p>
<p style="position:absolute;top:352px;left:162px;white-space:nowrap" class="ft02">ECX</p>
<p style="position:absolute;top:352px;left:232px;white-space:nowrap" class="ft02">Bits&#160;31-00:&#160;S =&#160;Number&#160;of&#160;Sets**.</p>
<p style="position:absolute;top:376px;left:162px;white-space:nowrap" class="ft02">EDX</p>
<p style="position:absolute;top:376px;left:232px;white-space:nowrap" class="ft02">Bit 00: Write-Back&#160;Invalidate/Invalidate.</p>
<p style="position:absolute;top:393px;left:244px;white-space:nowrap" class="ft02">0&#160;=&#160;WBINVD/INVD from&#160;threads sharing&#160;this cache acts&#160;upon&#160;lower level caches&#160;for&#160;threads sharing this&#160;</p>
<p style="position:absolute;top:409px;left:244px;white-space:nowrap" class="ft02">cache.</p>
<p style="position:absolute;top:426px;left:244px;white-space:nowrap" class="ft02">1&#160;=&#160;WBINVD/INVD&#160;is not guaranteed&#160;to&#160;act upon&#160;lower level caches of&#160;non-originating threads sharing&#160;</p>
<p style="position:absolute;top:442px;left:244px;white-space:nowrap" class="ft02">this cache.</p>
<p style="position:absolute;top:459px;left:232px;white-space:nowrap" class="ft02">Bit 01: Cache Inclusiveness.</p>
<p style="position:absolute;top:475px;left:244px;white-space:nowrap" class="ft02">0&#160;=&#160;Cache is&#160;not inclusive of&#160;lower cache levels.</p>
<p style="position:absolute;top:492px;left:245px;white-space:nowrap" class="ft02">1&#160;=&#160;Cache is inclusive of&#160;lower cache levels.</p>
<p style="position:absolute;top:508px;left:232px;white-space:nowrap" class="ft02">Bit 02:&#160;Complex Cache Indexing.</p>
<p style="position:absolute;top:525px;left:244px;white-space:nowrap" class="ft02">0&#160;=&#160;Direct&#160;mapped cache.</p>
<p style="position:absolute;top:541px;left:245px;white-space:nowrap" class="ft02">1&#160;=&#160;A complex function is&#160;used&#160;to&#160;index the&#160;cache, potentially using all address&#160;bits.</p>
<p style="position:absolute;top:558px;left:232px;white-space:nowrap" class="ft02">Bits 31&#160;- 03: Reserved&#160;= 0.</p>
<p style="position:absolute;top:582px;left:232px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:601px;left:232px;white-space:nowrap" class="ft02">*&#160;If&#160;ECX&#160;contains&#160;an&#160;invalid&#160;sub&#160;leaf&#160;index,&#160;EAX/EBX/ECX/EDX&#160;return&#160;0.&#160;Sub-leaf&#160;index&#160;n+1&#160;is&#160;invalid&#160;if&#160;sub-</p>
<p style="position:absolute;top:618px;left:246px;white-space:nowrap" class="ft02">leaf&#160;n returns EAX[4:0] as&#160;0.</p>
<p style="position:absolute;top:637px;left:232px;white-space:nowrap" class="ft06">**&#160;Add one to&#160;the return value to&#160;get the result.&#160;<br/>***The nearest power-of-2 integer that&#160;is not&#160;smaller&#160;than (1 + EAX[25:14]) is&#160;the number of&#160;unique ini-</p>
<p style="position:absolute;top:673px;left:246px;white-space:nowrap" class="ft02">tial APIC&#160;IDs reserved&#160;for addressing&#160;different logical processors&#160;sharing this&#160;cache.</p>
<p style="position:absolute;top:693px;left:232px;white-space:nowrap" class="ft02">**** The nearest&#160;power-of-2 integer that&#160;is not&#160;smaller than (1 + EAX[31:26]) is&#160;the number of&#160;unique&#160;</p>
<p style="position:absolute;top:709px;left:246px;white-space:nowrap" class="ft02">Core_IDs&#160;reserved&#160;for addressing&#160;different processor cores&#160;in&#160;a physical package.&#160;Core&#160;ID is a&#160;subset&#160;of&#160;</p>
<p style="position:absolute;top:726px;left:246px;white-space:nowrap" class="ft02">bits of&#160;the&#160;initial APIC&#160;ID.&#160;</p>
<p style="position:absolute;top:745px;left:232px;white-space:nowrap" class="ft02">***** The returned value is constant&#160;for valid initial&#160;values in ECX. Valid ECX&#160;values start from 0.&#160;</p>
<p style="position:absolute;top:769px;left:162px;white-space:nowrap" class="ft03"><i>MONITOR/MWAIT Leaf&#160;</i></p>
<p style="position:absolute;top:793px;left:101px;white-space:nowrap" class="ft02">05H</p>
<p style="position:absolute;top:793px;left:162px;white-space:nowrap" class="ft02">EAX</p>
<p style="position:absolute;top:793px;left:232px;white-space:nowrap" class="ft02">Bits&#160;15&#160;- 00:&#160;Smallest&#160;monitor-line size in bytes&#160;(default is processor's monitor&#160;granularity).&#160;</p>
<p style="position:absolute;top:810px;left:232px;white-space:nowrap" class="ft02">Bits 31&#160;- 16: Reserved&#160;= 0.</p>
<p style="position:absolute;top:834px;left:162px;white-space:nowrap" class="ft02">EBX</p>
<p style="position:absolute;top:834px;left:232px;white-space:nowrap" class="ft02">Bits 15 - 00: Largest monitor-line&#160;size in&#160;bytes&#160;(default is processor's monitor&#160;granularity).&#160;</p>
<p style="position:absolute;top:850px;left:232px;white-space:nowrap" class="ft02">Bits 31&#160;- 16: Reserved&#160;= 0.</p>
<p style="position:absolute;top:874px;left:162px;white-space:nowrap" class="ft02">ECX</p>
<p style="position:absolute;top:874px;left:232px;white-space:nowrap" class="ft08">Bit 00: Enumeration&#160;of&#160;Monitor-Mwait extensions (beyond EAX and&#160;EBX registers) supported.<br/>Bit 01:&#160;Supports treating&#160;interrupts as break-event for MWAIT,&#160;even&#160;when&#160;interrupts disabled.<br/>Bits 31&#160;- 02: Reserved.&#160;</p>
<p style="position:absolute;top:100px;left:244px;white-space:nowrap" class="ft04">Table 3-8. &#160;Information Returned&#160;by&#160;CPUID&#160;Instruction&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:82px;white-space:nowrap" class="ft02">Initial&#160;EAX&#160;</p>
<p style="position:absolute;top:141px;left:96px;white-space:nowrap" class="ft02">Value</p>
<p style="position:absolute;top:141px;left:368px;white-space:nowrap" class="ft02">Information&#160;Provided about the Processor</p>
</div>
</body>
</html>
