# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_7/project_7.srcs/sources_1/new/full_adder.vhd" \
"../../../../../project_7/project_7.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
