Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov  4 17:22:42 2022
| Host         : NH34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JK_FLIP_FLOP_BD_timing_summary_routed.rpt -pb JK_FLIP_FLOP_BD_timing_summary_routed.pb -rpx JK_FLIP_FLOP_BD_timing_summary_routed.rpx -warn_on_violation
| Design       : JK_FLIP_FLOP_BD
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DF/cnt_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   60          inf        0.000                      0                   60           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA_OUTPUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_OUTPUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 4.175ns (71.506%)  route 1.664ns (28.494%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  DATA_OUTPUT_reg/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  DATA_OUTPUT_reg/Q
                         net (fo=1, routed)           1.664     2.148    DATA_OUTPUT_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.691     5.839 r  DATA_OUTPUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.839    DATA_OUTPUT
    G1                                                                r  DATA_OUTPUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NOT_DATA_OUTPUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            NOT_DATA_OUTPUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 4.044ns (70.736%)  route 1.673ns (29.264%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  NOT_DATA_OUTPUT_reg/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  NOT_DATA_OUTPUT_reg/Q
                         net (fo=1, routed)           1.673     2.197    NOT_DATA_OUTPUT_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.520     5.717 r  NOT_DATA_OUTPUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.717    NOT_DATA_OUTPUT
    G2                                                                r  NOT_DATA_OUTPUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_INPUT
                            (input port)
  Destination:            NOT_DATA_OUTPUT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 1.585ns (38.148%)  route 2.569ns (61.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  DATA_INPUT (IN)
                         net (fo=0)                   0.000     0.000    DATA_INPUT
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  DATA_INPUT_IBUF_inst/O
                         net (fo=2, routed)           2.569     4.030    DATA_INPUT_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  NOT_DATA_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     4.154    p_0_in
    SLICE_X64Y57         FDRE                                         r  NOT_DATA_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_INPUT
                            (input port)
  Destination:            DATA_OUTPUT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.692ns  (logic 1.461ns (39.566%)  route 2.231ns (60.434%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DATA_INPUT (IN)
                         net (fo=0)                   0.000     0.000    DATA_INPUT
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DATA_INPUT_IBUF_inst/O
                         net (fo=2, routed)           2.231     3.692    DATA_INPUT_IBUF
    SLICE_X64Y57         FDRE                                         r  DATA_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 0.704ns (19.395%)  route 2.926ns (80.605%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     1.148    DF/cnt_reg_n_0_[3]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.124     1.272 r  DF/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.516    DF/cnt[0]_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.640 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.630    DF/clear
    SLICE_X65Y57         FDRE                                         r  DF/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 0.704ns (19.395%)  route 2.926ns (80.605%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     1.148    DF/cnt_reg_n_0_[3]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.124     1.272 r  DF/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.516    DF/cnt[0]_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.640 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.630    DF/clear
    SLICE_X65Y57         FDRE                                         r  DF/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 0.704ns (19.395%)  route 2.926ns (80.605%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     1.148    DF/cnt_reg_n_0_[3]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.124     1.272 r  DF/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.516    DF/cnt[0]_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.640 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.630    DF/clear
    SLICE_X65Y57         FDRE                                         r  DF/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 0.704ns (19.395%)  route 2.926ns (80.605%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     1.148    DF/cnt_reg_n_0_[3]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.124     1.272 r  DF/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.516    DF/cnt[0]_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.640 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.630    DF/clear
    SLICE_X65Y57         FDRE                                         r  DF/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.488ns  (logic 0.704ns (20.184%)  route 2.784ns (79.816%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     1.148    DF/cnt_reg_n_0_[3]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.124     1.272 r  DF/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.516    DF/cnt[0]_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.640 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.848     3.488    DF/clear
    SLICE_X65Y56         FDRE                                         r  DF/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.488ns  (logic 0.704ns (20.184%)  route 2.784ns (79.816%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     1.148    DF/cnt_reg_n_0_[3]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.124     1.272 r  DF/cnt[0]_i_6/O
                         net (fo=1, routed)           1.244     2.516    DF/cnt[0]_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I3_O)        0.124     2.640 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.848     3.488    DF/clear
    SLICE_X65Y56         FDRE                                         r  DF/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DF/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE                         0.000     0.000 r  DF/cnt_reg[15]/C
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[15]
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[12]_i_1_n_4
    SLICE_X65Y54         FDRE                                         r  DF/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  DF/cnt_reg[19]/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[19]
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[16]_i_1_n_4
    SLICE_X65Y55         FDRE                                         r  DF/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE                         0.000     0.000 r  DF/cnt_reg[7]/C
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[7]
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[4]_i_1_n_4
    SLICE_X65Y52         FDRE                                         r  DF/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE                         0.000     0.000 r  DF/cnt_reg[27]/C
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    DF/cnt_reg_n_0_[27]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DF/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    DF/cnt_reg[24]_i_1_n_4
    SLICE_X65Y57         FDRE                                         r  DF/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    DF/cnt_reg_n_0_[3]
    SLICE_X65Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DF/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    DF/cnt_reg[0]_i_2_n_4
    SLICE_X65Y51         FDRE                                         r  DF/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE                         0.000     0.000 r  DF/cnt_reg[11]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    DF/cnt_reg_n_0_[11]
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DF/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DF/cnt_reg[8]_i_1_n_4
    SLICE_X65Y53         FDRE                                         r  DF/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    DF/cnt_reg_n_0_[23]
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DF/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DF/cnt_reg[20]_i_1_n_4
    SLICE_X65Y56         FDRE                                         r  DF/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE                         0.000     0.000 r  DF/cnt_reg[12]/C
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    DF/cnt_reg_n_0_[12]
    SLICE_X65Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DF/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DF/cnt_reg[12]_i_1_n_7
    SLICE_X65Y54         FDRE                                         r  DF/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  DF/cnt_reg[16]/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[16]/Q
                         net (fo=2, routed)           0.116     0.257    DF/cnt_reg_n_0_[16]
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DF/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DF/cnt_reg[16]_i_1_n_7
    SLICE_X65Y55         FDRE                                         r  DF/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE                         0.000     0.000 r  DF/cnt_reg[24]/C
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[24]/Q
                         net (fo=2, routed)           0.116     0.257    DF/cnt_reg_n_0_[24]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DF/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DF/cnt_reg[24]_i_1_n_7
    SLICE_X65Y57         FDRE                                         r  DF/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------





