Contains Yosys' cells_sim.v file for Xilinx simulations. 
Used as a tech library for IVerilog.

Last working on commit 48659ee2bb0590721f156e1d08f61305aed51d29, 11/16/2022