
smart_watch_v_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f7c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ec0  08005088  08005088  00015088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f48  08005f48  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005f48  08005f48  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f48  08005f48  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f48  08005f48  00015f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f4c  08005f4c  00015f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005f50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  20000078  08005fc8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ac  08005fc8  000206ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4a7  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002084  00000000  00000000  0002f548  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e20  00000000  00000000  000315d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d38  00000000  00000000  000323f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000185bd  00000000  00000000  00033128  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b88f  00000000  00000000  0004b6e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008ba7d  00000000  00000000  00056f74  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e29f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e18  00000000  00000000  000e2a6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08005070 	.word	0x08005070

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08005070 	.word	0x08005070

0800014c <D2B>:
#include "ds3231.h"
#include "ssd1306.h"
#include "stdio.h"

static uint8_t D2B(uint8_t decimal)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  return (((decimal / 10) << 4) | (decimal % 10));
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	4a0d      	ldr	r2, [pc, #52]	; (8000190 <D2B+0x44>)
 800015a:	fba2 2303 	umull	r2, r3, r2, r3
 800015e:	08db      	lsrs	r3, r3, #3
 8000160:	b2db      	uxtb	r3, r3
 8000162:	011b      	lsls	r3, r3, #4
 8000164:	b258      	sxtb	r0, r3
 8000166:	79fa      	ldrb	r2, [r7, #7]
 8000168:	4b09      	ldr	r3, [pc, #36]	; (8000190 <D2B+0x44>)
 800016a:	fba3 1302 	umull	r1, r3, r3, r2
 800016e:	08d9      	lsrs	r1, r3, #3
 8000170:	460b      	mov	r3, r1
 8000172:	009b      	lsls	r3, r3, #2
 8000174:	440b      	add	r3, r1
 8000176:	005b      	lsls	r3, r3, #1
 8000178:	1ad3      	subs	r3, r2, r3
 800017a:	b2db      	uxtb	r3, r3
 800017c:	b25b      	sxtb	r3, r3
 800017e:	4303      	orrs	r3, r0
 8000180:	b25b      	sxtb	r3, r3
 8000182:	b2db      	uxtb	r3, r3
}
 8000184:	4618      	mov	r0, r3
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	cccccccd 	.word	0xcccccccd

08000194 <B2D>:

static uint8_t B2D(uint8_t bcd)
{
 8000194:	b480      	push	{r7}
 8000196:	b083      	sub	sp, #12
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
  return (bcd >> 4) * 10 + (bcd & 0x0F);
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	091b      	lsrs	r3, r3, #4
 80001a2:	b2db      	uxtb	r3, r3
 80001a4:	461a      	mov	r2, r3
 80001a6:	0092      	lsls	r2, r2, #2
 80001a8:	4413      	add	r3, r2
 80001aa:	005b      	lsls	r3, r3, #1
 80001ac:	b2da      	uxtb	r2, r3
 80001ae:	79fb      	ldrb	r3, [r7, #7]
 80001b0:	f003 030f 	and.w	r3, r3, #15
 80001b4:	b2db      	uxtb	r3, r3
 80001b6:	4413      	add	r3, r2
 80001b8:	b2db      	uxtb	r3, r3
}
 80001ba:	4618      	mov	r0, r3
 80001bc:	370c      	adds	r7, #12
 80001be:	46bd      	mov	sp, r7
 80001c0:	bc80      	pop	{r7}
 80001c2:	4770      	bx	lr

080001c4 <ds3231_zaman_oku>:


void ds3231_zaman_oku(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, zaman_t *zaman)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b088      	sub	sp, #32
 80001c8:	af02      	add	r7, sp, #8
 80001ca:	60f8      	str	r0, [r7, #12]
 80001cc:	460b      	mov	r3, r1
 80001ce:	607a      	str	r2, [r7, #4]
 80001d0:	817b      	strh	r3, [r7, #10]
	uint8_t temp[8];
	temp[0] = DS3231_SECONDS_REG;
 80001d2:	2300      	movs	r3, #0
 80001d4:	743b      	strb	r3, [r7, #16]

	HAL_I2C_Master_Transmit(hi2c, DevAddress, &temp[0], 1, 500);
 80001d6:	f107 0210 	add.w	r2, r7, #16
 80001da:	8979      	ldrh	r1, [r7, #10]
 80001dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	2301      	movs	r3, #1
 80001e4:	68f8      	ldr	r0, [r7, #12]
 80001e6:	f002 fac7 	bl	8002778 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, DevAddress, &temp[1], 7, 500);
 80001ea:	f107 0310 	add.w	r3, r7, #16
 80001ee:	1c5a      	adds	r2, r3, #1
 80001f0:	8979      	ldrh	r1, [r7, #10]
 80001f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80001f6:	9300      	str	r3, [sp, #0]
 80001f8:	2307      	movs	r3, #7
 80001fa:	68f8      	ldr	r0, [r7, #12]
 80001fc:	f002 fbba 	bl	8002974 <HAL_I2C_Master_Receive>

	zaman->saniye = B2D(temp[1]);
 8000200:	7c7b      	ldrb	r3, [r7, #17]
 8000202:	4618      	mov	r0, r3
 8000204:	f7ff ffc6 	bl	8000194 <B2D>
 8000208:	4603      	mov	r3, r0
 800020a:	461a      	mov	r2, r3
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	719a      	strb	r2, [r3, #6]
	zaman->dakika = B2D(temp[2]);
 8000210:	7cbb      	ldrb	r3, [r7, #18]
 8000212:	4618      	mov	r0, r3
 8000214:	f7ff ffbe 	bl	8000194 <B2D>
 8000218:	4603      	mov	r3, r0
 800021a:	461a      	mov	r2, r3
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	715a      	strb	r2, [r3, #5]
	zaman->saat   = B2D(temp[3]);
 8000220:	7cfb      	ldrb	r3, [r7, #19]
 8000222:	4618      	mov	r0, r3
 8000224:	f7ff ffb6 	bl	8000194 <B2D>
 8000228:	4603      	mov	r3, r0
 800022a:	461a      	mov	r2, r3
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	711a      	strb	r2, [r3, #4]
	zaman->gun    = B2D(temp[4]);
 8000230:	7d3b      	ldrb	r3, [r7, #20]
 8000232:	4618      	mov	r0, r3
 8000234:	f7ff ffae 	bl	8000194 <B2D>
 8000238:	4603      	mov	r3, r0
 800023a:	461a      	mov	r2, r3
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	709a      	strb	r2, [r3, #2]
	zaman->ay_gun = B2D(temp[5]);
 8000240:	7d7b      	ldrb	r3, [r7, #21]
 8000242:	4618      	mov	r0, r3
 8000244:	f7ff ffa6 	bl	8000194 <B2D>
 8000248:	4603      	mov	r3, r0
 800024a:	461a      	mov	r2, r3
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	70da      	strb	r2, [r3, #3]
	zaman->ay     = B2D(temp[6]);
 8000250:	7dbb      	ldrb	r3, [r7, #22]
 8000252:	4618      	mov	r0, r3
 8000254:	f7ff ff9e 	bl	8000194 <B2D>
 8000258:	4603      	mov	r3, r0
 800025a:	461a      	mov	r2, r3
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	705a      	strb	r2, [r3, #1]
	zaman->yil    = B2D(temp[7]);
 8000260:	7dfb      	ldrb	r3, [r7, #23]
 8000262:	4618      	mov	r0, r3
 8000264:	f7ff ff96 	bl	8000194 <B2D>
 8000268:	4603      	mov	r3, r0
 800026a:	461a      	mov	r2, r3
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	701a      	strb	r2, [r3, #0]
}
 8000270:	bf00      	nop
 8000272:	3718      	adds	r7, #24
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}

08000278 <ds3231_zaman_ayarla>:

void ds3231_zaman_ayarla(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, const ds3231_cfg_t zaman)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b088      	sub	sp, #32
 800027c:	af02      	add	r7, sp, #8
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	4608      	mov	r0, r1
 8000282:	4639      	mov	r1, r7
 8000284:	e881 000c 	stmia.w	r1, {r2, r3}
 8000288:	4603      	mov	r3, r0
 800028a:	817b      	strh	r3, [r7, #10]
	uint8_t temp[8];
	temp[0] = 0x00;
 800028c:	2300      	movs	r3, #0
 800028e:	743b      	strb	r3, [r7, #16]
	temp[1] = D2B(zaman.saniye);
 8000290:	79bb      	ldrb	r3, [r7, #6]
 8000292:	4618      	mov	r0, r3
 8000294:	f7ff ff5a 	bl	800014c <D2B>
 8000298:	4603      	mov	r3, r0
 800029a:	747b      	strb	r3, [r7, #17]
	temp[2] = D2B(zaman.dakika);
 800029c:	797b      	ldrb	r3, [r7, #5]
 800029e:	4618      	mov	r0, r3
 80002a0:	f7ff ff54 	bl	800014c <D2B>
 80002a4:	4603      	mov	r3, r0
 80002a6:	74bb      	strb	r3, [r7, #18]
	temp[3] = D2B(zaman.saat);
 80002a8:	793b      	ldrb	r3, [r7, #4]
 80002aa:	4618      	mov	r0, r3
 80002ac:	f7ff ff4e 	bl	800014c <D2B>
 80002b0:	4603      	mov	r3, r0
 80002b2:	74fb      	strb	r3, [r7, #19]
	temp[4] = zaman.gun;
 80002b4:	78bb      	ldrb	r3, [r7, #2]
 80002b6:	753b      	strb	r3, [r7, #20]
	temp[5] = D2B(zaman.ay_gun);
 80002b8:	78fb      	ldrb	r3, [r7, #3]
 80002ba:	4618      	mov	r0, r3
 80002bc:	f7ff ff46 	bl	800014c <D2B>
 80002c0:	4603      	mov	r3, r0
 80002c2:	757b      	strb	r3, [r7, #21]
	temp[6] = D2B(zaman.ay);
 80002c4:	787b      	ldrb	r3, [r7, #1]
 80002c6:	4618      	mov	r0, r3
 80002c8:	f7ff ff40 	bl	800014c <D2B>
 80002cc:	4603      	mov	r3, r0
 80002ce:	75bb      	strb	r3, [r7, #22]
	temp[7] = D2B(zaman.yil);
 80002d0:	783b      	ldrb	r3, [r7, #0]
 80002d2:	4618      	mov	r0, r3
 80002d4:	f7ff ff3a 	bl	800014c <D2B>
 80002d8:	4603      	mov	r3, r0
 80002da:	75fb      	strb	r3, [r7, #23]

	HAL_I2C_Master_Transmit(hi2c, DevAddress, temp, 8, 500);
 80002dc:	f107 0210 	add.w	r2, r7, #16
 80002e0:	8979      	ldrh	r1, [r7, #10]
 80002e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80002e6:	9300      	str	r3, [sp, #0]
 80002e8:	2308      	movs	r3, #8
 80002ea:	68f8      	ldr	r0, [r7, #12]
 80002ec:	f002 fa44 	bl	8002778 <HAL_I2C_Master_Transmit>
//	HAL_I2C_Master_Transmit_DMA(hi2c, DevAddress, temp, 8);

}
 80002f0:	bf00      	nop
 80002f2:	3718      	adds	r7, #24
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}

080002f8 <menu_ac>:




void menu_ac(uint8_t menu, uint8_t secili)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	460a      	mov	r2, r1
 8000302:	71fb      	strb	r3, [r7, #7]
 8000304:	4613      	mov	r3, r2
 8000306:	71bb      	strb	r3, [r7, #6]
	switch(menu)
 8000308:	79fb      	ldrb	r3, [r7, #7]
 800030a:	2b05      	cmp	r3, #5
 800030c:	d828      	bhi.n	8000360 <menu_ac+0x68>
 800030e:	a201      	add	r2, pc, #4	; (adr r2, 8000314 <menu_ac+0x1c>)
 8000310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000314:	0800032d 	.word	0x0800032d
 8000318:	08000337 	.word	0x08000337
 800031c:	08000341 	.word	0x08000341
 8000320:	0800034b 	.word	0x0800034b
 8000324:	08000355 	.word	0x08000355
 8000328:	0800035b 	.word	0x0800035b
	{
		case ANA_SAYFA:
			anasayfa_ac(secili);
 800032c:	79bb      	ldrb	r3, [r7, #6]
 800032e:	4618      	mov	r0, r3
 8000330:	f000 f91c 	bl	800056c <anasayfa_ac>
			break;
 8000334:	e015      	b.n	8000362 <menu_ac+0x6a>
		case NABIZ:
			nabiz_menu_ac(secili);
 8000336:	79bb      	ldrb	r3, [r7, #6]
 8000338:	4618      	mov	r0, r3
 800033a:	f000 f8ef 	bl	800051c <nabiz_menu_ac>
			break;
 800033e:	e010      	b.n	8000362 <menu_ac+0x6a>
		case ADIM:
			adim_menu_ac(secili);
 8000340:	79bb      	ldrb	r3, [r7, #6]
 8000342:	4618      	mov	r0, r3
 8000344:	f000 f8c2 	bl	80004cc <adim_menu_ac>
			break;
 8000348:	e00b      	b.n	8000362 <menu_ac+0x6a>
		case TELEFON:
			telefon_menu_ac(secili);
 800034a:	79bb      	ldrb	r3, [r7, #6]
 800034c:	4618      	mov	r0, r3
 800034e:	f000 f831 	bl	80003b4 <telefon_menu_ac>
			break;
 8000352:	e006      	b.n	8000362 <menu_ac+0x6a>
		case SICAKLIK:
			sicaklik_menu_ac();
 8000354:	f000 f80a 	bl	800036c <sicaklik_menu_ac>
			break;
 8000358:	e003      	b.n	8000362 <menu_ac+0x6a>
		case SAAT:
			saat_goster();
 800035a:	f000 fa07 	bl	800076c <saat_goster>
			break;
 800035e:	e000      	b.n	8000362 <menu_ac+0x6a>
		default:
			break;
 8000360:	bf00      	nop
	}
}
 8000362:	bf00      	nop
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop

0800036c <sicaklik_menu_ac>:

void sicaklik_menu_ac()
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8000370:	2000      	movs	r0, #0
 8000372:	f000 fe47 	bl	8001004 <ssd1306_Fill>
	ssd1306_SetCursor(2, 0);
 8000376:	2100      	movs	r1, #0
 8000378:	2002      	movs	r0, #2
 800037a:	f000 ff99 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString("Sicaklik: 30", Font_11x18, White);
 800037e:	4a0a      	ldr	r2, [pc, #40]	; (80003a8 <sicaklik_menu_ac+0x3c>)
 8000380:	2301      	movs	r3, #1
 8000382:	ca06      	ldmia	r2, {r1, r2}
 8000384:	4809      	ldr	r0, [pc, #36]	; (80003ac <sicaklik_menu_ac+0x40>)
 8000386:	f000 ff6d 	bl	8001264 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 19);
 800038a:	2113      	movs	r1, #19
 800038c:	2002      	movs	r0, #2
 800038e:	f000 ff8f 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString("->Geri don", Font_11x18, White);
 8000392:	4a05      	ldr	r2, [pc, #20]	; (80003a8 <sicaklik_menu_ac+0x3c>)
 8000394:	2301      	movs	r3, #1
 8000396:	ca06      	ldmia	r2, {r1, r2}
 8000398:	4805      	ldr	r0, [pc, #20]	; (80003b0 <sicaklik_menu_ac+0x44>)
 800039a:	f000 ff63 	bl	8001264 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800039e:	f000 fe53 	bl	8001048 <ssd1306_UpdateScreen>
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	20000000 	.word	0x20000000
 80003ac:	08005088 	.word	0x08005088
 80003b0:	08005098 	.word	0x08005098

080003b4 <telefon_menu_ac>:

void telefon_menu_ac(uint8_t secili)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]
	switch(secili)
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	2b02      	cmp	r3, #2
 80003c2:	d028      	beq.n	8000416 <telefon_menu_ac+0x62>
 80003c4:	2b03      	cmp	r3, #3
 80003c6:	d04a      	beq.n	800045e <telefon_menu_ac+0xaa>
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d000      	beq.n	80003ce <telefon_menu_ac+0x1a>
		ssd1306_WriteString("->Geri Don", Font_11x18, White);
		ssd1306_UpdateScreen();
		break;
	}

}
 80003cc:	e06b      	b.n	80004a6 <telefon_menu_ac+0xf2>
		ssd1306_Fill(Black);
 80003ce:	2000      	movs	r0, #0
 80003d0:	f000 fe18 	bl	8001004 <ssd1306_Fill>
		ssd1306_SetCursor(2, 0);
 80003d4:	2100      	movs	r1, #0
 80003d6:	2002      	movs	r0, #2
 80003d8:	f000 ff6a 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Tlf Bagla", Font_11x18, White);
 80003dc:	4a34      	ldr	r2, [pc, #208]	; (80004b0 <telefon_menu_ac+0xfc>)
 80003de:	2301      	movs	r3, #1
 80003e0:	ca06      	ldmia	r2, {r1, r2}
 80003e2:	4834      	ldr	r0, [pc, #208]	; (80004b4 <telefon_menu_ac+0x100>)
 80003e4:	f000 ff3e 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 80003e8:	2113      	movs	r1, #19
 80003ea:	2002      	movs	r0, #2
 80003ec:	f000 ff60 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Tlf Bag.Kes", Font_11x18, White);
 80003f0:	4a2f      	ldr	r2, [pc, #188]	; (80004b0 <telefon_menu_ac+0xfc>)
 80003f2:	2301      	movs	r3, #1
 80003f4:	ca06      	ldmia	r2, {r1, r2}
 80003f6:	4830      	ldr	r0, [pc, #192]	; (80004b8 <telefon_menu_ac+0x104>)
 80003f8:	f000 ff34 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 80003fc:	2126      	movs	r1, #38	; 0x26
 80003fe:	2002      	movs	r0, #2
 8000400:	f000 ff56 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Geri Don", Font_11x18, White);
 8000404:	4a2a      	ldr	r2, [pc, #168]	; (80004b0 <telefon_menu_ac+0xfc>)
 8000406:	2301      	movs	r3, #1
 8000408:	ca06      	ldmia	r2, {r1, r2}
 800040a:	482c      	ldr	r0, [pc, #176]	; (80004bc <telefon_menu_ac+0x108>)
 800040c:	f000 ff2a 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000410:	f000 fe1a 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 8000414:	e047      	b.n	80004a6 <telefon_menu_ac+0xf2>
		ssd1306_Fill(Black);
 8000416:	2000      	movs	r0, #0
 8000418:	f000 fdf4 	bl	8001004 <ssd1306_Fill>
		ssd1306_SetCursor(2, 0);
 800041c:	2100      	movs	r1, #0
 800041e:	2002      	movs	r0, #2
 8000420:	f000 ff46 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Tlf Bagla", Font_11x18, White);
 8000424:	4a22      	ldr	r2, [pc, #136]	; (80004b0 <telefon_menu_ac+0xfc>)
 8000426:	2301      	movs	r3, #1
 8000428:	ca06      	ldmia	r2, {r1, r2}
 800042a:	4825      	ldr	r0, [pc, #148]	; (80004c0 <telefon_menu_ac+0x10c>)
 800042c:	f000 ff1a 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 8000430:	2113      	movs	r1, #19
 8000432:	2002      	movs	r0, #2
 8000434:	f000 ff3c 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Tlf Bag.Kes", Font_11x18, White);
 8000438:	4a1d      	ldr	r2, [pc, #116]	; (80004b0 <telefon_menu_ac+0xfc>)
 800043a:	2301      	movs	r3, #1
 800043c:	ca06      	ldmia	r2, {r1, r2}
 800043e:	4821      	ldr	r0, [pc, #132]	; (80004c4 <telefon_menu_ac+0x110>)
 8000440:	f000 ff10 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 8000444:	2126      	movs	r1, #38	; 0x26
 8000446:	2002      	movs	r0, #2
 8000448:	f000 ff32 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Geri Don", Font_11x18, White);
 800044c:	4a18      	ldr	r2, [pc, #96]	; (80004b0 <telefon_menu_ac+0xfc>)
 800044e:	2301      	movs	r3, #1
 8000450:	ca06      	ldmia	r2, {r1, r2}
 8000452:	481a      	ldr	r0, [pc, #104]	; (80004bc <telefon_menu_ac+0x108>)
 8000454:	f000 ff06 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000458:	f000 fdf6 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 800045c:	e023      	b.n	80004a6 <telefon_menu_ac+0xf2>
		ssd1306_Fill(Black);
 800045e:	2000      	movs	r0, #0
 8000460:	f000 fdd0 	bl	8001004 <ssd1306_Fill>
		ssd1306_SetCursor(2, 0);
 8000464:	2100      	movs	r1, #0
 8000466:	2002      	movs	r0, #2
 8000468:	f000 ff22 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Tlf Bagla", Font_11x18, White);
 800046c:	4a10      	ldr	r2, [pc, #64]	; (80004b0 <telefon_menu_ac+0xfc>)
 800046e:	2301      	movs	r3, #1
 8000470:	ca06      	ldmia	r2, {r1, r2}
 8000472:	4813      	ldr	r0, [pc, #76]	; (80004c0 <telefon_menu_ac+0x10c>)
 8000474:	f000 fef6 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 8000478:	2113      	movs	r1, #19
 800047a:	2002      	movs	r0, #2
 800047c:	f000 ff18 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Tlf Bag.Kes", Font_11x18, White);
 8000480:	4a0b      	ldr	r2, [pc, #44]	; (80004b0 <telefon_menu_ac+0xfc>)
 8000482:	2301      	movs	r3, #1
 8000484:	ca06      	ldmia	r2, {r1, r2}
 8000486:	480c      	ldr	r0, [pc, #48]	; (80004b8 <telefon_menu_ac+0x104>)
 8000488:	f000 feec 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 800048c:	2126      	movs	r1, #38	; 0x26
 800048e:	2002      	movs	r0, #2
 8000490:	f000 ff0e 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Geri Don", Font_11x18, White);
 8000494:	4a06      	ldr	r2, [pc, #24]	; (80004b0 <telefon_menu_ac+0xfc>)
 8000496:	2301      	movs	r3, #1
 8000498:	ca06      	ldmia	r2, {r1, r2}
 800049a:	480b      	ldr	r0, [pc, #44]	; (80004c8 <telefon_menu_ac+0x114>)
 800049c:	f000 fee2 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80004a0:	f000 fdd2 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 80004a4:	bf00      	nop
}
 80004a6:	bf00      	nop
 80004a8:	3708      	adds	r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20000000 	.word	0x20000000
 80004b4:	080050a4 	.word	0x080050a4
 80004b8:	080050b0 	.word	0x080050b0
 80004bc:	080050bc 	.word	0x080050bc
 80004c0:	080050c8 	.word	0x080050c8
 80004c4:	080050d4 	.word	0x080050d4
 80004c8:	080050e4 	.word	0x080050e4

080004cc <adim_menu_ac>:

void adim_menu_ac(uint8_t secili)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	4603      	mov	r3, r0
 80004d4:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 80004d6:	2000      	movs	r0, #0
 80004d8:	f000 fd94 	bl	8001004 <ssd1306_Fill>
	ssd1306_SetCursor(2, 0);
 80004dc:	2100      	movs	r1, #0
 80004de:	2002      	movs	r0, #2
 80004e0:	f000 fee6 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString("Adim Sayisi: 90", Font_11x18, White);
 80004e4:	4a0a      	ldr	r2, [pc, #40]	; (8000510 <adim_menu_ac+0x44>)
 80004e6:	2301      	movs	r3, #1
 80004e8:	ca06      	ldmia	r2, {r1, r2}
 80004ea:	480a      	ldr	r0, [pc, #40]	; (8000514 <adim_menu_ac+0x48>)
 80004ec:	f000 feba 	bl	8001264 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 19);
 80004f0:	2113      	movs	r1, #19
 80004f2:	2002      	movs	r0, #2
 80004f4:	f000 fedc 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString("->Geri don", Font_11x18, White);
 80004f8:	4a05      	ldr	r2, [pc, #20]	; (8000510 <adim_menu_ac+0x44>)
 80004fa:	2301      	movs	r3, #1
 80004fc:	ca06      	ldmia	r2, {r1, r2}
 80004fe:	4806      	ldr	r0, [pc, #24]	; (8000518 <adim_menu_ac+0x4c>)
 8000500:	f000 feb0 	bl	8001264 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000504:	f000 fda0 	bl	8001048 <ssd1306_UpdateScreen>
}
 8000508:	bf00      	nop
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000000 	.word	0x20000000
 8000514:	080050f0 	.word	0x080050f0
 8000518:	08005098 	.word	0x08005098

0800051c <nabiz_menu_ac>:

void nabiz_menu_ac(uint8_t secili)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8000526:	2000      	movs	r0, #0
 8000528:	f000 fd6c 	bl	8001004 <ssd1306_Fill>
	ssd1306_SetCursor(2, 0);
 800052c:	2100      	movs	r1, #0
 800052e:	2002      	movs	r0, #2
 8000530:	f000 febe 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString("Nabiz : 90", Font_11x18, White);
 8000534:	4a0a      	ldr	r2, [pc, #40]	; (8000560 <nabiz_menu_ac+0x44>)
 8000536:	2301      	movs	r3, #1
 8000538:	ca06      	ldmia	r2, {r1, r2}
 800053a:	480a      	ldr	r0, [pc, #40]	; (8000564 <nabiz_menu_ac+0x48>)
 800053c:	f000 fe92 	bl	8001264 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 19);
 8000540:	2113      	movs	r1, #19
 8000542:	2002      	movs	r0, #2
 8000544:	f000 feb4 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString("->Geri don", Font_11x18, White);
 8000548:	4a05      	ldr	r2, [pc, #20]	; (8000560 <nabiz_menu_ac+0x44>)
 800054a:	2301      	movs	r3, #1
 800054c:	ca06      	ldmia	r2, {r1, r2}
 800054e:	4806      	ldr	r0, [pc, #24]	; (8000568 <nabiz_menu_ac+0x4c>)
 8000550:	f000 fe88 	bl	8001264 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000554:	f000 fd78 	bl	8001048 <ssd1306_UpdateScreen>
}
 8000558:	bf00      	nop
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000000 	.word	0x20000000
 8000564:	08005100 	.word	0x08005100
 8000568:	08005098 	.word	0x08005098

0800056c <anasayfa_ac>:

void anasayfa_ac(uint8_t secili)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8000576:	2000      	movs	r0, #0
 8000578:	f000 fd44 	bl	8001004 <ssd1306_Fill>
	switch(secili)
 800057c:	79fb      	ldrb	r3, [r7, #7]
 800057e:	3b01      	subs	r3, #1
 8000580:	2b05      	cmp	r3, #5
 8000582:	f200 80d5 	bhi.w	8000730 <anasayfa_ac+0x1c4>
 8000586:	a201      	add	r2, pc, #4	; (adr r2, 800058c <anasayfa_ac+0x20>)
 8000588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800058c:	080005a5 	.word	0x080005a5
 8000590:	080005e7 	.word	0x080005e7
 8000594:	08000629 	.word	0x08000629
 8000598:	0800066b 	.word	0x0800066b
 800059c:	080006ad 	.word	0x080006ad
 80005a0:	080006ef 	.word	0x080006ef
	{
	case 1:
		ssd1306_SetCursor(2, 0);
 80005a4:	2100      	movs	r1, #0
 80005a6:	2002      	movs	r0, #2
 80005a8:	f000 fe82 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Nabiz", Font_11x18, White);
 80005ac:	4a63      	ldr	r2, [pc, #396]	; (800073c <anasayfa_ac+0x1d0>)
 80005ae:	2301      	movs	r3, #1
 80005b0:	ca06      	ldmia	r2, {r1, r2}
 80005b2:	4863      	ldr	r0, [pc, #396]	; (8000740 <anasayfa_ac+0x1d4>)
 80005b4:	f000 fe56 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 80005b8:	2113      	movs	r1, #19
 80005ba:	2002      	movs	r0, #2
 80005bc:	f000 fe78 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Adim", Font_11x18, White);
 80005c0:	4a5e      	ldr	r2, [pc, #376]	; (800073c <anasayfa_ac+0x1d0>)
 80005c2:	2301      	movs	r3, #1
 80005c4:	ca06      	ldmia	r2, {r1, r2}
 80005c6:	485f      	ldr	r0, [pc, #380]	; (8000744 <anasayfa_ac+0x1d8>)
 80005c8:	f000 fe4c 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 80005cc:	2126      	movs	r1, #38	; 0x26
 80005ce:	2002      	movs	r0, #2
 80005d0:	f000 fe6e 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Telefon", Font_11x18, White);
 80005d4:	4a59      	ldr	r2, [pc, #356]	; (800073c <anasayfa_ac+0x1d0>)
 80005d6:	2301      	movs	r3, #1
 80005d8:	ca06      	ldmia	r2, {r1, r2}
 80005da:	485b      	ldr	r0, [pc, #364]	; (8000748 <anasayfa_ac+0x1dc>)
 80005dc:	f000 fe42 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80005e0:	f000 fd32 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 80005e4:	e0a5      	b.n	8000732 <anasayfa_ac+0x1c6>
	case 2:
		ssd1306_SetCursor(2, 0);
 80005e6:	2100      	movs	r1, #0
 80005e8:	2002      	movs	r0, #2
 80005ea:	f000 fe61 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Nabiz", Font_11x18, White);
 80005ee:	4a53      	ldr	r2, [pc, #332]	; (800073c <anasayfa_ac+0x1d0>)
 80005f0:	2301      	movs	r3, #1
 80005f2:	ca06      	ldmia	r2, {r1, r2}
 80005f4:	4855      	ldr	r0, [pc, #340]	; (800074c <anasayfa_ac+0x1e0>)
 80005f6:	f000 fe35 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 80005fa:	2113      	movs	r1, #19
 80005fc:	2002      	movs	r0, #2
 80005fe:	f000 fe57 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Adim", Font_11x18, White);
 8000602:	4a4e      	ldr	r2, [pc, #312]	; (800073c <anasayfa_ac+0x1d0>)
 8000604:	2301      	movs	r3, #1
 8000606:	ca06      	ldmia	r2, {r1, r2}
 8000608:	4851      	ldr	r0, [pc, #324]	; (8000750 <anasayfa_ac+0x1e4>)
 800060a:	f000 fe2b 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 800060e:	2126      	movs	r1, #38	; 0x26
 8000610:	2002      	movs	r0, #2
 8000612:	f000 fe4d 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Telefon", Font_11x18, White);
 8000616:	4a49      	ldr	r2, [pc, #292]	; (800073c <anasayfa_ac+0x1d0>)
 8000618:	2301      	movs	r3, #1
 800061a:	ca06      	ldmia	r2, {r1, r2}
 800061c:	484a      	ldr	r0, [pc, #296]	; (8000748 <anasayfa_ac+0x1dc>)
 800061e:	f000 fe21 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000622:	f000 fd11 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 8000626:	e084      	b.n	8000732 <anasayfa_ac+0x1c6>
	case 3:
		ssd1306_SetCursor(2, 0);
 8000628:	2100      	movs	r1, #0
 800062a:	2002      	movs	r0, #2
 800062c:	f000 fe40 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Nabiz", Font_11x18, White);
 8000630:	4a42      	ldr	r2, [pc, #264]	; (800073c <anasayfa_ac+0x1d0>)
 8000632:	2301      	movs	r3, #1
 8000634:	ca06      	ldmia	r2, {r1, r2}
 8000636:	4845      	ldr	r0, [pc, #276]	; (800074c <anasayfa_ac+0x1e0>)
 8000638:	f000 fe14 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 800063c:	2113      	movs	r1, #19
 800063e:	2002      	movs	r0, #2
 8000640:	f000 fe36 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Adim", Font_11x18, White);
 8000644:	4a3d      	ldr	r2, [pc, #244]	; (800073c <anasayfa_ac+0x1d0>)
 8000646:	2301      	movs	r3, #1
 8000648:	ca06      	ldmia	r2, {r1, r2}
 800064a:	483e      	ldr	r0, [pc, #248]	; (8000744 <anasayfa_ac+0x1d8>)
 800064c:	f000 fe0a 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 8000650:	2126      	movs	r1, #38	; 0x26
 8000652:	2002      	movs	r0, #2
 8000654:	f000 fe2c 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Telefon", Font_11x18, White);
 8000658:	4a38      	ldr	r2, [pc, #224]	; (800073c <anasayfa_ac+0x1d0>)
 800065a:	2301      	movs	r3, #1
 800065c:	ca06      	ldmia	r2, {r1, r2}
 800065e:	483d      	ldr	r0, [pc, #244]	; (8000754 <anasayfa_ac+0x1e8>)
 8000660:	f000 fe00 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000664:	f000 fcf0 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 8000668:	e063      	b.n	8000732 <anasayfa_ac+0x1c6>
	case 4:
		ssd1306_SetCursor(2, 0);
 800066a:	2100      	movs	r1, #0
 800066c:	2002      	movs	r0, #2
 800066e:	f000 fe1f 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Adim", Font_11x18, White);
 8000672:	4a32      	ldr	r2, [pc, #200]	; (800073c <anasayfa_ac+0x1d0>)
 8000674:	2301      	movs	r3, #1
 8000676:	ca06      	ldmia	r2, {r1, r2}
 8000678:	4832      	ldr	r0, [pc, #200]	; (8000744 <anasayfa_ac+0x1d8>)
 800067a:	f000 fdf3 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 800067e:	2113      	movs	r1, #19
 8000680:	2002      	movs	r0, #2
 8000682:	f000 fe15 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Telefon", Font_11x18, White);
 8000686:	4a2d      	ldr	r2, [pc, #180]	; (800073c <anasayfa_ac+0x1d0>)
 8000688:	2301      	movs	r3, #1
 800068a:	ca06      	ldmia	r2, {r1, r2}
 800068c:	482e      	ldr	r0, [pc, #184]	; (8000748 <anasayfa_ac+0x1dc>)
 800068e:	f000 fde9 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 8000692:	2126      	movs	r1, #38	; 0x26
 8000694:	2002      	movs	r0, #2
 8000696:	f000 fe0b 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Sicaklik", Font_11x18, White);
 800069a:	4a28      	ldr	r2, [pc, #160]	; (800073c <anasayfa_ac+0x1d0>)
 800069c:	2301      	movs	r3, #1
 800069e:	ca06      	ldmia	r2, {r1, r2}
 80006a0:	482d      	ldr	r0, [pc, #180]	; (8000758 <anasayfa_ac+0x1ec>)
 80006a2:	f000 fddf 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80006a6:	f000 fccf 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 80006aa:	e042      	b.n	8000732 <anasayfa_ac+0x1c6>
	case 5:
		ssd1306_SetCursor(2, 0);
 80006ac:	2100      	movs	r1, #0
 80006ae:	2002      	movs	r0, #2
 80006b0:	f000 fdfe 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Telefon", Font_11x18, White);
 80006b4:	4a21      	ldr	r2, [pc, #132]	; (800073c <anasayfa_ac+0x1d0>)
 80006b6:	2301      	movs	r3, #1
 80006b8:	ca06      	ldmia	r2, {r1, r2}
 80006ba:	4823      	ldr	r0, [pc, #140]	; (8000748 <anasayfa_ac+0x1dc>)
 80006bc:	f000 fdd2 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 80006c0:	2113      	movs	r1, #19
 80006c2:	2002      	movs	r0, #2
 80006c4:	f000 fdf4 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Sicaklik", Font_11x18, White);
 80006c8:	4a1c      	ldr	r2, [pc, #112]	; (800073c <anasayfa_ac+0x1d0>)
 80006ca:	2301      	movs	r3, #1
 80006cc:	ca06      	ldmia	r2, {r1, r2}
 80006ce:	4823      	ldr	r0, [pc, #140]	; (800075c <anasayfa_ac+0x1f0>)
 80006d0:	f000 fdc8 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 80006d4:	2126      	movs	r1, #38	; 0x26
 80006d6:	2002      	movs	r0, #2
 80006d8:	f000 fdea 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Saat Yuzu", Font_11x18, White);
 80006dc:	4a17      	ldr	r2, [pc, #92]	; (800073c <anasayfa_ac+0x1d0>)
 80006de:	2301      	movs	r3, #1
 80006e0:	ca06      	ldmia	r2, {r1, r2}
 80006e2:	481f      	ldr	r0, [pc, #124]	; (8000760 <anasayfa_ac+0x1f4>)
 80006e4:	f000 fdbe 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80006e8:	f000 fcae 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 80006ec:	e021      	b.n	8000732 <anasayfa_ac+0x1c6>
	case 6:
		ssd1306_SetCursor(2, 0);
 80006ee:	2100      	movs	r1, #0
 80006f0:	2002      	movs	r0, #2
 80006f2:	f000 fddd 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Sicaklik", Font_11x18, White);
 80006f6:	4a11      	ldr	r2, [pc, #68]	; (800073c <anasayfa_ac+0x1d0>)
 80006f8:	2301      	movs	r3, #1
 80006fa:	ca06      	ldmia	r2, {r1, r2}
 80006fc:	4817      	ldr	r0, [pc, #92]	; (800075c <anasayfa_ac+0x1f0>)
 80006fe:	f000 fdb1 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 19);
 8000702:	2113      	movs	r1, #19
 8000704:	2002      	movs	r0, #2
 8000706:	f000 fdd3 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("Saat Yuzu", Font_11x18, White);
 800070a:	4a0c      	ldr	r2, [pc, #48]	; (800073c <anasayfa_ac+0x1d0>)
 800070c:	2301      	movs	r3, #1
 800070e:	ca06      	ldmia	r2, {r1, r2}
 8000710:	4814      	ldr	r0, [pc, #80]	; (8000764 <anasayfa_ac+0x1f8>)
 8000712:	f000 fda7 	bl	8001264 <ssd1306_WriteString>
		ssd1306_SetCursor(2, 38);
 8000716:	2126      	movs	r1, #38	; 0x26
 8000718:	2002      	movs	r0, #2
 800071a:	f000 fdc9 	bl	80012b0 <ssd1306_SetCursor>
		ssd1306_WriteString("->Saat Ayarla", Font_11x18, White);
 800071e:	4a07      	ldr	r2, [pc, #28]	; (800073c <anasayfa_ac+0x1d0>)
 8000720:	2301      	movs	r3, #1
 8000722:	ca06      	ldmia	r2, {r1, r2}
 8000724:	4810      	ldr	r0, [pc, #64]	; (8000768 <anasayfa_ac+0x1fc>)
 8000726:	f000 fd9d 	bl	8001264 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 800072a:	f000 fc8d 	bl	8001048 <ssd1306_UpdateScreen>
		break;
 800072e:	e000      	b.n	8000732 <anasayfa_ac+0x1c6>
	default:
		break;
 8000730:	bf00      	nop
	}

}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000000 	.word	0x20000000
 8000740:	0800510c 	.word	0x0800510c
 8000744:	08005114 	.word	0x08005114
 8000748:	0800511c 	.word	0x0800511c
 800074c:	08005124 	.word	0x08005124
 8000750:	0800512c 	.word	0x0800512c
 8000754:	08005134 	.word	0x08005134
 8000758:	08005140 	.word	0x08005140
 800075c:	0800514c 	.word	0x0800514c
 8000760:	08005158 	.word	0x08005158
 8000764:	08005164 	.word	0x08005164
 8000768:	08005170 	.word	0x08005170

0800076c <saat_goster>:


void saat_goster()
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0

	sprintf(saat, "%02d", zaman.saat);
 8000770:	4b1e      	ldr	r3, [pc, #120]	; (80007ec <saat_goster+0x80>)
 8000772:	791b      	ldrb	r3, [r3, #4]
 8000774:	461a      	mov	r2, r3
 8000776:	491e      	ldr	r1, [pc, #120]	; (80007f0 <saat_goster+0x84>)
 8000778:	481e      	ldr	r0, [pc, #120]	; (80007f4 <saat_goster+0x88>)
 800077a:	f004 f88b 	bl	8004894 <siprintf>
	sprintf(dakika, "%02d", zaman.dakika);
 800077e:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <saat_goster+0x80>)
 8000780:	795b      	ldrb	r3, [r3, #5]
 8000782:	461a      	mov	r2, r3
 8000784:	491a      	ldr	r1, [pc, #104]	; (80007f0 <saat_goster+0x84>)
 8000786:	481c      	ldr	r0, [pc, #112]	; (80007f8 <saat_goster+0x8c>)
 8000788:	f004 f884 	bl	8004894 <siprintf>
	sprintf(saniye, "%02d", zaman.saniye);
 800078c:	4b17      	ldr	r3, [pc, #92]	; (80007ec <saat_goster+0x80>)
 800078e:	799b      	ldrb	r3, [r3, #6]
 8000790:	461a      	mov	r2, r3
 8000792:	4917      	ldr	r1, [pc, #92]	; (80007f0 <saat_goster+0x84>)
 8000794:	4819      	ldr	r0, [pc, #100]	; (80007fc <saat_goster+0x90>)
 8000796:	f004 f87d 	bl	8004894 <siprintf>

	ssd1306_Fill(Black);
 800079a:	2000      	movs	r0, #0
 800079c:	f000 fc32 	bl	8001004 <ssd1306_Fill>
	ssd1306_SetCursor(2, 0);
 80007a0:	2100      	movs	r1, #0
 80007a2:	2002      	movs	r0, #2
 80007a4:	f000 fd84 	bl	80012b0 <ssd1306_SetCursor>
	ssd1306_WriteString(saat, Font_11x18, White);
 80007a8:	4a15      	ldr	r2, [pc, #84]	; (8000800 <saat_goster+0x94>)
 80007aa:	2301      	movs	r3, #1
 80007ac:	ca06      	ldmia	r2, {r1, r2}
 80007ae:	4811      	ldr	r0, [pc, #68]	; (80007f4 <saat_goster+0x88>)
 80007b0:	f000 fd58 	bl	8001264 <ssd1306_WriteString>
	ssd1306_WriteString(".", Font_11x18, White);
 80007b4:	4a12      	ldr	r2, [pc, #72]	; (8000800 <saat_goster+0x94>)
 80007b6:	2301      	movs	r3, #1
 80007b8:	ca06      	ldmia	r2, {r1, r2}
 80007ba:	4812      	ldr	r0, [pc, #72]	; (8000804 <saat_goster+0x98>)
 80007bc:	f000 fd52 	bl	8001264 <ssd1306_WriteString>
	ssd1306_WriteString(dakika, Font_11x18, White);
 80007c0:	4a0f      	ldr	r2, [pc, #60]	; (8000800 <saat_goster+0x94>)
 80007c2:	2301      	movs	r3, #1
 80007c4:	ca06      	ldmia	r2, {r1, r2}
 80007c6:	480c      	ldr	r0, [pc, #48]	; (80007f8 <saat_goster+0x8c>)
 80007c8:	f000 fd4c 	bl	8001264 <ssd1306_WriteString>
	ssd1306_WriteString(".", Font_11x18, White);
 80007cc:	4a0c      	ldr	r2, [pc, #48]	; (8000800 <saat_goster+0x94>)
 80007ce:	2301      	movs	r3, #1
 80007d0:	ca06      	ldmia	r2, {r1, r2}
 80007d2:	480c      	ldr	r0, [pc, #48]	; (8000804 <saat_goster+0x98>)
 80007d4:	f000 fd46 	bl	8001264 <ssd1306_WriteString>
	ssd1306_WriteString(saniye, Font_11x18, White);
 80007d8:	4a09      	ldr	r2, [pc, #36]	; (8000800 <saat_goster+0x94>)
 80007da:	2301      	movs	r3, #1
 80007dc:	ca06      	ldmia	r2, {r1, r2}
 80007de:	4807      	ldr	r0, [pc, #28]	; (80007fc <saat_goster+0x90>)
 80007e0:	f000 fd40 	bl	8001264 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80007e4:	f000 fc30 	bl	8001048 <ssd1306_UpdateScreen>
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	2000051c 	.word	0x2000051c
 80007f0:	08005180 	.word	0x08005180
 80007f4:	20000508 	.word	0x20000508
 80007f8:	200004c4 	.word	0x200004c4
 80007fc:	200004b0 	.word	0x200004b0
 8000800:	20000000 	.word	0x20000000
 8000804:	08005188 	.word	0x08005188

08000808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080c:	f001 f894 	bl	8001938 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000810:	f000 f8a0 	bl	8000954 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000814:	f000 fa0e 	bl	8000c34 <MX_GPIO_Init>
  MX_DMA_Init();
 8000818:	f000 f9ee 	bl	8000bf8 <MX_DMA_Init>
  MX_I2C1_Init();
 800081c:	f000 f8d4 	bl	80009c8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000820:	f000 f900 	bl	8000a24 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000824:	f000 f94e 	bl	8000ac4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000828:	f000 f998 	bl	8000b5c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  	_5_saniye = 0;
 800082c:	4b3f      	ldr	r3, [pc, #252]	; (800092c <main+0x124>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
    sistem_zamani.clock_tick_1_ms = 0;
 8000832:	4b3f      	ldr	r3, [pc, #252]	; (8000930 <main+0x128>)
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]

	ssd1306_Init();
 8000838:	f000 fb7a 	bl	8000f30 <ssd1306_Init>

	ssd1306_Fill(Black);
 800083c:	2000      	movs	r0, #0
 800083e:	f000 fbe1 	bl	8001004 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8000842:	f000 fc01 	bl	8001048 <ssd1306_UpdateScreen>

	ds3231_cfg.ay = 1;
 8000846:	4b3b      	ldr	r3, [pc, #236]	; (8000934 <main+0x12c>)
 8000848:	2201      	movs	r2, #1
 800084a:	705a      	strb	r2, [r3, #1]
	ds3231_cfg.gun = CUMA;
 800084c:	4b39      	ldr	r3, [pc, #228]	; (8000934 <main+0x12c>)
 800084e:	2205      	movs	r2, #5
 8000850:	709a      	strb	r2, [r3, #2]
	ds3231_cfg.ay_gun = 1;
 8000852:	4b38      	ldr	r3, [pc, #224]	; (8000934 <main+0x12c>)
 8000854:	2201      	movs	r2, #1
 8000856:	70da      	strb	r2, [r3, #3]
	ds3231_cfg.yil = 21;
 8000858:	4b36      	ldr	r3, [pc, #216]	; (8000934 <main+0x12c>)
 800085a:	2215      	movs	r2, #21
 800085c:	701a      	strb	r2, [r3, #0]
	ds3231_cfg.saat = 13;
 800085e:	4b35      	ldr	r3, [pc, #212]	; (8000934 <main+0x12c>)
 8000860:	220d      	movs	r2, #13
 8000862:	711a      	strb	r2, [r3, #4]
	ds3231_cfg.dakika = 53;
 8000864:	4b33      	ldr	r3, [pc, #204]	; (8000934 <main+0x12c>)
 8000866:	2235      	movs	r2, #53	; 0x35
 8000868:	715a      	strb	r2, [r3, #5]
	ds3231_cfg.saniye = 40;
 800086a:	4b32      	ldr	r3, [pc, #200]	; (8000934 <main+0x12c>)
 800086c:	2228      	movs	r2, #40	; 0x28
 800086e:	719a      	strb	r2, [r3, #6]

	timer_durum = 1;
 8000870:	4b31      	ldr	r3, [pc, #196]	; (8000938 <main+0x130>)
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
	lcd.secili = 1;
 8000876:	4b31      	ldr	r3, [pc, #196]	; (800093c <main+0x134>)
 8000878:	2201      	movs	r2, #1
 800087a:	705a      	strb	r2, [r3, #1]
	lcd.menu = ANA_SAYFA;
 800087c:	4b2f      	ldr	r3, [pc, #188]	; (800093c <main+0x134>)
 800087e:	2200      	movs	r2, #0
 8000880:	709a      	strb	r2, [r3, #2]
	HAL_I2C_DeInit(&hi2c1);
 8000882:	482f      	ldr	r0, [pc, #188]	; (8000940 <main+0x138>)
 8000884:	f001 ff48 	bl	8002718 <HAL_I2C_DeInit>
	HAL_I2C_Init(&hi2c1);
 8000888:	482d      	ldr	r0, [pc, #180]	; (8000940 <main+0x138>)
 800088a:	f001 fe0d 	bl	80024a8 <HAL_I2C_Init>
	ds3231_zaman_ayarla(&hi2c1, 0xD0, ds3231_cfg);
 800088e:	4b29      	ldr	r3, [pc, #164]	; (8000934 <main+0x12c>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	2000      	movs	r0, #0
 8000894:	4610      	mov	r0, r2
 8000896:	791a      	ldrb	r2, [r3, #4]
 8000898:	7959      	ldrb	r1, [r3, #5]
 800089a:	0209      	lsls	r1, r1, #8
 800089c:	430a      	orrs	r2, r1
 800089e:	799b      	ldrb	r3, [r3, #6]
 80008a0:	041b      	lsls	r3, r3, #16
 80008a2:	431a      	orrs	r2, r3
 80008a4:	2300      	movs	r3, #0
 80008a6:	f362 0317 	bfi	r3, r2, #0, #24
 80008aa:	4602      	mov	r2, r0
 80008ac:	21d0      	movs	r1, #208	; 0xd0
 80008ae:	4824      	ldr	r0, [pc, #144]	; (8000940 <main+0x138>)
 80008b0:	f7ff fce2 	bl	8000278 <ds3231_zaman_ayarla>
	HAL_TIM_Base_Start_IT(&htim2);
 80008b4:	4823      	ldr	r0, [pc, #140]	; (8000944 <main+0x13c>)
 80008b6:	f003 fbcb 	bl	8004050 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80008ba:	4823      	ldr	r0, [pc, #140]	; (8000948 <main+0x140>)
 80008bc:	f003 fbc8 	bl	8004050 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(sistem_zamani._1Hz_bayrak == 1)
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <main+0x128>)
 80008c2:	7a5b      	ldrb	r3, [r3, #9]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d107      	bne.n	80008d8 <main+0xd0>
	  {
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80008c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008cc:	481f      	ldr	r0, [pc, #124]	; (800094c <main+0x144>)
 80008ce:	f001 fdaf 	bl	8002430 <HAL_GPIO_TogglePin>
		  sistem_zamani._1Hz_bayrak = 0;
 80008d2:	4b17      	ldr	r3, [pc, #92]	; (8000930 <main+0x128>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	725a      	strb	r2, [r3, #9]
	  }
	  if(sistem_zamani._2Hz_bayrak == 1)
 80008d8:	4b15      	ldr	r3, [pc, #84]	; (8000930 <main+0x128>)
 80008da:	7a1b      	ldrb	r3, [r3, #8]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d102      	bne.n	80008e6 <main+0xde>
	  {

		  sistem_zamani._2Hz_bayrak = 0;
 80008e0:	4b13      	ldr	r3, [pc, #76]	; (8000930 <main+0x128>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	721a      	strb	r2, [r3, #8]
	  }
	  if(sistem_zamani._50Hz_bayrak == 1)
 80008e6:	4b12      	ldr	r3, [pc, #72]	; (8000930 <main+0x128>)
 80008e8:	79db      	ldrb	r3, [r3, #7]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d102      	bne.n	80008f4 <main+0xec>
	  {

		  sistem_zamani._50Hz_bayrak = 0;
 80008ee:	4b10      	ldr	r3, [pc, #64]	; (8000930 <main+0x128>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	71da      	strb	r2, [r3, #7]
	  }
	  if(sistem_zamani._100Hz_bayrak == 1)
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <main+0x128>)
 80008f6:	799b      	ldrb	r3, [r3, #6]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d107      	bne.n	800090c <main+0x104>
	  {

		  ds3231_zaman_oku(&hi2c1, 0xD0, &zaman);
 80008fc:	4a14      	ldr	r2, [pc, #80]	; (8000950 <main+0x148>)
 80008fe:	21d0      	movs	r1, #208	; 0xd0
 8000900:	480f      	ldr	r0, [pc, #60]	; (8000940 <main+0x138>)
 8000902:	f7ff fc5f 	bl	80001c4 <ds3231_zaman_oku>

		  sistem_zamani._100Hz_bayrak = 0;
 8000906:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <main+0x128>)
 8000908:	2200      	movs	r2, #0
 800090a:	719a      	strb	r2, [r3, #6]
	  }
	  if(sistem_zamani._200Hz_bayrak == 1)
 800090c:	4b08      	ldr	r3, [pc, #32]	; (8000930 <main+0x128>)
 800090e:	795b      	ldrb	r3, [r3, #5]
 8000910:	2b01      	cmp	r3, #1
 8000912:	d1d5      	bne.n	80008c0 <main+0xb8>
	  {
		  menu_ac(lcd.menu, lcd.secili);
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <main+0x134>)
 8000916:	789a      	ldrb	r2, [r3, #2]
 8000918:	4b08      	ldr	r3, [pc, #32]	; (800093c <main+0x134>)
 800091a:	785b      	ldrb	r3, [r3, #1]
 800091c:	4619      	mov	r1, r3
 800091e:	4610      	mov	r0, r2
 8000920:	f7ff fcea 	bl	80002f8 <menu_ac>
		  sistem_zamani._200Hz_bayrak = 0;
 8000924:	4b02      	ldr	r3, [pc, #8]	; (8000930 <main+0x128>)
 8000926:	2200      	movs	r2, #0
 8000928:	715a      	strb	r2, [r3, #5]
	  if(sistem_zamani._1Hz_bayrak == 1)
 800092a:	e7c9      	b.n	80008c0 <main+0xb8>
 800092c:	200004ab 	.word	0x200004ab
 8000930:	20000524 	.word	0x20000524
 8000934:	20000500 	.word	0x20000500
 8000938:	200004ac 	.word	0x200004ac
 800093c:	200004a8 	.word	0x200004a8
 8000940:	20000578 	.word	0x20000578
 8000944:	2000065c 	.word	0x2000065c
 8000948:	200005cc 	.word	0x200005cc
 800094c:	40010c00 	.word	0x40010c00
 8000950:	2000051c 	.word	0x2000051c

08000954 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b090      	sub	sp, #64	; 0x40
 8000958:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095a:	f107 0318 	add.w	r3, r7, #24
 800095e:	2228      	movs	r2, #40	; 0x28
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f003 ff8e 	bl	8004884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000976:	2301      	movs	r3, #1
 8000978:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800097a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800097e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000980:	2300      	movs	r3, #0
 8000982:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000984:	f107 0318 	add.w	r3, r7, #24
 8000988:	4618      	mov	r0, r3
 800098a:	f002 ff09 	bl	80037a0 <HAL_RCC_OscConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8000994:	f000 fa90 	bl	8000eb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000998:	230f      	movs	r3, #15
 800099a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800099c:	2301      	movs	r3, #1
 800099e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	2100      	movs	r1, #0
 80009b0:	4618      	mov	r0, r3
 80009b2:	f003 f975 	bl	8003ca0 <HAL_RCC_ClockConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80009bc:	f000 fa7c 	bl	8000eb8 <Error_Handler>
  }
}
 80009c0:	bf00      	nop
 80009c2:	3740      	adds	r7, #64	; 0x40
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009ce:	4a13      	ldr	r2, [pc, #76]	; (8000a1c <MX_I2C1_Init+0x54>)
 80009d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009d4:	4a12      	ldr	r2, [pc, #72]	; (8000a20 <MX_I2C1_Init+0x58>)
 80009d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009f2:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009f8:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <MX_I2C1_Init+0x50>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_I2C1_Init+0x50>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a04:	4804      	ldr	r0, [pc, #16]	; (8000a18 <MX_I2C1_Init+0x50>)
 8000a06:	f001 fd4f 	bl	80024a8 <HAL_I2C_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a10:	f000 fa52 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000578 	.word	0x20000578
 8000a1c:	40005400 	.word	0x40005400
 8000a20:	000186a0 	.word	0x000186a0

08000a24 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a2a:	f107 0308 	add.w	r3, r7, #8
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a38:	463b      	mov	r3, r7
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a40:	4b1e      	ldr	r3, [pc, #120]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a42:	4a1f      	ldr	r2, [pc, #124]	; (8000ac0 <MX_TIM1_Init+0x9c>)
 8000a44:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32000;
 8000a46:	4b1d      	ldr	r3, [pc, #116]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a48:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000a4c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b1b      	ldr	r3, [pc, #108]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 30;
 8000a54:	4b19      	ldr	r3, [pc, #100]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a56:	221e      	movs	r2, #30
 8000a58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a60:	4b16      	ldr	r3, [pc, #88]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a6c:	4813      	ldr	r0, [pc, #76]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a6e:	f003 fa9f 	bl	8003fb0 <HAL_TIM_Base_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a78:	f000 fa1e 	bl	8000eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a82:	f107 0308 	add.w	r3, r7, #8
 8000a86:	4619      	mov	r1, r3
 8000a88:	480c      	ldr	r0, [pc, #48]	; (8000abc <MX_TIM1_Init+0x98>)
 8000a8a:	f003 fc69 	bl	8004360 <HAL_TIM_ConfigClockSource>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a94:	f000 fa10 	bl	8000eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aa0:	463b      	mov	r3, r7
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4805      	ldr	r0, [pc, #20]	; (8000abc <MX_TIM1_Init+0x98>)
 8000aa6:	f003 fe2f 	bl	8004708 <HAL_TIMEx_MasterConfigSynchronization>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000ab0:	f000 fa02 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ab4:	bf00      	nop
 8000ab6:	3718      	adds	r7, #24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20000614 	.word	0x20000614
 8000ac0:	40012c00 	.word	0x40012c00

08000ac4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aca:	f107 0308 	add.w	r3, r7, #8
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad8:	463b      	mov	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000ae2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ae6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8000;
 8000af4:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000af6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000afa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000afc:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b08:	4813      	ldr	r0, [pc, #76]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b0a:	f003 fa51 	bl	8003fb0 <HAL_TIM_Base_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b14:	f000 f9d0 	bl	8000eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b1e:	f107 0308 	add.w	r3, r7, #8
 8000b22:	4619      	mov	r1, r3
 8000b24:	480c      	ldr	r0, [pc, #48]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b26:	f003 fc1b 	bl	8004360 <HAL_TIM_ConfigClockSource>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b30:	f000 f9c2 	bl	8000eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b34:	2300      	movs	r3, #0
 8000b36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b3c:	463b      	mov	r3, r7
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4805      	ldr	r0, [pc, #20]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b42:	f003 fde1 	bl	8004708 <HAL_TIMEx_MasterConfigSynchronization>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b4c:	f000 f9b4 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	2000065c 	.word	0x2000065c

08000b5c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b086      	sub	sp, #24
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
 8000b6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b70:	463b      	mov	r3, r7
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b78:	4b1d      	ldr	r3, [pc, #116]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000b7a:	4a1e      	ldr	r2, [pc, #120]	; (8000bf4 <MX_TIM3_Init+0x98>)
 8000b7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000;
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000b80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b86:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8000;
 8000b8c:	4b18      	ldr	r3, [pc, #96]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000b8e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000b92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ba0:	4813      	ldr	r0, [pc, #76]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000ba2:	f003 fa05 	bl	8003fb0 <HAL_TIM_Base_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000bac:	f000 f984 	bl	8000eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bb4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bb6:	f107 0308 	add.w	r3, r7, #8
 8000bba:	4619      	mov	r1, r3
 8000bbc:	480c      	ldr	r0, [pc, #48]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000bbe:	f003 fbcf 	bl	8004360 <HAL_TIM_ConfigClockSource>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000bc8:	f000 f976 	bl	8000eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bd4:	463b      	mov	r3, r7
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <MX_TIM3_Init+0x94>)
 8000bda:	f003 fd95 	bl	8004708 <HAL_TIMEx_MasterConfigSynchronization>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000be4:	f000 f968 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000be8:	bf00      	nop
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200005cc 	.word	0x200005cc
 8000bf4:	40000400 	.word	0x40000400

08000bf8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <MX_DMA_Init+0x38>)
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	4a0b      	ldr	r2, [pc, #44]	; (8000c30 <MX_DMA_Init+0x38>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	6153      	str	r3, [r2, #20]
 8000c0a:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <MX_DMA_Init+0x38>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2100      	movs	r1, #0
 8000c1a:	2010      	movs	r0, #16
 8000c1c:	f000 ffe7 	bl	8001bee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000c20:	2010      	movs	r0, #16
 8000c22:	f001 f800 	bl	8001c26 <HAL_NVIC_EnableIRQ>

}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000

08000c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c48:	4b32      	ldr	r3, [pc, #200]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a31      	ldr	r2, [pc, #196]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c4e:	f043 0310 	orr.w	r3, r3, #16
 8000c52:	6193      	str	r3, [r2, #24]
 8000c54:	4b2f      	ldr	r3, [pc, #188]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	f003 0310 	and.w	r3, r3, #16
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c60:	4b2c      	ldr	r3, [pc, #176]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a2b      	ldr	r2, [pc, #172]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c66:	f043 0320 	orr.w	r3, r3, #32
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b29      	ldr	r3, [pc, #164]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f003 0320 	and.w	r3, r3, #32
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b26      	ldr	r3, [pc, #152]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a25      	ldr	r2, [pc, #148]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b23      	ldr	r3, [pc, #140]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	607b      	str	r3, [r7, #4]
 8000c8e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c90:	4b20      	ldr	r3, [pc, #128]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a1f      	ldr	r2, [pc, #124]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c96:	f043 0308 	orr.w	r3, r3, #8
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	; (8000d14 <MX_GPIO_Init+0xe0>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f003 0308 	and.w	r3, r3, #8
 8000ca4:	603b      	str	r3, [r7, #0]
 8000ca6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cae:	481a      	ldr	r0, [pc, #104]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000cb0:	f001 fba6 	bl	8002400 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000cb4:	2330      	movs	r3, #48	; 0x30
 8000cb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb8:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <MX_GPIO_Init+0xe8>)
 8000cba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4816      	ldr	r0, [pc, #88]	; (8000d20 <MX_GPIO_Init+0xec>)
 8000cc8:	f001 f984 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ccc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cde:	f107 0310 	add.w	r3, r7, #16
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	480c      	ldr	r0, [pc, #48]	; (8000d18 <MX_GPIO_Init+0xe4>)
 8000ce6:	f001 f975 	bl	8001fd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	200a      	movs	r0, #10
 8000cf0:	f000 ff7d 	bl	8001bee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000cf4:	200a      	movs	r0, #10
 8000cf6:	f000 ff96 	bl	8001c26 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2017      	movs	r0, #23
 8000d00:	f000 ff75 	bl	8001bee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d04:	2017      	movs	r0, #23
 8000d06:	f000 ff8e 	bl	8001c26 <HAL_NVIC_EnableIRQ>

}
 8000d0a:	bf00      	nop
 8000d0c:	3720      	adds	r7, #32
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010c00 	.word	0x40010c00
 8000d1c:	10110000 	.word	0x10110000
 8000d20:	40010800 	.word	0x40010800

08000d24 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  if(htim == &htim1)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	4a59      	ldr	r2, [pc, #356]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d106      	bne.n	8000d42 <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
		timer_durum = 1;
 8000d34:	4b58      	ldr	r3, [pc, #352]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim1);
 8000d3a:	4856      	ldr	r0, [pc, #344]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000d3c:	f003 f9da 	bl	80040f4 <HAL_TIM_Base_Stop_IT>
		  menu_ac(lcd.menu, lcd.secili);
		  HAL_TIM_Base_Stop_IT(&htim3);
		  htim3.Instance->CNT = 0x00;
	  }
  }
}
 8000d40:	e0a4      	b.n	8000e8c <HAL_TIM_PeriodElapsedCallback+0x168>
  else if (htim == &htim2)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4a55      	ldr	r2, [pc, #340]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d17d      	bne.n	8000e46 <HAL_TIM_PeriodElapsedCallback+0x122>
	  HAL_TIM_Base_Stop_IT(&htim2);
 8000d4a:	4854      	ldr	r0, [pc, #336]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000d4c:	f003 f9d2 	bl	80040f4 <HAL_TIM_Base_Stop_IT>
	  sistem_zamani.clock_tick_1_ms++;
 8000d50:	4b53      	ldr	r3, [pc, #332]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	4a52      	ldr	r2, [pc, #328]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d58:	6013      	str	r3, [r2, #0]
	  if(sistem_zamani.clock_tick_1_ms % 1000 == 0 )
 8000d5a:	4b51      	ldr	r3, [pc, #324]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	4b51      	ldr	r3, [pc, #324]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000d60:	fba3 1302 	umull	r1, r3, r3, r2
 8000d64:	099b      	lsrs	r3, r3, #6
 8000d66:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d6a:	fb01 f303 	mul.w	r3, r1, r3
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d109      	bne.n	8000d88 <HAL_TIM_PeriodElapsedCallback+0x64>
		  if(sistem_zamani._1Hz_bayrak == 1)
 8000d74:	4b4a      	ldr	r3, [pc, #296]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d76:	7a5b      	ldrb	r3, [r3, #9]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d102      	bne.n	8000d82 <HAL_TIM_PeriodElapsedCallback+0x5e>
			  sistem_zamani.zaman_asimi = 1;
 8000d7c:	4b48      	ldr	r3, [pc, #288]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	729a      	strb	r2, [r3, #10]
		  sistem_zamani._1Hz_bayrak = 1;
 8000d82:	4b47      	ldr	r3, [pc, #284]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	725a      	strb	r2, [r3, #9]
	  if(sistem_zamani.clock_tick_1_ms % 500 == 0 )
 8000d88:	4b45      	ldr	r3, [pc, #276]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b45      	ldr	r3, [pc, #276]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000d8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000d92:	095b      	lsrs	r3, r3, #5
 8000d94:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d98:	fb01 f303 	mul.w	r3, r1, r3
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d109      	bne.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0x92>
		  if(sistem_zamani._2Hz_bayrak == 1)
 8000da2:	4b3f      	ldr	r3, [pc, #252]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000da4:	7a1b      	ldrb	r3, [r3, #8]
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d102      	bne.n	8000db0 <HAL_TIM_PeriodElapsedCallback+0x8c>
			  sistem_zamani.zaman_asimi = 1;
 8000daa:	4b3d      	ldr	r3, [pc, #244]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	729a      	strb	r2, [r3, #10]
		  sistem_zamani._2Hz_bayrak = 1;
 8000db0:	4b3b      	ldr	r3, [pc, #236]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	721a      	strb	r2, [r3, #8]
	  if(sistem_zamani.clock_tick_1_ms % 20 == 0 )
 8000db6:	4b3a      	ldr	r3, [pc, #232]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000db8:	6819      	ldr	r1, [r3, #0]
 8000dba:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000dbc:	fba3 2301 	umull	r2, r3, r3, r1
 8000dc0:	091a      	lsrs	r2, r3, #4
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	1aca      	subs	r2, r1, r3
 8000dcc:	2a00      	cmp	r2, #0
 8000dce:	d109      	bne.n	8000de4 <HAL_TIM_PeriodElapsedCallback+0xc0>
		  if(sistem_zamani._50Hz_bayrak == 1)
 8000dd0:	4b33      	ldr	r3, [pc, #204]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000dd2:	79db      	ldrb	r3, [r3, #7]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d102      	bne.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xba>
			  sistem_zamani.zaman_asimi = 1;
 8000dd8:	4b31      	ldr	r3, [pc, #196]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	729a      	strb	r2, [r3, #10]
		  sistem_zamani._50Hz_bayrak = 1;
 8000dde:	4b30      	ldr	r3, [pc, #192]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	71da      	strb	r2, [r3, #7]
	  if(sistem_zamani.clock_tick_1_ms % 10 == 0)
 8000de4:	4b2e      	ldr	r3, [pc, #184]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000de6:	6819      	ldr	r1, [r3, #0]
 8000de8:	4b2f      	ldr	r3, [pc, #188]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000dea:	fba3 2301 	umull	r2, r3, r3, r1
 8000dee:	08da      	lsrs	r2, r3, #3
 8000df0:	4613      	mov	r3, r2
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	4413      	add	r3, r2
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	1aca      	subs	r2, r1, r3
 8000dfa:	2a00      	cmp	r2, #0
 8000dfc:	d109      	bne.n	8000e12 <HAL_TIM_PeriodElapsedCallback+0xee>
		  if(sistem_zamani._100Hz_bayrak == 1)
 8000dfe:	4b28      	ldr	r3, [pc, #160]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e00:	799b      	ldrb	r3, [r3, #6]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d102      	bne.n	8000e0c <HAL_TIM_PeriodElapsedCallback+0xe8>
			  sistem_zamani.zaman_asimi = 1;
 8000e06:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	729a      	strb	r2, [r3, #10]
		  sistem_zamani._100Hz_bayrak = 1;
 8000e0c:	4b24      	ldr	r3, [pc, #144]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	719a      	strb	r2, [r3, #6]
	  if(sistem_zamani.clock_tick_1_ms % 5 == 0)
 8000e12:	4b23      	ldr	r3, [pc, #140]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e14:	6819      	ldr	r1, [r3, #0]
 8000e16:	4b24      	ldr	r3, [pc, #144]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000e18:	fba3 2301 	umull	r2, r3, r3, r1
 8000e1c:	089a      	lsrs	r2, r3, #2
 8000e1e:	4613      	mov	r3, r2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	4413      	add	r3, r2
 8000e24:	1aca      	subs	r2, r1, r3
 8000e26:	2a00      	cmp	r2, #0
 8000e28:	d109      	bne.n	8000e3e <HAL_TIM_PeriodElapsedCallback+0x11a>
		  if(sistem_zamani._200Hz_bayrak == 1)
 8000e2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e2c:	795b      	ldrb	r3, [r3, #5]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d102      	bne.n	8000e38 <HAL_TIM_PeriodElapsedCallback+0x114>
			  sistem_zamani.zaman_asimi = 1;
 8000e32:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	729a      	strb	r2, [r3, #10]
		  sistem_zamani._200Hz_bayrak = 1;
 8000e38:	4b19      	ldr	r3, [pc, #100]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Start_IT(&htim2);
 8000e3e:	4817      	ldr	r0, [pc, #92]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000e40:	f003 f906 	bl	8004050 <HAL_TIM_Base_Start_IT>
}
 8000e44:	e022      	b.n	8000e8c <HAL_TIM_PeriodElapsedCallback+0x168>
  else if(htim == &htim3)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4a18      	ldr	r2, [pc, #96]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d11e      	bne.n	8000e8c <HAL_TIM_PeriodElapsedCallback+0x168>
	  _5_saniye ++;
 8000e4e:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	3301      	adds	r3, #1
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000e58:	701a      	strb	r2, [r3, #0]
	  if(_5_saniye == 5)
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b05      	cmp	r3, #5
 8000e60:	d114      	bne.n	8000e8c <HAL_TIM_PeriodElapsedCallback+0x168>
		  lcd.menu = SAAT;
 8000e62:	4b14      	ldr	r3, [pc, #80]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e64:	2205      	movs	r2, #5
 8000e66:	709a      	strb	r2, [r3, #2]
		  lcd.secili = 1;
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	705a      	strb	r2, [r3, #1]
		  menu_ac(lcd.menu, lcd.secili);
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e70:	789a      	ldrb	r2, [r3, #2]
 8000e72:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e74:	785b      	ldrb	r3, [r3, #1]
 8000e76:	4619      	mov	r1, r3
 8000e78:	4610      	mov	r0, r2
 8000e7a:	f7ff fa3d 	bl	80002f8 <menu_ac>
		  HAL_TIM_Base_Stop_IT(&htim3);
 8000e7e:	480b      	ldr	r0, [pc, #44]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000e80:	f003 f938 	bl	80040f4 <HAL_TIM_Base_Stop_IT>
		  htim3.Instance->CNT = 0x00;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000614 	.word	0x20000614
 8000e98:	200004ac 	.word	0x200004ac
 8000e9c:	2000065c 	.word	0x2000065c
 8000ea0:	20000524 	.word	0x20000524
 8000ea4:	10624dd3 	.word	0x10624dd3
 8000ea8:	cccccccd 	.word	0xcccccccd
 8000eac:	200005cc 	.word	0x200005cc
 8000eb0:	200004ab 	.word	0x200004ab
 8000eb4:	200004a8 	.word	0x200004a8

08000eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ebc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <Error_Handler+0x6>

08000ec0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy
#include "main.h"
#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr

08000ecc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af04      	add	r7, sp, #16
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, 500);
 8000ed6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000eda:	9302      	str	r3, [sp, #8]
 8000edc:	2301      	movs	r3, #1
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	1dfb      	adds	r3, r7, #7
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2178      	movs	r1, #120	; 0x78
 8000eea:	4803      	ldr	r0, [pc, #12]	; (8000ef8 <ssd1306_WriteCommand+0x2c>)
 8000eec:	f001 ff9c 	bl	8002e28 <HAL_I2C_Mem_Write>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000578 	.word	0x20000578

08000efc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, 500);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f0e:	9202      	str	r2, [sp, #8]
 8000f10:	9301      	str	r3, [sp, #4]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	2301      	movs	r3, #1
 8000f18:	2240      	movs	r2, #64	; 0x40
 8000f1a:	2178      	movs	r1, #120	; 0x78
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <ssd1306_WriteData+0x30>)
 8000f1e:	f001 ff83 	bl	8002e28 <HAL_I2C_Mem_Write>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000578 	.word	0x20000578

08000f30 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000f34:	f7ff ffc4 	bl	8000ec0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000f38:	2064      	movs	r0, #100	; 0x64
 8000f3a:	f000 fd5f 	bl	80019fc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000f3e:	2000      	movs	r0, #0
 8000f40:	f000 f9e2 	bl	8001308 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000f44:	2020      	movs	r0, #32
 8000f46:	f7ff ffc1 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f7ff ffbe 	bl	8000ecc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000f50:	20b0      	movs	r0, #176	; 0xb0
 8000f52:	f7ff ffbb 	bl	8000ecc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000f56:	20c8      	movs	r0, #200	; 0xc8
 8000f58:	f7ff ffb8 	bl	8000ecc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f7ff ffb5 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000f62:	2010      	movs	r0, #16
 8000f64:	f7ff ffb2 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000f68:	2040      	movs	r0, #64	; 0x40
 8000f6a:	f7ff ffaf 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000f6e:	20ff      	movs	r0, #255	; 0xff
 8000f70:	f000 f9b6 	bl	80012e0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000f74:	20a1      	movs	r0, #161	; 0xa1
 8000f76:	f7ff ffa9 	bl	8000ecc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000f7a:	20a6      	movs	r0, #166	; 0xa6
 8000f7c:	f7ff ffa6 	bl	8000ecc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000f80:	20a8      	movs	r0, #168	; 0xa8
 8000f82:	f7ff ffa3 	bl	8000ecc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000f86:	203f      	movs	r0, #63	; 0x3f
 8000f88:	f7ff ffa0 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000f8c:	20a4      	movs	r0, #164	; 0xa4
 8000f8e:	f7ff ff9d 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000f92:	20d3      	movs	r0, #211	; 0xd3
 8000f94:	f7ff ff9a 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f7ff ff97 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000f9e:	20d5      	movs	r0, #213	; 0xd5
 8000fa0:	f7ff ff94 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000fa4:	20f0      	movs	r0, #240	; 0xf0
 8000fa6:	f7ff ff91 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000faa:	20d9      	movs	r0, #217	; 0xd9
 8000fac:	f7ff ff8e 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000fb0:	2022      	movs	r0, #34	; 0x22
 8000fb2:	f7ff ff8b 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000fb6:	20da      	movs	r0, #218	; 0xda
 8000fb8:	f7ff ff88 	bl	8000ecc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000fbc:	2012      	movs	r0, #18
 8000fbe:	f7ff ff85 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000fc2:	20db      	movs	r0, #219	; 0xdb
 8000fc4:	f7ff ff82 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000fc8:	2020      	movs	r0, #32
 8000fca:	f7ff ff7f 	bl	8000ecc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000fce:	208d      	movs	r0, #141	; 0x8d
 8000fd0:	f7ff ff7c 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000fd4:	2014      	movs	r0, #20
 8000fd6:	f7ff ff79 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f000 f994 	bl	8001308 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f000 f80f 	bl	8001004 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000fe6:	f000 f82f 	bl	8001048 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000fea:	4b05      	ldr	r3, [pc, #20]	; (8001000 <ssd1306_Init+0xd0>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000ff0:	4b03      	ldr	r3, [pc, #12]	; (8001000 <ssd1306_Init+0xd0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000ff6:	4b02      	ldr	r3, [pc, #8]	; (8001000 <ssd1306_Init+0xd0>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	715a      	strb	r2, [r3, #5]
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000494 	.word	0x20000494

08001004 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	e00d      	b.n	8001030 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d101      	bne.n	800101e <ssd1306_Fill+0x1a>
 800101a:	2100      	movs	r1, #0
 800101c:	e000      	b.n	8001020 <ssd1306_Fill+0x1c>
 800101e:	21ff      	movs	r1, #255	; 0xff
 8001020:	4a08      	ldr	r2, [pc, #32]	; (8001044 <ssd1306_Fill+0x40>)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4413      	add	r3, r2
 8001026:	460a      	mov	r2, r1
 8001028:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	3301      	adds	r3, #1
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001036:	d3ed      	bcc.n	8001014 <ssd1306_Fill+0x10>
    }
}
 8001038:	bf00      	nop
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	bc80      	pop	{r7}
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	20000094 	.word	0x20000094

08001048 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800104e:	2300      	movs	r3, #0
 8001050:	71fb      	strb	r3, [r7, #7]
 8001052:	e016      	b.n	8001082 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	3b50      	subs	r3, #80	; 0x50
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ff36 	bl	8000ecc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8001060:	2000      	movs	r0, #0
 8001062:	f7ff ff33 	bl	8000ecc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8001066:	2010      	movs	r0, #16
 8001068:	f7ff ff30 	bl	8000ecc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	01db      	lsls	r3, r3, #7
 8001070:	4a07      	ldr	r2, [pc, #28]	; (8001090 <ssd1306_UpdateScreen+0x48>)
 8001072:	4413      	add	r3, r2
 8001074:	2180      	movs	r1, #128	; 0x80
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff ff40 	bl	8000efc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	3301      	adds	r3, #1
 8001080:	71fb      	strb	r3, [r7, #7]
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b07      	cmp	r3, #7
 8001086:	d9e5      	bls.n	8001054 <ssd1306_UpdateScreen+0xc>
    }
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000094 	.word	0x20000094

08001094 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	460b      	mov	r3, r1
 80010a0:	71bb      	strb	r3, [r7, #6]
 80010a2:	4613      	mov	r3, r2
 80010a4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db48      	blt.n	8001140 <ssd1306_DrawPixel+0xac>
 80010ae:	79bb      	ldrb	r3, [r7, #6]
 80010b0:	2b3f      	cmp	r3, #63	; 0x3f
 80010b2:	d845      	bhi.n	8001140 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 80010b4:	4b25      	ldr	r3, [pc, #148]	; (800114c <ssd1306_DrawPixel+0xb8>)
 80010b6:	791b      	ldrb	r3, [r3, #4]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d006      	beq.n	80010ca <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 80010bc:	797b      	ldrb	r3, [r7, #5]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	bf0c      	ite	eq
 80010c2:	2301      	moveq	r3, #1
 80010c4:	2300      	movne	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 80010ca:	797b      	ldrb	r3, [r7, #5]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d11a      	bne.n	8001106 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80010d0:	79fa      	ldrb	r2, [r7, #7]
 80010d2:	79bb      	ldrb	r3, [r7, #6]
 80010d4:	08db      	lsrs	r3, r3, #3
 80010d6:	b2d8      	uxtb	r0, r3
 80010d8:	4603      	mov	r3, r0
 80010da:	01db      	lsls	r3, r3, #7
 80010dc:	4413      	add	r3, r2
 80010de:	4a1c      	ldr	r2, [pc, #112]	; (8001150 <ssd1306_DrawPixel+0xbc>)
 80010e0:	5cd3      	ldrb	r3, [r2, r3]
 80010e2:	b25a      	sxtb	r2, r3
 80010e4:	79bb      	ldrb	r3, [r7, #6]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	2101      	movs	r1, #1
 80010ec:	fa01 f303 	lsl.w	r3, r1, r3
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	4313      	orrs	r3, r2
 80010f4:	b259      	sxtb	r1, r3
 80010f6:	79fa      	ldrb	r2, [r7, #7]
 80010f8:	4603      	mov	r3, r0
 80010fa:	01db      	lsls	r3, r3, #7
 80010fc:	4413      	add	r3, r2
 80010fe:	b2c9      	uxtb	r1, r1
 8001100:	4a13      	ldr	r2, [pc, #76]	; (8001150 <ssd1306_DrawPixel+0xbc>)
 8001102:	54d1      	strb	r1, [r2, r3]
 8001104:	e01d      	b.n	8001142 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001106:	79fa      	ldrb	r2, [r7, #7]
 8001108:	79bb      	ldrb	r3, [r7, #6]
 800110a:	08db      	lsrs	r3, r3, #3
 800110c:	b2d8      	uxtb	r0, r3
 800110e:	4603      	mov	r3, r0
 8001110:	01db      	lsls	r3, r3, #7
 8001112:	4413      	add	r3, r2
 8001114:	4a0e      	ldr	r2, [pc, #56]	; (8001150 <ssd1306_DrawPixel+0xbc>)
 8001116:	5cd3      	ldrb	r3, [r2, r3]
 8001118:	b25a      	sxtb	r2, r3
 800111a:	79bb      	ldrb	r3, [r7, #6]
 800111c:	f003 0307 	and.w	r3, r3, #7
 8001120:	2101      	movs	r1, #1
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	b25b      	sxtb	r3, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	b25b      	sxtb	r3, r3
 800112c:	4013      	ands	r3, r2
 800112e:	b259      	sxtb	r1, r3
 8001130:	79fa      	ldrb	r2, [r7, #7]
 8001132:	4603      	mov	r3, r0
 8001134:	01db      	lsls	r3, r3, #7
 8001136:	4413      	add	r3, r2
 8001138:	b2c9      	uxtb	r1, r1
 800113a:	4a05      	ldr	r2, [pc, #20]	; (8001150 <ssd1306_DrawPixel+0xbc>)
 800113c:	54d1      	strb	r1, [r2, r3]
 800113e:	e000      	b.n	8001142 <ssd1306_DrawPixel+0xae>
        return;
 8001140:	bf00      	nop
    }
}
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000494 	.word	0x20000494
 8001150:	20000094 	.word	0x20000094

08001154 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b089      	sub	sp, #36	; 0x24
 8001158:	af00      	add	r7, sp, #0
 800115a:	4604      	mov	r4, r0
 800115c:	1d38      	adds	r0, r7, #4
 800115e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001162:	461a      	mov	r2, r3
 8001164:	4623      	mov	r3, r4
 8001166:	73fb      	strb	r3, [r7, #15]
 8001168:	4613      	mov	r3, r2
 800116a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	2b1f      	cmp	r3, #31
 8001170:	d902      	bls.n	8001178 <ssd1306_WriteChar+0x24>
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	2b7e      	cmp	r3, #126	; 0x7e
 8001176:	d901      	bls.n	800117c <ssd1306_WriteChar+0x28>
        return 0;
 8001178:	2300      	movs	r3, #0
 800117a:	e06d      	b.n	8001258 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800117c:	4b38      	ldr	r3, [pc, #224]	; (8001260 <ssd1306_WriteChar+0x10c>)
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	461a      	mov	r2, r3
 8001182:	793b      	ldrb	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	2b80      	cmp	r3, #128	; 0x80
 8001188:	dc06      	bgt.n	8001198 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800118a:	4b35      	ldr	r3, [pc, #212]	; (8001260 <ssd1306_WriteChar+0x10c>)
 800118c:	885b      	ldrh	r3, [r3, #2]
 800118e:	461a      	mov	r2, r3
 8001190:	797b      	ldrb	r3, [r7, #5]
 8001192:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001194:	2b40      	cmp	r3, #64	; 0x40
 8001196:	dd01      	ble.n	800119c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001198:	2300      	movs	r3, #0
 800119a:	e05d      	b.n	8001258 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800119c:	2300      	movs	r3, #0
 800119e:	61fb      	str	r3, [r7, #28]
 80011a0:	e04c      	b.n	800123c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	3b20      	subs	r3, #32
 80011a8:	7979      	ldrb	r1, [r7, #5]
 80011aa:	fb01 f303 	mul.w	r3, r1, r3
 80011ae:	4619      	mov	r1, r3
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	440b      	add	r3, r1
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	4413      	add	r3, r2
 80011b8:	881b      	ldrh	r3, [r3, #0]
 80011ba:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80011bc:	2300      	movs	r3, #0
 80011be:	61bb      	str	r3, [r7, #24]
 80011c0:	e034      	b.n	800122c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d012      	beq.n	80011f8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80011d2:	4b23      	ldr	r3, [pc, #140]	; (8001260 <ssd1306_WriteChar+0x10c>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	4413      	add	r3, r2
 80011de:	b2d8      	uxtb	r0, r3
 80011e0:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <ssd1306_WriteChar+0x10c>)
 80011e2:	885b      	ldrh	r3, [r3, #2]
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	4413      	add	r3, r2
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	7bba      	ldrb	r2, [r7, #14]
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff ff4f 	bl	8001094 <ssd1306_DrawPixel>
 80011f6:	e016      	b.n	8001226 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80011f8:	4b19      	ldr	r3, [pc, #100]	; (8001260 <ssd1306_WriteChar+0x10c>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	b2db      	uxtb	r3, r3
 8001202:	4413      	add	r3, r2
 8001204:	b2d8      	uxtb	r0, r3
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <ssd1306_WriteChar+0x10c>)
 8001208:	885b      	ldrh	r3, [r3, #2]
 800120a:	b2da      	uxtb	r2, r3
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	b2db      	uxtb	r3, r3
 8001210:	4413      	add	r3, r2
 8001212:	b2d9      	uxtb	r1, r3
 8001214:	7bbb      	ldrb	r3, [r7, #14]
 8001216:	2b00      	cmp	r3, #0
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
 8001220:	461a      	mov	r2, r3
 8001222:	f7ff ff37 	bl	8001094 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	3301      	adds	r3, #1
 800122a:	61bb      	str	r3, [r7, #24]
 800122c:	793b      	ldrb	r3, [r7, #4]
 800122e:	461a      	mov	r2, r3
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	4293      	cmp	r3, r2
 8001234:	d3c5      	bcc.n	80011c2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3301      	adds	r3, #1
 800123a:	61fb      	str	r3, [r7, #28]
 800123c:	797b      	ldrb	r3, [r7, #5]
 800123e:	461a      	mov	r2, r3
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	4293      	cmp	r3, r2
 8001244:	d3ad      	bcc.n	80011a2 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001246:	4b06      	ldr	r3, [pc, #24]	; (8001260 <ssd1306_WriteChar+0x10c>)
 8001248:	881a      	ldrh	r2, [r3, #0]
 800124a:	793b      	ldrb	r3, [r7, #4]
 800124c:	b29b      	uxth	r3, r3
 800124e:	4413      	add	r3, r2
 8001250:	b29a      	uxth	r2, r3
 8001252:	4b03      	ldr	r3, [pc, #12]	; (8001260 <ssd1306_WriteChar+0x10c>)
 8001254:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001256:	7bfb      	ldrb	r3, [r7, #15]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3724      	adds	r7, #36	; 0x24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd90      	pop	{r4, r7, pc}
 8001260:	20000494 	.word	0x20000494

08001264 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	1d38      	adds	r0, r7, #4
 800126e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001272:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001274:	e012      	b.n	800129c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	7818      	ldrb	r0, [r3, #0]
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	1d3a      	adds	r2, r7, #4
 800127e:	ca06      	ldmia	r2, {r1, r2}
 8001280:	f7ff ff68 	bl	8001154 <ssd1306_WriteChar>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d002      	beq.n	8001296 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	e008      	b.n	80012a8 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	3301      	adds	r3, #1
 800129a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d1e8      	bne.n	8001276 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	781b      	ldrb	r3, [r3, #0]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	460a      	mov	r2, r1
 80012ba:	71fb      	strb	r3, [r7, #7]
 80012bc:	4613      	mov	r3, r2
 80012be:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	4b05      	ldr	r3, [pc, #20]	; (80012dc <ssd1306_SetCursor+0x2c>)
 80012c6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <ssd1306_SetCursor+0x2c>)
 80012ce:	805a      	strh	r2, [r3, #2]
}
 80012d0:	bf00      	nop
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc80      	pop	{r7}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	20000494 	.word	0x20000494

080012e0 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80012ea:	2381      	movs	r3, #129	; 0x81
 80012ec:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fdeb 	bl	8000ecc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fde7 	bl	8000ecc <ssd1306_WriteCommand>
}
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001318:	23af      	movs	r3, #175	; 0xaf
 800131a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <ssd1306_SetDisplayOn+0x38>)
 800131e:	2201      	movs	r2, #1
 8001320:	719a      	strb	r2, [r3, #6]
 8001322:	e004      	b.n	800132e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001324:	23ae      	movs	r3, #174	; 0xae
 8001326:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <ssd1306_SetDisplayOn+0x38>)
 800132a:	2200      	movs	r2, #0
 800132c:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fdcb 	bl	8000ecc <ssd1306_WriteCommand>
}
 8001336:	bf00      	nop
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000494 	.word	0x20000494

08001344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <HAL_MspInit+0x5c>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	4a14      	ldr	r2, [pc, #80]	; (80013a0 <HAL_MspInit+0x5c>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6193      	str	r3, [r2, #24]
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_MspInit+0x5c>)
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_MspInit+0x5c>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	4a0e      	ldr	r2, [pc, #56]	; (80013a0 <HAL_MspInit+0x5c>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136c:	61d3      	str	r3, [r2, #28]
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_MspInit+0x5c>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <HAL_MspInit+0x60>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_MspInit+0x60>)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010000 	.word	0x40010000

080013a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a28      	ldr	r2, [pc, #160]	; (8001464 <HAL_I2C_MspInit+0xbc>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d149      	bne.n	800145c <HAL_I2C_MspInit+0xb4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c8:	4b27      	ldr	r3, [pc, #156]	; (8001468 <HAL_I2C_MspInit+0xc0>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a26      	ldr	r2, [pc, #152]	; (8001468 <HAL_I2C_MspInit+0xc0>)
 80013ce:	f043 0308 	orr.w	r3, r3, #8
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b24      	ldr	r3, [pc, #144]	; (8001468 <HAL_I2C_MspInit+0xc0>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0308 	and.w	r3, r3, #8
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013e0:	23c0      	movs	r3, #192	; 0xc0
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e4:	2312      	movs	r3, #18
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e8:	2303      	movs	r3, #3
 80013ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	4619      	mov	r1, r3
 80013f2:	481e      	ldr	r0, [pc, #120]	; (800146c <HAL_I2C_MspInit+0xc4>)
 80013f4:	f000 fdee 	bl	8001fd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <HAL_I2C_MspInit+0xc0>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	4a1a      	ldr	r2, [pc, #104]	; (8001468 <HAL_I2C_MspInit+0xc0>)
 80013fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001402:	61d3      	str	r3, [r2, #28]
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <HAL_I2C_MspInit+0xc0>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001410:	4b17      	ldr	r3, [pc, #92]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001412:	4a18      	ldr	r2, [pc, #96]	; (8001474 <HAL_I2C_MspInit+0xcc>)
 8001414:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001416:	4b16      	ldr	r3, [pc, #88]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001418:	2210      	movs	r2, #16
 800141a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800141c:	4b14      	ldr	r3, [pc, #80]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001422:	4b13      	ldr	r3, [pc, #76]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001424:	2280      	movs	r2, #128	; 0x80
 8001426:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001430:	2200      	movs	r2, #0
 8001432:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001436:	2200      	movs	r2, #0
 8001438:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800143a:	4b0d      	ldr	r3, [pc, #52]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 800143c:	2200      	movs	r2, #0
 800143e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001440:	480b      	ldr	r0, [pc, #44]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001442:	f000 fc0b 	bl	8001c5c <HAL_DMA_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 800144c:	f7ff fd34 	bl	8000eb8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a07      	ldr	r2, [pc, #28]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001454:	635a      	str	r2, [r3, #52]	; 0x34
 8001456:	4a06      	ldr	r2, [pc, #24]	; (8001470 <HAL_I2C_MspInit+0xc8>)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800145c:	bf00      	nop
 800145e:	3720      	adds	r7, #32
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40005400 	.word	0x40005400
 8001468:	40021000 	.word	0x40021000
 800146c:	40010c00 	.word	0x40010c00
 8001470:	20000534 	.word	0x20000534
 8001474:	4002006c 	.word	0x4002006c

08001478 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <HAL_I2C_MspDeInit+0x40>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d112      	bne.n	80014b0 <HAL_I2C_MspDeInit+0x38>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <HAL_I2C_MspDeInit+0x44>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	4a0b      	ldr	r2, [pc, #44]	; (80014bc <HAL_I2C_MspDeInit+0x44>)
 8001490:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001494:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001496:	2140      	movs	r1, #64	; 0x40
 8001498:	4809      	ldr	r0, [pc, #36]	; (80014c0 <HAL_I2C_MspDeInit+0x48>)
 800149a:	f000 fef5 	bl	8002288 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800149e:	2180      	movs	r1, #128	; 0x80
 80014a0:	4807      	ldr	r0, [pc, #28]	; (80014c0 <HAL_I2C_MspDeInit+0x48>)
 80014a2:	f000 fef1 	bl	8002288 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 fc30 	bl	8001d10 <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40005400 	.word	0x40005400
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40010c00 	.word	0x40010c00

080014c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a2f      	ldr	r2, [pc, #188]	; (8001590 <HAL_TIM_Base_MspInit+0xcc>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d12c      	bne.n	8001530 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014d6:	4b2f      	ldr	r3, [pc, #188]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4a2e      	ldr	r2, [pc, #184]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 80014dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014e0:	6193      	str	r3, [r2, #24]
 80014e2:	4b2c      	ldr	r3, [pc, #176]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2100      	movs	r1, #0
 80014f2:	2018      	movs	r0, #24
 80014f4:	f000 fb7b 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80014f8:	2018      	movs	r0, #24
 80014fa:	f000 fb94 	bl	8001c26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	2100      	movs	r1, #0
 8001502:	2019      	movs	r0, #25
 8001504:	f000 fb73 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001508:	2019      	movs	r0, #25
 800150a:	f000 fb8c 	bl	8001c26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	201a      	movs	r0, #26
 8001514:	f000 fb6b 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001518:	201a      	movs	r0, #26
 800151a:	f000 fb84 	bl	8001c26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	201b      	movs	r0, #27
 8001524:	f000 fb63 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001528:	201b      	movs	r0, #27
 800152a:	f000 fb7c 	bl	8001c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800152e:	e02a      	b.n	8001586 <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM2)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001538:	d114      	bne.n	8001564 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800153a:	4b16      	ldr	r3, [pc, #88]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	4a15      	ldr	r2, [pc, #84]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	61d3      	str	r3, [r2, #28]
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	201c      	movs	r0, #28
 8001558:	f000 fb49 	bl	8001bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800155c:	201c      	movs	r0, #28
 800155e:	f000 fb62 	bl	8001c26 <HAL_NVIC_EnableIRQ>
}
 8001562:	e010      	b.n	8001586 <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM3)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <HAL_TIM_Base_MspInit+0xd4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d10b      	bne.n	8001586 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	4a08      	ldr	r2, [pc, #32]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 8001574:	f043 0302 	orr.w	r3, r3, #2
 8001578:	61d3      	str	r3, [r2, #28]
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <HAL_TIM_Base_MspInit+0xd0>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
}
 8001586:	bf00      	nop
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40012c00 	.word	0x40012c00
 8001594:	40021000 	.word	0x40021000
 8001598:	40000400 	.word	0x40000400

0800159c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <NMI_Handler+0x4>

080015a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a6:	e7fe      	b.n	80015a6 <HardFault_Handler+0x4>

080015a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ac:	e7fe      	b.n	80015ac <MemManage_Handler+0x4>

080015ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b2:	e7fe      	b.n	80015b2 <BusFault_Handler+0x4>

080015b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	e7fe      	b.n	80015b8 <UsageFault_Handler+0x4>

080015ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ba:	b480      	push	{r7}
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr

080015c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr

080015de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e2:	f000 f9ef 	bl	80019c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80015f0:	2010      	movs	r0, #16
 80015f2:	f000 ff37 	bl	8002464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim3);
 80015f6:	482e      	ldr	r0, [pc, #184]	; (80016b0 <EXTI4_IRQHandler+0xc4>)
 80015f8:	f002 fd7c 	bl	80040f4 <HAL_TIM_Base_Stop_IT>
  htim3.Instance->CNT = 0x00;
 80015fc:	4b2c      	ldr	r3, [pc, #176]	; (80016b0 <EXTI4_IRQHandler+0xc4>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2200      	movs	r2, #0
 8001602:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start_IT(&htim3);
 8001604:	482a      	ldr	r0, [pc, #168]	; (80016b0 <EXTI4_IRQHandler+0xc4>)
 8001606:	f002 fd23 	bl	8004050 <HAL_TIM_Base_Start_IT>


	if(timer_durum == 1)
 800160a:	4b2a      	ldr	r3, [pc, #168]	; (80016b4 <EXTI4_IRQHandler+0xc8>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d14b      	bne.n	80016aa <EXTI4_IRQHandler+0xbe>
	{
		switch (lcd.menu)
 8001612:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001614:	789b      	ldrb	r3, [r3, #2]
 8001616:	2b04      	cmp	r3, #4
 8001618:	d840      	bhi.n	800169c <EXTI4_IRQHandler+0xb0>
 800161a:	a201      	add	r2, pc, #4	; (adr r2, 8001620 <EXTI4_IRQHandler+0x34>)
 800161c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001620:	08001635 	.word	0x08001635
 8001624:	08001669 	.word	0x08001669
 8001628:	08001653 	.word	0x08001653
 800162c:	08001677 	.word	0x08001677
 8001630:	08001695 	.word	0x08001695
		{
		case ANA_SAYFA:
			if(lcd.secili == ANA_SAYFA_MAX_SATIR)
 8001634:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001636:	785b      	ldrb	r3, [r3, #1]
 8001638:	2b06      	cmp	r3, #6
 800163a:	d103      	bne.n	8001644 <EXTI4_IRQHandler+0x58>
			{
				lcd.secili = 1;
 800163c:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 800163e:	2201      	movs	r2, #1
 8001640:	705a      	strb	r2, [r3, #1]
			else
			{
				lcd.secili ++;
			}
//			menu_ac(ANA_SAYFA, lcd.secili);
			break;
 8001642:	e02c      	b.n	800169e <EXTI4_IRQHandler+0xb2>
				lcd.secili ++;
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001646:	785b      	ldrb	r3, [r3, #1]
 8001648:	3301      	adds	r3, #1
 800164a:	b2da      	uxtb	r2, r3
 800164c:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 800164e:	705a      	strb	r2, [r3, #1]
			break;
 8001650:	e025      	b.n	800169e <EXTI4_IRQHandler+0xb2>
		case ADIM:
			lcd.menu = ADIM;
 8001652:	4b19      	ldr	r3, [pc, #100]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001654:	2202      	movs	r2, #2
 8001656:	709a      	strb	r2, [r3, #2]
			lcd.secili = 1;
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 800165a:	2201      	movs	r2, #1
 800165c:	705a      	strb	r2, [r3, #1]
			menu_ac(ADIM, 1);
 800165e:	2101      	movs	r1, #1
 8001660:	2002      	movs	r0, #2
 8001662:	f7fe fe49 	bl	80002f8 <menu_ac>
			break;
 8001666:	e01a      	b.n	800169e <EXTI4_IRQHandler+0xb2>
		case NABIZ:
			lcd.menu = NABIZ;
 8001668:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 800166a:	2201      	movs	r2, #1
 800166c:	709a      	strb	r2, [r3, #2]
			lcd.secili = 1;
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001670:	2201      	movs	r2, #1
 8001672:	705a      	strb	r2, [r3, #1]
//			menu_ac(lcd.menu, lcd.secili);
			break;
 8001674:	e013      	b.n	800169e <EXTI4_IRQHandler+0xb2>
		case TELEFON:
			if(lcd.secili == TELEFON_MAX_SATIR)
 8001676:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001678:	785b      	ldrb	r3, [r3, #1]
 800167a:	2b03      	cmp	r3, #3
 800167c:	d103      	bne.n	8001686 <EXTI4_IRQHandler+0x9a>
			{
				lcd.secili = 1;
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001680:	2201      	movs	r2, #1
 8001682:	705a      	strb	r2, [r3, #1]
			else
			{
				lcd.secili ++;
			}
//			menu_ac(lcd.menu, lcd.secili);
			break;
 8001684:	e00b      	b.n	800169e <EXTI4_IRQHandler+0xb2>
				lcd.secili ++;
 8001686:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001688:	785b      	ldrb	r3, [r3, #1]
 800168a:	3301      	adds	r3, #1
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001690:	705a      	strb	r2, [r3, #1]
			break;
 8001692:	e004      	b.n	800169e <EXTI4_IRQHandler+0xb2>
		case SICAKLIK:
			lcd.secili = 1;
 8001694:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <EXTI4_IRQHandler+0xcc>)
 8001696:	2201      	movs	r2, #1
 8001698:	705a      	strb	r2, [r3, #1]
//			menu_ac(lcd.menu, 1);
			break;
 800169a:	e000      	b.n	800169e <EXTI4_IRQHandler+0xb2>
		default:
			break;
 800169c:	bf00      	nop
		}
		HAL_TIM_Base_Start_IT(&htim1);
 800169e:	4807      	ldr	r0, [pc, #28]	; (80016bc <EXTI4_IRQHandler+0xd0>)
 80016a0:	f002 fcd6 	bl	8004050 <HAL_TIM_Base_Start_IT>
		timer_durum = 0;
 80016a4:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <EXTI4_IRQHandler+0xc8>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
	}
	else
	{
	}
  /* USER CODE END EXTI4_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200005cc 	.word	0x200005cc
 80016b4:	200004ac 	.word	0x200004ac
 80016b8:	200004a8 	.word	0x200004a8
 80016bc:	20000614 	.word	0x20000614

080016c0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80016c4:	4802      	ldr	r0, [pc, #8]	; (80016d0 <DMA1_Channel6_IRQHandler+0x10>)
 80016c6:	f000 fb7f 	bl	8001dc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000534 	.word	0x20000534

080016d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80016d8:	2020      	movs	r0, #32
 80016da:	f000 fec3 	bl	8002464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  HAL_TIM_Base_Stop_IT(&htim3);
 80016de:	4848      	ldr	r0, [pc, #288]	; (8001800 <EXTI9_5_IRQHandler+0x12c>)
 80016e0:	f002 fd08 	bl	80040f4 <HAL_TIM_Base_Stop_IT>
  htim3.Instance->CNT = 0x00;
 80016e4:	4b46      	ldr	r3, [pc, #280]	; (8001800 <EXTI9_5_IRQHandler+0x12c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2200      	movs	r2, #0
 80016ea:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start_IT(&htim3);
 80016ec:	4844      	ldr	r0, [pc, #272]	; (8001800 <EXTI9_5_IRQHandler+0x12c>)
 80016ee:	f002 fcaf 	bl	8004050 <HAL_TIM_Base_Start_IT>

	if(timer_durum == 1)
 80016f2:	4b44      	ldr	r3, [pc, #272]	; (8001804 <EXTI9_5_IRQHandler+0x130>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d17f      	bne.n	80017fa <EXTI9_5_IRQHandler+0x126>
	{
		switch (lcd.menu)
 80016fa:	4b43      	ldr	r3, [pc, #268]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80016fc:	789b      	ldrb	r3, [r3, #2]
 80016fe:	2b05      	cmp	r3, #5
 8001700:	d874      	bhi.n	80017ec <EXTI9_5_IRQHandler+0x118>
 8001702:	a201      	add	r2, pc, #4	; (adr r2, 8001708 <EXTI9_5_IRQHandler+0x34>)
 8001704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001708:	08001721 	.word	0x08001721
 800170c:	080017d1 	.word	0x080017d1
 8001710:	0800178d 	.word	0x0800178d
 8001714:	0800179b 	.word	0x0800179b
 8001718:	080017c3 	.word	0x080017c3
 800171c:	080017df 	.word	0x080017df
		{
		case ANA_SAYFA:
			switch(lcd.secili)
 8001720:	4b39      	ldr	r3, [pc, #228]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001722:	785b      	ldrb	r3, [r3, #1]
 8001724:	3b01      	subs	r3, #1
 8001726:	2b04      	cmp	r3, #4
 8001728:	d82e      	bhi.n	8001788 <EXTI9_5_IRQHandler+0xb4>
 800172a:	a201      	add	r2, pc, #4	; (adr r2, 8001730 <EXTI9_5_IRQHandler+0x5c>)
 800172c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001730:	08001745 	.word	0x08001745
 8001734:	08001753 	.word	0x08001753
 8001738:	08001761 	.word	0x08001761
 800173c:	0800176f 	.word	0x0800176f
 8001740:	0800177d 	.word	0x0800177d
			{
			case 1:				//nabiz
				lcd.menu = NABIZ;
 8001744:	4b30      	ldr	r3, [pc, #192]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001746:	2201      	movs	r2, #1
 8001748:	709a      	strb	r2, [r3, #2]
				lcd.secili = 1;
 800174a:	4b2f      	ldr	r3, [pc, #188]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 800174c:	2201      	movs	r2, #1
 800174e:	705a      	strb	r2, [r3, #1]
//				menu_ac(lcd.menu, lcd.secili);
				break;
 8001750:	e01b      	b.n	800178a <EXTI9_5_IRQHandler+0xb6>
			case 2:				//adim
				lcd.menu = ADIM;
 8001752:	4b2d      	ldr	r3, [pc, #180]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001754:	2202      	movs	r2, #2
 8001756:	709a      	strb	r2, [r3, #2]
				lcd.secili = 1;
 8001758:	4b2b      	ldr	r3, [pc, #172]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 800175a:	2201      	movs	r2, #1
 800175c:	705a      	strb	r2, [r3, #1]
//				menu_ac(lcd.menu, lcd.secili);
				break;
 800175e:	e014      	b.n	800178a <EXTI9_5_IRQHandler+0xb6>
			case 3:				//tel
				lcd.menu = TELEFON;
 8001760:	4b29      	ldr	r3, [pc, #164]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001762:	2203      	movs	r2, #3
 8001764:	709a      	strb	r2, [r3, #2]
				lcd.secili = 1;
 8001766:	4b28      	ldr	r3, [pc, #160]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001768:	2201      	movs	r2, #1
 800176a:	705a      	strb	r2, [r3, #1]
//				menu_ac(lcd.menu, lcd.secili);
				break;
 800176c:	e00d      	b.n	800178a <EXTI9_5_IRQHandler+0xb6>
			case 4:			//sicaklik
				lcd.menu = SICAKLIK;
 800176e:	4b26      	ldr	r3, [pc, #152]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001770:	2204      	movs	r2, #4
 8001772:	709a      	strb	r2, [r3, #2]
				lcd.secili = 1;
 8001774:	4b24      	ldr	r3, [pc, #144]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001776:	2201      	movs	r2, #1
 8001778:	705a      	strb	r2, [r3, #1]
//				menu_ac(lcd.menu, lcd.secili);
				break;
 800177a:	e006      	b.n	800178a <EXTI9_5_IRQHandler+0xb6>
			case 5:
				lcd.menu = SAAT;
 800177c:	4b22      	ldr	r3, [pc, #136]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 800177e:	2205      	movs	r2, #5
 8001780:	709a      	strb	r2, [r3, #2]
				lcd.secili = 1;
 8001782:	4b21      	ldr	r3, [pc, #132]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001784:	2201      	movs	r2, #1
 8001786:	705a      	strb	r2, [r3, #1]
//				menu_ac(lcd.menu, lcd.secili);
			default:
				break;
 8001788:	bf00      	nop
			}
			break;
 800178a:	e030      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
		case ADIM:
			lcd.menu = ANA_SAYFA;
 800178c:	4b1e      	ldr	r3, [pc, #120]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 800178e:	2200      	movs	r2, #0
 8001790:	709a      	strb	r2, [r3, #2]
			lcd.secili = 1;
 8001792:	4b1d      	ldr	r3, [pc, #116]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 8001794:	2201      	movs	r2, #1
 8001796:	705a      	strb	r2, [r3, #1]
//			menu_ac(lcd.menu, lcd.secili);
			break;
 8001798:	e029      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
		case TELEFON:
			switch(lcd.secili)
 800179a:	4b1b      	ldr	r3, [pc, #108]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 800179c:	785b      	ldrb	r3, [r3, #1]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d00b      	beq.n	80017ba <EXTI9_5_IRQHandler+0xe6>
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d002      	beq.n	80017ac <EXTI9_5_IRQHandler+0xd8>
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d009      	beq.n	80017be <EXTI9_5_IRQHandler+0xea>
				lcd.menu = ANA_SAYFA;
				lcd.secili = 1;
//				menu_ac(lcd.menu, lcd.secili);
				break;
			default:
				break;
 80017aa:	e009      	b.n	80017c0 <EXTI9_5_IRQHandler+0xec>
				lcd.menu = ANA_SAYFA;
 80017ac:	4b16      	ldr	r3, [pc, #88]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	709a      	strb	r2, [r3, #2]
				lcd.secili = 1;
 80017b2:	4b15      	ldr	r3, [pc, #84]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	705a      	strb	r2, [r3, #1]
				break;
 80017b8:	e002      	b.n	80017c0 <EXTI9_5_IRQHandler+0xec>
				break;
 80017ba:	bf00      	nop
 80017bc:	e017      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
				break;
 80017be:	bf00      	nop
			}
			break;
 80017c0:	e015      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
		case SICAKLIK:
			lcd.menu = ANA_SAYFA;
 80017c2:	4b11      	ldr	r3, [pc, #68]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	709a      	strb	r2, [r3, #2]
			lcd.secili = 1;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	705a      	strb	r2, [r3, #1]
//			menu_ac(lcd.menu, lcd.secili);
			break;
 80017ce:	e00e      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
		case NABIZ:
			lcd.menu = ANA_SAYFA;
 80017d0:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	709a      	strb	r2, [r3, #2]
			lcd.secili = 1;
 80017d6:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017d8:	2201      	movs	r2, #1
 80017da:	705a      	strb	r2, [r3, #1]
//			menu_ac(lcd.menu, lcd.secili);
			break;
 80017dc:	e007      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
		case SAAT:
			lcd.menu = ANA_SAYFA;
 80017de:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	709a      	strb	r2, [r3, #2]
			lcd.secili = 1;
 80017e4:	4b08      	ldr	r3, [pc, #32]	; (8001808 <EXTI9_5_IRQHandler+0x134>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	705a      	strb	r2, [r3, #1]
//			menu_ac(lcd.menu, lcd.secili);
			break;
 80017ea:	e000      	b.n	80017ee <EXTI9_5_IRQHandler+0x11a>
		default:
			break;
 80017ec:	bf00      	nop
		}
		HAL_TIM_Base_Start_IT(&htim1);
 80017ee:	4807      	ldr	r0, [pc, #28]	; (800180c <EXTI9_5_IRQHandler+0x138>)
 80017f0:	f002 fc2e 	bl	8004050 <HAL_TIM_Base_Start_IT>
		timer_durum = 0;
 80017f4:	4b03      	ldr	r3, [pc, #12]	; (8001804 <EXTI9_5_IRQHandler+0x130>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
	}
	else
	{
	}
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	200005cc 	.word	0x200005cc
 8001804:	200004ac 	.word	0x200004ac
 8001808:	200004a8 	.word	0x200004a8
 800180c:	20000614 	.word	0x20000614

08001810 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001814:	4802      	ldr	r0, [pc, #8]	; (8001820 <TIM1_BRK_IRQHandler+0x10>)
 8001816:	f002 fc9b 	bl	8004150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000614 	.word	0x20000614

08001824 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001828:	4802      	ldr	r0, [pc, #8]	; (8001834 <TIM1_UP_IRQHandler+0x10>)
 800182a:	f002 fc91 	bl	8004150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000614 	.word	0x20000614

08001838 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800183c:	4802      	ldr	r0, [pc, #8]	; (8001848 <TIM1_TRG_COM_IRQHandler+0x10>)
 800183e:	f002 fc87 	bl	8004150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000614 	.word	0x20000614

0800184c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001850:	4802      	ldr	r0, [pc, #8]	; (800185c <TIM1_CC_IRQHandler+0x10>)
 8001852:	f002 fc7d 	bl	8004150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000614 	.word	0x20000614

08001860 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001864:	4802      	ldr	r0, [pc, #8]	; (8001870 <TIM2_IRQHandler+0x10>)
 8001866:	f002 fc73 	bl	8004150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	2000065c 	.word	0x2000065c

08001874 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800187c:	4a14      	ldr	r2, [pc, #80]	; (80018d0 <_sbrk+0x5c>)
 800187e:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <_sbrk+0x60>)
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001888:	4b13      	ldr	r3, [pc, #76]	; (80018d8 <_sbrk+0x64>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d102      	bne.n	8001896 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001890:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <_sbrk+0x64>)
 8001892:	4a12      	ldr	r2, [pc, #72]	; (80018dc <_sbrk+0x68>)
 8001894:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001896:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <_sbrk+0x64>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d207      	bcs.n	80018b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a4:	f002 ffa0 	bl	80047e8 <__errno>
 80018a8:	4602      	mov	r2, r0
 80018aa:	230c      	movs	r3, #12
 80018ac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	e009      	b.n	80018c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <_sbrk+0x64>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	4a05      	ldr	r2, [pc, #20]	; (80018d8 <_sbrk+0x64>)
 80018c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018c6:	68fb      	ldr	r3, [r7, #12]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20005000 	.word	0x20005000
 80018d4:	00000400 	.word	0x00000400
 80018d8:	2000049c 	.word	0x2000049c
 80018dc:	200006b0 	.word	0x200006b0

080018e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80018ec:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80018ee:	e003      	b.n	80018f8 <LoopCopyDataInit>

080018f0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80018f0:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80018f2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80018f4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80018f6:	3104      	adds	r1, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80018f8:	480a      	ldr	r0, [pc, #40]	; (8001924 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80018fa:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80018fc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80018fe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001900:	d3f6      	bcc.n	80018f0 <CopyDataInit>
  ldr r2, =_sbss
 8001902:	4a0a      	ldr	r2, [pc, #40]	; (800192c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001904:	e002      	b.n	800190c <LoopFillZerobss>

08001906 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001906:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001908:	f842 3b04 	str.w	r3, [r2], #4

0800190c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800190e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001910:	d3f9      	bcc.n	8001906 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001912:	f7ff ffe5 	bl	80018e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001916:	f002 ff6d 	bl	80047f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800191a:	f7fe ff75 	bl	8000808 <main>
  bx lr
 800191e:	4770      	bx	lr
  ldr r3, =_sidata
 8001920:	08005f50 	.word	0x08005f50
  ldr r0, =_sdata
 8001924:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001928:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 800192c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8001930:	200006ac 	.word	0x200006ac

08001934 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001934:	e7fe      	b.n	8001934 <ADC1_2_IRQHandler>
	...

08001938 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <HAL_Init+0x28>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a07      	ldr	r2, [pc, #28]	; (8001960 <HAL_Init+0x28>)
 8001942:	f043 0310 	orr.w	r3, r3, #16
 8001946:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001948:	2003      	movs	r0, #3
 800194a:	f000 f945 	bl	8001bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194e:	2000      	movs	r0, #0
 8001950:	f000 f808 	bl	8001964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001954:	f7ff fcf6 	bl	8001344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40022000 	.word	0x40022000

08001964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_InitTick+0x54>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4b12      	ldr	r3, [pc, #72]	; (80019bc <HAL_InitTick+0x58>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4619      	mov	r1, r3
 8001976:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800197a:	fbb3 f3f1 	udiv	r3, r3, r1
 800197e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001982:	4618      	mov	r0, r3
 8001984:	f000 f95d 	bl	8001c42 <HAL_SYSTICK_Config>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e00e      	b.n	80019b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b0f      	cmp	r3, #15
 8001996:	d80a      	bhi.n	80019ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001998:	2200      	movs	r2, #0
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	f04f 30ff 	mov.w	r0, #4294967295
 80019a0:	f000 f925 	bl	8001bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a4:	4a06      	ldr	r2, [pc, #24]	; (80019c0 <HAL_InitTick+0x5c>)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e000      	b.n	80019b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000008 	.word	0x20000008
 80019bc:	20000010 	.word	0x20000010
 80019c0:	2000000c 	.word	0x2000000c

080019c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_IncTick+0x1c>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b05      	ldr	r3, [pc, #20]	; (80019e4 <HAL_IncTick+0x20>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4413      	add	r3, r2
 80019d4:	4a03      	ldr	r2, [pc, #12]	; (80019e4 <HAL_IncTick+0x20>)
 80019d6:	6013      	str	r3, [r2, #0]
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr
 80019e0:	20000010 	.word	0x20000010
 80019e4:	200006a4 	.word	0x200006a4

080019e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return uwTick;
 80019ec:	4b02      	ldr	r3, [pc, #8]	; (80019f8 <HAL_GetTick+0x10>)
 80019ee:	681b      	ldr	r3, [r3, #0]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr
 80019f8:	200006a4 	.word	0x200006a4

080019fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a04:	f7ff fff0 	bl	80019e8 <HAL_GetTick>
 8001a08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a14:	d005      	beq.n	8001a22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_Delay+0x40>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4413      	add	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a22:	bf00      	nop
 8001a24:	f7ff ffe0 	bl	80019e8 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d8f7      	bhi.n	8001a24 <HAL_Delay+0x28>
  {
  }
}
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000010 	.word	0x20000010

08001a40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a50:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <__NVIC_SetPriorityGrouping+0x44>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a72:	4a04      	ldr	r2, [pc, #16]	; (8001a84 <__NVIC_SetPriorityGrouping+0x44>)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	60d3      	str	r3, [r2, #12]
}
 8001a78:	bf00      	nop
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc80      	pop	{r7}
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a8c:	4b04      	ldr	r3, [pc, #16]	; (8001aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	0a1b      	lsrs	r3, r3, #8
 8001a92:	f003 0307 	and.w	r3, r3, #7
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	db0b      	blt.n	8001ace <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	f003 021f 	and.w	r2, r3, #31
 8001abc:	4906      	ldr	r1, [pc, #24]	; (8001ad8 <__NVIC_EnableIRQ+0x34>)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	095b      	lsrs	r3, r3, #5
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr
 8001ad8:	e000e100 	.word	0xe000e100

08001adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	6039      	str	r1, [r7, #0]
 8001ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	db0a      	blt.n	8001b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	490c      	ldr	r1, [pc, #48]	; (8001b28 <__NVIC_SetPriority+0x4c>)
 8001af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afa:	0112      	lsls	r2, r2, #4
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	440b      	add	r3, r1
 8001b00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b04:	e00a      	b.n	8001b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4908      	ldr	r1, [pc, #32]	; (8001b2c <__NVIC_SetPriority+0x50>)
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	3b04      	subs	r3, #4
 8001b14:	0112      	lsls	r2, r2, #4
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	440b      	add	r3, r1
 8001b1a:	761a      	strb	r2, [r3, #24]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	e000e100 	.word	0xe000e100
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b089      	sub	sp, #36	; 0x24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f1c3 0307 	rsb	r3, r3, #7
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	bf28      	it	cs
 8001b4e:	2304      	movcs	r3, #4
 8001b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3304      	adds	r3, #4
 8001b56:	2b06      	cmp	r3, #6
 8001b58:	d902      	bls.n	8001b60 <NVIC_EncodePriority+0x30>
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3b03      	subs	r3, #3
 8001b5e:	e000      	b.n	8001b62 <NVIC_EncodePriority+0x32>
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b64:	f04f 32ff 	mov.w	r2, #4294967295
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	401a      	ands	r2, r3
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b78:	f04f 31ff 	mov.w	r1, #4294967295
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b82:	43d9      	mvns	r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b88:	4313      	orrs	r3, r2
         );
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3724      	adds	r7, #36	; 0x24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ba4:	d301      	bcc.n	8001baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00f      	b.n	8001bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001baa:	4a0a      	ldr	r2, [pc, #40]	; (8001bd4 <SysTick_Config+0x40>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb8:	f7ff ff90 	bl	8001adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <SysTick_Config+0x40>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <SysTick_Config+0x40>)
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	e000e010 	.word	0xe000e010

08001bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ff2d 	bl	8001a40 <__NVIC_SetPriorityGrouping>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c00:	f7ff ff42 	bl	8001a88 <__NVIC_GetPriorityGrouping>
 8001c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	f7ff ff90 	bl	8001b30 <NVIC_EncodePriority>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff5f 	bl	8001adc <__NVIC_SetPriority>
}
 8001c1e:	bf00      	nop
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff ff35 	bl	8001aa4 <__NVIC_EnableIRQ>
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b082      	sub	sp, #8
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7ff ffa2 	bl	8001b94 <SysTick_Config>
 8001c50:	4603      	mov	r3, r0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e043      	b.n	8001cfa <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_DMA_Init+0xa8>)
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a22      	ldr	r2, [pc, #136]	; (8001d08 <HAL_DMA_Init+0xac>)
 8001c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c82:	091b      	lsrs	r3, r3, #4
 8001c84:	009a      	lsls	r2, r3, #2
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a1f      	ldr	r2, [pc, #124]	; (8001d0c <HAL_DMA_Init+0xb0>)
 8001c8e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2202      	movs	r2, #2
 8001c94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ca6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001caa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ccc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr
 8001d04:	bffdfff8 	.word	0xbffdfff8
 8001d08:	cccccccd 	.word	0xcccccccd
 8001d0c:	40020000 	.word	0x40020000

08001d10 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e046      	b.n	8001db0 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 0201 	bic.w	r2, r2, #1
 8001d30:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	461a      	mov	r2, r3
 8001d58:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <HAL_DMA_DeInit+0xac>)
 8001d5a:	4413      	add	r3, r2
 8001d5c:	4a18      	ldr	r2, [pc, #96]	; (8001dc0 <HAL_DMA_DeInit+0xb0>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	091b      	lsrs	r3, r3, #4
 8001d64:	009a      	lsls	r2, r3, #2
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a15      	ldr	r2, [pc, #84]	; (8001dc4 <HAL_DMA_DeInit+0xb4>)
 8001d6e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d78:	2101      	movs	r1, #1
 8001d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7e:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	bffdfff8 	.word	0xbffdfff8
 8001dc0:	cccccccd 	.word	0xcccccccd
 8001dc4:	40020000 	.word	0x40020000

08001dc8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	2204      	movs	r2, #4
 8001de6:	409a      	lsls	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	4013      	ands	r3, r2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d04f      	beq.n	8001e90 <HAL_DMA_IRQHandler+0xc8>
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	f003 0304 	and.w	r3, r3, #4
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d04a      	beq.n	8001e90 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0320 	and.w	r3, r3, #32
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d107      	bne.n	8001e18 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 0204 	bic.w	r2, r2, #4
 8001e16:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a66      	ldr	r2, [pc, #408]	; (8001fb8 <HAL_DMA_IRQHandler+0x1f0>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d029      	beq.n	8001e76 <HAL_DMA_IRQHandler+0xae>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a65      	ldr	r2, [pc, #404]	; (8001fbc <HAL_DMA_IRQHandler+0x1f4>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d022      	beq.n	8001e72 <HAL_DMA_IRQHandler+0xaa>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a63      	ldr	r2, [pc, #396]	; (8001fc0 <HAL_DMA_IRQHandler+0x1f8>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d01a      	beq.n	8001e6c <HAL_DMA_IRQHandler+0xa4>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a62      	ldr	r2, [pc, #392]	; (8001fc4 <HAL_DMA_IRQHandler+0x1fc>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d012      	beq.n	8001e66 <HAL_DMA_IRQHandler+0x9e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a60      	ldr	r2, [pc, #384]	; (8001fc8 <HAL_DMA_IRQHandler+0x200>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d00a      	beq.n	8001e60 <HAL_DMA_IRQHandler+0x98>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a5f      	ldr	r2, [pc, #380]	; (8001fcc <HAL_DMA_IRQHandler+0x204>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d102      	bne.n	8001e5a <HAL_DMA_IRQHandler+0x92>
 8001e54:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e58:	e00e      	b.n	8001e78 <HAL_DMA_IRQHandler+0xb0>
 8001e5a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e5e:	e00b      	b.n	8001e78 <HAL_DMA_IRQHandler+0xb0>
 8001e60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001e64:	e008      	b.n	8001e78 <HAL_DMA_IRQHandler+0xb0>
 8001e66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e6a:	e005      	b.n	8001e78 <HAL_DMA_IRQHandler+0xb0>
 8001e6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e70:	e002      	b.n	8001e78 <HAL_DMA_IRQHandler+0xb0>
 8001e72:	2340      	movs	r3, #64	; 0x40
 8001e74:	e000      	b.n	8001e78 <HAL_DMA_IRQHandler+0xb0>
 8001e76:	2304      	movs	r3, #4
 8001e78:	4a55      	ldr	r2, [pc, #340]	; (8001fd0 <HAL_DMA_IRQHandler+0x208>)
 8001e7a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 8094 	beq.w	8001fae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001e8e:	e08e      	b.n	8001fae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	2202      	movs	r2, #2
 8001e96:	409a      	lsls	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d056      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x186>
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d051      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0320 	and.w	r3, r3, #32
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10b      	bne.n	8001ed0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 020a 	bic.w	r2, r2, #10
 8001ec6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a38      	ldr	r2, [pc, #224]	; (8001fb8 <HAL_DMA_IRQHandler+0x1f0>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d029      	beq.n	8001f2e <HAL_DMA_IRQHandler+0x166>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a37      	ldr	r2, [pc, #220]	; (8001fbc <HAL_DMA_IRQHandler+0x1f4>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d022      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x162>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a35      	ldr	r2, [pc, #212]	; (8001fc0 <HAL_DMA_IRQHandler+0x1f8>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d01a      	beq.n	8001f24 <HAL_DMA_IRQHandler+0x15c>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a34      	ldr	r2, [pc, #208]	; (8001fc4 <HAL_DMA_IRQHandler+0x1fc>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d012      	beq.n	8001f1e <HAL_DMA_IRQHandler+0x156>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a32      	ldr	r2, [pc, #200]	; (8001fc8 <HAL_DMA_IRQHandler+0x200>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d00a      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x150>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a31      	ldr	r2, [pc, #196]	; (8001fcc <HAL_DMA_IRQHandler+0x204>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d102      	bne.n	8001f12 <HAL_DMA_IRQHandler+0x14a>
 8001f0c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001f10:	e00e      	b.n	8001f30 <HAL_DMA_IRQHandler+0x168>
 8001f12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f16:	e00b      	b.n	8001f30 <HAL_DMA_IRQHandler+0x168>
 8001f18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f1c:	e008      	b.n	8001f30 <HAL_DMA_IRQHandler+0x168>
 8001f1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f22:	e005      	b.n	8001f30 <HAL_DMA_IRQHandler+0x168>
 8001f24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f28:	e002      	b.n	8001f30 <HAL_DMA_IRQHandler+0x168>
 8001f2a:	2320      	movs	r3, #32
 8001f2c:	e000      	b.n	8001f30 <HAL_DMA_IRQHandler+0x168>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	4a27      	ldr	r2, [pc, #156]	; (8001fd0 <HAL_DMA_IRQHandler+0x208>)
 8001f32:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d034      	beq.n	8001fae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f4c:	e02f      	b.n	8001fae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	2208      	movs	r2, #8
 8001f54:	409a      	lsls	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d028      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x1e8>
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	f003 0308 	and.w	r3, r3, #8
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d023      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f022 020e 	bic.w	r2, r2, #14
 8001f76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f80:	2101      	movs	r1, #1
 8001f82:	fa01 f202 	lsl.w	r2, r1, r2
 8001f86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2201      	movs	r2, #1
 8001f92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d004      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	4798      	blx	r3
    }
  }
  return;
 8001fae:	bf00      	nop
 8001fb0:	bf00      	nop
}
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40020008 	.word	0x40020008
 8001fbc:	4002001c 	.word	0x4002001c
 8001fc0:	40020030 	.word	0x40020030
 8001fc4:	40020044 	.word	0x40020044
 8001fc8:	40020058 	.word	0x40020058
 8001fcc:	4002006c 	.word	0x4002006c
 8001fd0:	40020000 	.word	0x40020000

08001fd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b08b      	sub	sp, #44	; 0x2c
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe6:	e127      	b.n	8002238 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fe8:	2201      	movs	r2, #1
 8001fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	69fa      	ldr	r2, [r7, #28]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	429a      	cmp	r2, r3
 8002002:	f040 8116 	bne.w	8002232 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b12      	cmp	r3, #18
 800200c:	d034      	beq.n	8002078 <HAL_GPIO_Init+0xa4>
 800200e:	2b12      	cmp	r3, #18
 8002010:	d80d      	bhi.n	800202e <HAL_GPIO_Init+0x5a>
 8002012:	2b02      	cmp	r3, #2
 8002014:	d02b      	beq.n	800206e <HAL_GPIO_Init+0x9a>
 8002016:	2b02      	cmp	r3, #2
 8002018:	d804      	bhi.n	8002024 <HAL_GPIO_Init+0x50>
 800201a:	2b00      	cmp	r3, #0
 800201c:	d031      	beq.n	8002082 <HAL_GPIO_Init+0xae>
 800201e:	2b01      	cmp	r3, #1
 8002020:	d01c      	beq.n	800205c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002022:	e048      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002024:	2b03      	cmp	r3, #3
 8002026:	d043      	beq.n	80020b0 <HAL_GPIO_Init+0xdc>
 8002028:	2b11      	cmp	r3, #17
 800202a:	d01b      	beq.n	8002064 <HAL_GPIO_Init+0x90>
          break;
 800202c:	e043      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800202e:	4a89      	ldr	r2, [pc, #548]	; (8002254 <HAL_GPIO_Init+0x280>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d026      	beq.n	8002082 <HAL_GPIO_Init+0xae>
 8002034:	4a87      	ldr	r2, [pc, #540]	; (8002254 <HAL_GPIO_Init+0x280>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d806      	bhi.n	8002048 <HAL_GPIO_Init+0x74>
 800203a:	4a87      	ldr	r2, [pc, #540]	; (8002258 <HAL_GPIO_Init+0x284>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d020      	beq.n	8002082 <HAL_GPIO_Init+0xae>
 8002040:	4a86      	ldr	r2, [pc, #536]	; (800225c <HAL_GPIO_Init+0x288>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d01d      	beq.n	8002082 <HAL_GPIO_Init+0xae>
          break;
 8002046:	e036      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002048:	4a85      	ldr	r2, [pc, #532]	; (8002260 <HAL_GPIO_Init+0x28c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d019      	beq.n	8002082 <HAL_GPIO_Init+0xae>
 800204e:	4a85      	ldr	r2, [pc, #532]	; (8002264 <HAL_GPIO_Init+0x290>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d016      	beq.n	8002082 <HAL_GPIO_Init+0xae>
 8002054:	4a84      	ldr	r2, [pc, #528]	; (8002268 <HAL_GPIO_Init+0x294>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d013      	beq.n	8002082 <HAL_GPIO_Init+0xae>
          break;
 800205a:	e02c      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	623b      	str	r3, [r7, #32]
          break;
 8002062:	e028      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	3304      	adds	r3, #4
 800206a:	623b      	str	r3, [r7, #32]
          break;
 800206c:	e023      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	3308      	adds	r3, #8
 8002074:	623b      	str	r3, [r7, #32]
          break;
 8002076:	e01e      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	330c      	adds	r3, #12
 800207e:	623b      	str	r3, [r7, #32]
          break;
 8002080:	e019      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d102      	bne.n	8002090 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800208a:	2304      	movs	r3, #4
 800208c:	623b      	str	r3, [r7, #32]
          break;
 800208e:	e012      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d105      	bne.n	80020a4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002098:	2308      	movs	r3, #8
 800209a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	611a      	str	r2, [r3, #16]
          break;
 80020a2:	e008      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020a4:	2308      	movs	r3, #8
 80020a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	69fa      	ldr	r2, [r7, #28]
 80020ac:	615a      	str	r2, [r3, #20]
          break;
 80020ae:	e002      	b.n	80020b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020b0:	2300      	movs	r3, #0
 80020b2:	623b      	str	r3, [r7, #32]
          break;
 80020b4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	2bff      	cmp	r3, #255	; 0xff
 80020ba:	d801      	bhi.n	80020c0 <HAL_GPIO_Init+0xec>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	e001      	b.n	80020c4 <HAL_GPIO_Init+0xf0>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3304      	adds	r3, #4
 80020c4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	2bff      	cmp	r3, #255	; 0xff
 80020ca:	d802      	bhi.n	80020d2 <HAL_GPIO_Init+0xfe>
 80020cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	e002      	b.n	80020d8 <HAL_GPIO_Init+0x104>
 80020d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d4:	3b08      	subs	r3, #8
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	210f      	movs	r1, #15
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	fa01 f303 	lsl.w	r3, r1, r3
 80020e6:	43db      	mvns	r3, r3
 80020e8:	401a      	ands	r2, r3
 80020ea:	6a39      	ldr	r1, [r7, #32]
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	fa01 f303 	lsl.w	r3, r1, r3
 80020f2:	431a      	orrs	r2, r3
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002100:	2b00      	cmp	r3, #0
 8002102:	f000 8096 	beq.w	8002232 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002106:	4b59      	ldr	r3, [pc, #356]	; (800226c <HAL_GPIO_Init+0x298>)
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	4a58      	ldr	r2, [pc, #352]	; (800226c <HAL_GPIO_Init+0x298>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6193      	str	r3, [r2, #24]
 8002112:	4b56      	ldr	r3, [pc, #344]	; (800226c <HAL_GPIO_Init+0x298>)
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800211e:	4a54      	ldr	r2, [pc, #336]	; (8002270 <HAL_GPIO_Init+0x29c>)
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	3302      	adds	r3, #2
 8002126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800212a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800212c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	220f      	movs	r2, #15
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43db      	mvns	r3, r3
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	4013      	ands	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a4b      	ldr	r2, [pc, #300]	; (8002274 <HAL_GPIO_Init+0x2a0>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d013      	beq.n	8002172 <HAL_GPIO_Init+0x19e>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a4a      	ldr	r2, [pc, #296]	; (8002278 <HAL_GPIO_Init+0x2a4>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d00d      	beq.n	800216e <HAL_GPIO_Init+0x19a>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a49      	ldr	r2, [pc, #292]	; (800227c <HAL_GPIO_Init+0x2a8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d007      	beq.n	800216a <HAL_GPIO_Init+0x196>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a48      	ldr	r2, [pc, #288]	; (8002280 <HAL_GPIO_Init+0x2ac>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d101      	bne.n	8002166 <HAL_GPIO_Init+0x192>
 8002162:	2303      	movs	r3, #3
 8002164:	e006      	b.n	8002174 <HAL_GPIO_Init+0x1a0>
 8002166:	2304      	movs	r3, #4
 8002168:	e004      	b.n	8002174 <HAL_GPIO_Init+0x1a0>
 800216a:	2302      	movs	r3, #2
 800216c:	e002      	b.n	8002174 <HAL_GPIO_Init+0x1a0>
 800216e:	2301      	movs	r3, #1
 8002170:	e000      	b.n	8002174 <HAL_GPIO_Init+0x1a0>
 8002172:	2300      	movs	r3, #0
 8002174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002176:	f002 0203 	and.w	r2, r2, #3
 800217a:	0092      	lsls	r2, r2, #2
 800217c:	4093      	lsls	r3, r2
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	4313      	orrs	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002184:	493a      	ldr	r1, [pc, #232]	; (8002270 <HAL_GPIO_Init+0x29c>)
 8002186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002188:	089b      	lsrs	r3, r3, #2
 800218a:	3302      	adds	r3, #2
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d006      	beq.n	80021ac <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800219e:	4b39      	ldr	r3, [pc, #228]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	4938      	ldr	r1, [pc, #224]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]
 80021aa:	e006      	b.n	80021ba <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021ac:	4b35      	ldr	r3, [pc, #212]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	4933      	ldr	r1, [pc, #204]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021c6:	4b2f      	ldr	r3, [pc, #188]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	492e      	ldr	r1, [pc, #184]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	604b      	str	r3, [r1, #4]
 80021d2:	e006      	b.n	80021e2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021d4:	4b2b      	ldr	r3, [pc, #172]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	43db      	mvns	r3, r3
 80021dc:	4929      	ldr	r1, [pc, #164]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021de:	4013      	ands	r3, r2
 80021e0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021ee:	4b25      	ldr	r3, [pc, #148]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	4924      	ldr	r1, [pc, #144]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	608b      	str	r3, [r1, #8]
 80021fa:	e006      	b.n	800220a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021fc:	4b21      	ldr	r3, [pc, #132]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	43db      	mvns	r3, r3
 8002204:	491f      	ldr	r1, [pc, #124]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 8002206:	4013      	ands	r3, r2
 8002208:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d006      	beq.n	8002224 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002216:	4b1b      	ldr	r3, [pc, #108]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	491a      	ldr	r1, [pc, #104]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	4313      	orrs	r3, r2
 8002220:	60cb      	str	r3, [r1, #12]
 8002222:	e006      	b.n	8002232 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002224:	4b17      	ldr	r3, [pc, #92]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	43db      	mvns	r3, r3
 800222c:	4915      	ldr	r1, [pc, #84]	; (8002284 <HAL_GPIO_Init+0x2b0>)
 800222e:	4013      	ands	r3, r2
 8002230:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002234:	3301      	adds	r3, #1
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	fa22 f303 	lsr.w	r3, r2, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	f47f aed0 	bne.w	8001fe8 <HAL_GPIO_Init+0x14>
  }
}
 8002248:	bf00      	nop
 800224a:	372c      	adds	r7, #44	; 0x2c
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	10210000 	.word	0x10210000
 8002258:	10110000 	.word	0x10110000
 800225c:	10120000 	.word	0x10120000
 8002260:	10310000 	.word	0x10310000
 8002264:	10320000 	.word	0x10320000
 8002268:	10220000 	.word	0x10220000
 800226c:	40021000 	.word	0x40021000
 8002270:	40010000 	.word	0x40010000
 8002274:	40010800 	.word	0x40010800
 8002278:	40010c00 	.word	0x40010c00
 800227c:	40011000 	.word	0x40011000
 8002280:	40011400 	.word	0x40011400
 8002284:	40010400 	.word	0x40010400

08002288 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002288:	b480      	push	{r7}
 800228a:	b089      	sub	sp, #36	; 0x24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002292:	2300      	movs	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002296:	e09a      	b.n	80023ce <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002298:	2201      	movs	r2, #1
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 808d 	beq.w	80023c8 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80022ae:	4a4e      	ldr	r2, [pc, #312]	; (80023e8 <HAL_GPIO_DeInit+0x160>)
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	089b      	lsrs	r3, r3, #2
 80022b4:	3302      	adds	r3, #2
 80022b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ba:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f003 0303 	and.w	r3, r3, #3
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	220f      	movs	r2, #15
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	4013      	ands	r3, r2
 80022ce:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a46      	ldr	r2, [pc, #280]	; (80023ec <HAL_GPIO_DeInit+0x164>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d013      	beq.n	8002300 <HAL_GPIO_DeInit+0x78>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a45      	ldr	r2, [pc, #276]	; (80023f0 <HAL_GPIO_DeInit+0x168>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d00d      	beq.n	80022fc <HAL_GPIO_DeInit+0x74>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a44      	ldr	r2, [pc, #272]	; (80023f4 <HAL_GPIO_DeInit+0x16c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d007      	beq.n	80022f8 <HAL_GPIO_DeInit+0x70>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a43      	ldr	r2, [pc, #268]	; (80023f8 <HAL_GPIO_DeInit+0x170>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d101      	bne.n	80022f4 <HAL_GPIO_DeInit+0x6c>
 80022f0:	2303      	movs	r3, #3
 80022f2:	e006      	b.n	8002302 <HAL_GPIO_DeInit+0x7a>
 80022f4:	2304      	movs	r3, #4
 80022f6:	e004      	b.n	8002302 <HAL_GPIO_DeInit+0x7a>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e002      	b.n	8002302 <HAL_GPIO_DeInit+0x7a>
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <HAL_GPIO_DeInit+0x7a>
 8002300:	2300      	movs	r3, #0
 8002302:	69fa      	ldr	r2, [r7, #28]
 8002304:	f002 0203 	and.w	r2, r2, #3
 8002308:	0092      	lsls	r2, r2, #2
 800230a:	4093      	lsls	r3, r2
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	429a      	cmp	r2, r3
 8002310:	d132      	bne.n	8002378 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	f003 0303 	and.w	r3, r3, #3
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	220f      	movs	r2, #15
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002322:	4a31      	ldr	r2, [pc, #196]	; (80023e8 <HAL_GPIO_DeInit+0x160>)
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	089b      	lsrs	r3, r3, #2
 8002328:	3302      	adds	r3, #2
 800232a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	43da      	mvns	r2, r3
 8002332:	482d      	ldr	r0, [pc, #180]	; (80023e8 <HAL_GPIO_DeInit+0x160>)
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	089b      	lsrs	r3, r3, #2
 8002338:	400a      	ands	r2, r1
 800233a:	3302      	adds	r3, #2
 800233c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002340:	4b2e      	ldr	r3, [pc, #184]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	43db      	mvns	r3, r3
 8002348:	492c      	ldr	r1, [pc, #176]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 800234a:	4013      	ands	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800234e:	4b2b      	ldr	r3, [pc, #172]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	43db      	mvns	r3, r3
 8002356:	4929      	ldr	r1, [pc, #164]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 8002358:	4013      	ands	r3, r2
 800235a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800235c:	4b27      	ldr	r3, [pc, #156]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	43db      	mvns	r3, r3
 8002364:	4925      	ldr	r1, [pc, #148]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 8002366:	4013      	ands	r3, r2
 8002368:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800236a:	4b24      	ldr	r3, [pc, #144]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	43db      	mvns	r3, r3
 8002372:	4922      	ldr	r1, [pc, #136]	; (80023fc <HAL_GPIO_DeInit+0x174>)
 8002374:	4013      	ands	r3, r2
 8002376:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	2bff      	cmp	r3, #255	; 0xff
 800237c:	d801      	bhi.n	8002382 <HAL_GPIO_DeInit+0xfa>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	e001      	b.n	8002386 <HAL_GPIO_DeInit+0xfe>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3304      	adds	r3, #4
 8002386:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	2bff      	cmp	r3, #255	; 0xff
 800238c:	d802      	bhi.n	8002394 <HAL_GPIO_DeInit+0x10c>
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	e002      	b.n	800239a <HAL_GPIO_DeInit+0x112>
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	3b08      	subs	r3, #8
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	210f      	movs	r1, #15
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	401a      	ands	r2, r3
 80023ac:	2104      	movs	r1, #4
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	431a      	orrs	r2, r3
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	401a      	ands	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	3301      	adds	r3, #1
 80023cc:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	fa22 f303 	lsr.w	r3, r2, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f47f af5e 	bne.w	8002298 <HAL_GPIO_DeInit+0x10>
  }
}
 80023dc:	bf00      	nop
 80023de:	3724      	adds	r7, #36	; 0x24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40010000 	.word	0x40010000
 80023ec:	40010800 	.word	0x40010800
 80023f0:	40010c00 	.word	0x40010c00
 80023f4:	40011000 	.word	0x40011000
 80023f8:	40011400 	.word	0x40011400
 80023fc:	40010400 	.word	0x40010400

08002400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	807b      	strh	r3, [r7, #2]
 800240c:	4613      	mov	r3, r2
 800240e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002410:	787b      	ldrb	r3, [r7, #1]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002416:	887a      	ldrh	r2, [r7, #2]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800241c:	e003      	b.n	8002426 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800241e:	887b      	ldrh	r3, [r7, #2]
 8002420:	041a      	lsls	r2, r3, #16
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	611a      	str	r2, [r3, #16]
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002442:	887a      	ldrh	r2, [r7, #2]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4013      	ands	r3, r2
 8002448:	041a      	lsls	r2, r3, #16
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	43d9      	mvns	r1, r3
 800244e:	887b      	ldrh	r3, [r7, #2]
 8002450:	400b      	ands	r3, r1
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	611a      	str	r2, [r3, #16]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
	...

08002464 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800246e:	4b08      	ldr	r3, [pc, #32]	; (8002490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002470:	695a      	ldr	r2, [r3, #20]
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	4013      	ands	r3, r2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d006      	beq.n	8002488 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800247a:	4a05      	ldr	r2, [pc, #20]	; (8002490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800247c:	88fb      	ldrh	r3, [r7, #6]
 800247e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002480:	88fb      	ldrh	r3, [r7, #6]
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f806 	bl	8002494 <HAL_GPIO_EXTI_Callback>
  }
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40010400 	.word	0x40010400

08002494 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e11f      	b.n	80026fa <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7fe ff6a 	bl	80013a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2224      	movs	r2, #36	; 0x24
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0201 	bic.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800250a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800250c:	f001 fd1e 	bl	8003f4c <HAL_RCC_GetPCLK1Freq>
 8002510:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	4a7b      	ldr	r2, [pc, #492]	; (8002704 <HAL_I2C_Init+0x25c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d807      	bhi.n	800252c <HAL_I2C_Init+0x84>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4a7a      	ldr	r2, [pc, #488]	; (8002708 <HAL_I2C_Init+0x260>)
 8002520:	4293      	cmp	r3, r2
 8002522:	bf94      	ite	ls
 8002524:	2301      	movls	r3, #1
 8002526:	2300      	movhi	r3, #0
 8002528:	b2db      	uxtb	r3, r3
 800252a:	e006      	b.n	800253a <HAL_I2C_Init+0x92>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4a77      	ldr	r2, [pc, #476]	; (800270c <HAL_I2C_Init+0x264>)
 8002530:	4293      	cmp	r3, r2
 8002532:	bf94      	ite	ls
 8002534:	2301      	movls	r3, #1
 8002536:	2300      	movhi	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e0db      	b.n	80026fa <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	4a72      	ldr	r2, [pc, #456]	; (8002710 <HAL_I2C_Init+0x268>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	0c9b      	lsrs	r3, r3, #18
 800254c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	430a      	orrs	r2, r1
 8002560:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	4a64      	ldr	r2, [pc, #400]	; (8002704 <HAL_I2C_Init+0x25c>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d802      	bhi.n	800257c <HAL_I2C_Init+0xd4>
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	3301      	adds	r3, #1
 800257a:	e009      	b.n	8002590 <HAL_I2C_Init+0xe8>
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002582:	fb02 f303 	mul.w	r3, r2, r3
 8002586:	4a63      	ldr	r2, [pc, #396]	; (8002714 <HAL_I2C_Init+0x26c>)
 8002588:	fba2 2303 	umull	r2, r3, r2, r3
 800258c:	099b      	lsrs	r3, r3, #6
 800258e:	3301      	adds	r3, #1
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	430b      	orrs	r3, r1
 8002596:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4956      	ldr	r1, [pc, #344]	; (8002704 <HAL_I2C_Init+0x25c>)
 80025ac:	428b      	cmp	r3, r1
 80025ae:	d80d      	bhi.n	80025cc <HAL_I2C_Init+0x124>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	1e59      	subs	r1, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80025be:	3301      	adds	r3, #1
 80025c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	bf38      	it	cc
 80025c8:	2304      	movcc	r3, #4
 80025ca:	e04f      	b.n	800266c <HAL_I2C_Init+0x1c4>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d111      	bne.n	80025f8 <HAL_I2C_Init+0x150>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	1e58      	subs	r0, r3, #1
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	440b      	add	r3, r1
 80025e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025e6:	3301      	adds	r3, #1
 80025e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf0c      	ite	eq
 80025f0:	2301      	moveq	r3, #1
 80025f2:	2300      	movne	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	e012      	b.n	800261e <HAL_I2C_Init+0x176>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	1e58      	subs	r0, r3, #1
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6859      	ldr	r1, [r3, #4]
 8002600:	460b      	mov	r3, r1
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	0099      	lsls	r1, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	fbb0 f3f3 	udiv	r3, r0, r3
 800260e:	3301      	adds	r3, #1
 8002610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002614:	2b00      	cmp	r3, #0
 8002616:	bf0c      	ite	eq
 8002618:	2301      	moveq	r3, #1
 800261a:	2300      	movne	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_I2C_Init+0x17e>
 8002622:	2301      	movs	r3, #1
 8002624:	e022      	b.n	800266c <HAL_I2C_Init+0x1c4>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10e      	bne.n	800264c <HAL_I2C_Init+0x1a4>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1e58      	subs	r0, r3, #1
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6859      	ldr	r1, [r3, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	440b      	add	r3, r1
 800263c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002640:	3301      	adds	r3, #1
 8002642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002646:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800264a:	e00f      	b.n	800266c <HAL_I2C_Init+0x1c4>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	1e58      	subs	r0, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6859      	ldr	r1, [r3, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	0099      	lsls	r1, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002662:	3301      	adds	r3, #1
 8002664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002668:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800266c:	6879      	ldr	r1, [r7, #4]
 800266e:	6809      	ldr	r1, [r1, #0]
 8002670:	4313      	orrs	r3, r2
 8002672:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69da      	ldr	r2, [r3, #28]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800269a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	6911      	ldr	r1, [r2, #16]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68d2      	ldr	r2, [r2, #12]
 80026a6:	4311      	orrs	r1, r2
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	430b      	orrs	r3, r1
 80026ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695a      	ldr	r2, [r3, #20]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2220      	movs	r2, #32
 80026e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	000186a0 	.word	0x000186a0
 8002708:	001e847f 	.word	0x001e847f
 800270c:	003d08ff 	.word	0x003d08ff
 8002710:	431bde83 	.word	0x431bde83
 8002714:	10624dd3 	.word	0x10624dd3

08002718 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e021      	b.n	800276e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2224      	movs	r2, #36	; 0x24
 800272e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0201 	bic.w	r2, r2, #1
 8002740:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7fe fe98 	bl	8001478 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	461a      	mov	r2, r3
 8002784:	460b      	mov	r3, r1
 8002786:	817b      	strh	r3, [r7, #10]
 8002788:	4613      	mov	r3, r2
 800278a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800278c:	f7ff f92c 	bl	80019e8 <HAL_GetTick>
 8002790:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b20      	cmp	r3, #32
 800279c:	f040 80e0 	bne.w	8002960 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	2319      	movs	r3, #25
 80027a6:	2201      	movs	r2, #1
 80027a8:	4970      	ldr	r1, [pc, #448]	; (800296c <HAL_I2C_Master_Transmit+0x1f4>)
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 fe1c 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027b6:	2302      	movs	r3, #2
 80027b8:	e0d3      	b.n	8002962 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d101      	bne.n	80027c8 <HAL_I2C_Master_Transmit+0x50>
 80027c4:	2302      	movs	r3, #2
 80027c6:	e0cc      	b.n	8002962 <HAL_I2C_Master_Transmit+0x1ea>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d007      	beq.n	80027ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f042 0201 	orr.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2221      	movs	r2, #33	; 0x21
 8002802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2210      	movs	r2, #16
 800280a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	893a      	ldrh	r2, [r7, #8]
 800281e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4a50      	ldr	r2, [pc, #320]	; (8002970 <HAL_I2C_Master_Transmit+0x1f8>)
 800282e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002830:	8979      	ldrh	r1, [r7, #10]
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	6a3a      	ldr	r2, [r7, #32]
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 fbf0 	bl	800301c <I2C_MasterRequestWrite>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e08d      	b.n	8002962 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	613b      	str	r3, [r7, #16]
 800285a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800285c:	e066      	b.n	800292c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	6a39      	ldr	r1, [r7, #32]
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fe96 	bl	8003594 <I2C_WaitOnTXEFlagUntilTimeout>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00d      	beq.n	800288a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	2b04      	cmp	r3, #4
 8002874:	d107      	bne.n	8002886 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002884:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e06b      	b.n	8002962 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	781a      	ldrb	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b2:	3b01      	subs	r3, #1
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d11b      	bne.n	8002900 <HAL_I2C_Master_Transmit+0x188>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d017      	beq.n	8002900 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	781a      	ldrb	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	6a39      	ldr	r1, [r7, #32]
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 fe86 	bl	8003616 <I2C_WaitOnBTFFlagUntilTimeout>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00d      	beq.n	800292c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	2b04      	cmp	r3, #4
 8002916:	d107      	bne.n	8002928 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002926:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e01a      	b.n	8002962 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002930:	2b00      	cmp	r3, #0
 8002932:	d194      	bne.n	800285e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002942:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2220      	movs	r2, #32
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800295c:	2300      	movs	r3, #0
 800295e:	e000      	b.n	8002962 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002960:	2302      	movs	r3, #2
  }
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	00100002 	.word	0x00100002
 8002970:	ffff0000 	.word	0xffff0000

08002974 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08c      	sub	sp, #48	; 0x30
 8002978:	af02      	add	r7, sp, #8
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	461a      	mov	r2, r3
 8002980:	460b      	mov	r3, r1
 8002982:	817b      	strh	r3, [r7, #10]
 8002984:	4613      	mov	r3, r2
 8002986:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800298c:	f7ff f82c 	bl	80019e8 <HAL_GetTick>
 8002990:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b20      	cmp	r3, #32
 800299c:	f040 8238 	bne.w	8002e10 <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	2319      	movs	r3, #25
 80029a6:	2201      	movs	r2, #1
 80029a8:	497e      	ldr	r1, [pc, #504]	; (8002ba4 <HAL_I2C_Master_Receive+0x230>)
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 fd1c 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80029b6:	2302      	movs	r3, #2
 80029b8:	e22b      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_I2C_Master_Receive+0x54>
 80029c4:	2302      	movs	r3, #2
 80029c6:	e224      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d007      	beq.n	80029ee <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 0201 	orr.w	r2, r2, #1
 80029ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2222      	movs	r2, #34	; 0x22
 8002a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2210      	movs	r2, #16
 8002a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	893a      	ldrh	r2, [r7, #8]
 8002a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4a5e      	ldr	r2, [pc, #376]	; (8002ba8 <HAL_I2C_Master_Receive+0x234>)
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a30:	8979      	ldrh	r1, [r7, #10]
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 fb72 	bl	8003120 <I2C_MasterRequestRead>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e1e5      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d113      	bne.n	8002a76 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	61fb      	str	r3, [r7, #28]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	61fb      	str	r3, [r7, #28]
 8002a62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	e1b9      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d11d      	bne.n	8002aba <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a8c:	601a      	str	r2, [r3, #0]
 8002a8e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a90:	2300      	movs	r3, #0
 8002a92:	61bb      	str	r3, [r7, #24]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	61bb      	str	r3, [r7, #24]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	61bb      	str	r3, [r7, #24]
 8002aa4:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ab4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ab6:	b662      	cpsie	i
 8002ab8:	e197      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d11d      	bne.n	8002afe <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ad0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ad2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002afa:	b662      	cpsie	i
 8002afc:	e175      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	613b      	str	r3, [r7, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002b24:	e161      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	f200 811a 	bhi.w	8002d64 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d123      	bne.n	8002b80 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 fdab 	bl	8003698 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e162      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5e:	1c5a      	adds	r2, r3, #1
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b7e:	e134      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d150      	bne.n	8002c2a <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b8e:	2200      	movs	r2, #0
 8002b90:	4906      	ldr	r1, [pc, #24]	; (8002bac <HAL_I2C_Master_Receive+0x238>)
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f000 fc28 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d008      	beq.n	8002bb0 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e137      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
 8002ba2:	bf00      	nop
 8002ba4:	00100002 	.word	0x00100002
 8002ba8:	ffff0000 	.word	0xffff0000
 8002bac:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bc0:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	691a      	ldr	r2, [r3, #16]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	b2d2      	uxtb	r2, r2
 8002bce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bde:	3b01      	subs	r3, #1
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	3b01      	subs	r3, #1
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002bf4:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	691a      	ldr	r2, [r3, #16]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	1c5a      	adds	r2, r3, #1
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c28:	e0df      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c30:	2200      	movs	r2, #0
 8002c32:	497a      	ldr	r1, [pc, #488]	; (8002e1c <HAL_I2C_Master_Receive+0x4a8>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fbd7 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0e6      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c52:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c54:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	1c5a      	adds	r2, r3, #1
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002c88:	4b65      	ldr	r3, [pc, #404]	; (8002e20 <HAL_I2C_Master_Receive+0x4ac>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	4a65      	ldr	r2, [pc, #404]	; (8002e24 <HAL_I2C_Master_Receive+0x4b0>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	0a1a      	lsrs	r2, r3, #8
 8002c96:	4613      	mov	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4413      	add	r3, r2
 8002c9c:	00da      	lsls	r2, r3, #3
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d117      	bne.n	8002cde <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	f043 0220 	orr.w	r2, r3, #32
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002cd0:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e099      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b04      	cmp	r3, #4
 8002cea:	d1da      	bne.n	8002ca2 <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	691a      	ldr	r2, [r3, #16]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	3b01      	subs	r3, #1
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d2e:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	691a      	ldr	r2, [r3, #16]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d62:	e042      	b.n	8002dea <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f000 fc95 	bl	8003698 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e04c      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691a      	ldr	r2, [r3, #16]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	3b01      	subs	r3, #1
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	f003 0304 	and.w	r3, r3, #4
 8002db4:	2b04      	cmp	r3, #4
 8002db6:	d118      	bne.n	8002dea <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f47f ae99 	bne.w	8002b26 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2220      	movs	r2, #32
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e000      	b.n	8002e12 <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8002e10:	2302      	movs	r3, #2
  }
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3728      	adds	r7, #40	; 0x28
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	00010004 	.word	0x00010004
 8002e20:	20000008 	.word	0x20000008
 8002e24:	14f8b589 	.word	0x14f8b589

08002e28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b088      	sub	sp, #32
 8002e2c:	af02      	add	r7, sp, #8
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	4608      	mov	r0, r1
 8002e32:	4611      	mov	r1, r2
 8002e34:	461a      	mov	r2, r3
 8002e36:	4603      	mov	r3, r0
 8002e38:	817b      	strh	r3, [r7, #10]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	813b      	strh	r3, [r7, #8]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e42:	f7fe fdd1 	bl	80019e8 <HAL_GetTick>
 8002e46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	2b20      	cmp	r3, #32
 8002e52:	f040 80d9 	bne.w	8003008 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	2319      	movs	r3, #25
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	496d      	ldr	r1, [pc, #436]	; (8003014 <HAL_I2C_Mem_Write+0x1ec>)
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 fac1 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e0cc      	b.n	800300a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d101      	bne.n	8002e7e <HAL_I2C_Mem_Write+0x56>
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	e0c5      	b.n	800300a <HAL_I2C_Mem_Write+0x1e2>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d007      	beq.n	8002ea4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002eb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2221      	movs	r2, #33	; 0x21
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2240      	movs	r2, #64	; 0x40
 8002ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a3a      	ldr	r2, [r7, #32]
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4a4d      	ldr	r2, [pc, #308]	; (8003018 <HAL_I2C_Mem_Write+0x1f0>)
 8002ee4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ee6:	88f8      	ldrh	r0, [r7, #6]
 8002ee8:	893a      	ldrh	r2, [r7, #8]
 8002eea:	8979      	ldrh	r1, [r7, #10]
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 f9e0 	bl	80032bc <I2C_RequestMemoryWrite>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d052      	beq.n	8002fa8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e081      	b.n	800300a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 fb42 	bl	8003594 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00d      	beq.n	8002f32 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d107      	bne.n	8002f2e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e06b      	b.n	800300a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	781a      	ldrb	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f42:	1c5a      	adds	r2, r3, #1
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	f003 0304 	and.w	r3, r3, #4
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d11b      	bne.n	8002fa8 <HAL_I2C_Mem_Write+0x180>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d017      	beq.n	8002fa8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f88:	1c5a      	adds	r2, r3, #1
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1aa      	bne.n	8002f06 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 fb2e 	bl	8003616 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00d      	beq.n	8002fdc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d107      	bne.n	8002fd8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e016      	b.n	800300a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	e000      	b.n	800300a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003008:	2302      	movs	r3, #2
  }
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	00100002 	.word	0x00100002
 8003018:	ffff0000 	.word	0xffff0000

0800301c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af02      	add	r7, sp, #8
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	603b      	str	r3, [r7, #0]
 8003028:	460b      	mov	r3, r1
 800302a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003030:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b08      	cmp	r3, #8
 8003036:	d006      	beq.n	8003046 <I2C_MasterRequestWrite+0x2a>
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d003      	beq.n	8003046 <I2C_MasterRequestWrite+0x2a>
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003044:	d108      	bne.n	8003058 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	e00b      	b.n	8003070 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	2b12      	cmp	r3, #18
 800305e:	d107      	bne.n	8003070 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800306e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 f9b3 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00d      	beq.n	80030a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003096:	d103      	bne.n	80030a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800309e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e035      	b.n	8003110 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030ac:	d108      	bne.n	80030c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030ae:	897b      	ldrh	r3, [r7, #10]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	461a      	mov	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80030bc:	611a      	str	r2, [r3, #16]
 80030be:	e01b      	b.n	80030f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80030c0:	897b      	ldrh	r3, [r7, #10]
 80030c2:	11db      	asrs	r3, r3, #7
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	f003 0306 	and.w	r3, r3, #6
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	f063 030f 	orn	r3, r3, #15
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	490e      	ldr	r1, [pc, #56]	; (8003118 <I2C_MasterRequestWrite+0xfc>)
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 f9d9 	bl	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e010      	b.n	8003110 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80030ee:	897b      	ldrh	r3, [r7, #10]
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	4907      	ldr	r1, [pc, #28]	; (800311c <I2C_MasterRequestWrite+0x100>)
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f000 f9c9 	bl	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e000      	b.n	8003110 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	00010008 	.word	0x00010008
 800311c:	00010002 	.word	0x00010002

08003120 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af02      	add	r7, sp, #8
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	607a      	str	r2, [r7, #4]
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	460b      	mov	r3, r1
 800312e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003134:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003144:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	2b08      	cmp	r3, #8
 800314a:	d006      	beq.n	800315a <I2C_MasterRequestRead+0x3a>
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d003      	beq.n	800315a <I2C_MasterRequestRead+0x3a>
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003158:	d108      	bne.n	800316c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003168:	601a      	str	r2, [r3, #0]
 800316a:	e00b      	b.n	8003184 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003170:	2b11      	cmp	r3, #17
 8003172:	d107      	bne.n	8003184 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003182:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 f929 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00d      	beq.n	80031b8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031aa:	d103      	bne.n	80031b4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e079      	b.n	80032ac <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031c0:	d108      	bne.n	80031d4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80031c2:	897b      	ldrh	r3, [r7, #10]
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	f043 0301 	orr.w	r3, r3, #1
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	611a      	str	r2, [r3, #16]
 80031d2:	e05f      	b.n	8003294 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031d4:	897b      	ldrh	r3, [r7, #10]
 80031d6:	11db      	asrs	r3, r3, #7
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	f003 0306 	and.w	r3, r3, #6
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	f063 030f 	orn	r3, r3, #15
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	4930      	ldr	r1, [pc, #192]	; (80032b4 <I2C_MasterRequestRead+0x194>)
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f94f 	bl	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e054      	b.n	80032ac <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003202:	897b      	ldrh	r3, [r7, #10]
 8003204:	b2da      	uxtb	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	4929      	ldr	r1, [pc, #164]	; (80032b8 <I2C_MasterRequestRead+0x198>)
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 f93f 	bl	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e044      	b.n	80032ac <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003222:	2300      	movs	r3, #0
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003246:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f000 f8c7 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00d      	beq.n	800327c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800326e:	d103      	bne.n	8003278 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003276:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e017      	b.n	80032ac <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800327c:	897b      	ldrh	r3, [r7, #10]
 800327e:	11db      	asrs	r3, r3, #7
 8003280:	b2db      	uxtb	r3, r3
 8003282:	f003 0306 	and.w	r3, r3, #6
 8003286:	b2db      	uxtb	r3, r3
 8003288:	f063 030e 	orn	r3, r3, #14
 800328c:	b2da      	uxtb	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	4907      	ldr	r1, [pc, #28]	; (80032b8 <I2C_MasterRequestRead+0x198>)
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 f8fb 	bl	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	00010008 	.word	0x00010008
 80032b8:	00010002 	.word	0x00010002

080032bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b088      	sub	sp, #32
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	4608      	mov	r0, r1
 80032c6:	4611      	mov	r1, r2
 80032c8:	461a      	mov	r2, r3
 80032ca:	4603      	mov	r3, r0
 80032cc:	817b      	strh	r3, [r7, #10]
 80032ce:	460b      	mov	r3, r1
 80032d0:	813b      	strh	r3, [r7, #8]
 80032d2:	4613      	mov	r3, r2
 80032d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	6a3b      	ldr	r3, [r7, #32]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 f878 	bl	80033e8 <I2C_WaitOnFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00d      	beq.n	800331a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003308:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800330c:	d103      	bne.n	8003316 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003314:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e05f      	b.n	80033da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800331a:	897b      	ldrh	r3, [r7, #10]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003328:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800332a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332c:	6a3a      	ldr	r2, [r7, #32]
 800332e:	492d      	ldr	r1, [pc, #180]	; (80033e4 <I2C_RequestMemoryWrite+0x128>)
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f000 f8b0 	bl	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e04c      	b.n	80033da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	617b      	str	r3, [r7, #20]
 8003354:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003358:	6a39      	ldr	r1, [r7, #32]
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 f91a 	bl	8003594 <I2C_WaitOnTXEFlagUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00d      	beq.n	8003382 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	2b04      	cmp	r3, #4
 800336c:	d107      	bne.n	800337e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e02b      	b.n	80033da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003382:	88fb      	ldrh	r3, [r7, #6]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d105      	bne.n	8003394 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003388:	893b      	ldrh	r3, [r7, #8]
 800338a:	b2da      	uxtb	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	611a      	str	r2, [r3, #16]
 8003392:	e021      	b.n	80033d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003394:	893b      	ldrh	r3, [r7, #8]
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	b29b      	uxth	r3, r3
 800339a:	b2da      	uxtb	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033a4:	6a39      	ldr	r1, [r7, #32]
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 f8f4 	bl	8003594 <I2C_WaitOnTXEFlagUntilTimeout>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00d      	beq.n	80033ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d107      	bne.n	80033ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e005      	b.n	80033da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033ce:	893b      	ldrh	r3, [r7, #8]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	00010002 	.word	0x00010002

080033e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	4613      	mov	r3, r2
 80033f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f8:	e025      	b.n	8003446 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003400:	d021      	beq.n	8003446 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003402:	f7fe faf1 	bl	80019e8 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d302      	bcc.n	8003418 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d116      	bne.n	8003446 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f043 0220 	orr.w	r2, r3, #32
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e023      	b.n	800348e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	0c1b      	lsrs	r3, r3, #16
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b01      	cmp	r3, #1
 800344e:	d10d      	bne.n	800346c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	43da      	mvns	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	4013      	ands	r3, r2
 800345c:	b29b      	uxth	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	bf0c      	ite	eq
 8003462:	2301      	moveq	r3, #1
 8003464:	2300      	movne	r3, #0
 8003466:	b2db      	uxtb	r3, r3
 8003468:	461a      	mov	r2, r3
 800346a:	e00c      	b.n	8003486 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	43da      	mvns	r2, r3
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4013      	ands	r3, r2
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	bf0c      	ite	eq
 800347e:	2301      	moveq	r3, #1
 8003480:	2300      	movne	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	461a      	mov	r2, r3
 8003486:	79fb      	ldrb	r3, [r7, #7]
 8003488:	429a      	cmp	r2, r3
 800348a:	d0b6      	beq.n	80033fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b084      	sub	sp, #16
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034a4:	e051      	b.n	800354a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b4:	d123      	bne.n	80034fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f043 0204 	orr.w	r2, r3, #4
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e046      	b.n	800358c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d021      	beq.n	800354a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003506:	f7fe fa6f 	bl	80019e8 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	429a      	cmp	r2, r3
 8003514:	d302      	bcc.n	800351c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d116      	bne.n	800354a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f043 0220 	orr.w	r2, r3, #32
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e020      	b.n	800358c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	0c1b      	lsrs	r3, r3, #16
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b01      	cmp	r3, #1
 8003552:	d10c      	bne.n	800356e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	43da      	mvns	r2, r3
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	4013      	ands	r3, r2
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	bf14      	ite	ne
 8003566:	2301      	movne	r3, #1
 8003568:	2300      	moveq	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	e00b      	b.n	8003586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	43da      	mvns	r2, r3
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	4013      	ands	r3, r2
 800357a:	b29b      	uxth	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	bf14      	ite	ne
 8003580:	2301      	movne	r3, #1
 8003582:	2300      	moveq	r3, #0
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d18d      	bne.n	80034a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035a0:	e02d      	b.n	80035fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	f000 f8ce 	bl	8003744 <I2C_IsAcknowledgeFailed>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e02d      	b.n	800360e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b8:	d021      	beq.n	80035fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ba:	f7fe fa15 	bl	80019e8 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d302      	bcc.n	80035d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d116      	bne.n	80035fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2200      	movs	r2, #0
 80035d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ea:	f043 0220 	orr.w	r2, r3, #32
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e007      	b.n	800360e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003608:	2b80      	cmp	r3, #128	; 0x80
 800360a:	d1ca      	bne.n	80035a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b084      	sub	sp, #16
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003622:	e02d      	b.n	8003680 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f88d 	bl	8003744 <I2C_IsAcknowledgeFailed>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e02d      	b.n	8003690 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363a:	d021      	beq.n	8003680 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800363c:	f7fe f9d4 	bl	80019e8 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	429a      	cmp	r2, r3
 800364a:	d302      	bcc.n	8003652 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d116      	bne.n	8003680 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	f043 0220 	orr.w	r2, r3, #32
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e007      	b.n	8003690 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	2b04      	cmp	r3, #4
 800368c:	d1ca      	bne.n	8003624 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036a4:	e042      	b.n	800372c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f003 0310 	and.w	r3, r3, #16
 80036b0:	2b10      	cmp	r3, #16
 80036b2:	d119      	bne.n	80036e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f06f 0210 	mvn.w	r2, #16
 80036bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e029      	b.n	800373c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e8:	f7fe f97e 	bl	80019e8 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d302      	bcc.n	80036fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d116      	bne.n	800372c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2220      	movs	r2, #32
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003718:	f043 0220 	orr.w	r2, r3, #32
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e007      	b.n	800373c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003736:	2b40      	cmp	r3, #64	; 0x40
 8003738:	d1b5      	bne.n	80036a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375a:	d11b      	bne.n	8003794 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003764:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2220      	movs	r2, #32
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	f043 0204 	orr.w	r2, r3, #4
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e000      	b.n	8003796 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr

080037a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e26c      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f000 8087 	beq.w	80038ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037c0:	4b92      	ldr	r3, [pc, #584]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 030c 	and.w	r3, r3, #12
 80037c8:	2b04      	cmp	r3, #4
 80037ca:	d00c      	beq.n	80037e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037cc:	4b8f      	ldr	r3, [pc, #572]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 030c 	and.w	r3, r3, #12
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d112      	bne.n	80037fe <HAL_RCC_OscConfig+0x5e>
 80037d8:	4b8c      	ldr	r3, [pc, #560]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e4:	d10b      	bne.n	80037fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e6:	4b89      	ldr	r3, [pc, #548]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d06c      	beq.n	80038cc <HAL_RCC_OscConfig+0x12c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d168      	bne.n	80038cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e246      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003806:	d106      	bne.n	8003816 <HAL_RCC_OscConfig+0x76>
 8003808:	4b80      	ldr	r3, [pc, #512]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a7f      	ldr	r2, [pc, #508]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 800380e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003812:	6013      	str	r3, [r2, #0]
 8003814:	e02e      	b.n	8003874 <HAL_RCC_OscConfig+0xd4>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10c      	bne.n	8003838 <HAL_RCC_OscConfig+0x98>
 800381e:	4b7b      	ldr	r3, [pc, #492]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a7a      	ldr	r2, [pc, #488]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003824:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	4b78      	ldr	r3, [pc, #480]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a77      	ldr	r2, [pc, #476]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	e01d      	b.n	8003874 <HAL_RCC_OscConfig+0xd4>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003840:	d10c      	bne.n	800385c <HAL_RCC_OscConfig+0xbc>
 8003842:	4b72      	ldr	r3, [pc, #456]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a71      	ldr	r2, [pc, #452]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003848:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	4b6f      	ldr	r3, [pc, #444]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a6e      	ldr	r2, [pc, #440]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003858:	6013      	str	r3, [r2, #0]
 800385a:	e00b      	b.n	8003874 <HAL_RCC_OscConfig+0xd4>
 800385c:	4b6b      	ldr	r3, [pc, #428]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a6a      	ldr	r2, [pc, #424]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003862:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003866:	6013      	str	r3, [r2, #0]
 8003868:	4b68      	ldr	r3, [pc, #416]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a67      	ldr	r2, [pc, #412]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 800386e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003872:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d013      	beq.n	80038a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387c:	f7fe f8b4 	bl	80019e8 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003884:	f7fe f8b0 	bl	80019e8 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b64      	cmp	r3, #100	; 0x64
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e1fa      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003896:	4b5d      	ldr	r3, [pc, #372]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0f0      	beq.n	8003884 <HAL_RCC_OscConfig+0xe4>
 80038a2:	e014      	b.n	80038ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a4:	f7fe f8a0 	bl	80019e8 <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ac:	f7fe f89c 	bl	80019e8 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b64      	cmp	r3, #100	; 0x64
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e1e6      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038be:	4b53      	ldr	r3, [pc, #332]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f0      	bne.n	80038ac <HAL_RCC_OscConfig+0x10c>
 80038ca:	e000      	b.n	80038ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d063      	beq.n	80039a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038da:	4b4c      	ldr	r3, [pc, #304]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f003 030c 	and.w	r3, r3, #12
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00b      	beq.n	80038fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80038e6:	4b49      	ldr	r3, [pc, #292]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f003 030c 	and.w	r3, r3, #12
 80038ee:	2b08      	cmp	r3, #8
 80038f0:	d11c      	bne.n	800392c <HAL_RCC_OscConfig+0x18c>
 80038f2:	4b46      	ldr	r3, [pc, #280]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d116      	bne.n	800392c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038fe:	4b43      	ldr	r3, [pc, #268]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d005      	beq.n	8003916 <HAL_RCC_OscConfig+0x176>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d001      	beq.n	8003916 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e1ba      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003916:	4b3d      	ldr	r3, [pc, #244]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	4939      	ldr	r1, [pc, #228]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003926:	4313      	orrs	r3, r2
 8003928:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800392a:	e03a      	b.n	80039a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d020      	beq.n	8003976 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003934:	4b36      	ldr	r3, [pc, #216]	; (8003a10 <HAL_RCC_OscConfig+0x270>)
 8003936:	2201      	movs	r2, #1
 8003938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393a:	f7fe f855 	bl	80019e8 <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003940:	e008      	b.n	8003954 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003942:	f7fe f851 	bl	80019e8 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	2b02      	cmp	r3, #2
 800394e:	d901      	bls.n	8003954 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e19b      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003954:	4b2d      	ldr	r3, [pc, #180]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0f0      	beq.n	8003942 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003960:	4b2a      	ldr	r3, [pc, #168]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	4927      	ldr	r1, [pc, #156]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003970:	4313      	orrs	r3, r2
 8003972:	600b      	str	r3, [r1, #0]
 8003974:	e015      	b.n	80039a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003976:	4b26      	ldr	r3, [pc, #152]	; (8003a10 <HAL_RCC_OscConfig+0x270>)
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fe f834 	bl	80019e8 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003984:	f7fe f830 	bl	80019e8 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e17a      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003996:	4b1d      	ldr	r3, [pc, #116]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d03a      	beq.n	8003a24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d019      	beq.n	80039ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039b6:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <HAL_RCC_OscConfig+0x274>)
 80039b8:	2201      	movs	r2, #1
 80039ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039bc:	f7fe f814 	bl	80019e8 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c4:	f7fe f810 	bl	80019e8 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e15a      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d6:	4b0d      	ldr	r3, [pc, #52]	; (8003a0c <HAL_RCC_OscConfig+0x26c>)
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0f0      	beq.n	80039c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80039e2:	2001      	movs	r0, #1
 80039e4:	f000 fac6 	bl	8003f74 <RCC_Delay>
 80039e8:	e01c      	b.n	8003a24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ea:	4b0a      	ldr	r3, [pc, #40]	; (8003a14 <HAL_RCC_OscConfig+0x274>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f0:	f7fd fffa 	bl	80019e8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039f6:	e00f      	b.n	8003a18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f8:	f7fd fff6 	bl	80019e8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d908      	bls.n	8003a18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e140      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	42420000 	.word	0x42420000
 8003a14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a18:	4b9e      	ldr	r3, [pc, #632]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e9      	bne.n	80039f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 80a6 	beq.w	8003b7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a32:	2300      	movs	r3, #0
 8003a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a36:	4b97      	ldr	r3, [pc, #604]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10d      	bne.n	8003a5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a42:	4b94      	ldr	r3, [pc, #592]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	4a93      	ldr	r2, [pc, #588]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a4c:	61d3      	str	r3, [r2, #28]
 8003a4e:	4b91      	ldr	r3, [pc, #580]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a56:	60bb      	str	r3, [r7, #8]
 8003a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a5e:	4b8e      	ldr	r3, [pc, #568]	; (8003c98 <HAL_RCC_OscConfig+0x4f8>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d118      	bne.n	8003a9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a6a:	4b8b      	ldr	r3, [pc, #556]	; (8003c98 <HAL_RCC_OscConfig+0x4f8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a8a      	ldr	r2, [pc, #552]	; (8003c98 <HAL_RCC_OscConfig+0x4f8>)
 8003a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a76:	f7fd ffb7 	bl	80019e8 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a7e:	f7fd ffb3 	bl	80019e8 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b64      	cmp	r3, #100	; 0x64
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e0fd      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a90:	4b81      	ldr	r3, [pc, #516]	; (8003c98 <HAL_RCC_OscConfig+0x4f8>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0f0      	beq.n	8003a7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d106      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x312>
 8003aa4:	4b7b      	ldr	r3, [pc, #492]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	4a7a      	ldr	r2, [pc, #488]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003aaa:	f043 0301 	orr.w	r3, r3, #1
 8003aae:	6213      	str	r3, [r2, #32]
 8003ab0:	e02d      	b.n	8003b0e <HAL_RCC_OscConfig+0x36e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x334>
 8003aba:	4b76      	ldr	r3, [pc, #472]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	4a75      	ldr	r2, [pc, #468]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003ac0:	f023 0301 	bic.w	r3, r3, #1
 8003ac4:	6213      	str	r3, [r2, #32]
 8003ac6:	4b73      	ldr	r3, [pc, #460]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	4a72      	ldr	r2, [pc, #456]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003acc:	f023 0304 	bic.w	r3, r3, #4
 8003ad0:	6213      	str	r3, [r2, #32]
 8003ad2:	e01c      	b.n	8003b0e <HAL_RCC_OscConfig+0x36e>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	2b05      	cmp	r3, #5
 8003ada:	d10c      	bne.n	8003af6 <HAL_RCC_OscConfig+0x356>
 8003adc:	4b6d      	ldr	r3, [pc, #436]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	4a6c      	ldr	r2, [pc, #432]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003ae2:	f043 0304 	orr.w	r3, r3, #4
 8003ae6:	6213      	str	r3, [r2, #32]
 8003ae8:	4b6a      	ldr	r3, [pc, #424]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	4a69      	ldr	r2, [pc, #420]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003aee:	f043 0301 	orr.w	r3, r3, #1
 8003af2:	6213      	str	r3, [r2, #32]
 8003af4:	e00b      	b.n	8003b0e <HAL_RCC_OscConfig+0x36e>
 8003af6:	4b67      	ldr	r3, [pc, #412]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	4a66      	ldr	r2, [pc, #408]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003afc:	f023 0301 	bic.w	r3, r3, #1
 8003b00:	6213      	str	r3, [r2, #32]
 8003b02:	4b64      	ldr	r3, [pc, #400]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	4a63      	ldr	r2, [pc, #396]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b08:	f023 0304 	bic.w	r3, r3, #4
 8003b0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d015      	beq.n	8003b42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b16:	f7fd ff67 	bl	80019e8 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1c:	e00a      	b.n	8003b34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1e:	f7fd ff63 	bl	80019e8 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e0ab      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b34:	4b57      	ldr	r3, [pc, #348]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0ee      	beq.n	8003b1e <HAL_RCC_OscConfig+0x37e>
 8003b40:	e014      	b.n	8003b6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b42:	f7fd ff51 	bl	80019e8 <HAL_GetTick>
 8003b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b48:	e00a      	b.n	8003b60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b4a:	f7fd ff4d 	bl	80019e8 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e095      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b60:	4b4c      	ldr	r3, [pc, #304]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1ee      	bne.n	8003b4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b6c:	7dfb      	ldrb	r3, [r7, #23]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d105      	bne.n	8003b7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b72:	4b48      	ldr	r3, [pc, #288]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	4a47      	ldr	r2, [pc, #284]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 8081 	beq.w	8003c8a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b88:	4b42      	ldr	r3, [pc, #264]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 030c 	and.w	r3, r3, #12
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d061      	beq.n	8003c58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d146      	bne.n	8003c2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b9c:	4b3f      	ldr	r3, [pc, #252]	; (8003c9c <HAL_RCC_OscConfig+0x4fc>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba2:	f7fd ff21 	bl	80019e8 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ba8:	e008      	b.n	8003bbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003baa:	f7fd ff1d 	bl	80019e8 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e067      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bbc:	4b35      	ldr	r3, [pc, #212]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1f0      	bne.n	8003baa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bd0:	d108      	bne.n	8003be4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003bd2:	4b30      	ldr	r3, [pc, #192]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	492d      	ldr	r1, [pc, #180]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003be4:	4b2b      	ldr	r3, [pc, #172]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a19      	ldr	r1, [r3, #32]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	430b      	orrs	r3, r1
 8003bf6:	4927      	ldr	r1, [pc, #156]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bfc:	4b27      	ldr	r3, [pc, #156]	; (8003c9c <HAL_RCC_OscConfig+0x4fc>)
 8003bfe:	2201      	movs	r2, #1
 8003c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c02:	f7fd fef1 	bl	80019e8 <HAL_GetTick>
 8003c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c08:	e008      	b.n	8003c1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0a:	f7fd feed 	bl	80019e8 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e037      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c1c:	4b1d      	ldr	r3, [pc, #116]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0f0      	beq.n	8003c0a <HAL_RCC_OscConfig+0x46a>
 8003c28:	e02f      	b.n	8003c8a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c2a:	4b1c      	ldr	r3, [pc, #112]	; (8003c9c <HAL_RCC_OscConfig+0x4fc>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7fd feda 	bl	80019e8 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c38:	f7fd fed6 	bl	80019e8 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e020      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c4a:	4b12      	ldr	r3, [pc, #72]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f0      	bne.n	8003c38 <HAL_RCC_OscConfig+0x498>
 8003c56:	e018      	b.n	8003c8a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d101      	bne.n	8003c64 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e013      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c64:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <HAL_RCC_OscConfig+0x4f4>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d106      	bne.n	8003c86 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d001      	beq.n	8003c8a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40021000 	.word	0x40021000
 8003c98:	40007000 	.word	0x40007000
 8003c9c:	42420060 	.word	0x42420060

08003ca0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e0d0      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cb4:	4b6a      	ldr	r3, [pc, #424]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0307 	and.w	r3, r3, #7
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d910      	bls.n	8003ce4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cc2:	4b67      	ldr	r3, [pc, #412]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f023 0207 	bic.w	r2, r3, #7
 8003cca:	4965      	ldr	r1, [pc, #404]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd2:	4b63      	ldr	r3, [pc, #396]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0307 	and.w	r3, r3, #7
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0b8      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d020      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d005      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cfc:	4b59      	ldr	r3, [pc, #356]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	4a58      	ldr	r2, [pc, #352]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d005      	beq.n	8003d20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d14:	4b53      	ldr	r3, [pc, #332]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	4a52      	ldr	r2, [pc, #328]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003d1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d20:	4b50      	ldr	r3, [pc, #320]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	494d      	ldr	r1, [pc, #308]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d040      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d107      	bne.n	8003d56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d46:	4b47      	ldr	r3, [pc, #284]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d115      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e07f      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d107      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d5e:	4b41      	ldr	r3, [pc, #260]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d109      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e073      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6e:	4b3d      	ldr	r3, [pc, #244]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e06b      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d7e:	4b39      	ldr	r3, [pc, #228]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f023 0203 	bic.w	r2, r3, #3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	4936      	ldr	r1, [pc, #216]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d90:	f7fd fe2a 	bl	80019e8 <HAL_GetTick>
 8003d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d96:	e00a      	b.n	8003dae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d98:	f7fd fe26 	bl	80019e8 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e053      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dae:	4b2d      	ldr	r3, [pc, #180]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 020c 	and.w	r2, r3, #12
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d1eb      	bne.n	8003d98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dc0:	4b27      	ldr	r3, [pc, #156]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0307 	and.w	r3, r3, #7
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d210      	bcs.n	8003df0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dce:	4b24      	ldr	r3, [pc, #144]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f023 0207 	bic.w	r2, r3, #7
 8003dd6:	4922      	ldr	r1, [pc, #136]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dde:	4b20      	ldr	r3, [pc, #128]	; (8003e60 <HAL_RCC_ClockConfig+0x1c0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e032      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d008      	beq.n	8003e0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dfc:	4b19      	ldr	r3, [pc, #100]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	4916      	ldr	r1, [pc, #88]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d009      	beq.n	8003e2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e1a:	4b12      	ldr	r3, [pc, #72]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	490e      	ldr	r1, [pc, #56]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e2e:	f000 f821 	bl	8003e74 <HAL_RCC_GetSysClockFreq>
 8003e32:	4601      	mov	r1, r0
 8003e34:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	091b      	lsrs	r3, r3, #4
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	4a0a      	ldr	r2, [pc, #40]	; (8003e68 <HAL_RCC_ClockConfig+0x1c8>)
 8003e40:	5cd3      	ldrb	r3, [r2, r3]
 8003e42:	fa21 f303 	lsr.w	r3, r1, r3
 8003e46:	4a09      	ldr	r2, [pc, #36]	; (8003e6c <HAL_RCC_ClockConfig+0x1cc>)
 8003e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e4a:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <HAL_RCC_ClockConfig+0x1d0>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fd fd88 	bl	8001964 <HAL_InitTick>

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40022000 	.word	0x40022000
 8003e64:	40021000 	.word	0x40021000
 8003e68:	08005efc 	.word	0x08005efc
 8003e6c:	20000008 	.word	0x20000008
 8003e70:	2000000c 	.word	0x2000000c

08003e74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e74:	b490      	push	{r4, r7}
 8003e76:	b08a      	sub	sp, #40	; 0x28
 8003e78:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e7a:	4b2a      	ldr	r3, [pc, #168]	; (8003f24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003e7c:	1d3c      	adds	r4, r7, #4
 8003e7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e84:	4b28      	ldr	r3, [pc, #160]	; (8003f28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61fb      	str	r3, [r7, #28]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	2300      	movs	r3, #0
 8003e94:	627b      	str	r3, [r7, #36]	; 0x24
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e9e:	4b23      	ldr	r3, [pc, #140]	; (8003f2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d002      	beq.n	8003eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d003      	beq.n	8003eba <HAL_RCC_GetSysClockFreq+0x46>
 8003eb2:	e02d      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003eb4:	4b1e      	ldr	r3, [pc, #120]	; (8003f30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003eb6:	623b      	str	r3, [r7, #32]
      break;
 8003eb8:	e02d      	b.n	8003f16 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	0c9b      	lsrs	r3, r3, #18
 8003ebe:	f003 030f 	and.w	r3, r3, #15
 8003ec2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ecc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d013      	beq.n	8003f00 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ed8:	4b14      	ldr	r3, [pc, #80]	; (8003f2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	0c5b      	lsrs	r3, r3, #17
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ee6:	4413      	add	r3, r2
 8003ee8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003eec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	4a0f      	ldr	r2, [pc, #60]	; (8003f30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ef2:	fb02 f203 	mul.w	r2, r2, r3
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efc:	627b      	str	r3, [r7, #36]	; 0x24
 8003efe:	e004      	b.n	8003f0a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	4a0c      	ldr	r2, [pc, #48]	; (8003f34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f04:	fb02 f303 	mul.w	r3, r2, r3
 8003f08:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0c:	623b      	str	r3, [r7, #32]
      break;
 8003f0e:	e002      	b.n	8003f16 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f10:	4b07      	ldr	r3, [pc, #28]	; (8003f30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f12:	623b      	str	r3, [r7, #32]
      break;
 8003f14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f16:	6a3b      	ldr	r3, [r7, #32]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3728      	adds	r7, #40	; 0x28
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc90      	pop	{r4, r7}
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	0800518c 	.word	0x0800518c
 8003f28:	0800519c 	.word	0x0800519c
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	007a1200 	.word	0x007a1200
 8003f34:	003d0900 	.word	0x003d0900

08003f38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f3c:	4b02      	ldr	r3, [pc, #8]	; (8003f48 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bc80      	pop	{r7}
 8003f46:	4770      	bx	lr
 8003f48:	20000008 	.word	0x20000008

08003f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f50:	f7ff fff2 	bl	8003f38 <HAL_RCC_GetHCLKFreq>
 8003f54:	4601      	mov	r1, r0
 8003f56:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	0a1b      	lsrs	r3, r3, #8
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	4a03      	ldr	r2, [pc, #12]	; (8003f70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f62:	5cd3      	ldrb	r3, [r2, r3]
 8003f64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	08005f0c 	.word	0x08005f0c

08003f74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f7c:	4b0a      	ldr	r3, [pc, #40]	; (8003fa8 <RCC_Delay+0x34>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a0a      	ldr	r2, [pc, #40]	; (8003fac <RCC_Delay+0x38>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	0a5b      	lsrs	r3, r3, #9
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	fb02 f303 	mul.w	r3, r2, r3
 8003f8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f90:	bf00      	nop
  }
  while (Delay --);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	1e5a      	subs	r2, r3, #1
 8003f96:	60fa      	str	r2, [r7, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f9      	bne.n	8003f90 <RCC_Delay+0x1c>
}
 8003f9c:	bf00      	nop
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bc80      	pop	{r7}
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000008 	.word	0x20000008
 8003fac:	10624dd3 	.word	0x10624dd3

08003fb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e041      	b.n	8004046 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d106      	bne.n	8003fdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7fd fa74 	bl	80014c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2202      	movs	r2, #2
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	3304      	adds	r3, #4
 8003fec:	4619      	mov	r1, r3
 8003fee:	4610      	mov	r0, r2
 8003ff0:	f000 fa92 	bl	8004518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
	...

08004050 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b01      	cmp	r3, #1
 8004062:	d001      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e03a      	b.n	80040de <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0201 	orr.w	r2, r2, #1
 800407e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a18      	ldr	r2, [pc, #96]	; (80040e8 <HAL_TIM_Base_Start_IT+0x98>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d00e      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x58>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004092:	d009      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x58>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a14      	ldr	r2, [pc, #80]	; (80040ec <HAL_TIM_Base_Start_IT+0x9c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d004      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x58>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a13      	ldr	r2, [pc, #76]	; (80040f0 <HAL_TIM_Base_Start_IT+0xa0>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d111      	bne.n	80040cc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b06      	cmp	r3, #6
 80040b8:	d010      	beq.n	80040dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0201 	orr.w	r2, r2, #1
 80040c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ca:	e007      	b.n	80040dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0201 	orr.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr
 80040e8:	40012c00 	.word	0x40012c00
 80040ec:	40000400 	.word	0x40000400
 80040f0:	40000800 	.word	0x40000800

080040f4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6a1a      	ldr	r2, [r3, #32]
 8004112:	f241 1311 	movw	r3, #4369	; 0x1111
 8004116:	4013      	ands	r3, r2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10f      	bne.n	800413c <HAL_TIM_Base_Stop_IT+0x48>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6a1a      	ldr	r2, [r3, #32]
 8004122:	f240 4344 	movw	r3, #1092	; 0x444
 8004126:	4013      	ands	r3, r2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d107      	bne.n	800413c <HAL_TIM_Base_Stop_IT+0x48>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0201 	bic.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b02      	cmp	r3, #2
 8004164:	d122      	bne.n	80041ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b02      	cmp	r3, #2
 8004172:	d11b      	bne.n	80041ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0202 	mvn.w	r2, #2
 800417c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f9a4 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f997 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f9a6 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d122      	bne.n	8004200 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d11b      	bne.n	8004200 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0204 	mvn.w	r2, #4
 80041d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2202      	movs	r2, #2
 80041d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f97a 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 80041ec:	e005      	b.n	80041fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f96d 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f97c 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b08      	cmp	r3, #8
 800420c:	d122      	bne.n	8004254 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b08      	cmp	r3, #8
 800421a:	d11b      	bne.n	8004254 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0208 	mvn.w	r2, #8
 8004224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2204      	movs	r2, #4
 800422a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f950 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 8004240:	e005      	b.n	800424e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f943 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f952 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	f003 0310 	and.w	r3, r3, #16
 800425e:	2b10      	cmp	r3, #16
 8004260:	d122      	bne.n	80042a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	2b10      	cmp	r3, #16
 800426e:	d11b      	bne.n	80042a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0210 	mvn.w	r2, #16
 8004278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2208      	movs	r2, #8
 800427e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f926 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 8004294:	e005      	b.n	80042a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f919 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f928 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d10e      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d107      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f06f 0201 	mvn.w	r2, #1
 80042cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7fc fd28 	bl	8000d24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042de:	2b80      	cmp	r3, #128	; 0x80
 80042e0:	d10e      	bne.n	8004300 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ec:	2b80      	cmp	r3, #128	; 0x80
 80042ee:	d107      	bne.n	8004300 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fa6b 	bl	80047d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430a:	2b40      	cmp	r3, #64	; 0x40
 800430c:	d10e      	bne.n	800432c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004318:	2b40      	cmp	r3, #64	; 0x40
 800431a:	d107      	bne.n	800432c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f8ec 	bl	8004504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	f003 0320 	and.w	r3, r3, #32
 8004336:	2b20      	cmp	r3, #32
 8004338:	d10e      	bne.n	8004358 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b20      	cmp	r3, #32
 8004346:	d107      	bne.n	8004358 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f06f 0220 	mvn.w	r2, #32
 8004350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 fa36 	bl	80047c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004358:	bf00      	nop
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_TIM_ConfigClockSource+0x18>
 8004374:	2302      	movs	r3, #2
 8004376:	e0a6      	b.n	80044c6 <HAL_TIM_ConfigClockSource+0x166>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004396:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800439e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b40      	cmp	r3, #64	; 0x40
 80043ae:	d067      	beq.n	8004480 <HAL_TIM_ConfigClockSource+0x120>
 80043b0:	2b40      	cmp	r3, #64	; 0x40
 80043b2:	d80b      	bhi.n	80043cc <HAL_TIM_ConfigClockSource+0x6c>
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d073      	beq.n	80044a0 <HAL_TIM_ConfigClockSource+0x140>
 80043b8:	2b10      	cmp	r3, #16
 80043ba:	d802      	bhi.n	80043c2 <HAL_TIM_ConfigClockSource+0x62>
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d06f      	beq.n	80044a0 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80043c0:	e078      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043c2:	2b20      	cmp	r3, #32
 80043c4:	d06c      	beq.n	80044a0 <HAL_TIM_ConfigClockSource+0x140>
 80043c6:	2b30      	cmp	r3, #48	; 0x30
 80043c8:	d06a      	beq.n	80044a0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80043ca:	e073      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043cc:	2b70      	cmp	r3, #112	; 0x70
 80043ce:	d00d      	beq.n	80043ec <HAL_TIM_ConfigClockSource+0x8c>
 80043d0:	2b70      	cmp	r3, #112	; 0x70
 80043d2:	d804      	bhi.n	80043de <HAL_TIM_ConfigClockSource+0x7e>
 80043d4:	2b50      	cmp	r3, #80	; 0x50
 80043d6:	d033      	beq.n	8004440 <HAL_TIM_ConfigClockSource+0xe0>
 80043d8:	2b60      	cmp	r3, #96	; 0x60
 80043da:	d041      	beq.n	8004460 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80043dc:	e06a      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043e2:	d066      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x152>
 80043e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e8:	d017      	beq.n	800441a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80043ea:	e063      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6818      	ldr	r0, [r3, #0]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	6899      	ldr	r1, [r3, #8]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f000 f965 	bl	80046ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800440e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	609a      	str	r2, [r3, #8]
      break;
 8004418:	e04c      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	6899      	ldr	r1, [r3, #8]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f000 f94e 	bl	80046ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800443c:	609a      	str	r2, [r3, #8]
      break;
 800443e:	e039      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	6859      	ldr	r1, [r3, #4]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	461a      	mov	r2, r3
 800444e:	f000 f8c5 	bl	80045dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2150      	movs	r1, #80	; 0x50
 8004458:	4618      	mov	r0, r3
 800445a:	f000 f91c 	bl	8004696 <TIM_ITRx_SetConfig>
      break;
 800445e:	e029      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	6859      	ldr	r1, [r3, #4]
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	461a      	mov	r2, r3
 800446e:	f000 f8e3 	bl	8004638 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2160      	movs	r1, #96	; 0x60
 8004478:	4618      	mov	r0, r3
 800447a:	f000 f90c 	bl	8004696 <TIM_ITRx_SetConfig>
      break;
 800447e:	e019      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6818      	ldr	r0, [r3, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	6859      	ldr	r1, [r3, #4]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	461a      	mov	r2, r3
 800448e:	f000 f8a5 	bl	80045dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2140      	movs	r1, #64	; 0x40
 8004498:	4618      	mov	r0, r3
 800449a:	f000 f8fc 	bl	8004696 <TIM_ITRx_SetConfig>
      break;
 800449e:	e009      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4619      	mov	r1, r3
 80044aa:	4610      	mov	r0, r2
 80044ac:	f000 f8f3 	bl	8004696 <TIM_ITRx_SetConfig>
        break;
 80044b0:	e000      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80044b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b083      	sub	sp, #12
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bc80      	pop	{r7}
 80044f0:	4770      	bx	lr

080044f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b083      	sub	sp, #12
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr

08004504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr
	...

08004518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a29      	ldr	r2, [pc, #164]	; (80045d0 <TIM_Base_SetConfig+0xb8>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00b      	beq.n	8004548 <TIM_Base_SetConfig+0x30>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004536:	d007      	beq.n	8004548 <TIM_Base_SetConfig+0x30>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a26      	ldr	r2, [pc, #152]	; (80045d4 <TIM_Base_SetConfig+0xbc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d003      	beq.n	8004548 <TIM_Base_SetConfig+0x30>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a25      	ldr	r2, [pc, #148]	; (80045d8 <TIM_Base_SetConfig+0xc0>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d108      	bne.n	800455a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	4313      	orrs	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a1c      	ldr	r2, [pc, #112]	; (80045d0 <TIM_Base_SetConfig+0xb8>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00b      	beq.n	800457a <TIM_Base_SetConfig+0x62>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004568:	d007      	beq.n	800457a <TIM_Base_SetConfig+0x62>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a19      	ldr	r2, [pc, #100]	; (80045d4 <TIM_Base_SetConfig+0xbc>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d003      	beq.n	800457a <TIM_Base_SetConfig+0x62>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a18      	ldr	r2, [pc, #96]	; (80045d8 <TIM_Base_SetConfig+0xc0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	4313      	orrs	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a07      	ldr	r2, [pc, #28]	; (80045d0 <TIM_Base_SetConfig+0xb8>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d103      	bne.n	80045c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	691a      	ldr	r2, [r3, #16]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	615a      	str	r2, [r3, #20]
}
 80045c6:	bf00      	nop
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bc80      	pop	{r7}
 80045ce:	4770      	bx	lr
 80045d0:	40012c00 	.word	0x40012c00
 80045d4:	40000400 	.word	0x40000400
 80045d8:	40000800 	.word	0x40000800

080045dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	f023 0201 	bic.w	r2, r3, #1
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4313      	orrs	r3, r2
 8004610:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f023 030a 	bic.w	r3, r3, #10
 8004618:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4313      	orrs	r3, r2
 8004620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	621a      	str	r2, [r3, #32]
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	f023 0210 	bic.w	r2, r3, #16
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004662:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	031b      	lsls	r3, r3, #12
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004674:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	4313      	orrs	r3, r2
 800467e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	621a      	str	r2, [r3, #32]
}
 800468c:	bf00      	nop
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	bc80      	pop	{r7}
 8004694:	4770      	bx	lr

08004696 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004696:	b480      	push	{r7}
 8004698:	b085      	sub	sp, #20
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
 800469e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	f043 0307 	orr.w	r3, r3, #7
 80046b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	609a      	str	r2, [r3, #8]
}
 80046c0:	bf00      	nop
 80046c2:	3714      	adds	r7, #20
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bc80      	pop	{r7}
 80046c8:	4770      	bx	lr

080046ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046ca:	b480      	push	{r7}
 80046cc:	b087      	sub	sp, #28
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	60f8      	str	r0, [r7, #12]
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	607a      	str	r2, [r7, #4]
 80046d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	021a      	lsls	r2, r3, #8
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	609a      	str	r2, [r3, #8]
}
 80046fe:	bf00      	nop
 8004700:	371c      	adds	r7, #28
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr

08004708 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800471c:	2302      	movs	r3, #2
 800471e:	e046      	b.n	80047ae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004746:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a16      	ldr	r2, [pc, #88]	; (80047b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d00e      	beq.n	8004782 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800476c:	d009      	beq.n	8004782 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a12      	ldr	r2, [pc, #72]	; (80047bc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d004      	beq.n	8004782 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a10      	ldr	r2, [pc, #64]	; (80047c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d10c      	bne.n	800479c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004788:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	4313      	orrs	r3, r2
 8004792:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr
 80047b8:	40012c00 	.word	0x40012c00
 80047bc:	40000400 	.word	0x40000400
 80047c0:	40000800 	.word	0x40000800

080047c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr

080047d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047d6:	b480      	push	{r7}
 80047d8:	b083      	sub	sp, #12
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047de:	bf00      	nop
 80047e0:	370c      	adds	r7, #12
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr

080047e8 <__errno>:
 80047e8:	4b01      	ldr	r3, [pc, #4]	; (80047f0 <__errno+0x8>)
 80047ea:	6818      	ldr	r0, [r3, #0]
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	20000014 	.word	0x20000014

080047f4 <__libc_init_array>:
 80047f4:	b570      	push	{r4, r5, r6, lr}
 80047f6:	2500      	movs	r5, #0
 80047f8:	4e0c      	ldr	r6, [pc, #48]	; (800482c <__libc_init_array+0x38>)
 80047fa:	4c0d      	ldr	r4, [pc, #52]	; (8004830 <__libc_init_array+0x3c>)
 80047fc:	1ba4      	subs	r4, r4, r6
 80047fe:	10a4      	asrs	r4, r4, #2
 8004800:	42a5      	cmp	r5, r4
 8004802:	d109      	bne.n	8004818 <__libc_init_array+0x24>
 8004804:	f000 fc34 	bl	8005070 <_init>
 8004808:	2500      	movs	r5, #0
 800480a:	4e0a      	ldr	r6, [pc, #40]	; (8004834 <__libc_init_array+0x40>)
 800480c:	4c0a      	ldr	r4, [pc, #40]	; (8004838 <__libc_init_array+0x44>)
 800480e:	1ba4      	subs	r4, r4, r6
 8004810:	10a4      	asrs	r4, r4, #2
 8004812:	42a5      	cmp	r5, r4
 8004814:	d105      	bne.n	8004822 <__libc_init_array+0x2e>
 8004816:	bd70      	pop	{r4, r5, r6, pc}
 8004818:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800481c:	4798      	blx	r3
 800481e:	3501      	adds	r5, #1
 8004820:	e7ee      	b.n	8004800 <__libc_init_array+0xc>
 8004822:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004826:	4798      	blx	r3
 8004828:	3501      	adds	r5, #1
 800482a:	e7f2      	b.n	8004812 <__libc_init_array+0x1e>
 800482c:	08005f48 	.word	0x08005f48
 8004830:	08005f48 	.word	0x08005f48
 8004834:	08005f48 	.word	0x08005f48
 8004838:	08005f4c 	.word	0x08005f4c

0800483c <memcpy>:
 800483c:	b510      	push	{r4, lr}
 800483e:	1e43      	subs	r3, r0, #1
 8004840:	440a      	add	r2, r1
 8004842:	4291      	cmp	r1, r2
 8004844:	d100      	bne.n	8004848 <memcpy+0xc>
 8004846:	bd10      	pop	{r4, pc}
 8004848:	f811 4b01 	ldrb.w	r4, [r1], #1
 800484c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004850:	e7f7      	b.n	8004842 <memcpy+0x6>

08004852 <memmove>:
 8004852:	4288      	cmp	r0, r1
 8004854:	b510      	push	{r4, lr}
 8004856:	eb01 0302 	add.w	r3, r1, r2
 800485a:	d807      	bhi.n	800486c <memmove+0x1a>
 800485c:	1e42      	subs	r2, r0, #1
 800485e:	4299      	cmp	r1, r3
 8004860:	d00a      	beq.n	8004878 <memmove+0x26>
 8004862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004866:	f802 4f01 	strb.w	r4, [r2, #1]!
 800486a:	e7f8      	b.n	800485e <memmove+0xc>
 800486c:	4283      	cmp	r3, r0
 800486e:	d9f5      	bls.n	800485c <memmove+0xa>
 8004870:	1881      	adds	r1, r0, r2
 8004872:	1ad2      	subs	r2, r2, r3
 8004874:	42d3      	cmn	r3, r2
 8004876:	d100      	bne.n	800487a <memmove+0x28>
 8004878:	bd10      	pop	{r4, pc}
 800487a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800487e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004882:	e7f7      	b.n	8004874 <memmove+0x22>

08004884 <memset>:
 8004884:	4603      	mov	r3, r0
 8004886:	4402      	add	r2, r0
 8004888:	4293      	cmp	r3, r2
 800488a:	d100      	bne.n	800488e <memset+0xa>
 800488c:	4770      	bx	lr
 800488e:	f803 1b01 	strb.w	r1, [r3], #1
 8004892:	e7f9      	b.n	8004888 <memset+0x4>

08004894 <siprintf>:
 8004894:	b40e      	push	{r1, r2, r3}
 8004896:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800489a:	b500      	push	{lr}
 800489c:	b09c      	sub	sp, #112	; 0x70
 800489e:	ab1d      	add	r3, sp, #116	; 0x74
 80048a0:	9002      	str	r0, [sp, #8]
 80048a2:	9006      	str	r0, [sp, #24]
 80048a4:	9107      	str	r1, [sp, #28]
 80048a6:	9104      	str	r1, [sp, #16]
 80048a8:	4808      	ldr	r0, [pc, #32]	; (80048cc <siprintf+0x38>)
 80048aa:	4909      	ldr	r1, [pc, #36]	; (80048d0 <siprintf+0x3c>)
 80048ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80048b0:	9105      	str	r1, [sp, #20]
 80048b2:	6800      	ldr	r0, [r0, #0]
 80048b4:	a902      	add	r1, sp, #8
 80048b6:	9301      	str	r3, [sp, #4]
 80048b8:	f000 f866 	bl	8004988 <_svfiprintf_r>
 80048bc:	2200      	movs	r2, #0
 80048be:	9b02      	ldr	r3, [sp, #8]
 80048c0:	701a      	strb	r2, [r3, #0]
 80048c2:	b01c      	add	sp, #112	; 0x70
 80048c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80048c8:	b003      	add	sp, #12
 80048ca:	4770      	bx	lr
 80048cc:	20000014 	.word	0x20000014
 80048d0:	ffff0208 	.word	0xffff0208

080048d4 <__ssputs_r>:
 80048d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d8:	688e      	ldr	r6, [r1, #8]
 80048da:	4682      	mov	sl, r0
 80048dc:	429e      	cmp	r6, r3
 80048de:	460c      	mov	r4, r1
 80048e0:	4690      	mov	r8, r2
 80048e2:	4699      	mov	r9, r3
 80048e4:	d837      	bhi.n	8004956 <__ssputs_r+0x82>
 80048e6:	898a      	ldrh	r2, [r1, #12]
 80048e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80048ec:	d031      	beq.n	8004952 <__ssputs_r+0x7e>
 80048ee:	2302      	movs	r3, #2
 80048f0:	6825      	ldr	r5, [r4, #0]
 80048f2:	6909      	ldr	r1, [r1, #16]
 80048f4:	1a6f      	subs	r7, r5, r1
 80048f6:	6965      	ldr	r5, [r4, #20]
 80048f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048fc:	fb95 f5f3 	sdiv	r5, r5, r3
 8004900:	f109 0301 	add.w	r3, r9, #1
 8004904:	443b      	add	r3, r7
 8004906:	429d      	cmp	r5, r3
 8004908:	bf38      	it	cc
 800490a:	461d      	movcc	r5, r3
 800490c:	0553      	lsls	r3, r2, #21
 800490e:	d530      	bpl.n	8004972 <__ssputs_r+0x9e>
 8004910:	4629      	mov	r1, r5
 8004912:	f000 fb13 	bl	8004f3c <_malloc_r>
 8004916:	4606      	mov	r6, r0
 8004918:	b950      	cbnz	r0, 8004930 <__ssputs_r+0x5c>
 800491a:	230c      	movs	r3, #12
 800491c:	f04f 30ff 	mov.w	r0, #4294967295
 8004920:	f8ca 3000 	str.w	r3, [sl]
 8004924:	89a3      	ldrh	r3, [r4, #12]
 8004926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800492a:	81a3      	strh	r3, [r4, #12]
 800492c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004930:	463a      	mov	r2, r7
 8004932:	6921      	ldr	r1, [r4, #16]
 8004934:	f7ff ff82 	bl	800483c <memcpy>
 8004938:	89a3      	ldrh	r3, [r4, #12]
 800493a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800493e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004942:	81a3      	strh	r3, [r4, #12]
 8004944:	6126      	str	r6, [r4, #16]
 8004946:	443e      	add	r6, r7
 8004948:	6026      	str	r6, [r4, #0]
 800494a:	464e      	mov	r6, r9
 800494c:	6165      	str	r5, [r4, #20]
 800494e:	1bed      	subs	r5, r5, r7
 8004950:	60a5      	str	r5, [r4, #8]
 8004952:	454e      	cmp	r6, r9
 8004954:	d900      	bls.n	8004958 <__ssputs_r+0x84>
 8004956:	464e      	mov	r6, r9
 8004958:	4632      	mov	r2, r6
 800495a:	4641      	mov	r1, r8
 800495c:	6820      	ldr	r0, [r4, #0]
 800495e:	f7ff ff78 	bl	8004852 <memmove>
 8004962:	68a3      	ldr	r3, [r4, #8]
 8004964:	2000      	movs	r0, #0
 8004966:	1b9b      	subs	r3, r3, r6
 8004968:	60a3      	str	r3, [r4, #8]
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	441e      	add	r6, r3
 800496e:	6026      	str	r6, [r4, #0]
 8004970:	e7dc      	b.n	800492c <__ssputs_r+0x58>
 8004972:	462a      	mov	r2, r5
 8004974:	f000 fb3c 	bl	8004ff0 <_realloc_r>
 8004978:	4606      	mov	r6, r0
 800497a:	2800      	cmp	r0, #0
 800497c:	d1e2      	bne.n	8004944 <__ssputs_r+0x70>
 800497e:	6921      	ldr	r1, [r4, #16]
 8004980:	4650      	mov	r0, sl
 8004982:	f000 fa8f 	bl	8004ea4 <_free_r>
 8004986:	e7c8      	b.n	800491a <__ssputs_r+0x46>

08004988 <_svfiprintf_r>:
 8004988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800498c:	461d      	mov	r5, r3
 800498e:	898b      	ldrh	r3, [r1, #12]
 8004990:	b09d      	sub	sp, #116	; 0x74
 8004992:	061f      	lsls	r7, r3, #24
 8004994:	4680      	mov	r8, r0
 8004996:	460c      	mov	r4, r1
 8004998:	4616      	mov	r6, r2
 800499a:	d50f      	bpl.n	80049bc <_svfiprintf_r+0x34>
 800499c:	690b      	ldr	r3, [r1, #16]
 800499e:	b96b      	cbnz	r3, 80049bc <_svfiprintf_r+0x34>
 80049a0:	2140      	movs	r1, #64	; 0x40
 80049a2:	f000 facb 	bl	8004f3c <_malloc_r>
 80049a6:	6020      	str	r0, [r4, #0]
 80049a8:	6120      	str	r0, [r4, #16]
 80049aa:	b928      	cbnz	r0, 80049b8 <_svfiprintf_r+0x30>
 80049ac:	230c      	movs	r3, #12
 80049ae:	f8c8 3000 	str.w	r3, [r8]
 80049b2:	f04f 30ff 	mov.w	r0, #4294967295
 80049b6:	e0c8      	b.n	8004b4a <_svfiprintf_r+0x1c2>
 80049b8:	2340      	movs	r3, #64	; 0x40
 80049ba:	6163      	str	r3, [r4, #20]
 80049bc:	2300      	movs	r3, #0
 80049be:	9309      	str	r3, [sp, #36]	; 0x24
 80049c0:	2320      	movs	r3, #32
 80049c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049c6:	2330      	movs	r3, #48	; 0x30
 80049c8:	f04f 0b01 	mov.w	fp, #1
 80049cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049d0:	9503      	str	r5, [sp, #12]
 80049d2:	4637      	mov	r7, r6
 80049d4:	463d      	mov	r5, r7
 80049d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80049da:	b10b      	cbz	r3, 80049e0 <_svfiprintf_r+0x58>
 80049dc:	2b25      	cmp	r3, #37	; 0x25
 80049de:	d13e      	bne.n	8004a5e <_svfiprintf_r+0xd6>
 80049e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80049e4:	d00b      	beq.n	80049fe <_svfiprintf_r+0x76>
 80049e6:	4653      	mov	r3, sl
 80049e8:	4632      	mov	r2, r6
 80049ea:	4621      	mov	r1, r4
 80049ec:	4640      	mov	r0, r8
 80049ee:	f7ff ff71 	bl	80048d4 <__ssputs_r>
 80049f2:	3001      	adds	r0, #1
 80049f4:	f000 80a4 	beq.w	8004b40 <_svfiprintf_r+0x1b8>
 80049f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049fa:	4453      	add	r3, sl
 80049fc:	9309      	str	r3, [sp, #36]	; 0x24
 80049fe:	783b      	ldrb	r3, [r7, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 809d 	beq.w	8004b40 <_svfiprintf_r+0x1b8>
 8004a06:	2300      	movs	r3, #0
 8004a08:	f04f 32ff 	mov.w	r2, #4294967295
 8004a0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a10:	9304      	str	r3, [sp, #16]
 8004a12:	9307      	str	r3, [sp, #28]
 8004a14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a18:	931a      	str	r3, [sp, #104]	; 0x68
 8004a1a:	462f      	mov	r7, r5
 8004a1c:	2205      	movs	r2, #5
 8004a1e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004a22:	4850      	ldr	r0, [pc, #320]	; (8004b64 <_svfiprintf_r+0x1dc>)
 8004a24:	f000 fa30 	bl	8004e88 <memchr>
 8004a28:	9b04      	ldr	r3, [sp, #16]
 8004a2a:	b9d0      	cbnz	r0, 8004a62 <_svfiprintf_r+0xda>
 8004a2c:	06d9      	lsls	r1, r3, #27
 8004a2e:	bf44      	itt	mi
 8004a30:	2220      	movmi	r2, #32
 8004a32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a36:	071a      	lsls	r2, r3, #28
 8004a38:	bf44      	itt	mi
 8004a3a:	222b      	movmi	r2, #43	; 0x2b
 8004a3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a40:	782a      	ldrb	r2, [r5, #0]
 8004a42:	2a2a      	cmp	r2, #42	; 0x2a
 8004a44:	d015      	beq.n	8004a72 <_svfiprintf_r+0xea>
 8004a46:	462f      	mov	r7, r5
 8004a48:	2000      	movs	r0, #0
 8004a4a:	250a      	movs	r5, #10
 8004a4c:	9a07      	ldr	r2, [sp, #28]
 8004a4e:	4639      	mov	r1, r7
 8004a50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a54:	3b30      	subs	r3, #48	; 0x30
 8004a56:	2b09      	cmp	r3, #9
 8004a58:	d94d      	bls.n	8004af6 <_svfiprintf_r+0x16e>
 8004a5a:	b1b8      	cbz	r0, 8004a8c <_svfiprintf_r+0x104>
 8004a5c:	e00f      	b.n	8004a7e <_svfiprintf_r+0xf6>
 8004a5e:	462f      	mov	r7, r5
 8004a60:	e7b8      	b.n	80049d4 <_svfiprintf_r+0x4c>
 8004a62:	4a40      	ldr	r2, [pc, #256]	; (8004b64 <_svfiprintf_r+0x1dc>)
 8004a64:	463d      	mov	r5, r7
 8004a66:	1a80      	subs	r0, r0, r2
 8004a68:	fa0b f000 	lsl.w	r0, fp, r0
 8004a6c:	4318      	orrs	r0, r3
 8004a6e:	9004      	str	r0, [sp, #16]
 8004a70:	e7d3      	b.n	8004a1a <_svfiprintf_r+0x92>
 8004a72:	9a03      	ldr	r2, [sp, #12]
 8004a74:	1d11      	adds	r1, r2, #4
 8004a76:	6812      	ldr	r2, [r2, #0]
 8004a78:	9103      	str	r1, [sp, #12]
 8004a7a:	2a00      	cmp	r2, #0
 8004a7c:	db01      	blt.n	8004a82 <_svfiprintf_r+0xfa>
 8004a7e:	9207      	str	r2, [sp, #28]
 8004a80:	e004      	b.n	8004a8c <_svfiprintf_r+0x104>
 8004a82:	4252      	negs	r2, r2
 8004a84:	f043 0302 	orr.w	r3, r3, #2
 8004a88:	9207      	str	r2, [sp, #28]
 8004a8a:	9304      	str	r3, [sp, #16]
 8004a8c:	783b      	ldrb	r3, [r7, #0]
 8004a8e:	2b2e      	cmp	r3, #46	; 0x2e
 8004a90:	d10c      	bne.n	8004aac <_svfiprintf_r+0x124>
 8004a92:	787b      	ldrb	r3, [r7, #1]
 8004a94:	2b2a      	cmp	r3, #42	; 0x2a
 8004a96:	d133      	bne.n	8004b00 <_svfiprintf_r+0x178>
 8004a98:	9b03      	ldr	r3, [sp, #12]
 8004a9a:	3702      	adds	r7, #2
 8004a9c:	1d1a      	adds	r2, r3, #4
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	9203      	str	r2, [sp, #12]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	bfb8      	it	lt
 8004aa6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004aaa:	9305      	str	r3, [sp, #20]
 8004aac:	4d2e      	ldr	r5, [pc, #184]	; (8004b68 <_svfiprintf_r+0x1e0>)
 8004aae:	2203      	movs	r2, #3
 8004ab0:	7839      	ldrb	r1, [r7, #0]
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	f000 f9e8 	bl	8004e88 <memchr>
 8004ab8:	b138      	cbz	r0, 8004aca <_svfiprintf_r+0x142>
 8004aba:	2340      	movs	r3, #64	; 0x40
 8004abc:	1b40      	subs	r0, r0, r5
 8004abe:	fa03 f000 	lsl.w	r0, r3, r0
 8004ac2:	9b04      	ldr	r3, [sp, #16]
 8004ac4:	3701      	adds	r7, #1
 8004ac6:	4303      	orrs	r3, r0
 8004ac8:	9304      	str	r3, [sp, #16]
 8004aca:	7839      	ldrb	r1, [r7, #0]
 8004acc:	2206      	movs	r2, #6
 8004ace:	4827      	ldr	r0, [pc, #156]	; (8004b6c <_svfiprintf_r+0x1e4>)
 8004ad0:	1c7e      	adds	r6, r7, #1
 8004ad2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ad6:	f000 f9d7 	bl	8004e88 <memchr>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	d038      	beq.n	8004b50 <_svfiprintf_r+0x1c8>
 8004ade:	4b24      	ldr	r3, [pc, #144]	; (8004b70 <_svfiprintf_r+0x1e8>)
 8004ae0:	bb13      	cbnz	r3, 8004b28 <_svfiprintf_r+0x1a0>
 8004ae2:	9b03      	ldr	r3, [sp, #12]
 8004ae4:	3307      	adds	r3, #7
 8004ae6:	f023 0307 	bic.w	r3, r3, #7
 8004aea:	3308      	adds	r3, #8
 8004aec:	9303      	str	r3, [sp, #12]
 8004aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004af0:	444b      	add	r3, r9
 8004af2:	9309      	str	r3, [sp, #36]	; 0x24
 8004af4:	e76d      	b.n	80049d2 <_svfiprintf_r+0x4a>
 8004af6:	fb05 3202 	mla	r2, r5, r2, r3
 8004afa:	2001      	movs	r0, #1
 8004afc:	460f      	mov	r7, r1
 8004afe:	e7a6      	b.n	8004a4e <_svfiprintf_r+0xc6>
 8004b00:	2300      	movs	r3, #0
 8004b02:	250a      	movs	r5, #10
 8004b04:	4619      	mov	r1, r3
 8004b06:	3701      	adds	r7, #1
 8004b08:	9305      	str	r3, [sp, #20]
 8004b0a:	4638      	mov	r0, r7
 8004b0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b10:	3a30      	subs	r2, #48	; 0x30
 8004b12:	2a09      	cmp	r2, #9
 8004b14:	d903      	bls.n	8004b1e <_svfiprintf_r+0x196>
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d0c8      	beq.n	8004aac <_svfiprintf_r+0x124>
 8004b1a:	9105      	str	r1, [sp, #20]
 8004b1c:	e7c6      	b.n	8004aac <_svfiprintf_r+0x124>
 8004b1e:	fb05 2101 	mla	r1, r5, r1, r2
 8004b22:	2301      	movs	r3, #1
 8004b24:	4607      	mov	r7, r0
 8004b26:	e7f0      	b.n	8004b0a <_svfiprintf_r+0x182>
 8004b28:	ab03      	add	r3, sp, #12
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	4622      	mov	r2, r4
 8004b2e:	4b11      	ldr	r3, [pc, #68]	; (8004b74 <_svfiprintf_r+0x1ec>)
 8004b30:	a904      	add	r1, sp, #16
 8004b32:	4640      	mov	r0, r8
 8004b34:	f3af 8000 	nop.w
 8004b38:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004b3c:	4681      	mov	r9, r0
 8004b3e:	d1d6      	bne.n	8004aee <_svfiprintf_r+0x166>
 8004b40:	89a3      	ldrh	r3, [r4, #12]
 8004b42:	065b      	lsls	r3, r3, #25
 8004b44:	f53f af35 	bmi.w	80049b2 <_svfiprintf_r+0x2a>
 8004b48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b4a:	b01d      	add	sp, #116	; 0x74
 8004b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b50:	ab03      	add	r3, sp, #12
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	4622      	mov	r2, r4
 8004b56:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <_svfiprintf_r+0x1ec>)
 8004b58:	a904      	add	r1, sp, #16
 8004b5a:	4640      	mov	r0, r8
 8004b5c:	f000 f882 	bl	8004c64 <_printf_i>
 8004b60:	e7ea      	b.n	8004b38 <_svfiprintf_r+0x1b0>
 8004b62:	bf00      	nop
 8004b64:	08005f14 	.word	0x08005f14
 8004b68:	08005f1a 	.word	0x08005f1a
 8004b6c:	08005f1e 	.word	0x08005f1e
 8004b70:	00000000 	.word	0x00000000
 8004b74:	080048d5 	.word	0x080048d5

08004b78 <_printf_common>:
 8004b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b7c:	4691      	mov	r9, r2
 8004b7e:	461f      	mov	r7, r3
 8004b80:	688a      	ldr	r2, [r1, #8]
 8004b82:	690b      	ldr	r3, [r1, #16]
 8004b84:	4606      	mov	r6, r0
 8004b86:	4293      	cmp	r3, r2
 8004b88:	bfb8      	it	lt
 8004b8a:	4613      	movlt	r3, r2
 8004b8c:	f8c9 3000 	str.w	r3, [r9]
 8004b90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b94:	460c      	mov	r4, r1
 8004b96:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b9a:	b112      	cbz	r2, 8004ba2 <_printf_common+0x2a>
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	f8c9 3000 	str.w	r3, [r9]
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	0699      	lsls	r1, r3, #26
 8004ba6:	bf42      	ittt	mi
 8004ba8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004bac:	3302      	addmi	r3, #2
 8004bae:	f8c9 3000 	strmi.w	r3, [r9]
 8004bb2:	6825      	ldr	r5, [r4, #0]
 8004bb4:	f015 0506 	ands.w	r5, r5, #6
 8004bb8:	d107      	bne.n	8004bca <_printf_common+0x52>
 8004bba:	f104 0a19 	add.w	sl, r4, #25
 8004bbe:	68e3      	ldr	r3, [r4, #12]
 8004bc0:	f8d9 2000 	ldr.w	r2, [r9]
 8004bc4:	1a9b      	subs	r3, r3, r2
 8004bc6:	42ab      	cmp	r3, r5
 8004bc8:	dc29      	bgt.n	8004c1e <_printf_common+0xa6>
 8004bca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004bce:	6822      	ldr	r2, [r4, #0]
 8004bd0:	3300      	adds	r3, #0
 8004bd2:	bf18      	it	ne
 8004bd4:	2301      	movne	r3, #1
 8004bd6:	0692      	lsls	r2, r2, #26
 8004bd8:	d42e      	bmi.n	8004c38 <_printf_common+0xc0>
 8004bda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bde:	4639      	mov	r1, r7
 8004be0:	4630      	mov	r0, r6
 8004be2:	47c0      	blx	r8
 8004be4:	3001      	adds	r0, #1
 8004be6:	d021      	beq.n	8004c2c <_printf_common+0xb4>
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	68e5      	ldr	r5, [r4, #12]
 8004bec:	f003 0306 	and.w	r3, r3, #6
 8004bf0:	2b04      	cmp	r3, #4
 8004bf2:	bf18      	it	ne
 8004bf4:	2500      	movne	r5, #0
 8004bf6:	f8d9 2000 	ldr.w	r2, [r9]
 8004bfa:	f04f 0900 	mov.w	r9, #0
 8004bfe:	bf08      	it	eq
 8004c00:	1aad      	subeq	r5, r5, r2
 8004c02:	68a3      	ldr	r3, [r4, #8]
 8004c04:	6922      	ldr	r2, [r4, #16]
 8004c06:	bf08      	it	eq
 8004c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	bfc4      	itt	gt
 8004c10:	1a9b      	subgt	r3, r3, r2
 8004c12:	18ed      	addgt	r5, r5, r3
 8004c14:	341a      	adds	r4, #26
 8004c16:	454d      	cmp	r5, r9
 8004c18:	d11a      	bne.n	8004c50 <_printf_common+0xd8>
 8004c1a:	2000      	movs	r0, #0
 8004c1c:	e008      	b.n	8004c30 <_printf_common+0xb8>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	4652      	mov	r2, sl
 8004c22:	4639      	mov	r1, r7
 8004c24:	4630      	mov	r0, r6
 8004c26:	47c0      	blx	r8
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d103      	bne.n	8004c34 <_printf_common+0xbc>
 8004c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c34:	3501      	adds	r5, #1
 8004c36:	e7c2      	b.n	8004bbe <_printf_common+0x46>
 8004c38:	2030      	movs	r0, #48	; 0x30
 8004c3a:	18e1      	adds	r1, r4, r3
 8004c3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c46:	4422      	add	r2, r4
 8004c48:	3302      	adds	r3, #2
 8004c4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c4e:	e7c4      	b.n	8004bda <_printf_common+0x62>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4622      	mov	r2, r4
 8004c54:	4639      	mov	r1, r7
 8004c56:	4630      	mov	r0, r6
 8004c58:	47c0      	blx	r8
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	d0e6      	beq.n	8004c2c <_printf_common+0xb4>
 8004c5e:	f109 0901 	add.w	r9, r9, #1
 8004c62:	e7d8      	b.n	8004c16 <_printf_common+0x9e>

08004c64 <_printf_i>:
 8004c64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c6c:	460c      	mov	r4, r1
 8004c6e:	7e09      	ldrb	r1, [r1, #24]
 8004c70:	b085      	sub	sp, #20
 8004c72:	296e      	cmp	r1, #110	; 0x6e
 8004c74:	4617      	mov	r7, r2
 8004c76:	4606      	mov	r6, r0
 8004c78:	4698      	mov	r8, r3
 8004c7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c7c:	f000 80b3 	beq.w	8004de6 <_printf_i+0x182>
 8004c80:	d822      	bhi.n	8004cc8 <_printf_i+0x64>
 8004c82:	2963      	cmp	r1, #99	; 0x63
 8004c84:	d036      	beq.n	8004cf4 <_printf_i+0x90>
 8004c86:	d80a      	bhi.n	8004c9e <_printf_i+0x3a>
 8004c88:	2900      	cmp	r1, #0
 8004c8a:	f000 80b9 	beq.w	8004e00 <_printf_i+0x19c>
 8004c8e:	2958      	cmp	r1, #88	; 0x58
 8004c90:	f000 8083 	beq.w	8004d9a <_printf_i+0x136>
 8004c94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004c9c:	e032      	b.n	8004d04 <_printf_i+0xa0>
 8004c9e:	2964      	cmp	r1, #100	; 0x64
 8004ca0:	d001      	beq.n	8004ca6 <_printf_i+0x42>
 8004ca2:	2969      	cmp	r1, #105	; 0x69
 8004ca4:	d1f6      	bne.n	8004c94 <_printf_i+0x30>
 8004ca6:	6820      	ldr	r0, [r4, #0]
 8004ca8:	6813      	ldr	r3, [r2, #0]
 8004caa:	0605      	lsls	r5, r0, #24
 8004cac:	f103 0104 	add.w	r1, r3, #4
 8004cb0:	d52a      	bpl.n	8004d08 <_printf_i+0xa4>
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6011      	str	r1, [r2, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	da03      	bge.n	8004cc2 <_printf_i+0x5e>
 8004cba:	222d      	movs	r2, #45	; 0x2d
 8004cbc:	425b      	negs	r3, r3
 8004cbe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004cc2:	486f      	ldr	r0, [pc, #444]	; (8004e80 <_printf_i+0x21c>)
 8004cc4:	220a      	movs	r2, #10
 8004cc6:	e039      	b.n	8004d3c <_printf_i+0xd8>
 8004cc8:	2973      	cmp	r1, #115	; 0x73
 8004cca:	f000 809d 	beq.w	8004e08 <_printf_i+0x1a4>
 8004cce:	d808      	bhi.n	8004ce2 <_printf_i+0x7e>
 8004cd0:	296f      	cmp	r1, #111	; 0x6f
 8004cd2:	d020      	beq.n	8004d16 <_printf_i+0xb2>
 8004cd4:	2970      	cmp	r1, #112	; 0x70
 8004cd6:	d1dd      	bne.n	8004c94 <_printf_i+0x30>
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	f043 0320 	orr.w	r3, r3, #32
 8004cde:	6023      	str	r3, [r4, #0]
 8004ce0:	e003      	b.n	8004cea <_printf_i+0x86>
 8004ce2:	2975      	cmp	r1, #117	; 0x75
 8004ce4:	d017      	beq.n	8004d16 <_printf_i+0xb2>
 8004ce6:	2978      	cmp	r1, #120	; 0x78
 8004ce8:	d1d4      	bne.n	8004c94 <_printf_i+0x30>
 8004cea:	2378      	movs	r3, #120	; 0x78
 8004cec:	4865      	ldr	r0, [pc, #404]	; (8004e84 <_printf_i+0x220>)
 8004cee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cf2:	e055      	b.n	8004da0 <_printf_i+0x13c>
 8004cf4:	6813      	ldr	r3, [r2, #0]
 8004cf6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cfa:	1d19      	adds	r1, r3, #4
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6011      	str	r1, [r2, #0]
 8004d00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d04:	2301      	movs	r3, #1
 8004d06:	e08c      	b.n	8004e22 <_printf_i+0x1be>
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d0e:	6011      	str	r1, [r2, #0]
 8004d10:	bf18      	it	ne
 8004d12:	b21b      	sxthne	r3, r3
 8004d14:	e7cf      	b.n	8004cb6 <_printf_i+0x52>
 8004d16:	6813      	ldr	r3, [r2, #0]
 8004d18:	6825      	ldr	r5, [r4, #0]
 8004d1a:	1d18      	adds	r0, r3, #4
 8004d1c:	6010      	str	r0, [r2, #0]
 8004d1e:	0628      	lsls	r0, r5, #24
 8004d20:	d501      	bpl.n	8004d26 <_printf_i+0xc2>
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	e002      	b.n	8004d2c <_printf_i+0xc8>
 8004d26:	0668      	lsls	r0, r5, #25
 8004d28:	d5fb      	bpl.n	8004d22 <_printf_i+0xbe>
 8004d2a:	881b      	ldrh	r3, [r3, #0]
 8004d2c:	296f      	cmp	r1, #111	; 0x6f
 8004d2e:	bf14      	ite	ne
 8004d30:	220a      	movne	r2, #10
 8004d32:	2208      	moveq	r2, #8
 8004d34:	4852      	ldr	r0, [pc, #328]	; (8004e80 <_printf_i+0x21c>)
 8004d36:	2100      	movs	r1, #0
 8004d38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d3c:	6865      	ldr	r5, [r4, #4]
 8004d3e:	2d00      	cmp	r5, #0
 8004d40:	60a5      	str	r5, [r4, #8]
 8004d42:	f2c0 8095 	blt.w	8004e70 <_printf_i+0x20c>
 8004d46:	6821      	ldr	r1, [r4, #0]
 8004d48:	f021 0104 	bic.w	r1, r1, #4
 8004d4c:	6021      	str	r1, [r4, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d13d      	bne.n	8004dce <_printf_i+0x16a>
 8004d52:	2d00      	cmp	r5, #0
 8004d54:	f040 808e 	bne.w	8004e74 <_printf_i+0x210>
 8004d58:	4665      	mov	r5, ip
 8004d5a:	2a08      	cmp	r2, #8
 8004d5c:	d10b      	bne.n	8004d76 <_printf_i+0x112>
 8004d5e:	6823      	ldr	r3, [r4, #0]
 8004d60:	07db      	lsls	r3, r3, #31
 8004d62:	d508      	bpl.n	8004d76 <_printf_i+0x112>
 8004d64:	6923      	ldr	r3, [r4, #16]
 8004d66:	6862      	ldr	r2, [r4, #4]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	bfde      	ittt	le
 8004d6c:	2330      	movle	r3, #48	; 0x30
 8004d6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d72:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d76:	ebac 0305 	sub.w	r3, ip, r5
 8004d7a:	6123      	str	r3, [r4, #16]
 8004d7c:	f8cd 8000 	str.w	r8, [sp]
 8004d80:	463b      	mov	r3, r7
 8004d82:	aa03      	add	r2, sp, #12
 8004d84:	4621      	mov	r1, r4
 8004d86:	4630      	mov	r0, r6
 8004d88:	f7ff fef6 	bl	8004b78 <_printf_common>
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	d14d      	bne.n	8004e2c <_printf_i+0x1c8>
 8004d90:	f04f 30ff 	mov.w	r0, #4294967295
 8004d94:	b005      	add	sp, #20
 8004d96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d9a:	4839      	ldr	r0, [pc, #228]	; (8004e80 <_printf_i+0x21c>)
 8004d9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004da0:	6813      	ldr	r3, [r2, #0]
 8004da2:	6821      	ldr	r1, [r4, #0]
 8004da4:	1d1d      	adds	r5, r3, #4
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6015      	str	r5, [r2, #0]
 8004daa:	060a      	lsls	r2, r1, #24
 8004dac:	d50b      	bpl.n	8004dc6 <_printf_i+0x162>
 8004dae:	07ca      	lsls	r2, r1, #31
 8004db0:	bf44      	itt	mi
 8004db2:	f041 0120 	orrmi.w	r1, r1, #32
 8004db6:	6021      	strmi	r1, [r4, #0]
 8004db8:	b91b      	cbnz	r3, 8004dc2 <_printf_i+0x15e>
 8004dba:	6822      	ldr	r2, [r4, #0]
 8004dbc:	f022 0220 	bic.w	r2, r2, #32
 8004dc0:	6022      	str	r2, [r4, #0]
 8004dc2:	2210      	movs	r2, #16
 8004dc4:	e7b7      	b.n	8004d36 <_printf_i+0xd2>
 8004dc6:	064d      	lsls	r5, r1, #25
 8004dc8:	bf48      	it	mi
 8004dca:	b29b      	uxthmi	r3, r3
 8004dcc:	e7ef      	b.n	8004dae <_printf_i+0x14a>
 8004dce:	4665      	mov	r5, ip
 8004dd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004dd4:	fb02 3311 	mls	r3, r2, r1, r3
 8004dd8:	5cc3      	ldrb	r3, [r0, r3]
 8004dda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004dde:	460b      	mov	r3, r1
 8004de0:	2900      	cmp	r1, #0
 8004de2:	d1f5      	bne.n	8004dd0 <_printf_i+0x16c>
 8004de4:	e7b9      	b.n	8004d5a <_printf_i+0xf6>
 8004de6:	6813      	ldr	r3, [r2, #0]
 8004de8:	6825      	ldr	r5, [r4, #0]
 8004dea:	1d18      	adds	r0, r3, #4
 8004dec:	6961      	ldr	r1, [r4, #20]
 8004dee:	6010      	str	r0, [r2, #0]
 8004df0:	0628      	lsls	r0, r5, #24
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	d501      	bpl.n	8004dfa <_printf_i+0x196>
 8004df6:	6019      	str	r1, [r3, #0]
 8004df8:	e002      	b.n	8004e00 <_printf_i+0x19c>
 8004dfa:	066a      	lsls	r2, r5, #25
 8004dfc:	d5fb      	bpl.n	8004df6 <_printf_i+0x192>
 8004dfe:	8019      	strh	r1, [r3, #0]
 8004e00:	2300      	movs	r3, #0
 8004e02:	4665      	mov	r5, ip
 8004e04:	6123      	str	r3, [r4, #16]
 8004e06:	e7b9      	b.n	8004d7c <_printf_i+0x118>
 8004e08:	6813      	ldr	r3, [r2, #0]
 8004e0a:	1d19      	adds	r1, r3, #4
 8004e0c:	6011      	str	r1, [r2, #0]
 8004e0e:	681d      	ldr	r5, [r3, #0]
 8004e10:	6862      	ldr	r2, [r4, #4]
 8004e12:	2100      	movs	r1, #0
 8004e14:	4628      	mov	r0, r5
 8004e16:	f000 f837 	bl	8004e88 <memchr>
 8004e1a:	b108      	cbz	r0, 8004e20 <_printf_i+0x1bc>
 8004e1c:	1b40      	subs	r0, r0, r5
 8004e1e:	6060      	str	r0, [r4, #4]
 8004e20:	6863      	ldr	r3, [r4, #4]
 8004e22:	6123      	str	r3, [r4, #16]
 8004e24:	2300      	movs	r3, #0
 8004e26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e2a:	e7a7      	b.n	8004d7c <_printf_i+0x118>
 8004e2c:	6923      	ldr	r3, [r4, #16]
 8004e2e:	462a      	mov	r2, r5
 8004e30:	4639      	mov	r1, r7
 8004e32:	4630      	mov	r0, r6
 8004e34:	47c0      	blx	r8
 8004e36:	3001      	adds	r0, #1
 8004e38:	d0aa      	beq.n	8004d90 <_printf_i+0x12c>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	079b      	lsls	r3, r3, #30
 8004e3e:	d413      	bmi.n	8004e68 <_printf_i+0x204>
 8004e40:	68e0      	ldr	r0, [r4, #12]
 8004e42:	9b03      	ldr	r3, [sp, #12]
 8004e44:	4298      	cmp	r0, r3
 8004e46:	bfb8      	it	lt
 8004e48:	4618      	movlt	r0, r3
 8004e4a:	e7a3      	b.n	8004d94 <_printf_i+0x130>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	464a      	mov	r2, r9
 8004e50:	4639      	mov	r1, r7
 8004e52:	4630      	mov	r0, r6
 8004e54:	47c0      	blx	r8
 8004e56:	3001      	adds	r0, #1
 8004e58:	d09a      	beq.n	8004d90 <_printf_i+0x12c>
 8004e5a:	3501      	adds	r5, #1
 8004e5c:	68e3      	ldr	r3, [r4, #12]
 8004e5e:	9a03      	ldr	r2, [sp, #12]
 8004e60:	1a9b      	subs	r3, r3, r2
 8004e62:	42ab      	cmp	r3, r5
 8004e64:	dcf2      	bgt.n	8004e4c <_printf_i+0x1e8>
 8004e66:	e7eb      	b.n	8004e40 <_printf_i+0x1dc>
 8004e68:	2500      	movs	r5, #0
 8004e6a:	f104 0919 	add.w	r9, r4, #25
 8004e6e:	e7f5      	b.n	8004e5c <_printf_i+0x1f8>
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1ac      	bne.n	8004dce <_printf_i+0x16a>
 8004e74:	7803      	ldrb	r3, [r0, #0]
 8004e76:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e7e:	e76c      	b.n	8004d5a <_printf_i+0xf6>
 8004e80:	08005f25 	.word	0x08005f25
 8004e84:	08005f36 	.word	0x08005f36

08004e88 <memchr>:
 8004e88:	b510      	push	{r4, lr}
 8004e8a:	b2c9      	uxtb	r1, r1
 8004e8c:	4402      	add	r2, r0
 8004e8e:	4290      	cmp	r0, r2
 8004e90:	4603      	mov	r3, r0
 8004e92:	d101      	bne.n	8004e98 <memchr+0x10>
 8004e94:	2300      	movs	r3, #0
 8004e96:	e003      	b.n	8004ea0 <memchr+0x18>
 8004e98:	781c      	ldrb	r4, [r3, #0]
 8004e9a:	3001      	adds	r0, #1
 8004e9c:	428c      	cmp	r4, r1
 8004e9e:	d1f6      	bne.n	8004e8e <memchr+0x6>
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	bd10      	pop	{r4, pc}

08004ea4 <_free_r>:
 8004ea4:	b538      	push	{r3, r4, r5, lr}
 8004ea6:	4605      	mov	r5, r0
 8004ea8:	2900      	cmp	r1, #0
 8004eaa:	d043      	beq.n	8004f34 <_free_r+0x90>
 8004eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eb0:	1f0c      	subs	r4, r1, #4
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	bfb8      	it	lt
 8004eb6:	18e4      	addlt	r4, r4, r3
 8004eb8:	f000 f8d0 	bl	800505c <__malloc_lock>
 8004ebc:	4a1e      	ldr	r2, [pc, #120]	; (8004f38 <_free_r+0x94>)
 8004ebe:	6813      	ldr	r3, [r2, #0]
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	b933      	cbnz	r3, 8004ed2 <_free_r+0x2e>
 8004ec4:	6063      	str	r3, [r4, #4]
 8004ec6:	6014      	str	r4, [r2, #0]
 8004ec8:	4628      	mov	r0, r5
 8004eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ece:	f000 b8c6 	b.w	800505e <__malloc_unlock>
 8004ed2:	42a3      	cmp	r3, r4
 8004ed4:	d90b      	bls.n	8004eee <_free_r+0x4a>
 8004ed6:	6821      	ldr	r1, [r4, #0]
 8004ed8:	1862      	adds	r2, r4, r1
 8004eda:	4293      	cmp	r3, r2
 8004edc:	bf01      	itttt	eq
 8004ede:	681a      	ldreq	r2, [r3, #0]
 8004ee0:	685b      	ldreq	r3, [r3, #4]
 8004ee2:	1852      	addeq	r2, r2, r1
 8004ee4:	6022      	streq	r2, [r4, #0]
 8004ee6:	6063      	str	r3, [r4, #4]
 8004ee8:	6004      	str	r4, [r0, #0]
 8004eea:	e7ed      	b.n	8004ec8 <_free_r+0x24>
 8004eec:	4613      	mov	r3, r2
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	b10a      	cbz	r2, 8004ef6 <_free_r+0x52>
 8004ef2:	42a2      	cmp	r2, r4
 8004ef4:	d9fa      	bls.n	8004eec <_free_r+0x48>
 8004ef6:	6819      	ldr	r1, [r3, #0]
 8004ef8:	1858      	adds	r0, r3, r1
 8004efa:	42a0      	cmp	r0, r4
 8004efc:	d10b      	bne.n	8004f16 <_free_r+0x72>
 8004efe:	6820      	ldr	r0, [r4, #0]
 8004f00:	4401      	add	r1, r0
 8004f02:	1858      	adds	r0, r3, r1
 8004f04:	4282      	cmp	r2, r0
 8004f06:	6019      	str	r1, [r3, #0]
 8004f08:	d1de      	bne.n	8004ec8 <_free_r+0x24>
 8004f0a:	6810      	ldr	r0, [r2, #0]
 8004f0c:	6852      	ldr	r2, [r2, #4]
 8004f0e:	4401      	add	r1, r0
 8004f10:	6019      	str	r1, [r3, #0]
 8004f12:	605a      	str	r2, [r3, #4]
 8004f14:	e7d8      	b.n	8004ec8 <_free_r+0x24>
 8004f16:	d902      	bls.n	8004f1e <_free_r+0x7a>
 8004f18:	230c      	movs	r3, #12
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	e7d4      	b.n	8004ec8 <_free_r+0x24>
 8004f1e:	6820      	ldr	r0, [r4, #0]
 8004f20:	1821      	adds	r1, r4, r0
 8004f22:	428a      	cmp	r2, r1
 8004f24:	bf01      	itttt	eq
 8004f26:	6811      	ldreq	r1, [r2, #0]
 8004f28:	6852      	ldreq	r2, [r2, #4]
 8004f2a:	1809      	addeq	r1, r1, r0
 8004f2c:	6021      	streq	r1, [r4, #0]
 8004f2e:	6062      	str	r2, [r4, #4]
 8004f30:	605c      	str	r4, [r3, #4]
 8004f32:	e7c9      	b.n	8004ec8 <_free_r+0x24>
 8004f34:	bd38      	pop	{r3, r4, r5, pc}
 8004f36:	bf00      	nop
 8004f38:	200004a0 	.word	0x200004a0

08004f3c <_malloc_r>:
 8004f3c:	b570      	push	{r4, r5, r6, lr}
 8004f3e:	1ccd      	adds	r5, r1, #3
 8004f40:	f025 0503 	bic.w	r5, r5, #3
 8004f44:	3508      	adds	r5, #8
 8004f46:	2d0c      	cmp	r5, #12
 8004f48:	bf38      	it	cc
 8004f4a:	250c      	movcc	r5, #12
 8004f4c:	2d00      	cmp	r5, #0
 8004f4e:	4606      	mov	r6, r0
 8004f50:	db01      	blt.n	8004f56 <_malloc_r+0x1a>
 8004f52:	42a9      	cmp	r1, r5
 8004f54:	d903      	bls.n	8004f5e <_malloc_r+0x22>
 8004f56:	230c      	movs	r3, #12
 8004f58:	6033      	str	r3, [r6, #0]
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	bd70      	pop	{r4, r5, r6, pc}
 8004f5e:	f000 f87d 	bl	800505c <__malloc_lock>
 8004f62:	4a21      	ldr	r2, [pc, #132]	; (8004fe8 <_malloc_r+0xac>)
 8004f64:	6814      	ldr	r4, [r2, #0]
 8004f66:	4621      	mov	r1, r4
 8004f68:	b991      	cbnz	r1, 8004f90 <_malloc_r+0x54>
 8004f6a:	4c20      	ldr	r4, [pc, #128]	; (8004fec <_malloc_r+0xb0>)
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	b91b      	cbnz	r3, 8004f78 <_malloc_r+0x3c>
 8004f70:	4630      	mov	r0, r6
 8004f72:	f000 f863 	bl	800503c <_sbrk_r>
 8004f76:	6020      	str	r0, [r4, #0]
 8004f78:	4629      	mov	r1, r5
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	f000 f85e 	bl	800503c <_sbrk_r>
 8004f80:	1c43      	adds	r3, r0, #1
 8004f82:	d124      	bne.n	8004fce <_malloc_r+0x92>
 8004f84:	230c      	movs	r3, #12
 8004f86:	4630      	mov	r0, r6
 8004f88:	6033      	str	r3, [r6, #0]
 8004f8a:	f000 f868 	bl	800505e <__malloc_unlock>
 8004f8e:	e7e4      	b.n	8004f5a <_malloc_r+0x1e>
 8004f90:	680b      	ldr	r3, [r1, #0]
 8004f92:	1b5b      	subs	r3, r3, r5
 8004f94:	d418      	bmi.n	8004fc8 <_malloc_r+0x8c>
 8004f96:	2b0b      	cmp	r3, #11
 8004f98:	d90f      	bls.n	8004fba <_malloc_r+0x7e>
 8004f9a:	600b      	str	r3, [r1, #0]
 8004f9c:	18cc      	adds	r4, r1, r3
 8004f9e:	50cd      	str	r5, [r1, r3]
 8004fa0:	4630      	mov	r0, r6
 8004fa2:	f000 f85c 	bl	800505e <__malloc_unlock>
 8004fa6:	f104 000b 	add.w	r0, r4, #11
 8004faa:	1d23      	adds	r3, r4, #4
 8004fac:	f020 0007 	bic.w	r0, r0, #7
 8004fb0:	1ac3      	subs	r3, r0, r3
 8004fb2:	d0d3      	beq.n	8004f5c <_malloc_r+0x20>
 8004fb4:	425a      	negs	r2, r3
 8004fb6:	50e2      	str	r2, [r4, r3]
 8004fb8:	e7d0      	b.n	8004f5c <_malloc_r+0x20>
 8004fba:	684b      	ldr	r3, [r1, #4]
 8004fbc:	428c      	cmp	r4, r1
 8004fbe:	bf16      	itet	ne
 8004fc0:	6063      	strne	r3, [r4, #4]
 8004fc2:	6013      	streq	r3, [r2, #0]
 8004fc4:	460c      	movne	r4, r1
 8004fc6:	e7eb      	b.n	8004fa0 <_malloc_r+0x64>
 8004fc8:	460c      	mov	r4, r1
 8004fca:	6849      	ldr	r1, [r1, #4]
 8004fcc:	e7cc      	b.n	8004f68 <_malloc_r+0x2c>
 8004fce:	1cc4      	adds	r4, r0, #3
 8004fd0:	f024 0403 	bic.w	r4, r4, #3
 8004fd4:	42a0      	cmp	r0, r4
 8004fd6:	d005      	beq.n	8004fe4 <_malloc_r+0xa8>
 8004fd8:	1a21      	subs	r1, r4, r0
 8004fda:	4630      	mov	r0, r6
 8004fdc:	f000 f82e 	bl	800503c <_sbrk_r>
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d0cf      	beq.n	8004f84 <_malloc_r+0x48>
 8004fe4:	6025      	str	r5, [r4, #0]
 8004fe6:	e7db      	b.n	8004fa0 <_malloc_r+0x64>
 8004fe8:	200004a0 	.word	0x200004a0
 8004fec:	200004a4 	.word	0x200004a4

08004ff0 <_realloc_r>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	4607      	mov	r7, r0
 8004ff4:	4614      	mov	r4, r2
 8004ff6:	460e      	mov	r6, r1
 8004ff8:	b921      	cbnz	r1, 8005004 <_realloc_r+0x14>
 8004ffa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004ffe:	4611      	mov	r1, r2
 8005000:	f7ff bf9c 	b.w	8004f3c <_malloc_r>
 8005004:	b922      	cbnz	r2, 8005010 <_realloc_r+0x20>
 8005006:	f7ff ff4d 	bl	8004ea4 <_free_r>
 800500a:	4625      	mov	r5, r4
 800500c:	4628      	mov	r0, r5
 800500e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005010:	f000 f826 	bl	8005060 <_malloc_usable_size_r>
 8005014:	42a0      	cmp	r0, r4
 8005016:	d20f      	bcs.n	8005038 <_realloc_r+0x48>
 8005018:	4621      	mov	r1, r4
 800501a:	4638      	mov	r0, r7
 800501c:	f7ff ff8e 	bl	8004f3c <_malloc_r>
 8005020:	4605      	mov	r5, r0
 8005022:	2800      	cmp	r0, #0
 8005024:	d0f2      	beq.n	800500c <_realloc_r+0x1c>
 8005026:	4631      	mov	r1, r6
 8005028:	4622      	mov	r2, r4
 800502a:	f7ff fc07 	bl	800483c <memcpy>
 800502e:	4631      	mov	r1, r6
 8005030:	4638      	mov	r0, r7
 8005032:	f7ff ff37 	bl	8004ea4 <_free_r>
 8005036:	e7e9      	b.n	800500c <_realloc_r+0x1c>
 8005038:	4635      	mov	r5, r6
 800503a:	e7e7      	b.n	800500c <_realloc_r+0x1c>

0800503c <_sbrk_r>:
 800503c:	b538      	push	{r3, r4, r5, lr}
 800503e:	2300      	movs	r3, #0
 8005040:	4c05      	ldr	r4, [pc, #20]	; (8005058 <_sbrk_r+0x1c>)
 8005042:	4605      	mov	r5, r0
 8005044:	4608      	mov	r0, r1
 8005046:	6023      	str	r3, [r4, #0]
 8005048:	f7fc fc14 	bl	8001874 <_sbrk>
 800504c:	1c43      	adds	r3, r0, #1
 800504e:	d102      	bne.n	8005056 <_sbrk_r+0x1a>
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	b103      	cbz	r3, 8005056 <_sbrk_r+0x1a>
 8005054:	602b      	str	r3, [r5, #0]
 8005056:	bd38      	pop	{r3, r4, r5, pc}
 8005058:	200006a8 	.word	0x200006a8

0800505c <__malloc_lock>:
 800505c:	4770      	bx	lr

0800505e <__malloc_unlock>:
 800505e:	4770      	bx	lr

08005060 <_malloc_usable_size_r>:
 8005060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005064:	1f18      	subs	r0, r3, #4
 8005066:	2b00      	cmp	r3, #0
 8005068:	bfbc      	itt	lt
 800506a:	580b      	ldrlt	r3, [r1, r0]
 800506c:	18c0      	addlt	r0, r0, r3
 800506e:	4770      	bx	lr

08005070 <_init>:
 8005070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005072:	bf00      	nop
 8005074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005076:	bc08      	pop	{r3}
 8005078:	469e      	mov	lr, r3
 800507a:	4770      	bx	lr

0800507c <_fini>:
 800507c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507e:	bf00      	nop
 8005080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005082:	bc08      	pop	{r3}
 8005084:	469e      	mov	lr, r3
 8005086:	4770      	bx	lr
