0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Kranthi Uppada/riscv single cycle/riscv single cycle.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Kranthi Uppada/riscv single cycle/riscv single cycle.srcs/sim_1/new/RISCV_TB.v,1754070138,verilog,,,,RISCV_TB,,,,,,,,
C:/Users/Kranthi Uppada/riscv single cycle/riscv single cycle.srcs/sources_1/new/RISCV.v,1754070042,verilog,,C:/Users/Kranthi Uppada/riscv single cycle/riscv single cycle.srcs/sim_1/new/RISCV_TB.v,,ALU;ALU_Control;Branch_Adder;Data_Memory;Instruction_Memory;MUX2to1;MUX2to1_DataMemory;RISCV_Top;Register_File;immediate_generator;main_control_unit;pc_adder;pc_mux;program_counter,,,,,,,,
