# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:21 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 09:44:22 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:22 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 09:44:22 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:22 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:44:22 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:22 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 09:44:22 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:23 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 09:44:23 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:23 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:44:23 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:44:23 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:44:23 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 09:44:23 on Aug 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "i2c_master(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftvfeir4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvfeir4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(322)
#    Time: 445190 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 322
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:01 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 09:51:01 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:01 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 09:51:01 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:51:02 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 09:51:02 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 09:51:02 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:51:03 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:51:03 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:51:03 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 09:51:04 on Aug 25,2025, Elapsed time: 0:06:41
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 09:51:04 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftr44wcd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr44wcd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(322)
#    Time: 445190 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 322
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:08 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 09:52:08 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:08 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 09:52:08 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:09 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:52:09 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:09 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 09:52:09 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:09 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 09:52:09 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:09 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:52:10 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:52:10 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:52:10 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 09:52:11 on Aug 25,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 09:52:11 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftxbw19x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxbw19x
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(322)
#    Time: 445190 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 322
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:57:39 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 09:57:39 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:57:39 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# ** Error (suppressible): C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(81): (vlog-2388) 'missed_ack' already declared in this scope (cmd_tb) at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(77).
# End time: 09:57:39 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./proj_Cmd_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../..."
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:00 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 09:58:01 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:01 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 09:58:01 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:01 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:58:01 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:01 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 09:58:01 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 09:58:02 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:58:02 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 09:58:02 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:58:02 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 09:58:11 on Aug 25,2025, Elapsed time: 0:06:00
# Errors: 1, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 09:58:11 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftisnq84".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftisnq84
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(322)
#    Time: 445190 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 322
run -all
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/missed_ack \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state \
sim:/cmd_tb/u_Cmd/cnt_cmd
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(322)
#    Time: 445190 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 322
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:36 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:05:36 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:36 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:05:37 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:37 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:05:37 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:37 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:05:37 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:38 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:05:38 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:38 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:05:38 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:05:38 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:05:38 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:05:39 on Aug 25,2025, Elapsed time: 0:07:28
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:05:40 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlft5teasj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5teasj
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:11:43 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv(295): (vlog-2730) Undefined variable: 'm_axis_data_tready'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv(295): (vlog-2730) Undefined variable: 'm_axis_data_tvalid'.
# End time: 10:11:43 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./proj_Cmd_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}"
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:25 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:12:26 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:26 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:12:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:26 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:12:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:26 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:12:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:27 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:12:27 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:27 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:12:27 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:12:27 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:12:27 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:12:28 on Aug 25,2025, Elapsed time: 0:06:48
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:12:29 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftzbiaah".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzbiaah
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:36 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:13:36 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:36 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:13:36 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:36 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:13:36 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:37 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:13:37 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:37 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:13:37 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:37 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:13:37 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:13:37 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:13:38 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:13:39 on Aug 25,2025, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:13:39 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlfthjyiyt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthjyiyt
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:15:59 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:15:59 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:15:59 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:15:59 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:16:00 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:16:00 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:16:00 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:16:00 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:16:00 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:16:00 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:16:00 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:16:01 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:16:01 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:16:01 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:16:02 on Aug 25,2025, Elapsed time: 0:02:23
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:16:03 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftmgz1em".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmgz1em
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 449260 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:03 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:20:03 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:03 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# ** Error: (vlog-13069) C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(303): near "*": syntax error, unexpected '*'.
# End time: 10:20:03 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./proj_Cmd_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../..."
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:15 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:20:15 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:15 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:20:15 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:16 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:20:16 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:16 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:20:16 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:16 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:20:16 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:16 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:20:17 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:20:17 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:20:17 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:20:20 on Aug 25,2025, Elapsed time: 0:04:17
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:20:21 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftd7sdh0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd7sdh0
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(320)
#    Time: 777950 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 320
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/tx_busy \
sim:/cmd_tb/u_Cmd/s_tdata \
sim:/cmd_tb/u_Cmd/s_tvalid \
sim:/cmd_tb/u_Cmd/s_tready \
sim:/cmd_tb/u_Cmd/m_tdata \
sim:/cmd_tb/u_Cmd/m_tvalid \
sim:/cmd_tb/u_Cmd/m_tready \
sim:/cmd_tb/u_Cmd/rx_busy \
sim:/cmd_tb/u_Cmd/rx_overrun_error \
sim:/cmd_tb/u_Cmd/rx_frame_error \
sim:/cmd_tb/u_Cmd/s_cmd_Addr \
sim:/cmd_tb/u_Cmd/s_cmd_start \
sim:/cmd_tb/u_Cmd/s_cmd_read \
sim:/cmd_tb/u_Cmd/s_cmd_write \
sim:/cmd_tb/u_Cmd/s_cmd_write_multiple \
sim:/cmd_tb/u_Cmd/s_cmd_stop \
sim:/cmd_tb/u_Cmd/s_cmd_valid \
sim:/cmd_tb/u_Cmd/s_cmd_ready \
sim:/cmd_tb/u_Cmd/s_cmd_tdata \
sim:/cmd_tb/u_Cmd/s_cmd_tvalid \
sim:/cmd_tb/u_Cmd/s_cmd_tready \
sim:/cmd_tb/u_Cmd/s_cmd_tlast \
sim:/cmd_tb/u_Cmd/m_cmd_tdata \
sim:/cmd_tb/u_Cmd/m_cmd_tvalid \
sim:/cmd_tb/u_Cmd/m_cmd_tready \
sim:/cmd_tb/u_Cmd/m_cmd_tlast \
sim:/cmd_tb/u_Cmd/missed_ack \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state \
sim:/cmd_tb/u_Cmd/cnt_cmd \
sim:/cmd_tb/u_Cmd/rs_cmd_start \
sim:/cmd_tb/u_Cmd/rs_cmd_read \
sim:/cmd_tb/u_Cmd/rs_cmd_write \
sim:/cmd_tb/u_Cmd/rs_cmd_write_multiple \
sim:/cmd_tb/u_Cmd/rs_cmd_stop \
sim:/cmd_tb/u_Cmd/rs_cmd_valid \
sim:/cmd_tb/u_Cmd/RW_mode \
sim:/cmd_tb/u_Cmd/rs_cmd_tdata \
sim:/cmd_tb/u_Cmd/rs_cmd_tvalid \
sim:/cmd_tb/u_Cmd/rs_cmd_tlast \
sim:/cmd_tb/u_Cmd/rm_cmd_tready \
sim:/cmd_tb/u_Cmd/rs_tdata \
sim:/cmd_tb/u_Cmd/rs_tvalid \
sim:/cmd_tb/u_Cmd/Target_Addr \
sim:/cmd_tb/u_Cmd/RW_req \
sim:/cmd_tb/u_Cmd/Conversion \
sim:/cmd_tb/u_Cmd/reg_addr
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(320)
#    Time: 777950 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 320
do proj_Cmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:51 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:29:52 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:52 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:29:52 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:52 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:29:52 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:52 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:29:52 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:53 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:29:53 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:53 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:29:53 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:29:53 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:29:53 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:29:56 on Aug 25,2025, Elapsed time: 0:09:35
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:29:56 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave(fast)
# ** Error (suppressible): (vsim-3839) Variable '/cmd_tb/sda_i', driven via a port connection, is multiply driven. See C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(215).
#    Time: 0 ps  Iteration: 0  Instance: /cmd_tb File: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv Line: 277
# ** Error (suppressible): (vsim-3839) Variable '/cmd_tb/sda_i', driven via a port connection, is multiply driven. See C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(215).
#    Time: 0 ps  Iteration: 0  Instance: /cmd_tb File: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv Line: 273
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proj_Cmd_run_msim_rtl_verilog.do PAUSED at line 17
do proj_Cmd_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:25 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:30:25 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:25 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:30:25 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:26 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:30:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:26 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:30:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:26 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:30:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:26 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:30:26 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:30:27 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:30:27 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:29:56 on Aug 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "i2c_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlfthnnwhw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthnnwhw
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(320)
#    Time: 779750 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 320
do proj_Cmd_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:09 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 10:37:10 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:10 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 10:37:10 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:10 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:37:10 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:10 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:37:10 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:11 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 10:37:11 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:11 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:37:11 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 10:37:11 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:37:11 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 10:37:14 on Aug 25,2025, Elapsed time: 0:07:18
# Errors: 2, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 10:37:15 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftss5ts4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftss5ts4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(324)
#    Time: 779750 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 324
add wave -position insertpoint  \
sim:/cmd_tb/u_i2c_slave/release_bus \
sim:/cmd_tb/u_i2c_slave/s_axis_data_tdata \
sim:/cmd_tb/u_i2c_slave/s_axis_data_tvalid \
sim:/cmd_tb/u_i2c_slave/s_axis_data_tready \
sim:/cmd_tb/u_i2c_slave/s_axis_data_tlast \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tdata \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tvalid \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tready \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tlast \
sim:/cmd_tb/u_i2c_slave/scl_i \
sim:/cmd_tb/u_i2c_slave/scl_o \
sim:/cmd_tb/u_i2c_slave/scl_t \
sim:/cmd_tb/u_i2c_slave/sda_i \
sim:/cmd_tb/u_i2c_slave/sda_o \
sim:/cmd_tb/u_i2c_slave/sda_t \
sim:/cmd_tb/u_i2c_slave/busy \
sim:/cmd_tb/u_i2c_slave/bus_address \
sim:/cmd_tb/u_i2c_slave/bus_addressed \
sim:/cmd_tb/u_i2c_slave/bus_active \
sim:/cmd_tb/u_i2c_slave/enable \
sim:/cmd_tb/u_i2c_slave/device_address \
sim:/cmd_tb/u_i2c_slave/device_address_mask \
sim:/cmd_tb/u_i2c_slave/state_reg \
sim:/cmd_tb/u_i2c_slave/state_next \
sim:/cmd_tb/u_i2c_slave/addr_reg \
sim:/cmd_tb/u_i2c_slave/addr_next \
sim:/cmd_tb/u_i2c_slave/data_reg \
sim:/cmd_tb/u_i2c_slave/data_next \
sim:/cmd_tb/u_i2c_slave/data_valid_reg \
sim:/cmd_tb/u_i2c_slave/data_valid_next \
sim:/cmd_tb/u_i2c_slave/data_out_reg_valid_reg \
sim:/cmd_tb/u_i2c_slave/data_out_reg_valid_next \
sim:/cmd_tb/u_i2c_slave/last_reg \
sim:/cmd_tb/u_i2c_slave/last_next \
sim:/cmd_tb/u_i2c_slave/mode_read_reg \
sim:/cmd_tb/u_i2c_slave/mode_read_next \
sim:/cmd_tb/u_i2c_slave/bit_count_reg \
sim:/cmd_tb/u_i2c_slave/bit_count_next \
sim:/cmd_tb/u_i2c_slave/s_axis_data_tready_reg \
sim:/cmd_tb/u_i2c_slave/s_axis_data_tready_next \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tdata_reg \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tdata_next \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tvalid_reg \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tvalid_next \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tlast_reg \
sim:/cmd_tb/u_i2c_slave/m_axis_data_tlast_next \
sim:/cmd_tb/u_i2c_slave/scl_i_filter \
sim:/cmd_tb/u_i2c_slave/sda_i_filter \
sim:/cmd_tb/u_i2c_slave/scl_i_reg \
sim:/cmd_tb/u_i2c_slave/sda_i_reg \
sim:/cmd_tb/u_i2c_slave/scl_o_reg \
sim:/cmd_tb/u_i2c_slave/scl_o_next \
sim:/cmd_tb/u_i2c_slave/sda_o_reg \
sim:/cmd_tb/u_i2c_slave/sda_o_next \
sim:/cmd_tb/u_i2c_slave/last_scl_i_reg \
sim:/cmd_tb/u_i2c_slave/last_sda_i_reg \
sim:/cmd_tb/u_i2c_slave/busy_reg \
sim:/cmd_tb/u_i2c_slave/bus_active_reg \
sim:/cmd_tb/u_i2c_slave/bus_addressed_reg \
sim:/cmd_tb/u_i2c_slave/bus_addressed_next \
sim:/cmd_tb/u_i2c_slave/scl_posedge \
sim:/cmd_tb/u_i2c_slave/scl_negedge \
sim:/cmd_tb/u_i2c_slave/sda_posedge \
sim:/cmd_tb/u_i2c_slave/sda_negedge \
sim:/cmd_tb/u_i2c_slave/start_bit \
sim:/cmd_tb/u_i2c_slave/stop_bit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(324)
#    Time: 779750 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 324
add wave -position insertpoint  \
sim:/cmd_tb/u_Cmd/tx_busy \
sim:/cmd_tb/u_Cmd/s_tdata \
sim:/cmd_tb/u_Cmd/s_tvalid \
sim:/cmd_tb/u_Cmd/s_tready \
sim:/cmd_tb/u_Cmd/m_tdata \
sim:/cmd_tb/u_Cmd/m_tvalid \
sim:/cmd_tb/u_Cmd/m_tready \
sim:/cmd_tb/u_Cmd/rx_busy \
sim:/cmd_tb/u_Cmd/rx_overrun_error \
sim:/cmd_tb/u_Cmd/rx_frame_error \
sim:/cmd_tb/u_Cmd/s_cmd_Addr \
sim:/cmd_tb/u_Cmd/s_cmd_start \
sim:/cmd_tb/u_Cmd/s_cmd_read \
sim:/cmd_tb/u_Cmd/s_cmd_write \
sim:/cmd_tb/u_Cmd/s_cmd_write_multiple \
sim:/cmd_tb/u_Cmd/s_cmd_stop \
sim:/cmd_tb/u_Cmd/s_cmd_valid \
sim:/cmd_tb/u_Cmd/s_cmd_ready \
sim:/cmd_tb/u_Cmd/s_cmd_tdata \
sim:/cmd_tb/u_Cmd/s_cmd_tvalid \
sim:/cmd_tb/u_Cmd/s_cmd_tready \
sim:/cmd_tb/u_Cmd/s_cmd_tlast \
sim:/cmd_tb/u_Cmd/m_cmd_tdata \
sim:/cmd_tb/u_Cmd/m_cmd_tvalid \
sim:/cmd_tb/u_Cmd/m_cmd_tready \
sim:/cmd_tb/u_Cmd/m_cmd_tlast \
sim:/cmd_tb/u_Cmd/missed_ack \
sim:/cmd_tb/u_Cmd/state \
sim:/cmd_tb/u_Cmd/n_state \
sim:/cmd_tb/u_Cmd/cnt_cmd \
sim:/cmd_tb/u_Cmd/rs_cmd_start \
sim:/cmd_tb/u_Cmd/rs_cmd_read \
sim:/cmd_tb/u_Cmd/rs_cmd_write \
sim:/cmd_tb/u_Cmd/rs_cmd_write_multiple \
sim:/cmd_tb/u_Cmd/rs_cmd_stop \
sim:/cmd_tb/u_Cmd/rs_cmd_valid \
sim:/cmd_tb/u_Cmd/RW_mode \
sim:/cmd_tb/u_Cmd/rs_cmd_tdata \
sim:/cmd_tb/u_Cmd/rs_cmd_tvalid \
sim:/cmd_tb/u_Cmd/rs_cmd_tlast \
sim:/cmd_tb/u_Cmd/rm_cmd_tready \
sim:/cmd_tb/u_Cmd/rs_tdata \
sim:/cmd_tb/u_Cmd/rs_tvalid \
sim:/cmd_tb/u_Cmd/Target_Addr \
sim:/cmd_tb/u_Cmd/RW_req \
sim:/cmd_tb/u_Cmd/Conversion \
sim:/cmd_tb/u_Cmd/reg_addr
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave(fast)
run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(324)
#    Time: 779750 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 324
do proj_Cmd_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:09 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 11:04:09 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:10 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(266): (vlog-2730) Undefined variable: 'enable'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(269): (vlog-2730) Undefined variable: 's_axis_data_tdata'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(270): (vlog-2730) Undefined variable: 's_axis_data_tlast'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(271): (vlog-2730) Undefined variable: 's_axis_data_tvalid'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(280): (vlog-2730) Undefined variable: 'm_axis_data_tready'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(281): (vlog-2730) Undefined variable: 'device_address'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(282): (vlog-2730) Undefined variable: 'device_address_mask'.
# End time: 11:04:10 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./proj_Cmd_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../..."
do proj_Cmd_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:34 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 11:04:34 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:34 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(281): (vlog-2730) Undefined variable: 'm_axis_data_tready'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(282): (vlog-2730) Undefined variable: 'device_address'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(283): (vlog-2730) Undefined variable: 'device_address_mask'.
# ** Error: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(284): (vlog-2730) Undefined variable: 'enable'.
# End time: 11:04:34 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./proj_Cmd_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../..."
do proj_Cmd_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:48 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 11:04:48 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:48 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 11:04:48 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:48 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 11:04:49 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:49 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 11:04:49 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:49 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 11:04:49 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:49 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:04:49 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:04:50 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 11:04:50 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 11:04:53 on Aug 25,2025, Elapsed time: 0:27:38
# Errors: 2, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 11:04:53 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "Cmd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftv58jkg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv58jkg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 745210 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
do proj_Cmd_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is wisawa.thumwong@P-22-165.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is wisawa.thumwong@P-22-165.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:43 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv 
# -- Compiling module Cmd
# 
# Top level modules:
# 	Cmd
# End time: 11:05:43 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:43 on Aug 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv 
# -- Compiling module cmd_tb
# 
# Top level modules:
# 	cmd_tb
# End time: 11:05:43 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:43 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 11:05:43 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:43 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 11:05:44 on Aug 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:44 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 11:05:44 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:44 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:05:44 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb {C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 11:05:44 on Aug 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb" C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 11:05:44 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cmd_tb
# End time: 11:05:46 on Aug 25,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cmd_tb 
# Start time: 11:05:46 on Aug 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.cmd_tb(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
# Loading work.Cmd(fast)
# Loading work.i2c_master(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wisawa.thumwong  Hostname: P-22-165  ProcessID: 9884
#           Attempting to use alternate WLF file "./wlftb8zh0q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb8zh0q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv(325)
#    Time: 745210 ns  Iteration: 0  Instance: /cmd_tb
# 1
# Break in Module cmd_tb at C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/../tb/cmd_tb.sv line 325
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/simulation/questa/wave.do
# End time: 11:06:26 on Aug 25,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
