// Seed: 3788887866
module module_0 #(
    parameter id_2 = 32'd95
);
  wire id_1, _id_2;
  logic [7:0][1 : id_2  ==  1] id_3;
  assign id_3[id_2] = 1 != -1 < -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output supply1 id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout logic [7:0] id_1;
  assign id_5 = 1'b0;
  parameter id_8 = -1;
  assign id_1[(-1==id_8)] = id_2;
endmodule
