$date
	Tue May 25 01:07:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module timer_testbench $end
$var wire 1 ! expired $end
$var wire 1 " divider_reset $end
$var reg 1 # Hz1_enable $end
$var reg 1 $ Reset $end
$var reg 1 % clk $end
$var reg 1 & start_timer $end
$var reg 4 ' value [3:0] $end
$scope module t1 $end
$var wire 1 # Hz1_enable $end
$var wire 1 $ Reset $end
$var wire 1 % clk $end
$var wire 1 & start_timer $end
$var wire 4 ( value [3:0] $end
$var reg 4 ) counter [3:0] $end
$var reg 1 " divider_reset $end
$var reg 1 ! expired $end
$var reg 1 * start_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b0 )
b110 (
b110 '
0&
x%
1$
0#
1"
0!
$end
#1000
1#
#2000
0#
#3000
1#
#4000
0#
0$
#5000
1#
#6000
0#
1&
#7000
1*
1#
#8000
0#
#9000
b1 )
1#
0&
#10000
0#
#11000
b10 )
1#
#12000
0#
#13000
b11 )
1#
#14000
0#
#15000
b100 )
1#
#16000
0#
#17000
b101 )
1#
#18000
0#
#19000
b110 )
1#
#20000
0#
#21000
0*
b0 )
1!
1#
#22000
0#
#23000
0!
1#
#24000
0#
#25000
1#
#26000
0#
#27000
1#
#28000
0#
#29000
1*
1#
1&
b10 '
b10 (
#30000
0#
#31000
b1 )
1#
0&
#32000
0#
#33000
b10 )
1#
#34000
0#
#35000
0*
b0 )
1!
1#
#36000
0#
#37000
0!
1#
#38000
0#
#39000
1#
#40000
0#
#41000
1#
#42000
0#
#43000
1#
#44000
0#
#45000
1#
#46000
0#
#47000
1#
#48000
0#
#49000
1#
#50000
0#
#51000
1#
