Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep  4 00:36:39 2024
| Host         : DESKTOP-B70II2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.307        0.000                      0                  266        0.152        0.000                      0                  266        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.307        0.000                      0                  266        0.152        0.000                      0                  266        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.453ns (32.887%)  route 2.965ns (67.113%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.603     9.556    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.453ns (32.887%)  route 2.965ns (67.113%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.603     9.556    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[5]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.453ns (32.887%)  route 2.965ns (67.113%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.603     9.556    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[6]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.453ns (32.887%)  route 2.965ns (67.113%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.603     9.556    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X63Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[7]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X63Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.453ns (33.889%)  route 2.835ns (66.111%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.472     9.425    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X63Y85         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    fsm_pixel_inst/CLK
    SLICE_X63Y85         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y85         FDPE (Setup_fdpe_C_CE)      -0.205    14.863    fsm_pixel_inst/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.453ns (34.359%)  route 2.776ns (65.641%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.413     9.367    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.453ns (34.359%)  route 2.776ns (65.641%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.413     9.367    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.453ns (34.359%)  route 2.776ns (65.641%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.515     8.829    fsm_pixel_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.953 r  fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0/O
                         net (fo=8, routed)           0.413     9.367    fsm_pixel_inst/FSM_onehot_present_state[7]_i_1__0_n_0
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    fsm_pixel_inst/CLK
    SLICE_X62Y87         FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.864    fsm_pixel_inst/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.577ns (38.326%)  route 2.538ns (61.674%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          0.861     8.176    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X60Y87         LUT5 (Prop_lut5_I2_O)        0.124     8.300 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.498     8.797    uart_ip_inst/uart_tx_inst/data_bit_counter_d
    SLICE_X60Y87         LUT3 (Prop_lut3_I1_O)        0.124     8.921 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.331     9.253    uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1_n_0
    SLICE_X60Y87         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    uart_ip_inst/uart_tx_inst/CLK
    SLICE_X60Y87         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y87         FDCE (Setup_fdce_C_D)       -0.028    15.054    uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.453ns (39.739%)  route 2.203ns (60.261%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.617     5.138    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y83         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.848     6.464    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X61Y84         LUT3 (Prop_lut3_I0_O)        0.301     6.765 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.017     8.332    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     8.456 r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.339     8.794    uart_ip_inst/uart_tx_inst/sample_tick_counter_d
    SLICE_X61Y87         FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    uart_ip_inst/uart_tx_inst/CLK
    SLICE_X61Y87         FDCE                                         r  uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.877    uart_ip_inst/uart_tx_inst/sample_tick_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.502%)  route 0.071ns (33.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X1Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[14]/Q
                         net (fo=2, routed)           0.071     1.680    spi_w_r_inst/mod_spir/mod_pipo/Q[10]
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.047     1.528    spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.528%)  route 0.082ns (30.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X1Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[0]/Q
                         net (fo=8, routed)           0.082     1.691    spi_w_r_inst/mod_spir/mod_cnt_r/Q[0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.736 r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.736    spi_w_r_inst/mod_spir/mod_cnt_r/mux_d[2]
    SLICE_X0Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X0Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.091     1.572    spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X1Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[9]/Q
                         net (fo=2, routed)           0.073     1.669    spi_w_r_inst/mod_spir/mod_pipo/Q[5]
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.018     1.499    spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X1Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[10]/Q
                         net (fo=2, routed)           0.121     1.730    spi_w_r_inst/mod_spir/mod_pipo/Q[6]
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.076     1.557    spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_fsm_spi_read/CLK
    SLICE_X3Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/Q
                         net (fo=25, routed)          0.134     1.743    spi_w_r_inst/mod_spir/mod_fsm_spi_read/Q[1]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.048     1.791 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/reg_q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.791    spi_w_r_inst/mod_spir/mod_sipo/D[1]
    SLICE_X2Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X2Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.131     1.612    spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_fsm_spi_read/CLK
    SLICE_X3Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/Q
                         net (fo=25, routed)          0.138     1.747    spi_w_r_inst/mod_spir/mod_fsm_spi_read/Q[1]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.048     1.795 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/reg_q[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.795    spi_w_r_inst/mod_spir/mod_sipo/D[3]
    SLICE_X2Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X2Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.131     1.612    spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    uart_ip_inst/uart_tx_inst/CLK
    SLICE_X63Y86         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[2]/Q
                         net (fo=1, routed)           0.132     1.745    fsm_pixel_inst/Q[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  fsm_pixel_inst/data_shift_buffer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    uart_ip_inst/uart_tx_inst/D[1]
    SLICE_X64Y86         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.858     1.986    uart_ip_inst/uart_tx_inst/CLK
    SLICE_X64Y86         FDCE                                         r  uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.120     1.607    uart_ip_inst/uart_tx_inst/data_shift_buffer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.586     1.469    spi_w_r_inst/mod_spir/mod_fsm_spi_read/CLK
    SLICE_X3Y29          FDPE                                         r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           0.131     1.741    spi_w_r_inst/mod_spir/mod_fsm_spi_read/Q[0]
    SLICE_X3Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_fsm_spi_read/CLK
    SLICE_X3Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.075     1.557    spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_fsm_spi_read/CLK
    SLICE_X3Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  spi_w_r_inst/mod_spir/mod_fsm_spi_read/FSM_onehot_present_state_reg[3]/Q
                         net (fo=25, routed)          0.134     1.743    spi_w_r_inst/mod_spir/mod_fsm_spi_read/Q[1]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/reg_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.788    spi_w_r_inst/mod_spir/mod_sipo/D[0]
    SLICE_X2Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X2Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.601    spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ip_ram/reg_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.590     1.473    counter_ip_ram/CLK
    SLICE_X65Y87         FDCE                                         r  counter_ip_ram/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  counter_ip_ram/reg_q_reg[0]/Q
                         net (fo=8, routed)           0.144     1.758    counter_ip_ram/reg_q_reg[5]_0[0]
    SLICE_X64Y87         LUT3 (Prop_lut3_I2_O)        0.048     1.806 r  counter_ip_ram/reg_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    counter_ip_ram/sum_d[2]
    SLICE_X64Y87         FDCE                                         r  counter_ip_ram/reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.859     1.987    counter_ip_ram/CLK
    SLICE_X64Y87         FDCE                                         r  counter_ip_ram/reg_q_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y87         FDCE (Hold_fdce_C_D)         0.131     1.617    counter_ip_ram/reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   counter_ip_ram/reg_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   counter_ip_ram/reg_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   counter_ip_ram/reg_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   counter_ip_ram/reg_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   counter_ip_ram/reg_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   counter_ip_ram/reg_q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   debouncer_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y87   debouncer_inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y87   debouncer_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   counter_ip_ram/reg_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   counter_ip_ram/reg_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   counter_ip_ram/reg_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   counter_ip_ram/reg_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   counter_ip_ram/reg_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.518ns  (logic 4.105ns (39.026%)  route 6.413ns (60.974%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.622     5.143    spi_w_r_inst/mod_spiw/mod_fsm_write/CLK
    SLICE_X4Y29          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/Q
                         net (fo=14, routed)          0.866     6.465    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[0]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     6.589 r  spi_w_r_inst/mod_spiw/mod_fsm_write/dclk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.547    12.136    dclk_o_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    15.661 r  dclk_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.661    dclk_o
    B15                                                               r  dclk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.457ns (43.144%)  route 5.874ns (56.856%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.622     5.143    spi_w_r_inst/mod_spiw/mod_fsm_write/CLK
    SLICE_X4Y29          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=21, routed)          1.154     6.716    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[2]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.327     7.043 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.720    11.763    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.711    15.474 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.474    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eospi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 4.233ns (43.586%)  route 5.479ns (56.414%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.622     5.143    spi_w_r_inst/mod_spiw/mod_fsm_write/CLK
    SLICE_X4Y29          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=21, routed)          1.154     6.716    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[2]
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.299     7.015 r  spi_w_r_inst/mod_spiw/mod_fsm_write/eospi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.326    11.341    eospi_o_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.856 r  eospi_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.856    eospi_o
    P1                                                                r  eospi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 4.103ns (44.687%)  route 5.078ns (55.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.623     5.144    spi_w_r_inst/mod_spiw/mod_piso/CLK
    SLICE_X5Y30          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           5.078    10.641    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.684    14.325 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.325    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.036ns (49.702%)  route 4.084ns (50.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.621     5.142    uart_ip_inst/uart_tx_inst/CLK
    SLICE_X60Y87         FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           4.084     9.744    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.262 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.262    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 3.981ns (51.945%)  route 3.683ns (48.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[10]/Q
                         net (fo=1, routed)           3.683     9.284    dspi_o_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.810 r  dspi_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.810    dspi_o[10]
    W3                                                                r  dspi_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 3.960ns (52.442%)  route 3.591ns (47.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.623     5.144    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X4Y30          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[11]/Q
                         net (fo=1, routed)           3.591     9.191    dspi_o_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.695 r  dspi_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.695    dspi_o[11]
    U3                                                                r  dspi_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 3.964ns (55.171%)  route 3.221ns (44.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.625     5.146    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X1Y29          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[9]/Q
                         net (fo=1, routed)           3.221     8.823    dspi_o_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.332 r  dspi_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.332    dspi_o[9]
    V3                                                                r  dspi_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.098ns (60.115%)  route 2.719ns (39.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/Q
                         net (fo=1, routed)           2.719     8.283    dspi_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.679    11.962 r  dspi_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.962    dspi_o[6]
    U14                                                               r  dspi_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 3.960ns (59.380%)  route 2.709ns (40.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.625     5.146    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X1Y29          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/Q
                         net (fo=1, routed)           2.709     8.311    dspi_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.815 r  dspi_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.815    dspi_o[8]
    V13                                                               r  dspi_o[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.363ns (77.085%)  route 0.405ns (22.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    fsm_pixel_inst/CLK
    SLICE_X63Y85         FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           0.405     2.019    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.241 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.241    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.343ns (73.983%)  route 0.472ns (26.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.586     1.469    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X1Y29          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/Q
                         net (fo=1, routed)           0.472     2.082    dspi_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.285 r  dspi_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.285    dspi_o[2]
    U19                                                               r  dspi_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.351ns (73.814%)  route 0.479ns (26.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[4]/Q
                         net (fo=1, routed)           0.479     2.088    dspi_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.298 r  dspi_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.298    dspi_o[4]
    W18                                                               r  dspi_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.351ns (71.975%)  route 0.526ns (28.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[3]/Q
                         net (fo=1, routed)           0.526     2.135    dspi_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.345 r  dspi_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.345    dspi_o[3]
    V19                                                               r  dspi_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.372ns (72.680%)  route 0.516ns (27.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.586     1.469    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X1Y29          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[1]/Q
                         net (fo=1, routed)           0.516     2.126    dspi_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.356 r  dspi_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.356    dspi_o[1]
    E19                                                               r  dspi_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.347ns (63.656%)  route 0.769ns (36.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[0]/Q
                         net (fo=1, routed)           0.769     2.378    dspi_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.584 r  dspi_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.584    dspi_o[0]
    U16                                                               r  dspi_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.383ns (65.241%)  route 0.737ns (34.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[7]/Q
                         net (fo=1, routed)           0.737     2.333    dspi_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.588 r  dspi_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.588    dspi_o[7]
    V14                                                               r  dspi_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.346ns (63.437%)  route 0.776ns (36.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.586     1.469    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X1Y29          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/Q
                         net (fo=1, routed)           0.776     2.386    dspi_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.591 r  dspi_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.591    dspi_o[8]
    V13                                                               r  dspi_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.397ns (64.671%)  route 0.763ns (35.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[5]/Q
                         net (fo=1, routed)           0.763     2.359    dspi_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.269     3.628 r  dspi_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.628    dspi_o[5]
    U15                                                               r  dspi_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dspi_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.388ns (63.938%)  route 0.783ns (36.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/CLK
    SLICE_X0Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[6]/Q
                         net (fo=1, routed)           0.783     2.379    dspi_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.260     3.639 r  dspi_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.639    dspi_o[6]
    U14                                                               r  dspi_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.454ns (17.440%)  route 6.882ns (82.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.882     8.336    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y84         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502     4.843    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y84         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.454ns (17.440%)  route 6.882ns (82.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.882     8.336    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y84         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502     4.843    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y84         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.454ns (17.440%)  route 6.882ns (82.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.882     8.336    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y84         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502     4.843    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y84         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.454ns (17.440%)  route 6.882ns (82.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.882     8.336    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y84         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502     4.843    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y84         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.454ns (17.440%)  route 6.882ns (82.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.882     8.336    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X60Y84         FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502     4.843    uart_ip_inst/baud_gen_inst/CLK
    SLICE_X60Y84         FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.273ns  (logic 1.454ns (17.572%)  route 6.819ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.819     8.273    debouncer_inst/AR[0]
    SLICE_X59Y89         FDCE                                         f  debouncer_inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506     4.847    debouncer_inst/CLK
    SLICE_X59Y89         FDCE                                         r  debouncer_inst/cnt_reg[16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.131ns  (logic 1.454ns (17.878%)  route 6.678ns (82.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.678     8.131    debouncer_inst/AR[0]
    SLICE_X59Y88         FDCE                                         f  debouncer_inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505     4.846    debouncer_inst/CLK
    SLICE_X59Y88         FDCE                                         r  debouncer_inst/cnt_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.131ns  (logic 1.454ns (17.878%)  route 6.678ns (82.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.678     8.131    debouncer_inst/AR[0]
    SLICE_X59Y88         FDCE                                         f  debouncer_inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505     4.846    debouncer_inst/CLK
    SLICE_X59Y88         FDCE                                         r  debouncer_inst/cnt_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.131ns  (logic 1.454ns (17.878%)  route 6.678ns (82.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.678     8.131    debouncer_inst/AR[0]
    SLICE_X59Y88         FDCE                                         f  debouncer_inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505     4.846    debouncer_inst/CLK
    SLICE_X59Y88         FDCE                                         r  debouncer_inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.131ns  (logic 1.454ns (17.878%)  route 6.678ns (82.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         6.678     8.131    debouncer_inst/AR[0]
    SLICE_X59Y88         FDCE                                         f  debouncer_inst/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505     4.846    debouncer_inst/CLK
    SLICE_X59Y88         FDCE                                         r  debouncer_inst/cnt_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_spi_i
                            (input port)
  Destination:            debouncer_spi_inst/ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.219ns (28.497%)  route 0.550ns (71.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  start_spi_i (IN)
                         net (fo=0)                   0.000     0.000    start_spi_i
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  start_spi_i_IBUF_inst/O
                         net (fo=1, routed)           0.550     0.770    debouncer_spi_inst/start_spi_i_IBUF
    SLICE_X0Y30          FDCE                                         r  debouncer_spi_inst/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.856     1.983    debouncer_spi_inst/CLK
    SLICE_X0Y30          FDCE                                         r  debouncer_spi_inst/ff1_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.222ns (26.668%)  route 0.610ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.610     0.832    spi_w_r_inst/mod_spir/mod_cnt_r/AR[0]
    SLICE_X1Y27          FDCE                                         f  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X1Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.222ns (26.668%)  route 0.610ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.610     0.832    spi_w_r_inst/mod_spir/mod_cnt_r/AR[0]
    SLICE_X1Y27          FDCE                                         f  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X1Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.222ns (26.668%)  route 0.610ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.610     0.832    spi_w_r_inst/mod_spir/mod_cnt_r/AR[0]
    SLICE_X1Y27          FDCE                                         f  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X1Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.222ns (26.668%)  route 0.610ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.610     0.832    spi_w_r_inst/mod_spir/mod_cnt_r/AR[0]
    SLICE_X1Y27          FDCE                                         f  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X1Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.222ns (26.529%)  route 0.614ns (73.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.614     0.836    spi_w_r_inst/mod_spir/mod_cnt_r/AR[0]
    SLICE_X0Y27          FDCE                                         f  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X0Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.222ns (26.529%)  route 0.614ns (73.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.614     0.836    spi_w_r_inst/mod_spir/mod_cnt_r/AR[0]
    SLICE_X0Y27          FDCE                                         f  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    spi_w_r_inst/mod_spir/mod_cnt_r/CLK
    SLICE_X0Y27          FDCE                                         r  spi_w_r_inst/mod_spir/mod_cnt_r/reg_q_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.222ns (24.313%)  route 0.691ns (75.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.691     0.913    spi_w_r_inst/mod_spir/mod_sipo/AR[0]
    SLICE_X1Y28          FDCE                                         f  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X1Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.222ns (24.313%)  route 0.691ns (75.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.691     0.913    spi_w_r_inst/mod_spir/mod_sipo/AR[0]
    SLICE_X1Y28          FDCE                                         f  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X1Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.222ns (24.313%)  route 0.691ns (75.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=148, routed)         0.691     0.913    spi_w_r_inst/mod_spir/mod_sipo/AR[0]
    SLICE_X1Y28          FDCE                                         f  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    spi_w_r_inst/mod_spir/mod_sipo/CLK
    SLICE_X1Y28          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[12]/C





