Kai Strunz , Qianli Su, Stochastic formulation of SPICE-type electronic circuit simulation with polynomial chaos, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.18 n.4, p.1-23, September 2008
Haixia Gao , Yintang Yang , Xiaohua Ma , Gang Dong, Testing for Resistive Shorts in FPGA Interconnects, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.159-163, March 21-23, 2005
Piet Engelke , Ilia Polian , Michel Renovell , Bernd Becker, Automatic Test Pattern Generation for Resistive Bridging Faults, Journal of Electronic Testing: Theory and Applications, v.22 n.1, p.61-69, February  2006
Hector Villacorta , Jose Garcia-Gervacio , Jaume Segura , Victor Champac, Low VDD and body bias conditions for testing bridge defects in the presence of process variations, Microelectronics Journal, v.46 n.5, p.398-403, May 2015
Piet Engelke , Ilia Polian , Michel Renovell , Bharath Seshadri , Bernd Becker, The Pros and Cons of Very-Low-Voltage Testing: An Analysis based on Resistive Bridging Faults, Proceedings of the 22nd IEEE VLSI Test Symposium, p.171, April 25-29, 2004
Piet Engelke , Bernd Becker , Michel Renovell , Juergen Schloeffel , Bettina Braitling , Ilia Polian, SUPERB: Simulator utilizing parallel evaluation of resistive bridges, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.4, p.1-21, August 2009
Piet Engelke , Ilia Polian , Juergen Schloeffel , Bernd Becker, Resistive bridging fault simulation of industrial circuits, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Laung-Terng Wang , Cheng-Wen Wu , Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
