$date
	Fri Aug 30 23:03:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cir6test $end
$var wire 1 ! Sum1 $end
$var wire 1 " Cout1 $end
$var reg 3 # i1 [2:0] $end
$var reg 1 $ i2 $end
$scope module UUT $end
$var wire 3 % i1 [2:0] $end
$var wire 1 $ i2 $end
$var wire 1 ! Sum1 $end
$var wire 1 & Sum0 $end
$var wire 1 " Cout1 $end
$var wire 1 ' Cout0 $end
$scope module FA0 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Cin $end
$var wire 1 ' Cout $end
$var wire 1 & Sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 & A $end
$var wire 1 $ B $end
$var wire 1 ' Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
b0 %
0$
b0 #
0"
0!
$end
#10
1!
1$
#20
1&
1!
1(
b1 #
b1 %
0$
#30
1"
0!
1$
#40
0"
1!
0(
1)
b10 #
b10 %
0$
#50
1"
0!
1$
#60
1'
0&
0"
1!
1(
b11 #
b11 %
0$
#70
1"
0!
1$
#80
0'
0"
1&
1!
0(
0)
1*
b100 #
b100 %
0$
#90
1"
0!
1$
#100
0&
1'
0"
1!
1(
b101 #
b101 %
0$
#110
1"
0!
1$
#120
0"
1!
0(
1)
b110 #
b110 %
0$
#130
1"
0!
1$
#140
1&
1"
0!
1(
b111 #
b111 %
0$
#150
1!
1$
#160
0"
0'
0&
0!
0(
0)
0*
b0 #
b0 %
0$
#170
