module edge_capture_clear #(
    NUM_INPUTS = 12
) (
    input  wire                  clk, rst_n, we, register_addr, wr_data, enable, noise_canc,
    output wire [NUM_INPUTS-1:0] clear_data
);
        
    wire   pulso_clear;

    assign pulso_clear = we & rst_n & enable & !register_addr & noise_canc;
    assign clear_data = pulso_clear ? {wr_data[NUM_INPUTS-1:0]} : {NUM_INPUTS{1'b0}};        
    
endmodule