<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> TARGET: Intel Atom C2X58 on Supermicro A1Sri-2X58F with Quick Assist</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 17 Apr 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p337538">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">dl12345</div>
					<div class="post-datetime">
						8 Sep 2016, 02:15					</div>
				</div>
				<div class="post-content content">
					<h5>Introduction</h5><p>I have created a subtarget and associated packages for the Intel Atom C2xxx family on the Supermicro A1SRi-2X58F motherboards. In my case, I am using the C2558 on the A1SRi-2558F. This board and processor, while it&#039;s possible to create a generic x86_64 build, remains largely unsupported by any distro in terms of the more advanced features of the platform, notably the crypto hardware acceleration and Intel Quick Assist.</p><p>I created this as a subtarget, since it is a x86_64 derivative and as such needs to inherit from the x86 target. As a result, having it install via a feed is unfortunately not possible. However, the installation is relatively simple and requires only three patches: one trivial patch to target/linux/x86/Makefile to have it read the subtarget folder, and another two patches respectively to package/kernel/linux/modules/crypto.mk and package/kernel/linux/modules/hwmon.mk to install definitions for crypto acceleration kmods and cpu thermal sensor kmods. Some minor compilation option changes are required to openssl, however these are supplied by an overridden openssl package in the accompanying package feed, and so this installs transparently. </p><p>Intel Quick Assist technology is provided via an accompanying package feed. The <a href="https://github.com/dl12345/openwrt-c2xxx-subtarget/blob/master/README.md">README.md</a> file in the <a href="https://github.com/dl12345/openwrt-c2xxx-subtarget">repository</a> contains full instructions on how to install the <a href="https://github.com/dl12345/openwrt-c2xxx-subtarget">subtarget</a> and <a href="https://github.com/dl12345/openwrt-packages">packages</a>.</p><h5>Features</h5><p>For Chaos Calmer 15.05. I&#039;ll get around to putting up a branch for the trunk once I&#039;ve ported it to trunk,</p><p><strong>New crypto kernel modules for menuconfig</strong></p><ul><li><p>aes_x86_64 </p></li><li><p>aesni (hardware acceleration) </p></li><li><p>crct10dif-pclmul (hardware acceleration) </p></li><li><p>crc32c-intel (hardware acceleration) </p></li><li><p>crc32-pclmul (hardware acceleration) </p></li><li><p>sha512 (required for Intel QAT) </p></li><li><p>icp_qa_al (QAT driver - hardware acceleration) </p></li><li><p>icp_qat_netkey (QAT kernel crypto shim hardware acceleration) </p></li><li><p>icp_perf_aead (QAT crypto benchmark) </p></li></ul><p><strong>Updated and patched kernel modules</strong></p><ul><li><p>Ugraded kernel igb ethernet drivers to 5.3.5.3 </p></li><li><p>Added support for Intel Core and Atom CPU temperature sensor </p></li><li><p>Patched bonding driver for bonding multiple internet links together </p></li></ul><p><strong>Kernel configuration changes (based off x86_64)</strong></p><ul><li><p>Set processor family to Intel Atom CONFIG_MATOM </p></li><li><p>Enabled symmetric multiprocessing CONFIG_SMP </p></li><li><p>Enabled multi-core scheduler support CONFIG_SCHED_MC </p></li><li><p>Enabled unloading of kernel modules CONFIG_MODULE_UNLOAD </p></li><li><p>Enabled Intel low power subsystem support CONFIGX_X86_INTEL_LPSS </p></li><li><p>Supported processor vendors - disabled AMD CONFIG_CPU_SUP_AMD </p></li><li><p>Removed AMD MCE feature CONFIG_X86_MCE_AMD </p></li><li><p>Removed IBM Calgary IOMMU feature CONFIG_CALGARY_IOMMU </p></li><li><p>Added /dev/cpu/cpuid support CONFIG_X86_CPUID </p></li><li><p>Enabled sparse memory virtual memmap CONFIG_SPARSEMEM_VMEMMAP </p></li><li><p>Increased CONFIG_DEFAULT_MMAP_MIN_ADDR to default of 65536 </p></li><li><p>Enabled x86 architectural random number generator (Bull Mountain) CONFIG_ARCH_RANDOM </p></li><li><p>Enabled CPU idle driver for Intel processors (CONFIG_INTEL_IDLE) </p></li><li><p>Enabled Intel TCO watchdog timer CONFIG_ITCO_WDT </p></li><li><p>Enabled CONFIG_CEPH to fix broken kmod-dns-resolver package </p></li><li><p>Enabled CONFIG_ZLIB to fix broken kmod-crypto-pcompress </p></li><li><p>Enabled CONFIG_FB_VESA and CONFIG_FB_EFI to fix broken kmod-fb- modules </p></li><li><p>Enabled CONFIG_GPIO_LIB and CONFIG_HWMON to fix broken kmod-gpiofan package </p></li></ul><h5>Intel Quick Assist Drivers</h5><p>Intel QAT drivers have been ported to OpenWrt from the Intel supplied source code. These consist of the QAT driver icp_qa_al.ko, the QAT netkey shim icp_qat_netkey.ko which supplies transparent acceleration to kernel cryptoapi functions and icp_perf_aead.ko which is a kernel module to allow benchmarking.</p><p>The QAT drivers are managed by a combination of an init script in /etc/init.d/qat and a binary /usr/sbin/adf_ctl and configured from /etc/c2xxx_qa_dev0.conf. I suggest you read both the init script and the config file. There is one cryptographic accelerator and no compression accelerator.</p><p>If you have problems with the driver or would like to understand how it works, you can compile it with debug mode set on. Just choose the debug option in the menuconfig Configuration settings for the module.</p><p>The in-kernel crypto acceleration is supplied with the module icp_qat_netkey which requires no parameters. The QAT driver must be loaded first and requires aes, sha256 and sha512 modules to be loaded. These will be modprobed by the init script.</p><p>Below is the kernel log output when the QAT drivers start up. You should see this in your dmesg output.</p><div class="codebox"><pre><code>[   52.335051] Loading SAL Module ...
[   54.344053] Reading config file.
[   54.348009] Starting acceleration device icp_dev0.
[   54.361673] adf 0000:00:0b.0: irq 40 for MSI/MSI-X
[   54.361681] adf 0000:00:0b.0: irq 41 for MSI/MSI-X
[   54.361688] adf 0000:00:0b.0: irq 42 for MSI/MSI-X
[   54.361695] adf 0000:00:0b.0: irq 43 for MSI/MSI-X
[   54.361702] adf 0000:00:0b.0: irq 44 for MSI/MSI-X
[   54.361708] adf 0000:00:0b.0: irq 45 for MSI/MSI-X
[   54.361714] adf 0000:00:0b.0: irq 46 for MSI/MSI-X
[   54.361720] adf 0000:00:0b.0: irq 47 for MSI/MSI-X
[   54.361726] adf 0000:00:0b.0: irq 48 for MSI/MSI-X
[   54.514068] Started AE 0
[   54.553657] Quick Assist icp_authenc_aes_cbc_hmac_sha1 loaded
[   54.559846] Quick Assist icp_authenc_aes_cbc_hmac_md5 loaded
[   54.565870] Quick Assist icp_authenc_aes_cbc_hmac_sha256 loaded
[   54.572162] Quick Assist icp_authenc_aes_cbc_hmac_sha512 loaded
[   54.578465] Quick Assist icp_authenc_des3_cbc_hmac_sha1 loaded
[   54.584746] Quick Assist icp_authenc_des3_cbc_hmac_md5 loaded
[   54.590919] Quick Assist icp_authenc_des3_cbc_hmac_sha256 loaded
[   54.597408] Quick Assist icp_authenc_des3_cbc_hmac_sha512 loaded</code></pre></div><p>Sample benchmarks of in-kernel crypto performance are as follows. A kernel module is provided for you to perform these benchmarks yourself.</p><br /><div class="codebox"><pre><code>AEAD givencrypt performance: alg authenc(hmac(sha256),cbc(aes)) - keysize(128)
-----------------------------------------------
Number threads:                        4
Number of requests per thread:         5000000
Pkt Size:                              1024
Total number of Cycles:                99565573056
CPU frequency:                         2399 MHz
Throughput:                            3947 Mbps
-----------------------------------------------

AEAD decrypt performance: alg authenc(hmac(sha256),cbc(aes)) - keysize(128)
-----------------------------------------------
Number threads:                        4
Number of requests per thread:         5000000
Pkt Size:                              1024
Total number of Cycles:                122767195704
CPU frequency:                         2399 MHz
Throughput:                            3201 Mbps
-----------------------------------------------

AEAD givencrypt performance: alg authenc(hmac(sha512),cbc(aes)) - keysize(256)
-----------------------------------------------
Number threads:                        4
Number of requests per thread:         5000000
Pkt Size:                              1024
Total number of Cycles:                134201517384
CPU frequency:                         2399 MHz
Throughput:                            2928 Mbps
-----------------------------------------------

AEAD decrypt performance: alg authenc(hmac(sha512),cbc(aes)) - keysize(256)
-----------------------------------------------
Number threads:                        4
Number of requests per thread:         5000000
Pkt Size:                              1024
Total number of Cycles:                160328867088
CPU frequency:                         2399 MHz
Throughput:                            2451 Mbps
-----------------------------------------------</code></pre></div>											<p class="post-edited">(Last edited by <strong>dl12345</strong> on 8 Sep 2016, 02:51)</p>
									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>