# do mpe.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 20:35:59 on Dec 15,2025
# vlog -work work mpe.vo 
# -- Compiling module mpe
# 
# Top level modules:
# 	mpe
# End time: 20:36:00 on Dec 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 20:36:00 on Dec 15,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mpe_vlg_vec_tst
# 
# Top level modules:
# 	mpe_vlg_vec_tst
# End time: 20:36:00 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mpe_vlg_vec_tst 
# Start time: 20:36:00 on Dec 15,2025
# Loading work.mpe_vlg_vec_tst
# Loading work.mpe
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 2021.1 Compiler 2021.02 Feb  3 2021
# 
# Loading instances from mpe_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Fatal: SDF files require Intel FPGA Edition primitive library
#    Time: 0 ps  Iteration: 0  Instance: /mpe_vlg_vec_tst File: Waveform.vwf.vt
# FATAL ERROR while loading design
# Error loading design
# End time: 20:36:01 on Dec 15,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
