$date
	Thu Sep 19 08:42:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_async_reset_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
1"
#20
0"
1$
0#
#30
1!
1"
#40
0"
#50
0!
1"
#60
0"
0$
#70
1"
#80
0"
#90
1"
#100
0"
1$
#110
1!
1"
#120
0"
#130
0!
1"
#140
0"
1#
#150
1"
#160
0"
0#
#170
1!
1"
#180
0"
#190
0!
1"
#200
0"
