;redcode
;assert 1
	SPL -0, <-54
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD @20, @19
	SPL @10, @462
	SPL @10, @462
	SLT #128, 3
	ADD #8, <-1
	CMP @121, 103
	CMP <0, <1
	SPL @10, @462
	DJN 102, 621
	ADD @20, @19
	SLT @20, @19
	DJN 102, 621
	CMP -7, <-420
	SUB <0, <1
	SPL @10, @462
	SUB @121, 103
	SPL @10, @462
	SLT #128, 3
	JMZ @201, 190
	JMN @10, @462
	SUB 280, 30
	SUB 280, 30
	SUB <-500, <1
	SUB <-500, <1
	SUB @-177, -100
	SLT 280, -730
	SLT 280, 30
	MOV #60, <462
	MOV 273, 1
	SUB <0, <1
	SUB <-500, <1
	SUB @127, 100
	ADD 200, 60
	CMP -7, <-420
	ADD @20, @20
	ADD 270, 1
	SPL @10, @462
	JMZ @201, 191
	SPL -0, <-54
	ADD @20, @19
	CMP -7, <-420
	JMN -1, 46
	SPL @10, @462
	DJN -1, @-20
	ADD @20, @19
