[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19123       tick       1656894        729081        685105       1656894 
      2  19123       tick       4128455       2009276       1989845       4128455 
      3  19123       tick       4184769       2037289       2014548       4184769 
      4  19123       tick       4145471       2018138       1982633       4145471 
      5  19123       tick       4136877       2014107       1976071       4136877 
      6  19123       tick       4139923       2015828       1993136       4139923 
      7  19123       tick       4128834       2009734       1989190       4128834 
      8  19123       tick       4135115       2012355       1995959       4135115 
      9  19123       tick       4144369       2016793       1997792       4144369 
     10  19123       tick       4147747       2019171       2000530       4147747 
     11  19123       tick       4132579       2012618       1995137       4132579 
     12  19123       tick       4140280       2014620       1995501       4140280 
     13  19123       tick       4142465       2016297       1996866       4142465 
     14  19123       tick       3997575       1946093       1931645       3997575 
     15  19123       tick       4274888       2081119       2063852       4274888 
     16  19123       tick       4142398       2016742       2000393       4142398 
     17  19123       tick       4137891       2015214       2000384       4137891 
     18  19123       tick       4137669       2014797       1995238       4137669 
     19  19123       tick       4149737       2019646       1995982       4149737 
     20  19123       tick       4140366       2016341       1997723       4140366 
     21  19123       exit       1847697        900213        889753       1847697 
