#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Dec  1 13:13:56 2016
# Process ID: 7683
# Log file: /home/snoperator/project_tubii_7020/vivado.log
# Journal file: /home/snoperator/project_tubii_7020/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/snoperator/project_tubii_7020/project_tubii_7020.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ian/project_tubii_7020' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/system_triggerOut_0_0.upgrade_log', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/system_triggerOut_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_counter_0_0/system_counter_0_0.upgrade_log', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_counter_0_0/system_counter_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_ShiftRegs_0_0/system_ShiftRegs_0_0.upgrade_log', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_ShiftRegs_0_0/system_ShiftRegs_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/system_triggerSplit_0_0.upgrade_log', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/system_triggerSplit_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_oneshot_pulse_2_3/system_oneshot_pulse_2_3.upgrade_log', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_oneshot_pulse_2_3/system_oneshot_pulse_2_3.upgrade_log'.
IP Repository Path: Could not find the directory '/home/snoperator/project_tubii_7020/sync_gtid_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/sync_gtid_1.0'.
IP Repository Path: Could not find the directory '/home/snoperator/project_tubii_7020/SyncGTID_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/SyncGTID_1.0'.
IP Repository Path: Could not find the directory '/home/snoperator/project_tubii_7020/tubii_triggers_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/tubii_triggers_1.0'.
IP Repository Path: Could not find the directory '/home/snoperator/project_tubii_7020/tubii_triggers_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/tubii_triggers_1.0'.
IP Repository Path: Could not find the directory '/home/snoperator/project_tubii_7020/ShiftReg_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/Users/Ian/project_tubii_7020/ShiftReg_1.0'.
IP Repository Path: Could not find the directory '/project_tubii_7020/ShiftRegs_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/project_tubii_7020/ShiftRegs_1.0'.
IP Repository Path: Could not find the directory '/project_tubii_7020/triggerOut_1.0', nor could it be found using path '/home/snoperator/project_tubii_7020/C:/project_tubii_7020/triggerOut_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/triggers_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/triggers_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/triggers_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/prescaleSignal_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/sync_gtid_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/SyncGTID_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/buttonTrigger_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/ShiftReg_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/implement_gtid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/TrigWordDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/oneshot_pulse_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/fifo_readout_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/counter_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/project_tubii_7020/ShiftRegs_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/countDisplay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/comboTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/testPulser_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/project_tubii_7020/triggerOut_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/clockLogic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggerSplit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/testDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/prescaleTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/burstTrigger_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/snoperator/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5107.656 ; gain = 198.402
open_bd_design {/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:user:clockLogic:1.0 - clockLogic_0
Adding component instance block -- xilinx.com:ip:fifo_generator:11.0 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:11.0-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:user:countDisplay:1.0 - countDisplay_0
Adding component instance block -- xilinx.com:user:comboTrigger:1.0 - comboTrigger_0
Adding component instance block -- xilinx.com:user:testPulser:1.0 - MZ_Happy
Adding component instance block -- xilinx.com:user:testPulser:1.0 - genericPulser
Adding component instance block -- xilinx.com:user:testPulser:1.0 - smelliePulser
Adding component instance block -- xilinx.com:user:testPulser:1.0 - telliePulser
Adding component instance block -- xilinx.com:user:testDelay:1.0 - genericDelay
Adding component instance block -- xilinx.com:user:testDelay:1.0 - gtDelay
Adding component instance block -- xilinx.com:user:testDelay:1.0 - smellieDelay
Adding component instance block -- xilinx.com:user:testDelay:1.0 - tellieDelay
Adding component instance block -- xilinx.com:user:TrigWordDelay:1.0 - TrigWordDelay_0
Adding component instance block -- xilinx.com:user:buttonTrigger:1.0 - buttonTrigger_0
Adding component instance block -- xilinx.com:user:ShiftRegisters:1.0 - ShiftRegisters_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.0 - xadc_wiz_0
Adding component instance block -- xilinx.com:user:implement_gtid:1.0 - implement_gtid_0
Adding component instance block -- xilinx.com:user:fifo_readout:1.0 - fifo_readout_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:1.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:1.0 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:1.0 - xlconcat_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_reduced_logic:1.0 - util_reduced_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_reduced_logic:1.0 - util_reduced_logic_2
Adding component instance block -- xilinx.com:user:oneshot_pulse:1.0 - oneshot_pulse_0
Adding component instance block -- xilinx.com:user:oneshot_pulse:1.0 - oneshot_pulse_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:ip:util_reduced_logic:1.0 - util_reduced_logic_3
Adding component instance block -- xilinx.com:user:triggers:2.0 - triggers_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_5
Adding component instance block -- xilinx.com:user:prescaleTrigger:1.0 - prescaleTrigger_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:1.0 - util_reduced_logic_4
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_6
Adding component instance block -- xilinx.com:user:prescaleSignal:1.0 - prescaleSignal_0
Adding component instance block -- xilinx.com:user:prescaleSignal:1.0 - prescaleSignal_1
Adding component instance block -- xilinx.com:user:burstTrigger:1.0 - burstTrigger_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 5242.016 ; gain = 123.000
ipx::edit_ip_in_project -upgrade true -name {burstTrigger_v1_0_project} -directory {/home/snoperator/project_tubii_7020/burstTrigger_1.0/burstTrigger_v1_0_project} {/home/snoperator/project_tubii_7020/burstTrigger_1.0/component.xml}
CRITICAL WARNING: [IP_Flow 19-2329] The specified repository '/home/snoperator/project_tubii_7020/triggers_2.0' is already a user repository, so not adding it.
CRITICAL WARNING: [IP_Flow 19-2329] The specified repository '/home/snoperator/project_tubii_7020/triggers_2.0' is already a user repository, so not adding it.
CRITICAL WARNING: [IP_Flow 19-2329] The specified repository '/home/snoperator/project_tubii_7020/triggers_2.0' is already a user repository, so not adding it.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/home/snoperator/project_tubii_7020/sync_gtid_1.0' could not be found, so it will not be added.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/home/snoperator/project_tubii_7020/SyncGTID_1.0' could not be found, so it will not be added.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0' could not be found, so it will not be added.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0' could not be found, so it will not be added.
CRITICAL WARNING: [IP_Flow 19-2329] The specified repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0' is already a user repository, so not adding it.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/home/snoperator/project_tubii_7020/ShiftReg_1.0' could not be found, so it will not be added.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/project_tubii_7020/ShiftRegs_1.0' could not be found, so it will not be added.
CRITICAL WARNING: [IP_Flow 19-2328] The specified repository '/project_tubii_7020/triggerOut_1.0' could not be found, so it will not be added.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/prescaleSignal_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/buttonTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/implement_gtid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/TrigWordDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/oneshot_pulse_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/fifo_readout_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/counter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/countDisplay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/comboTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/testPulser_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/clockLogic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggerSplit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/testDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/prescaleTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/burstTrigger_1.0'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/snoperator/project_tubii_7020/burstTrigger_1.0' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/snoperator/Xilinx/Vivado/2013.4/data/ip'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5256.348 ; gain = 14.332
update_compile_order -fileset sim_1
current_project project_tubii_7020
remove_files {/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_ShiftRegs_0_0/system_ShiftRegs_0_0.upgrade_log /project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/system_triggerSplit_0_0.upgrade_log /project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/system_triggerOut_0_0.upgrade_log}
remove_files {/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_counter_0_0/system_counter_0_0.upgrade_log /home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_oneshot_pulse_2_3/system_oneshot_pulse_2_3.upgrade_log}
current_project burstTrigger_v1_0_project
launch_runs synth_1
[Thu Dec  1 13:26:37 2016] Launched synth_1...
Run output will be captured here: /home/snoperator/project_tubii_7020/burstTrigger_1.0/burstTrigger_v1_0_project/burstTrigger_v1_0_project.runs/synth_1/runme.log
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file {/home/snoperator/project_tubii_7020/burstTrigger_1.0/hdl/burstTrigger_v1_0.vhd} -top_module_name {burstTrigger_v1_0}
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/triggers_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/triggers_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/triggers_2.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/prescaleSignal_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/sync_gtid_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/SyncGTID_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggers_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/tubii_triggers_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/ShiftRegisters_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/buttonTrigger_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/snoperator/project_tubii_7020/ShiftReg_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/implement_gtid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/TrigWordDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/oneshot_pulse_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/fifo_readout_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/counter_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/project_tubii_7020/ShiftRegs_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/countDisplay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/comboTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/testPulser_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/project_tubii_7020/triggerOut_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/clockLogic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/triggerSplit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/testDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/prescaleTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/snoperator/project_tubii_7020/burstTrigger_1.0'.
INFO: [IP_Flow 19-3422] Upgraded system_burstTrigger_0_0 (burstTrigger_v1_0 1.0) from revision 29 to revision 30
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_burstTrigger_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/system_burstTrigger_0_0.upgrade_log'.
Wrote  : </home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5285.500 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_7
endgroup
set_property location {4 1881 307} [get_bd_cells burstTrigger_0]
set_property location {3 1593 322} [get_bd_cells util_vector_logic_7]
connect_bd_net -net [get_bd_nets ext_trig_in_1] [get_bd_ports ext_trig_in] [get_bd_pins util_vector_logic_7/Op1]
disconnect_bd_net /ext_trig_in_1 [get_bd_pins burstTrigger_0/burst_trigin]
startgroup
set_property -dict [list CONFIG.C_SIZE {16}] [get_bd_cells util_vector_logic_7]
endgroup
connect_bd_net [get_bd_pins burstTrigger_0/burst_master_mask] [get_bd_pins util_vector_logic_7/Op2]
set_property location {5 2244 105} [get_bd_cells burstTrigger_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 util_reduced_logic_5
endgroup
set_property location {4 2011 396} [get_bd_cells util_reduced_logic_5]
startgroup
set_property -dict [list CONFIG.C_SIZE {16} CONFIG.C_OPERATION {or}] [get_bd_cells util_reduced_logic_5]
endgroup
connect_bd_net [get_bd_pins util_vector_logic_7/Res] [get_bd_pins util_reduced_logic_5/Op1]
connect_bd_net [get_bd_pins util_reduced_logic_5/Res] [get_bd_pins burstTrigger_0/burst_trigin]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_8
endgroup
set_property location {4 1964 569} [get_bd_cells util_vector_logic_8]
set_property -dict [list CONFIG.C_SIZE {16}] [get_bd_cells util_vector_logic_8]
connect_bd_net -net [get_bd_nets util_vector_logic_7_Res] [get_bd_pins util_vector_logic_8/Op1] [get_bd_pins util_vector_logic_7/Res]
connect_bd_net [get_bd_pins burstTrigger_0/burst_slave_mask] [get_bd_pins util_vector_logic_8/Op2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 util_reduced_logic_6
endgroup
set_property location {5 2324 557} [get_bd_cells util_reduced_logic_6]
set_property -dict [list CONFIG.C_SIZE {16}] [get_bd_cells util_reduced_logic_6]
connect_bd_net [get_bd_pins util_vector_logic_8/Res] [get_bd_pins util_reduced_logic_6/Op1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_9
endgroup
set_property location {6 2637 461} [get_bd_cells util_vector_logic_9]
disconnect_bd_net /burstTrigger_0_s00_axi_trigout1 [get_bd_pins xlconcat_0/In5]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_9]
connect_bd_net [get_bd_pins util_reduced_logic_6/Res] [get_bd_pins util_vector_logic_9/Op2]
connect_bd_net -net [get_bd_nets burstTrigger_0_s00_axi_trigout1] [get_bd_pins util_vector_logic_9/Op1] [get_bd_pins burstTrigger_0/burst_trigout]
connect_bd_net [get_bd_pins util_vector_logic_9/Res] [get_bd_pins xlconcat_0/In5]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_OPERATION {or}] [get_bd_cells util_reduced_logic_6]
endgroup
validate_bd_design
delete_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 5351.117 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5351.117 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5351.117 ; gain = 0.000
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In6_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In7_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In6_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In7_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_1 that is set by user. Command ignored
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 5351.117 ; gain = 0.000
success
save_bd_design
Wrote  : </home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
delete_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 5361.895 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 5361.895 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5361.895 ; gain = 0.000
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In6_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In7_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In6_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In7_width) on /xlconcat_0 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In0_width) on /xlconcat_1 that is set by user. Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (In1_width) on /xlconcat_1 that is set by user. Command ignored
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xadc_wiz_0/vp_in
/xadc_wiz_0/vn_in

VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : </home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_comboTrigger_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /comboTrigger_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_burstTrigger_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /burstTrigger_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_prescaleTrigger_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleTrigger_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_countDisplay_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /countDisplay_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_clockLogic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clockLogic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testDelay_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericDelay .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testDelay_2_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /tellieDelay .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testDelay_3_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smellieDelay .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testPulser_0_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /MZ_Happy .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testDelay_0_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /gtDelay .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testPulser_0_9'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericPulser .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testPulser_0_10'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /telliePulser .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_testPulser_1_11'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smelliePulser .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_fifo_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_generator_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_fifo_readout_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_readout_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_oneshot_pulse_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /oneshot_pulse_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_oneshot_pulse_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /oneshot_pulse_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_TrigWordDelay_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /TrigWordDelay_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_implement_gtid_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /implement_gtid_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_buttonTrigger_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /buttonTrigger_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ShiftRegisters_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ShiftRegisters_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_triggers_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /triggers_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xadc_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xadc_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconcat_1_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconcat_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_2_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_2_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_prescaleSignal_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleSignal_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_3_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_3 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_4_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_4 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_3_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_3 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_5_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_5 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_4_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_4 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_prescaleSignal_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleSignal_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_6_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_6 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_7_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_7 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_5_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_5 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_8_8'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_8 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_reduced_logic_6_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_6 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_util_vector_logic_9_9'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_9 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_tier2_xbar_0_1484'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_tier2_xbar_0_1484' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_tier2_xbar_1_1485'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_tier2_xbar_1_1485' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_tier2_xbar_2_1486'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_tier2_xbar_2_1486' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_720'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_720' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m02_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_721'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_721' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m03_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_722'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_722' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m14_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_723'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_723' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m16_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_724'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_724' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m17_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_725'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_725' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m19_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_726'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_726' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m21_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_727'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_727' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m23_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_133'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_133' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /comboTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /burstTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /countDisplay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clockLogic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /tellieDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smellieDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /MZ_Happy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /gtDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericPulser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /telliePulser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smelliePulser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_readout_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /oneshot_pulse_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /oneshot_pulse_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /TrigWordDelay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /implement_gtid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /buttonTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ShiftRegisters_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /triggers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleSignal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_reduced_logic_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleSignal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /util_vector_logic_7 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[Thu Dec  1 13:47:36 2016] Launched synth_1...
Run output will be captured here: /home/snoperator/project_tubii_7020/project_tubii_7020.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 5400.777 ; gain = 38.883
launch_runs impl_1
[Thu Dec  1 13:52:24 2016] Launched impl_1...
Run output will be captured here: /home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/snoperator/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /home/snoperator/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/snoperator/project_tubii_7020/.Xil/Vivado-7683-monag2.sp.snolab.ca/dcp/system_wrapper.xdc]
Finished Parsing XDC File [/home/snoperator/project_tubii_7020/.Xil/Vivado-7683-monag2.sp.snolab.ca/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6079.008 ; gain = 19.000
Restoring placement.
Restored 6070 out of 6070 XDEF sites from archive | CPU: 3.220000 secs | Memory: 42.250702 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 192 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 6247.141 ; gain = 745.434
launch_runs impl_1 -to_step write_bitstream
[Thu Dec  1 13:57:10 2016] Launched impl_1...
Run output will be captured here: /home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/runme.log
export_hardware [get_files /home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper_bd.bmm
Exporting to file /home/snoperator/project_tubii_7020/project_tubii_7020.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file '/home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6304.582 ; gain = 30.105
export_hardware [get_files /home/snoperator/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper_bd.bmm
Exporting to file /home/snoperator/project_tubii_7020/project_tubii_7020.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file '/home/snoperator/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6304.582 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 13:59:43 2016...
