
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078a0  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08007b38  08007b38  00017b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007b5c  08007b5c  00017b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007b60  08007b60  00017b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000040e4  24000000  08007b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000230  240040e4  0800bc48  000240e4  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24004314  0800bc48  00024314  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  000240e4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00025800  00000000  00000000  00024112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003ae0  00000000  00000000  00049912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001350  00000000  00000000  0004d3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0003915b  00000000  00000000  0004e748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00018330  00000000  00000000  000878a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00171258  00000000  00000000  0009fbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000053  00000000  00000000  00210e2b  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000011f0  00000000  00000000  00210e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  00005128  00000000  00000000  00212070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240040e4 	.word	0x240040e4
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007b20 	.word	0x08007b20

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240040e8 	.word	0x240040e8
 80002d4:	08007b20 	.word	0x08007b20

080002d8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08a      	sub	sp, #40	; 0x28
 80002dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002de:	f107 031c 	add.w	r3, r7, #28
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002ea:	463b      	mov	r3, r7
 80002ec:	2200      	movs	r2, #0
 80002ee:	601a      	str	r2, [r3, #0]
 80002f0:	605a      	str	r2, [r3, #4]
 80002f2:	609a      	str	r2, [r3, #8]
 80002f4:	60da      	str	r2, [r3, #12]
 80002f6:	611a      	str	r2, [r3, #16]
 80002f8:	615a      	str	r2, [r3, #20]
 80002fa:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80002fc:	4b2f      	ldr	r3, [pc, #188]	; (80003bc <MX_ADC1_Init+0xe4>)
 80002fe:	4a30      	ldr	r2, [pc, #192]	; (80003c0 <MX_ADC1_Init+0xe8>)
 8000300:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000302:	4b2e      	ldr	r3, [pc, #184]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000304:	2200      	movs	r2, #0
 8000306:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000308:	4b2c      	ldr	r3, [pc, #176]	; (80003bc <MX_ADC1_Init+0xe4>)
 800030a:	2200      	movs	r2, #0
 800030c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800030e:	4b2b      	ldr	r3, [pc, #172]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000310:	2200      	movs	r2, #0
 8000312:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000314:	4b29      	ldr	r3, [pc, #164]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000316:	2204      	movs	r2, #4
 8000318:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800031a:	4b28      	ldr	r3, [pc, #160]	; (80003bc <MX_ADC1_Init+0xe4>)
 800031c:	2200      	movs	r2, #0
 800031e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000320:	4b26      	ldr	r3, [pc, #152]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000322:	2200      	movs	r2, #0
 8000324:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000326:	4b25      	ldr	r3, [pc, #148]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000328:	2201      	movs	r2, #1
 800032a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800032c:	4b23      	ldr	r3, [pc, #140]	; (80003bc <MX_ADC1_Init+0xe4>)
 800032e:	2200      	movs	r2, #0
 8000330:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000332:	4b22      	ldr	r3, [pc, #136]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000334:	2200      	movs	r2, #0
 8000336:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000338:	4b20      	ldr	r3, [pc, #128]	; (80003bc <MX_ADC1_Init+0xe4>)
 800033a:	2200      	movs	r2, #0
 800033c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800033e:	4b1f      	ldr	r3, [pc, #124]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000340:	2200      	movs	r2, #0
 8000342:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000344:	4b1d      	ldr	r3, [pc, #116]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000346:	2200      	movs	r2, #0
 8000348:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <MX_ADC1_Init+0xe4>)
 800034c:	2200      	movs	r2, #0
 800034e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000350:	4b1a      	ldr	r3, [pc, #104]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000352:	2200      	movs	r2, #0
 8000354:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000358:	4818      	ldr	r0, [pc, #96]	; (80003bc <MX_ADC1_Init+0xe4>)
 800035a:	f001 ffa3 	bl	80022a4 <HAL_ADC_Init>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000364:	f001 fb4e 	bl	8001a04 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000368:	2300      	movs	r3, #0
 800036a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800036c:	f107 031c 	add.w	r3, r7, #28
 8000370:	4619      	mov	r1, r3
 8000372:	4812      	ldr	r0, [pc, #72]	; (80003bc <MX_ADC1_Init+0xe4>)
 8000374:	f003 f95c 	bl	8003630 <HAL_ADCEx_MultiModeConfigChannel>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800037e:	f001 fb41 	bl	8001a04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000382:	4b10      	ldr	r3, [pc, #64]	; (80003c4 <MX_ADC1_Init+0xec>)
 8000384:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000386:	2306      	movs	r3, #6
 8000388:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800038a:	2300      	movs	r3, #0
 800038c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800038e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000392:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000394:	2304      	movs	r3, #4
 8000396:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000398:	2300      	movs	r3, #0
 800039a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800039c:	2300      	movs	r3, #0
 800039e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003a0:	463b      	mov	r3, r7
 80003a2:	4619      	mov	r1, r3
 80003a4:	4805      	ldr	r0, [pc, #20]	; (80003bc <MX_ADC1_Init+0xe4>)
 80003a6:	f002 fb1d 	bl	80029e4 <HAL_ADC_ConfigChannel>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80003b0:	f001 fb28 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003b4:	bf00      	nop
 80003b6:	3728      	adds	r7, #40	; 0x28
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	2400420c 	.word	0x2400420c
 80003c0:	40022000 	.word	0x40022000
 80003c4:	0c900008 	.word	0x0c900008

080003c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b0b8      	sub	sp, #224	; 0xe0
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80003d4:	2200      	movs	r2, #0
 80003d6:	601a      	str	r2, [r3, #0]
 80003d8:	605a      	str	r2, [r3, #4]
 80003da:	609a      	str	r2, [r3, #8]
 80003dc:	60da      	str	r2, [r3, #12]
 80003de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	22bc      	movs	r2, #188	; 0xbc
 80003e6:	2100      	movs	r1, #0
 80003e8:	4618      	mov	r0, r3
 80003ea:	f007 fb91 	bl	8007b10 <memset>
  if(adcHandle->Instance==ADC1)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a2a      	ldr	r2, [pc, #168]	; (800049c <HAL_ADC_MspInit+0xd4>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d14d      	bne.n	8000494 <HAL_ADC_MspInit+0xcc>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80003fc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 80003fe:	2304      	movs	r3, #4
 8000400:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 9;
 8000402:	2309      	movs	r3, #9
 8000404:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000406:	2304      	movs	r3, #4
 8000408:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800040a:	2302      	movs	r3, #2
 800040c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800040e:	2302      	movs	r3, #2
 8000410:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000412:	23c0      	movs	r3, #192	; 0xc0
 8000414:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000416:	2320      	movs	r3, #32
 8000418:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 800041a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800041e:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000420:	2300      	movs	r3, #0
 8000422:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000426:	f107 0310 	add.w	r3, r7, #16
 800042a:	4618      	mov	r0, r3
 800042c:	f004 fee8 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8000436:	f001 fae5 	bl	8001a04 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800043a:	4b19      	ldr	r3, [pc, #100]	; (80004a0 <HAL_ADC_MspInit+0xd8>)
 800043c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000440:	4a17      	ldr	r2, [pc, #92]	; (80004a0 <HAL_ADC_MspInit+0xd8>)
 8000442:	f043 0320 	orr.w	r3, r3, #32
 8000446:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800044a:	4b15      	ldr	r3, [pc, #84]	; (80004a0 <HAL_ADC_MspInit+0xd8>)
 800044c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000450:	f003 0320 	and.w	r3, r3, #32
 8000454:	60fb      	str	r3, [r7, #12]
 8000456:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000458:	4b11      	ldr	r3, [pc, #68]	; (80004a0 <HAL_ADC_MspInit+0xd8>)
 800045a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800045e:	4a10      	ldr	r2, [pc, #64]	; (80004a0 <HAL_ADC_MspInit+0xd8>)
 8000460:	f043 0301 	orr.w	r3, r3, #1
 8000464:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000468:	4b0d      	ldr	r3, [pc, #52]	; (80004a0 <HAL_ADC_MspInit+0xd8>)
 800046a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800046e:	f003 0301 	and.w	r3, r3, #1
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000476:	2340      	movs	r3, #64	; 0x40
 8000478:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800047c:	2303      	movs	r3, #3
 800047e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000482:	2300      	movs	r3, #0
 8000484:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000488:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800048c:	4619      	mov	r1, r3
 800048e:	4805      	ldr	r0, [pc, #20]	; (80004a4 <HAL_ADC_MspInit+0xdc>)
 8000490:	f003 fabc 	bl	8003a0c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000494:	bf00      	nop
 8000496:	37e0      	adds	r7, #224	; 0xe0
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40022000 	.word	0x40022000
 80004a0:	58024400 	.word	0x58024400
 80004a4:	58020000 	.word	0x58020000

080004a8 <lcd_e>:
static uint16_t adc_old = 0;
static uint16_t needs_update = 0;

//////////////////////////////////////////////////////////////////////// LCD "ll" functions

static void lcd_e(uint8_t status){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	4603      	mov	r3, r0
 80004b0:	71fb      	strb	r3, [r7, #7]
    if(status)
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d005      	beq.n	80004c4 <lcd_e+0x1c>
        HAL_GPIO_WritePin(LCD_EN, GPIO_PIN_SET);
 80004b8:	2201      	movs	r2, #1
 80004ba:	2102      	movs	r1, #2
 80004bc:	4806      	ldr	r0, [pc, #24]	; (80004d8 <lcd_e+0x30>)
 80004be:	f003 fc6d 	bl	8003d9c <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(LCD_EN, GPIO_PIN_RESET);
}
 80004c2:	e004      	b.n	80004ce <lcd_e+0x26>
        HAL_GPIO_WritePin(LCD_EN, GPIO_PIN_RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	2102      	movs	r1, #2
 80004c8:	4803      	ldr	r0, [pc, #12]	; (80004d8 <lcd_e+0x30>)
 80004ca:	f003 fc67 	bl	8003d9c <HAL_GPIO_WritePin>
}
 80004ce:	bf00      	nop
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	58021000 	.word	0x58021000

080004dc <lcd_rs>:

static void lcd_rs(uint8_t status){
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	71fb      	strb	r3, [r7, #7]
    if(status)
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d005      	beq.n	80004f8 <lcd_rs+0x1c>
    	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_SET);
 80004ec:	2201      	movs	r2, #1
 80004ee:	2101      	movs	r1, #1
 80004f0:	4806      	ldr	r0, [pc, #24]	; (800050c <lcd_rs+0x30>)
 80004f2:	f003 fc53 	bl	8003d9c <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET);
}
 80004f6:	e004      	b.n	8000502 <lcd_rs+0x26>
    	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2101      	movs	r1, #1
 80004fc:	4803      	ldr	r0, [pc, #12]	; (800050c <lcd_rs+0x30>)
 80004fe:	f003 fc4d 	bl	8003d9c <HAL_GPIO_WritePin>
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	58021000 	.word	0x58021000

08000510 <lcd_data>:

static void lcd_data(uint8_t data){
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	4603      	mov	r3, r0
 8000518:	71fb      	strb	r3, [r7, #7]
    if(data & (1 << 0))
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	2b00      	cmp	r3, #0
 8000522:	d005      	beq.n	8000530 <lcd_data+0x20>
    	HAL_GPIO_WritePin(LCD_D0, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	2101      	movs	r1, #1
 8000528:	483d      	ldr	r0, [pc, #244]	; (8000620 <lcd_data+0x110>)
 800052a:	f003 fc37 	bl	8003d9c <HAL_GPIO_WritePin>
 800052e:	e004      	b.n	800053a <lcd_data+0x2a>
    else
    	HAL_GPIO_WritePin(LCD_D0, GPIO_PIN_RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	2101      	movs	r1, #1
 8000534:	483a      	ldr	r0, [pc, #232]	; (8000620 <lcd_data+0x110>)
 8000536:	f003 fc31 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 1))
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	f003 0302 	and.w	r3, r3, #2
 8000540:	2b00      	cmp	r3, #0
 8000542:	d005      	beq.n	8000550 <lcd_data+0x40>
    	HAL_GPIO_WritePin(LCD_D1, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	2102      	movs	r1, #2
 8000548:	4835      	ldr	r0, [pc, #212]	; (8000620 <lcd_data+0x110>)
 800054a:	f003 fc27 	bl	8003d9c <HAL_GPIO_WritePin>
 800054e:	e004      	b.n	800055a <lcd_data+0x4a>
    else
    	HAL_GPIO_WritePin(LCD_D1, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	2102      	movs	r1, #2
 8000554:	4832      	ldr	r0, [pc, #200]	; (8000620 <lcd_data+0x110>)
 8000556:	f003 fc21 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 2))
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	f003 0304 	and.w	r3, r3, #4
 8000560:	2b00      	cmp	r3, #0
 8000562:	d005      	beq.n	8000570 <lcd_data+0x60>
    	HAL_GPIO_WritePin(LCD_D2, GPIO_PIN_SET);
 8000564:	2201      	movs	r2, #1
 8000566:	2104      	movs	r1, #4
 8000568:	482d      	ldr	r0, [pc, #180]	; (8000620 <lcd_data+0x110>)
 800056a:	f003 fc17 	bl	8003d9c <HAL_GPIO_WritePin>
 800056e:	e004      	b.n	800057a <lcd_data+0x6a>
    else
    	HAL_GPIO_WritePin(LCD_D2, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2104      	movs	r1, #4
 8000574:	482a      	ldr	r0, [pc, #168]	; (8000620 <lcd_data+0x110>)
 8000576:	f003 fc11 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 3))
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	f003 0308 	and.w	r3, r3, #8
 8000580:	2b00      	cmp	r3, #0
 8000582:	d005      	beq.n	8000590 <lcd_data+0x80>
    	HAL_GPIO_WritePin(LCD_D3, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2108      	movs	r1, #8
 8000588:	4825      	ldr	r0, [pc, #148]	; (8000620 <lcd_data+0x110>)
 800058a:	f003 fc07 	bl	8003d9c <HAL_GPIO_WritePin>
 800058e:	e004      	b.n	800059a <lcd_data+0x8a>
    else
    	HAL_GPIO_WritePin(LCD_D3, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2108      	movs	r1, #8
 8000594:	4822      	ldr	r0, [pc, #136]	; (8000620 <lcd_data+0x110>)
 8000596:	f003 fc01 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 4))
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	f003 0310 	and.w	r3, r3, #16
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d005      	beq.n	80005b0 <lcd_data+0xa0>
    	HAL_GPIO_WritePin(LCD_D4, GPIO_PIN_SET);
 80005a4:	2201      	movs	r2, #1
 80005a6:	2110      	movs	r1, #16
 80005a8:	481d      	ldr	r0, [pc, #116]	; (8000620 <lcd_data+0x110>)
 80005aa:	f003 fbf7 	bl	8003d9c <HAL_GPIO_WritePin>
 80005ae:	e004      	b.n	80005ba <lcd_data+0xaa>
    else
    	HAL_GPIO_WritePin(LCD_D4, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2110      	movs	r1, #16
 80005b4:	481a      	ldr	r0, [pc, #104]	; (8000620 <lcd_data+0x110>)
 80005b6:	f003 fbf1 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 5))
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	f003 0320 	and.w	r3, r3, #32
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d005      	beq.n	80005d0 <lcd_data+0xc0>
    	HAL_GPIO_WritePin(LCD_D5, GPIO_PIN_SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2120      	movs	r1, #32
 80005c8:	4815      	ldr	r0, [pc, #84]	; (8000620 <lcd_data+0x110>)
 80005ca:	f003 fbe7 	bl	8003d9c <HAL_GPIO_WritePin>
 80005ce:	e004      	b.n	80005da <lcd_data+0xca>
    else
    	HAL_GPIO_WritePin(LCD_D5, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2120      	movs	r1, #32
 80005d4:	4812      	ldr	r0, [pc, #72]	; (8000620 <lcd_data+0x110>)
 80005d6:	f003 fbe1 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 6))
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d005      	beq.n	80005f0 <lcd_data+0xe0>
    	HAL_GPIO_WritePin(LCD_D6, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	2140      	movs	r1, #64	; 0x40
 80005e8:	480d      	ldr	r0, [pc, #52]	; (8000620 <lcd_data+0x110>)
 80005ea:	f003 fbd7 	bl	8003d9c <HAL_GPIO_WritePin>
 80005ee:	e004      	b.n	80005fa <lcd_data+0xea>
    else
    	HAL_GPIO_WritePin(LCD_D6, GPIO_PIN_RESET);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2140      	movs	r1, #64	; 0x40
 80005f4:	480a      	ldr	r0, [pc, #40]	; (8000620 <lcd_data+0x110>)
 80005f6:	f003 fbd1 	bl	8003d9c <HAL_GPIO_WritePin>

    if(data & (1 << 7))
 80005fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	da05      	bge.n	800060e <lcd_data+0xfe>
    	HAL_GPIO_WritePin(LCD_D7, GPIO_PIN_SET);
 8000602:	2201      	movs	r2, #1
 8000604:	2180      	movs	r1, #128	; 0x80
 8000606:	4806      	ldr	r0, [pc, #24]	; (8000620 <lcd_data+0x110>)
 8000608:	f003 fbc8 	bl	8003d9c <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(LCD_D7, GPIO_PIN_RESET);
}
 800060c:	e004      	b.n	8000618 <lcd_data+0x108>
    	HAL_GPIO_WritePin(LCD_D7, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2180      	movs	r1, #128	; 0x80
 8000612:	4803      	ldr	r0, [pc, #12]	; (8000620 <lcd_data+0x110>)
 8000614:	f003 fbc2 	bl	8003d9c <HAL_GPIO_WritePin>
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	58020c00 	.word	0x58020c00

08000624 <lcd_clear>:

static void lcd_clear(void){
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	2101      	movs	r1, #1
 800062c:	4806      	ldr	r0, [pc, #24]	; (8000648 <lcd_clear+0x24>)
 800062e:	f003 fbb5 	bl	8003d9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_EN, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	2102      	movs	r1, #2
 8000636:	4804      	ldr	r0, [pc, #16]	; (8000648 <lcd_clear+0x24>)
 8000638:	f003 fbb0 	bl	8003d9c <HAL_GPIO_WritePin>
    lcd_data(0);
 800063c:	2000      	movs	r0, #0
 800063e:	f7ff ff67 	bl	8000510 <lcd_data>
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	58021000 	.word	0x58021000

0800064c <lcd_enable>:

static void lcd_enable(void){ // generate E pin pulse
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
    lcd_e(0);
 8000650:	2000      	movs	r0, #0
 8000652:	f7ff ff29 	bl	80004a8 <lcd_e>
    HAL_Delay(1);
 8000656:	2001      	movs	r0, #1
 8000658:	f001 fbc2 	bl	8001de0 <HAL_Delay>
    lcd_e(1);
 800065c:	2001      	movs	r0, #1
 800065e:	f7ff ff23 	bl	80004a8 <lcd_e>
    HAL_Delay(1);
 8000662:	2001      	movs	r0, #1
 8000664:	f001 fbbc 	bl	8001de0 <HAL_Delay>
    lcd_e(0);
 8000668:	2000      	movs	r0, #0
 800066a:	f7ff ff1d 	bl	80004a8 <lcd_e>
    HAL_Delay(1);
 800066e:	2001      	movs	r0, #1
 8000670:	f001 fbb6 	bl	8001de0 <HAL_Delay>
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}

08000678 <lcd_config>:

static void lcd_config(uint8_t data){ // send config data to lcd
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
    lcd_rs(0);
 8000682:	2000      	movs	r0, #0
 8000684:	f7ff ff2a 	bl	80004dc <lcd_rs>
    lcd_data(data);
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff ff40 	bl	8000510 <lcd_data>
    lcd_enable();
 8000690:	f7ff ffdc 	bl	800064c <lcd_enable>
    lcd_clear();
 8000694:	f7ff ffc6 	bl	8000624 <lcd_clear>
}
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <lcd_write>:

static void lcd_write(uint8_t data){ // send characters to lcd
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
    lcd_rs(1);
 80006aa:	2001      	movs	r0, #1
 80006ac:	f7ff ff16 	bl	80004dc <lcd_rs>
    lcd_data(data);
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ff2c 	bl	8000510 <lcd_data>
    lcd_enable();
 80006b8:	f7ff ffc8 	bl	800064c <lcd_enable>
    lcd_clear();
 80006bc:	f7ff ffb2 	bl	8000624 <lcd_clear>
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <lcd_pos>:

static void lcd_pos(uint8_t line, uint8_t pos){ // set cursor position
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	460a      	mov	r2, r1
 80006d2:	71fb      	strb	r3, [r7, #7]
 80006d4:	4613      	mov	r3, r2
 80006d6:	71bb      	strb	r3, [r7, #6]
    if(line)            // display second line
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d003      	beq.n	80006e6 <lcd_pos+0x1e>
        pos |= 0x40;    // pos 0 of second line is mem pos 0x40
 80006de:	79bb      	ldrb	r3, [r7, #6]
 80006e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006e4:	71bb      	strb	r3, [r7, #6]
    pos |= 0x80;        // config bit set
 80006e6:	79bb      	ldrb	r3, [r7, #6]
 80006e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80006ec:	71bb      	strb	r3, [r7, #6]
    lcd_config(pos);
 80006ee:	79bb      	ldrb	r3, [r7, #6]
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ffc1 	bl	8000678 <lcd_config>
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <lcd_flush>:

static void lcd_flush(void){ // lcd reset
 80006fe:	b580      	push	{r7, lr}
 8000700:	af00      	add	r7, sp, #0
    lcd_rs(0);
 8000702:	2000      	movs	r0, #0
 8000704:	f7ff feea 	bl	80004dc <lcd_rs>
    lcd_data(1);    // data = 0x01
 8000708:	2001      	movs	r0, #1
 800070a:	f7ff ff01 	bl	8000510 <lcd_data>
    lcd_enable();
 800070e:	f7ff ff9d 	bl	800064c <lcd_enable>
    HAL_Delay(2);
 8000712:	2002      	movs	r0, #2
 8000714:	f001 fb64 	bl	8001de0 <HAL_Delay>
    lcd_clear();
 8000718:	f7ff ff84 	bl	8000624 <lcd_clear>
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}

08000720 <lcd_init>:

static void lcd_init(void){
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
    lcd_config(0x06);   // display automatic cursor increment
 8000724:	2006      	movs	r0, #6
 8000726:	f7ff ffa7 	bl	8000678 <lcd_config>
    lcd_config(0x0C);   // active display with hidden cursor
 800072a:	200c      	movs	r0, #12
 800072c:	f7ff ffa4 	bl	8000678 <lcd_config>
    lcd_config(0x38);   // bit and pixel format
 8000730:	2038      	movs	r0, #56	; 0x38
 8000732:	f7ff ffa1 	bl	8000678 <lcd_config>
    lcd_flush();
 8000736:	f7ff ffe2 	bl	80006fe <lcd_flush>
    lcd_pos(0, 0);
 800073a:	2100      	movs	r1, #0
 800073c:	2000      	movs	r0, #0
 800073e:	f7ff ffc3 	bl	80006c8 <lcd_pos>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <lcd_number>:

//////////////////////////////////////////////////////////////////////// LCD "hal" functions

// display number in LCD
static void lcd_number(uint32_t number, uint32_t size, uint32_t line, uint32_t pos){
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
 800074e:	60f8      	str	r0, [r7, #12]
 8000750:	60b9      	str	r1, [r7, #8]
 8000752:	607a      	str	r2, [r7, #4]
 8000754:	603b      	str	r3, [r7, #0]
	uint32_t character = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
	uint32_t ten = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	61bb      	str	r3, [r7, #24]
	and a for like
		for(i = size; i > 0; i--)
	with a uint32_t i
*/

	number *= 10;
 800075e:	68fa      	ldr	r2, [r7, #12]
 8000760:	4613      	mov	r3, r2
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	4413      	add	r3, r2
 8000766:	005b      	lsls	r3, r3, #1
 8000768:	60fb      	str	r3, [r7, #12]
	lcd_pos(line, pos);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	683a      	ldr	r2, [r7, #0]
 8000770:	b2d2      	uxtb	r2, r2
 8000772:	4611      	mov	r1, r2
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ffa7 	bl	80006c8 <lcd_pos>
	for(i = size; i > 0; i--){
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	617b      	str	r3, [r7, #20]
 800077e:	e034      	b.n	80007ea <lcd_number+0xa2>
		ten = 1;
 8000780:	2301      	movs	r3, #1
 8000782:	61bb      	str	r3, [r7, #24]

		for(j = 1; j <= i; j++)
 8000784:	2301      	movs	r3, #1
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	e008      	b.n	800079c <lcd_number+0x54>
			ten *= 10;
 800078a:	69ba      	ldr	r2, [r7, #24]
 800078c:	4613      	mov	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	4413      	add	r3, r2
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	61bb      	str	r3, [r7, #24]
		for(j = 1; j <= i; j++)
 8000796:	693b      	ldr	r3, [r7, #16]
 8000798:	3301      	adds	r3, #1
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	693a      	ldr	r2, [r7, #16]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d9f2      	bls.n	800078a <lcd_number+0x42>

		if(i < size)
 80007a4:	697a      	ldr	r2, [r7, #20]
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	429a      	cmp	r2, r3
 80007aa:	d210      	bcs.n	80007ce <lcd_number+0x86>
			character = ((number / ten) % 10) + 48;
 80007ac:	68fa      	ldr	r2, [r7, #12]
 80007ae:	69bb      	ldr	r3, [r7, #24]
 80007b0:	fbb2 f1f3 	udiv	r1, r2, r3
 80007b4:	4b11      	ldr	r3, [pc, #68]	; (80007fc <lcd_number+0xb4>)
 80007b6:	fba3 2301 	umull	r2, r3, r3, r1
 80007ba:	08da      	lsrs	r2, r3, #3
 80007bc:	4613      	mov	r3, r2
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	4413      	add	r3, r2
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	1aca      	subs	r2, r1, r3
 80007c6:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80007ca:	61fb      	str	r3, [r7, #28]
 80007cc:	e005      	b.n	80007da <lcd_number+0x92>
		else
			character = (number / ten) + 48;
 80007ce:	68fa      	ldr	r2, [r7, #12]
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d6:	3330      	adds	r3, #48	; 0x30
 80007d8:	61fb      	str	r3, [r7, #28]

		lcd_write(character);
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff ff5e 	bl	80006a0 <lcd_write>
	for(i = size; i > 0; i--){
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d1c7      	bne.n	8000780 <lcd_number+0x38>
	}
}
 80007f0:	bf00      	nop
 80007f2:	bf00      	nop
 80007f4:	3720      	adds	r7, #32
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	cccccccd 	.word	0xcccccccd

08000800 <lcd_string>:

// display string in LCD
static void lcd_string(const char *pointer, uint32_t line, uint32_t pos){
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
	uint32_t counter = 0;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]

	lcd_pos(line, pos);
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	4611      	mov	r1, r2
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff ff54 	bl	80006c8 <lcd_pos>
	while((counter++ < 16) && (*pointer != '\0'))
 8000820:	e006      	b.n	8000830 <lcd_string+0x30>
		lcd_write(*(pointer++));
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	1c5a      	adds	r2, r3, #1
 8000826:	60fa      	str	r2, [r7, #12]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff38 	bl	80006a0 <lcd_write>
	while((counter++ < 16) && (*pointer != '\0'))
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	1c5a      	adds	r2, r3, #1
 8000834:	617a      	str	r2, [r7, #20]
 8000836:	2b0f      	cmp	r3, #15
 8000838:	d803      	bhi.n	8000842 <lcd_string+0x42>
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d1ef      	bne.n	8000822 <lcd_string+0x22>
}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <delay>:

//////////////////////////////////////////////////////////////////////// hal abstraction

// somehow I've managed to forget the HAL function's name everytime
static void delay(uint32_t time){
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
	HAL_Delay(time);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f001 fac4 	bl	8001de0 <HAL_Delay>
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <adc>:

// measure the ADC value, condition it to return 25 values
static uint32_t adc(){
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
	uint32_t average = 50;
 8000866:	2332      	movs	r3, #50	; 0x32
 8000868:	607b      	str	r3, [r7, #4]
	uint32_t counter = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
	int32_t value = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]

	for(counter = 0; counter < average; counter++){
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	e013      	b.n	80008a0 <adc+0x40>
		HAL_ADC_Start(&hadc1);
 8000878:	4816      	ldr	r0, [pc, #88]	; (80008d4 <adc+0x74>)
 800087a:	f001 feb3 	bl	80025e4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 1);
 800087e:	2101      	movs	r1, #1
 8000880:	4814      	ldr	r0, [pc, #80]	; (80008d4 <adc+0x74>)
 8000882:	f001 ffad 	bl	80027e0 <HAL_ADC_PollForConversion>
		value += HAL_ADC_GetValue(&hadc1);
 8000886:	4813      	ldr	r0, [pc, #76]	; (80008d4 <adc+0x74>)
 8000888:	f002 f89e 	bl	80029c8 <HAL_ADC_GetValue>
 800088c:	4602      	mov	r2, r0
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	4413      	add	r3, r2
 8000892:	60bb      	str	r3, [r7, #8]
		HAL_ADC_Stop(&hadc1);
 8000894:	480f      	ldr	r0, [pc, #60]	; (80008d4 <adc+0x74>)
 8000896:	f001 ff6f 	bl	8002778 <HAL_ADC_Stop>
	for(counter = 0; counter < average; counter++){
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	3301      	adds	r3, #1
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d3e7      	bcc.n	8000878 <adc+0x18>
	}

	value /= (average * 2420);	// value ranges from 27 to 2
 80008a8:	68ba      	ldr	r2, [r7, #8]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f640 1174 	movw	r1, #2420	; 0x974
 80008b0:	fb01 f303 	mul.w	r3, r1, r3
 80008b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b8:	60bb      	str	r3, [r7, #8]
	value -= 2;					// value ranges from 25 to 0
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	3b02      	subs	r3, #2
 80008be:	60bb      	str	r3, [r7, #8]

	if(value < 0)
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da01      	bge.n	80008ca <adc+0x6a>
		value = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	60bb      	str	r3, [r7, #8]

	return value;
 80008ca:	68bb      	ldr	r3, [r7, #8]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	24004100 	.word	0x24004100

080008d8 <i2s>:

static void i2s(uint16_t right, uint16_t left){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	460a      	mov	r2, r1
 80008e2:	80fb      	strh	r3, [r7, #6]
 80008e4:	4613      	mov	r3, r2
 80008e6:	80bb      	strh	r3, [r7, #4]
	uint16_t buffer[2];
	//HAL_StatusTypeDef bob;

	buffer[0] = right;
 80008e8:	88fb      	ldrh	r3, [r7, #6]
 80008ea:	81bb      	strh	r3, [r7, #12]
	buffer[1] = left;
 80008ec:	88bb      	ldrh	r3, [r7, #4]
 80008ee:	81fb      	strh	r3, [r7, #14]
	HAL_I2S_Transmit(&hi2s1, buffer, 2, 0);
 80008f0:	f107 010c 	add.w	r1, r7, #12
 80008f4:	2300      	movs	r3, #0
 80008f6:	2202      	movs	r2, #2
 80008f8:	4803      	ldr	r0, [pc, #12]	; (8000908 <i2s+0x30>)
 80008fa:	f003 fba3 	bl	8004044 <HAL_I2S_Transmit>

}
 80008fe:	bf00      	nop
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	24004164 	.word	0x24004164

0800090c <button_check>:

// UI buttons abstraction
static enum _buttons button_check(void){
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
	enum _buttons output = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	71fb      	strb	r3, [r7, #7]
	uint32_t count = 0;
 8000916:	2300      	movs	r3, #0
 8000918:	603b      	str	r3, [r7, #0]

	if(HAL_GPIO_ReadPin(BUT_UP)){
 800091a:	2104      	movs	r1, #4
 800091c:	481c      	ldr	r0, [pc, #112]	; (8000990 <button_check+0x84>)
 800091e:	f003 fa25 	bl	8003d6c <HAL_GPIO_ReadPin>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d004      	beq.n	8000932 <button_check+0x26>
		count++;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	3301      	adds	r3, #1
 800092c:	603b      	str	r3, [r7, #0]
		output = up;
 800092e:	2301      	movs	r3, #1
 8000930:	71fb      	strb	r3, [r7, #7]
	}
	if(HAL_GPIO_ReadPin(BUT_DWN)){
 8000932:	2108      	movs	r1, #8
 8000934:	4816      	ldr	r0, [pc, #88]	; (8000990 <button_check+0x84>)
 8000936:	f003 fa19 	bl	8003d6c <HAL_GPIO_ReadPin>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d004      	beq.n	800094a <button_check+0x3e>
		count++;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	3301      	adds	r3, #1
 8000944:	603b      	str	r3, [r7, #0]
		output = down;
 8000946:	2302      	movs	r3, #2
 8000948:	71fb      	strb	r3, [r7, #7]
	}
	if(HAL_GPIO_ReadPin(BUT_RGT)){
 800094a:	2110      	movs	r1, #16
 800094c:	4810      	ldr	r0, [pc, #64]	; (8000990 <button_check+0x84>)
 800094e:	f003 fa0d 	bl	8003d6c <HAL_GPIO_ReadPin>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d004      	beq.n	8000962 <button_check+0x56>
		count++;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	603b      	str	r3, [r7, #0]
		output = right;
 800095e:	2303      	movs	r3, #3
 8000960:	71fb      	strb	r3, [r7, #7]
	}
	if(HAL_GPIO_ReadPin(BUT_LFT)){
 8000962:	2120      	movs	r1, #32
 8000964:	480a      	ldr	r0, [pc, #40]	; (8000990 <button_check+0x84>)
 8000966:	f003 fa01 	bl	8003d6c <HAL_GPIO_ReadPin>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d004      	beq.n	800097a <button_check+0x6e>
		count++;
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	3301      	adds	r3, #1
 8000974:	603b      	str	r3, [r7, #0]
		output = left;
 8000976:	2304      	movs	r3, #4
 8000978:	71fb      	strb	r3, [r7, #7]
	}

	if(count > 1)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d901      	bls.n	8000984 <button_check+0x78>
		output = invalid;
 8000980:	2300      	movs	r3, #0
 8000982:	71fb      	strb	r3, [r7, #7]

	return output;
 8000984:	79fb      	ldrb	r3, [r7, #7]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	58021000 	.word	0x58021000

08000994 <refresh>:

//////////////////////////////////////////////////////////////////////// HL functions

static void refresh(void){
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
	lcd_string(menu[menu_option], 0, 0);
 8000998:	4b46      	ldr	r3, [pc, #280]	; (8000ab4 <refresh+0x120>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	011b      	lsls	r3, r3, #4
 800099e:	4a46      	ldr	r2, [pc, #280]	; (8000ab8 <refresh+0x124>)
 80009a0:	4413      	add	r3, r2
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff ff2a 	bl	8000800 <lcd_string>
	lcd_string("                ", 1, 0);
 80009ac:	2200      	movs	r2, #0
 80009ae:	2101      	movs	r1, #1
 80009b0:	4842      	ldr	r0, [pc, #264]	; (8000abc <refresh+0x128>)
 80009b2:	f7ff ff25 	bl	8000800 <lcd_string>
	lcd_number(menu_option, 1, 1, 0);
 80009b6:	4b3f      	ldr	r3, [pc, #252]	; (8000ab4 <refresh+0x120>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	4618      	mov	r0, r3
 80009bc:	2300      	movs	r3, #0
 80009be:	2201      	movs	r2, #1
 80009c0:	2101      	movs	r1, #1
 80009c2:	f7ff fec1 	bl	8000748 <lcd_number>

	switch(menu_option){
 80009c6:	4b3b      	ldr	r3, [pc, #236]	; (8000ab4 <refresh+0x120>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b07      	cmp	r3, #7
 80009cc:	d870      	bhi.n	8000ab0 <refresh+0x11c>
 80009ce:	a201      	add	r2, pc, #4	; (adr r2, 80009d4 <refresh+0x40>)
 80009d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d4:	080009f5 	.word	0x080009f5
 80009d8:	08000a07 	.word	0x08000a07
 80009dc:	08000a19 	.word	0x08000a19
 80009e0:	08000a35 	.word	0x08000a35
 80009e4:	08000a51 	.word	0x08000a51
 80009e8:	08000a63 	.word	0x08000a63
 80009ec:	08000a75 	.word	0x08000a75
 80009f0:	08000a93 	.word	0x08000a93
	case 0:
		lcd_number(sound_config.vol1, 2, 1, 6);
 80009f4:	4b32      	ldr	r3, [pc, #200]	; (8000ac0 <refresh+0x12c>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	4618      	mov	r0, r3
 80009fa:	2306      	movs	r3, #6
 80009fc:	2201      	movs	r2, #1
 80009fe:	2102      	movs	r1, #2
 8000a00:	f7ff fea2 	bl	8000748 <lcd_number>
		break;
 8000a04:	e054      	b.n	8000ab0 <refresh+0x11c>
	case 1:
		lcd_number(sound_config.vol2, 2, 1, 6);
 8000a06:	4b2e      	ldr	r3, [pc, #184]	; (8000ac0 <refresh+0x12c>)
 8000a08:	885b      	ldrh	r3, [r3, #2]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	2306      	movs	r3, #6
 8000a0e:	2201      	movs	r2, #1
 8000a10:	2102      	movs	r1, #2
 8000a12:	f7ff fe99 	bl	8000748 <lcd_number>
		break;
 8000a16:	e04b      	b.n	8000ab0 <refresh+0x11c>
	case 2:
		lcd_string(wave_menu[sound_config.shape1], 1, 4);
 8000a18:	4b29      	ldr	r3, [pc, #164]	; (8000ac0 <refresh+0x12c>)
 8000a1a:	791b      	ldrb	r3, [r3, #4]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4613      	mov	r3, r2
 8000a20:	00db      	lsls	r3, r3, #3
 8000a22:	4413      	add	r3, r2
 8000a24:	4a27      	ldr	r2, [pc, #156]	; (8000ac4 <refresh+0x130>)
 8000a26:	4413      	add	r3, r2
 8000a28:	2204      	movs	r2, #4
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fee7 	bl	8000800 <lcd_string>
		break;
 8000a32:	e03d      	b.n	8000ab0 <refresh+0x11c>
	case 3:
		lcd_string(wave_menu[sound_config.shape2], 1, 4);
 8000a34:	4b22      	ldr	r3, [pc, #136]	; (8000ac0 <refresh+0x12c>)
 8000a36:	795b      	ldrb	r3, [r3, #5]
 8000a38:	461a      	mov	r2, r3
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	4413      	add	r3, r2
 8000a40:	4a20      	ldr	r2, [pc, #128]	; (8000ac4 <refresh+0x130>)
 8000a42:	4413      	add	r3, r2
 8000a44:	2204      	movs	r2, #4
 8000a46:	2101      	movs	r1, #1
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fed9 	bl	8000800 <lcd_string>
		break;
 8000a4e:	e02f      	b.n	8000ab0 <refresh+0x11c>
	case 4:
		lcd_number(sound_config.harmonics1, 1, 1, 7);
 8000a50:	4b1b      	ldr	r3, [pc, #108]	; (8000ac0 <refresh+0x12c>)
 8000a52:	88db      	ldrh	r3, [r3, #6]
 8000a54:	4618      	mov	r0, r3
 8000a56:	2307      	movs	r3, #7
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	f7ff fe74 	bl	8000748 <lcd_number>
		break;
 8000a60:	e026      	b.n	8000ab0 <refresh+0x11c>
	case 5:
		lcd_number(sound_config.harmonics2, 1, 1, 7);
 8000a62:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <refresh+0x12c>)
 8000a64:	891b      	ldrh	r3, [r3, #8]
 8000a66:	4618      	mov	r0, r3
 8000a68:	2307      	movs	r3, #7
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	f7ff fe6b 	bl	8000748 <lcd_number>
		break;
 8000a72:	e01d      	b.n	8000ab0 <refresh+0x11c>
	case 6:
		lcd_string(octave_menu[sound_config.octave1], 1, 5);
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <refresh+0x12c>)
 8000a76:	7a9b      	ldrb	r3, [r3, #10]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	4413      	add	r3, r2
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4a11      	ldr	r2, [pc, #68]	; (8000ac8 <refresh+0x134>)
 8000a84:	4413      	add	r3, r2
 8000a86:	2205      	movs	r2, #5
 8000a88:	2101      	movs	r1, #1
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff feb8 	bl	8000800 <lcd_string>
		break;
 8000a90:	e00e      	b.n	8000ab0 <refresh+0x11c>
	case 7:
		lcd_string(octave_menu[sound_config.octave2], 1, 5);
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <refresh+0x12c>)
 8000a94:	7adb      	ldrb	r3, [r3, #11]
 8000a96:	461a      	mov	r2, r3
 8000a98:	4613      	mov	r3, r2
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	4413      	add	r3, r2
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	4a09      	ldr	r2, [pc, #36]	; (8000ac8 <refresh+0x134>)
 8000aa2:	4413      	add	r3, r2
 8000aa4:	2205      	movs	r2, #5
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fea9 	bl	8000800 <lcd_string>
		break;
 8000aae:	bf00      	nop
	}
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	24004204 	.word	0x24004204
 8000ab8:	24004000 	.word	0x24004000
 8000abc:	08007b38 	.word	0x08007b38
 8000ac0:	240041b8 	.word	0x240041b8
 8000ac4:	240040a4 	.word	0x240040a4
 8000ac8:	24004080 	.word	0x24004080

08000acc <add_voice>:

static void add_voice(uint16_t frequency, uint16_t channel, uint16_t harmonic){
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	80fb      	strh	r3, [r7, #6]
 8000ad6:	460b      	mov	r3, r1
 8000ad8:	80bb      	strh	r3, [r7, #4]
 8000ada:	4613      	mov	r3, r2
 8000adc:	807b      	strh	r3, [r7, #2]
	switch(channel){
 8000ade:	88bb      	ldrh	r3, [r7, #4]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d002      	beq.n	8000aea <add_voice+0x1e>
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d00e      	beq.n	8000b06 <add_voice+0x3a>
		break;
	case 2:
		increment2[harmonic] = frequency * 512 / 5;
		break;
	default:
		break;
 8000ae8:	e01b      	b.n	8000b22 <add_voice+0x56>
		increment1[harmonic] = frequency * 512 / 5;
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	025b      	lsls	r3, r3, #9
 8000aee:	4a10      	ldr	r2, [pc, #64]	; (8000b30 <add_voice+0x64>)
 8000af0:	fb82 1203 	smull	r1, r2, r2, r3
 8000af4:	1052      	asrs	r2, r2, #1
 8000af6:	17db      	asrs	r3, r3, #31
 8000af8:	1ad2      	subs	r2, r2, r3
 8000afa:	887b      	ldrh	r3, [r7, #2]
 8000afc:	4611      	mov	r1, r2
 8000afe:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <add_voice+0x68>)
 8000b00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8000b04:	e00d      	b.n	8000b22 <add_voice+0x56>
		increment2[harmonic] = frequency * 512 / 5;
 8000b06:	88fb      	ldrh	r3, [r7, #6]
 8000b08:	025b      	lsls	r3, r3, #9
 8000b0a:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <add_voice+0x64>)
 8000b0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b10:	1052      	asrs	r2, r2, #1
 8000b12:	17db      	asrs	r3, r3, #31
 8000b14:	1ad2      	subs	r2, r2, r3
 8000b16:	887b      	ldrh	r3, [r7, #2]
 8000b18:	4611      	mov	r1, r2
 8000b1a:	4a07      	ldr	r2, [pc, #28]	; (8000b38 <add_voice+0x6c>)
 8000b1c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8000b20:	bf00      	nop
	}
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	66666667 	.word	0x66666667
 8000b34:	240041c4 	.word	0x240041c4
 8000b38:	240041d4 	.word	0x240041d4

08000b3c <remove_voice>:

static void remove_voice(uint16_t channel, uint16_t harmonic){
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	460a      	mov	r2, r1
 8000b46:	80fb      	strh	r3, [r7, #6]
 8000b48:	4613      	mov	r3, r2
 8000b4a:	80bb      	strh	r3, [r7, #4]
	switch(channel){
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d002      	beq.n	8000b58 <remove_voice+0x1c>
 8000b52:	2b02      	cmp	r3, #2
 8000b54:	d00b      	beq.n	8000b6e <remove_voice+0x32>
	case 2:
		increment2[harmonic] = 0;
		counter2[harmonic] = 0;
		break;
	default:
		break;
 8000b56:	e015      	b.n	8000b84 <remove_voice+0x48>
		increment1[harmonic] = 0;
 8000b58:	88bb      	ldrh	r3, [r7, #4]
 8000b5a:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <remove_voice+0x54>)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		counter1[harmonic] = 0;
 8000b62:	88bb      	ldrh	r3, [r7, #4]
 8000b64:	4a0b      	ldr	r2, [pc, #44]	; (8000b94 <remove_voice+0x58>)
 8000b66:	2100      	movs	r1, #0
 8000b68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8000b6c:	e00a      	b.n	8000b84 <remove_voice+0x48>
		increment2[harmonic] = 0;
 8000b6e:	88bb      	ldrh	r3, [r7, #4]
 8000b70:	4a09      	ldr	r2, [pc, #36]	; (8000b98 <remove_voice+0x5c>)
 8000b72:	2100      	movs	r1, #0
 8000b74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		counter2[harmonic] = 0;
 8000b78:	88bb      	ldrh	r3, [r7, #4]
 8000b7a:	4a08      	ldr	r2, [pc, #32]	; (8000b9c <remove_voice+0x60>)
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8000b82:	bf00      	nop
	}
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	240041c4 	.word	0x240041c4
 8000b94:	240041e4 	.word	0x240041e4
 8000b98:	240041d4 	.word	0x240041d4
 8000b9c:	240041f4 	.word	0x240041f4

08000ba0 <customButtonInterrupt>:


//////////////////////////////////////////////////////////////////////// main functions

void customButtonInterrupt(void){
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
	// dds initial configuration
	sound_config.vol1 = 7;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <customButtonInterrupt+0x38>)
 8000ba6:	2207      	movs	r2, #7
 8000ba8:	801a      	strh	r2, [r3, #0]
	sound_config.vol2 = 7;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <customButtonInterrupt+0x38>)
 8000bac:	2207      	movs	r2, #7
 8000bae:	805a      	strh	r2, [r3, #2]
	sound_config.shape1 = sine;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <customButtonInterrupt+0x38>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	711a      	strb	r2, [r3, #4]
	sound_config.shape2 = sine;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <customButtonInterrupt+0x38>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	715a      	strb	r2, [r3, #5]
	//sound_config.harmonics1 = 0;
	//sound_config.harmonics2 = 0;
	sound_config.octave1 = range12;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <customButtonInterrupt+0x38>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	729a      	strb	r2, [r3, #10]
	sound_config.octave2 = range12;
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <customButtonInterrupt+0x38>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	72da      	strb	r2, [r3, #11]
	needs_update = 1;
 8000bc8:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <customButtonInterrupt+0x3c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	801a      	strh	r2, [r3, #0]
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	240041b8 	.word	0x240041b8
 8000bdc:	24004208 	.word	0x24004208

08000be0 <customTimerInterrupt>:

void customTimerInterrupt(void){
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
	volatile uint16_t out_l = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	80bb      	strh	r3, [r7, #4]
	volatile uint16_t out_r = 0;
 8000bea:	2300      	movs	r3, #0
 8000bec:	807b      	strh	r3, [r7, #2]
	uint16_t harmonic = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	80fb      	strh	r3, [r7, #6]

	HAL_GPIO_WritePin(INT_OUT, GPIO_PIN_SET);
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	2120      	movs	r1, #32
 8000bf6:	48a5      	ldr	r0, [pc, #660]	; (8000e8c <customTimerInterrupt+0x2ac>)
 8000bf8:	f003 f8d0 	bl	8003d9c <HAL_GPIO_WritePin>

	// left channel
	for(harmonic = 0; harmonic <= sound_config.harmonics1; harmonic++){
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	80fb      	strh	r3, [r7, #6]
 8000c00:	e09e      	b.n	8000d40 <customTimerInterrupt+0x160>
		counter1[harmonic] += increment1[harmonic];
 8000c02:	88fb      	ldrh	r3, [r7, #6]
 8000c04:	4aa2      	ldr	r2, [pc, #648]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000c0a:	88fb      	ldrh	r3, [r7, #6]
 8000c0c:	4aa1      	ldr	r2, [pc, #644]	; (8000e94 <customTimerInterrupt+0x2b4>)
 8000c0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c12:	88fb      	ldrh	r3, [r7, #6]
 8000c14:	440a      	add	r2, r1
 8000c16:	499e      	ldr	r1, [pc, #632]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(counter1[harmonic] >= bigmax)
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	4a9c      	ldr	r2, [pc, #624]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c24:	4b9c      	ldr	r3, [pc, #624]	; (8000e98 <customTimerInterrupt+0x2b8>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d30a      	bcc.n	8000c42 <customTimerInterrupt+0x62>
			counter1[harmonic] -= bigmax;
 8000c2c:	88fb      	ldrh	r3, [r7, #6]
 8000c2e:	4a98      	ldr	r2, [pc, #608]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c30:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000c34:	4b98      	ldr	r3, [pc, #608]	; (8000e98 <customTimerInterrupt+0x2b8>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	88fb      	ldrh	r3, [r7, #6]
 8000c3a:	1a8a      	subs	r2, r1, r2
 8000c3c:	4994      	ldr	r1, [pc, #592]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		switch(sound_config.shape1){
 8000c42:	4b96      	ldr	r3, [pc, #600]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000c44:	791b      	ldrb	r3, [r3, #4]
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d876      	bhi.n	8000d38 <customTimerInterrupt+0x158>
 8000c4a:	a201      	add	r2, pc, #4	; (adr r2, 8000c50 <customTimerInterrupt+0x70>)
 8000c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c50:	08000c61 	.word	0x08000c61
 8000c54:	08000c97 	.word	0x08000c97
 8000c58:	08000ccd 	.word	0x08000ccd
 8000c5c:	08000d03 	.word	0x08000d03
		case sine:
			out_l += (uint16_t)((int16_t)LUTsine[counter1[harmonic] >> 10] * sound_config.vol1 / (16 * (harmonic + 1)));
 8000c60:	88fb      	ldrh	r3, [r7, #6]
 8000c62:	4a8b      	ldr	r2, [pc, #556]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c68:	0a9b      	lsrs	r3, r3, #10
 8000c6a:	4a8d      	ldr	r2, [pc, #564]	; (8000ea0 <customTimerInterrupt+0x2c0>)
 8000c6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	b21b      	sxth	r3, r3
 8000c74:	461a      	mov	r2, r3
 8000c76:	4b89      	ldr	r3, [pc, #548]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000c78:	881b      	ldrh	r3, [r3, #0]
 8000c7a:	fb03 f202 	mul.w	r2, r3, r2
 8000c7e:	88fb      	ldrh	r3, [r7, #6]
 8000c80:	3301      	adds	r3, #1
 8000c82:	011b      	lsls	r3, r3, #4
 8000c84:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	88bb      	ldrh	r3, [r7, #4]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	4413      	add	r3, r2
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	80bb      	strh	r3, [r7, #4]
			break;
 8000c94:	e051      	b.n	8000d3a <customTimerInterrupt+0x15a>
		case square:
			out_l += (uint16_t)((int16_t)LUTsquare[counter1[harmonic] >> 10] * sound_config.vol1 / (16 * (harmonic + 1)));
 8000c96:	88fb      	ldrh	r3, [r7, #6]
 8000c98:	4a7d      	ldr	r2, [pc, #500]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9e:	0a9b      	lsrs	r3, r3, #10
 8000ca0:	4a80      	ldr	r2, [pc, #512]	; (8000ea4 <customTimerInterrupt+0x2c4>)
 8000ca2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	461a      	mov	r2, r3
 8000cac:	4b7b      	ldr	r3, [pc, #492]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000cae:	881b      	ldrh	r3, [r3, #0]
 8000cb0:	fb03 f202 	mul.w	r2, r3, r2
 8000cb4:	88fb      	ldrh	r3, [r7, #6]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	fb92 f3f3 	sdiv	r3, r2, r3
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	88bb      	ldrh	r3, [r7, #4]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	4413      	add	r3, r2
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	80bb      	strh	r3, [r7, #4]
			break;
 8000cca:	e036      	b.n	8000d3a <customTimerInterrupt+0x15a>
		case triangle:
			out_l += (uint16_t)((int16_t)LUTtri[counter1[harmonic] >> 10] * sound_config.vol1 / (16 * (harmonic + 1)));
 8000ccc:	88fb      	ldrh	r3, [r7, #6]
 8000cce:	4a70      	ldr	r2, [pc, #448]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd4:	0a9b      	lsrs	r3, r3, #10
 8000cd6:	4a74      	ldr	r2, [pc, #464]	; (8000ea8 <customTimerInterrupt+0x2c8>)
 8000cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	b21b      	sxth	r3, r3
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b6e      	ldr	r3, [pc, #440]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000ce4:	881b      	ldrh	r3, [r3, #0]
 8000ce6:	fb03 f202 	mul.w	r2, r3, r2
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	3301      	adds	r3, #1
 8000cee:	011b      	lsls	r3, r3, #4
 8000cf0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	88bb      	ldrh	r3, [r7, #4]
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	4413      	add	r3, r2
 8000cfc:	b29b      	uxth	r3, r3
 8000cfe:	80bb      	strh	r3, [r7, #4]
			break;
 8000d00:	e01b      	b.n	8000d3a <customTimerInterrupt+0x15a>
		case sawtooth:
			out_l += (uint16_t)((int16_t)LUTsaw[counter1[harmonic] >> 10] * sound_config.vol1 / (16 * (harmonic + 1)));
 8000d02:	88fb      	ldrh	r3, [r7, #6]
 8000d04:	4a62      	ldr	r2, [pc, #392]	; (8000e90 <customTimerInterrupt+0x2b0>)
 8000d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d0a:	0a9b      	lsrs	r3, r3, #10
 8000d0c:	4a67      	ldr	r2, [pc, #412]	; (8000eac <customTimerInterrupt+0x2cc>)
 8000d0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	b21b      	sxth	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	4b60      	ldr	r3, [pc, #384]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000d1a:	881b      	ldrh	r3, [r3, #0]
 8000d1c:	fb03 f202 	mul.w	r2, r3, r2
 8000d20:	88fb      	ldrh	r3, [r7, #6]
 8000d22:	3301      	adds	r3, #1
 8000d24:	011b      	lsls	r3, r3, #4
 8000d26:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d2a:	b29a      	uxth	r2, r3
 8000d2c:	88bb      	ldrh	r3, [r7, #4]
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	4413      	add	r3, r2
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	80bb      	strh	r3, [r7, #4]
			break;
 8000d36:	e000      	b.n	8000d3a <customTimerInterrupt+0x15a>
		default:
			break;
 8000d38:	bf00      	nop
	for(harmonic = 0; harmonic <= sound_config.harmonics1; harmonic++){
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	80fb      	strh	r3, [r7, #6]
 8000d40:	4b56      	ldr	r3, [pc, #344]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000d42:	88db      	ldrh	r3, [r3, #6]
 8000d44:	88fa      	ldrh	r2, [r7, #6]
 8000d46:	429a      	cmp	r2, r3
 8000d48:	f67f af5b 	bls.w	8000c02 <customTimerInterrupt+0x22>
		}
	}

	// right channel
	for(harmonic = 0; harmonic <= sound_config.harmonics2; harmonic++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	80fb      	strh	r3, [r7, #6]
 8000d50:	e0b6      	b.n	8000ec0 <customTimerInterrupt+0x2e0>
		counter2[harmonic] += increment2[harmonic];
 8000d52:	88fb      	ldrh	r3, [r7, #6]
 8000d54:	4a56      	ldr	r2, [pc, #344]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000d56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000d5a:	88fb      	ldrh	r3, [r7, #6]
 8000d5c:	4a55      	ldr	r2, [pc, #340]	; (8000eb4 <customTimerInterrupt+0x2d4>)
 8000d5e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d62:	88fb      	ldrh	r3, [r7, #6]
 8000d64:	440a      	add	r2, r1
 8000d66:	4952      	ldr	r1, [pc, #328]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(counter2[harmonic] >= bigmax)
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	4a50      	ldr	r2, [pc, #320]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000d70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d74:	4b48      	ldr	r3, [pc, #288]	; (8000e98 <customTimerInterrupt+0x2b8>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d30a      	bcc.n	8000d92 <customTimerInterrupt+0x1b2>
			counter2[harmonic] -= bigmax;
 8000d7c:	88fb      	ldrh	r3, [r7, #6]
 8000d7e:	4a4c      	ldr	r2, [pc, #304]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000d80:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000d84:	4b44      	ldr	r3, [pc, #272]	; (8000e98 <customTimerInterrupt+0x2b8>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	1a8a      	subs	r2, r1, r2
 8000d8c:	4948      	ldr	r1, [pc, #288]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		switch(sound_config.shape2){
 8000d92:	4b42      	ldr	r3, [pc, #264]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000d94:	795b      	ldrb	r3, [r3, #5]
 8000d96:	2b03      	cmp	r3, #3
 8000d98:	f200 808e 	bhi.w	8000eb8 <customTimerInterrupt+0x2d8>
 8000d9c:	a201      	add	r2, pc, #4	; (adr r2, 8000da4 <customTimerInterrupt+0x1c4>)
 8000d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da2:	bf00      	nop
 8000da4:	08000db5 	.word	0x08000db5
 8000da8:	08000deb 	.word	0x08000deb
 8000dac:	08000e21 	.word	0x08000e21
 8000db0:	08000e57 	.word	0x08000e57
		case sine:
			out_r += (uint16_t)((int16_t)LUTsine[counter2[harmonic] >> 10] * sound_config.vol2 / (16 * (harmonic + 1)));
 8000db4:	88fb      	ldrh	r3, [r7, #6]
 8000db6:	4a3e      	ldr	r2, [pc, #248]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dbc:	0a9b      	lsrs	r3, r3, #10
 8000dbe:	4a38      	ldr	r2, [pc, #224]	; (8000ea0 <customTimerInterrupt+0x2c0>)
 8000dc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4b34      	ldr	r3, [pc, #208]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000dcc:	885b      	ldrh	r3, [r3, #2]
 8000dce:	fb03 f202 	mul.w	r2, r3, r2
 8000dd2:	88fb      	ldrh	r3, [r7, #6]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	011b      	lsls	r3, r3, #4
 8000dd8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	887b      	ldrh	r3, [r7, #2]
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	4413      	add	r3, r2
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	807b      	strh	r3, [r7, #2]
			break;
 8000de8:	e067      	b.n	8000eba <customTimerInterrupt+0x2da>
		case square:
			out_r += (uint16_t)((int16_t)LUTsquare[counter2[harmonic] >> 10] * sound_config.vol2 / (16 * (harmonic + 1)));
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	4a30      	ldr	r2, [pc, #192]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df2:	0a9b      	lsrs	r3, r3, #10
 8000df4:	4a2b      	ldr	r2, [pc, #172]	; (8000ea4 <customTimerInterrupt+0x2c4>)
 8000df6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	461a      	mov	r2, r3
 8000e00:	4b26      	ldr	r3, [pc, #152]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000e02:	885b      	ldrh	r3, [r3, #2]
 8000e04:	fb03 f202 	mul.w	r2, r3, r2
 8000e08:	88fb      	ldrh	r3, [r7, #6]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	011b      	lsls	r3, r3, #4
 8000e0e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	887b      	ldrh	r3, [r7, #2]
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	4413      	add	r3, r2
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	807b      	strh	r3, [r7, #2]
			break;
 8000e1e:	e04c      	b.n	8000eba <customTimerInterrupt+0x2da>
		case triangle:
			out_r += (uint16_t)((int16_t)LUTtri[counter2[harmonic] >> 10] * sound_config.vol2 / (16 * (harmonic + 1)));
 8000e20:	88fb      	ldrh	r3, [r7, #6]
 8000e22:	4a23      	ldr	r2, [pc, #140]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e28:	0a9b      	lsrs	r3, r3, #10
 8000e2a:	4a1f      	ldr	r2, [pc, #124]	; (8000ea8 <customTimerInterrupt+0x2c8>)
 8000e2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	b21b      	sxth	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b19      	ldr	r3, [pc, #100]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000e38:	885b      	ldrh	r3, [r3, #2]
 8000e3a:	fb03 f202 	mul.w	r2, r3, r2
 8000e3e:	88fb      	ldrh	r3, [r7, #6]
 8000e40:	3301      	adds	r3, #1
 8000e42:	011b      	lsls	r3, r3, #4
 8000e44:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	887b      	ldrh	r3, [r7, #2]
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	4413      	add	r3, r2
 8000e50:	b29b      	uxth	r3, r3
 8000e52:	807b      	strh	r3, [r7, #2]
			break;
 8000e54:	e031      	b.n	8000eba <customTimerInterrupt+0x2da>
		case sawtooth:
			out_r += (uint16_t)((int16_t)LUTsaw[counter2[harmonic] >> 10] * sound_config.vol2 / (16 * (harmonic + 1)));
 8000e56:	88fb      	ldrh	r3, [r7, #6]
 8000e58:	4a15      	ldr	r2, [pc, #84]	; (8000eb0 <customTimerInterrupt+0x2d0>)
 8000e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5e:	0a9b      	lsrs	r3, r3, #10
 8000e60:	4a12      	ldr	r2, [pc, #72]	; (8000eac <customTimerInterrupt+0x2cc>)
 8000e62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <customTimerInterrupt+0x2bc>)
 8000e6e:	885b      	ldrh	r3, [r3, #2]
 8000e70:	fb03 f202 	mul.w	r2, r3, r2
 8000e74:	88fb      	ldrh	r3, [r7, #6]
 8000e76:	3301      	adds	r3, #1
 8000e78:	011b      	lsls	r3, r3, #4
 8000e7a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	887b      	ldrh	r3, [r7, #2]
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	4413      	add	r3, r2
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	807b      	strh	r3, [r7, #2]
			break;
 8000e8a:	e016      	b.n	8000eba <customTimerInterrupt+0x2da>
 8000e8c:	58020400 	.word	0x58020400
 8000e90:	240041e4 	.word	0x240041e4
 8000e94:	240041c4 	.word	0x240041c4
 8000e98:	240040c8 	.word	0x240040c8
 8000e9c:	240041b8 	.word	0x240041b8
 8000ea0:	24000180 	.word	0x24000180
 8000ea4:	24001120 	.word	0x24001120
 8000ea8:	24003060 	.word	0x24003060
 8000eac:	240020c0 	.word	0x240020c0
 8000eb0:	240041f4 	.word	0x240041f4
 8000eb4:	240041d4 	.word	0x240041d4
		default:
			break;
 8000eb8:	bf00      	nop
	for(harmonic = 0; harmonic <= sound_config.harmonics2; harmonic++){
 8000eba:	88fb      	ldrh	r3, [r7, #6]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	80fb      	strh	r3, [r7, #6]
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <customTimerInterrupt+0x310>)
 8000ec2:	891b      	ldrh	r3, [r3, #8]
 8000ec4:	88fa      	ldrh	r2, [r7, #6]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	f67f af43 	bls.w	8000d52 <customTimerInterrupt+0x172>
		}
	}

	i2s(out_l, out_r);
 8000ecc:	88bb      	ldrh	r3, [r7, #4]
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	887a      	ldrh	r2, [r7, #2]
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fcfe 	bl	80008d8 <i2s>
	HAL_GPIO_WritePin(INT_OUT, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2120      	movs	r1, #32
 8000ee0:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <customTimerInterrupt+0x314>)
 8000ee2:	f002 ff5b 	bl	8003d9c <HAL_GPIO_WritePin>
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	240041b8 	.word	0x240041b8
 8000ef4:	58020400 	.word	0x58020400

08000ef8 <customSetup>:

void customSetup(ADC_HandleTypeDef handler1, I2S_HandleTypeDef handler2){
 8000ef8:	b084      	sub	sp, #16
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	f107 0c10 	add.w	ip, r7, #16
 8000f04:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint16_t aux = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	80fb      	strh	r3, [r7, #6]

	hadc1 = handler1;
 8000f0c:	4b29      	ldr	r3, [pc, #164]	; (8000fb4 <customSetup+0xbc>)
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f107 0310 	add.w	r3, r7, #16
 8000f14:	2264      	movs	r2, #100	; 0x64
 8000f16:	4619      	mov	r1, r3
 8000f18:	f006 fdec 	bl	8007af4 <memcpy>
	hi2s1 = handler2;
 8000f1c:	4b26      	ldr	r3, [pc, #152]	; (8000fb8 <customSetup+0xc0>)
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000f24:	2254      	movs	r2, #84	; 0x54
 8000f26:	4619      	mov	r1, r3
 8000f28:	f006 fde4 	bl	8007af4 <memcpy>
	lcd_init();
 8000f2c:	f7ff fbf8 	bl	8000720 <lcd_init>

	// dds initial configuration
	sound_config.vol1 = 7;
 8000f30:	4b22      	ldr	r3, [pc, #136]	; (8000fbc <customSetup+0xc4>)
 8000f32:	2207      	movs	r2, #7
 8000f34:	801a      	strh	r2, [r3, #0]
	sound_config.vol2 = 7;
 8000f36:	4b21      	ldr	r3, [pc, #132]	; (8000fbc <customSetup+0xc4>)
 8000f38:	2207      	movs	r2, #7
 8000f3a:	805a      	strh	r2, [r3, #2]
	sound_config.shape1 = sine;
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <customSetup+0xc4>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	711a      	strb	r2, [r3, #4]
	sound_config.shape2 = sine;
 8000f42:	4b1e      	ldr	r3, [pc, #120]	; (8000fbc <customSetup+0xc4>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	715a      	strb	r2, [r3, #5]
	sound_config.harmonics1 = 0;
 8000f48:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <customSetup+0xc4>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	80da      	strh	r2, [r3, #6]
	sound_config.harmonics2 = 0;
 8000f4e:	4b1b      	ldr	r3, [pc, #108]	; (8000fbc <customSetup+0xc4>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	811a      	strh	r2, [r3, #8]
	sound_config.octave1 = range12;
 8000f54:	4b19      	ldr	r3, [pc, #100]	; (8000fbc <customSetup+0xc4>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	729a      	strb	r2, [r3, #10]
	sound_config.octave2 = range12;
 8000f5a:	4b18      	ldr	r3, [pc, #96]	; (8000fbc <customSetup+0xc4>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	72da      	strb	r2, [r3, #11]

	for(aux = 0; aux <= MAX_HARM; aux++){
 8000f60:	2300      	movs	r3, #0
 8000f62:	80fb      	strh	r3, [r7, #6]
 8000f64:	e016      	b.n	8000f94 <customSetup+0x9c>
		counter1[aux] = 0;
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	4a15      	ldr	r2, [pc, #84]	; (8000fc0 <customSetup+0xc8>)
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		counter2[aux] = 0;
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	4a14      	ldr	r2, [pc, #80]	; (8000fc4 <customSetup+0xcc>)
 8000f74:	2100      	movs	r1, #0
 8000f76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		increment1[aux] = 0;
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
 8000f7c:	4a12      	ldr	r2, [pc, #72]	; (8000fc8 <customSetup+0xd0>)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		increment2[aux] = 0;
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	4a11      	ldr	r2, [pc, #68]	; (8000fcc <customSetup+0xd4>)
 8000f88:	2100      	movs	r1, #0
 8000f8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(aux = 0; aux <= MAX_HARM; aux++){
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	3301      	adds	r3, #1
 8000f92:	80fb      	strh	r3, [r7, #6]
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	2b03      	cmp	r3, #3
 8000f98:	d9e5      	bls.n	8000f66 <customSetup+0x6e>
	}

	delay(10);
 8000f9a:	200a      	movs	r0, #10
 8000f9c:	f7ff fc55 	bl	800084a <delay>
	// UI first option
	refresh();
 8000fa0:	f7ff fcf8 	bl	8000994 <refresh>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fae:	b004      	add	sp, #16
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	24004100 	.word	0x24004100
 8000fb8:	24004164 	.word	0x24004164
 8000fbc:	240041b8 	.word	0x240041b8
 8000fc0:	240041e4 	.word	0x240041e4
 8000fc4:	240041f4 	.word	0x240041f4
 8000fc8:	240041c4 	.word	0x240041c4
 8000fcc:	240041d4 	.word	0x240041d4

08000fd0 <customLoop>:

void customLoop(void){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
	// input variables
	enum _buttons button_pressed = button_check();
 8000fd6:	f7ff fc99 	bl	800090c <button_check>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	717b      	strb	r3, [r7, #5]
	uint16_t adc_value = adc();
 8000fde:	f7ff fc3f 	bl	8000860 <adc>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	807b      	strh	r3, [r7, #2]
	uint16_t aux = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	80fb      	strh	r3, [r7, #6]

	// detects UI input and adjust interface
	if((button_pressed != 0) || (needs_update == 1)){
 8000fea:	797b      	ldrb	r3, [r7, #5]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d104      	bne.n	8000ffa <customLoop+0x2a>
 8000ff0:	4ba0      	ldr	r3, [pc, #640]	; (8001274 <customLoop+0x2a4>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	f040 8214 	bne.w	8001422 <customLoop+0x452>
		switch(menu_option){
 8000ffa:	4b9f      	ldr	r3, [pc, #636]	; (8001278 <customLoop+0x2a8>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b07      	cmp	r3, #7
 8001000:	f200 820a 	bhi.w	8001418 <customLoop+0x448>
 8001004:	a201      	add	r2, pc, #4	; (adr r2, 800100c <customLoop+0x3c>)
 8001006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100a:	bf00      	nop
 800100c:	0800102d 	.word	0x0800102d
 8001010:	0800109f 	.word	0x0800109f
 8001014:	0800111d 	.word	0x0800111d
 8001018:	0800119b 	.word	0x0800119b
 800101c:	08001217 	.word	0x08001217
 8001020:	080012ab 	.word	0x080012ab
 8001024:	0800132d 	.word	0x0800132d
 8001028:	080013ab 	.word	0x080013ab
		case 0:	// channel 1 volume
			switch(button_pressed){
 800102c:	797b      	ldrb	r3, [r7, #5]
 800102e:	3b01      	subs	r3, #1
 8001030:	2b03      	cmp	r3, #3
 8001032:	d82e      	bhi.n	8001092 <customLoop+0xc2>
 8001034:	a201      	add	r2, pc, #4	; (adr r2, 800103c <customLoop+0x6c>)
 8001036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103a:	bf00      	nop
 800103c:	08001093 	.word	0x08001093
 8001040:	0800104d 	.word	0x0800104d
 8001044:	0800105b 	.word	0x0800105b
 8001048:	0800107d 	.word	0x0800107d
			case up:
				break;
			case down:
				menu_option++;
 800104c:	4b8a      	ldr	r3, [pc, #552]	; (8001278 <customLoop+0x2a8>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	3301      	adds	r3, #1
 8001052:	b2da      	uxtb	r2, r3
 8001054:	4b88      	ldr	r3, [pc, #544]	; (8001278 <customLoop+0x2a8>)
 8001056:	701a      	strb	r2, [r3, #0]
				break;
 8001058:	e020      	b.n	800109c <customLoop+0xcc>
			case right:
				if(sound_config.vol1 < max[menu_option])
 800105a:	4b88      	ldr	r3, [pc, #544]	; (800127c <customLoop+0x2ac>)
 800105c:	881a      	ldrh	r2, [r3, #0]
 800105e:	4b86      	ldr	r3, [pc, #536]	; (8001278 <customLoop+0x2a8>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	4619      	mov	r1, r3
 8001064:	4b86      	ldr	r3, [pc, #536]	; (8001280 <customLoop+0x2b0>)
 8001066:	5c5b      	ldrb	r3, [r3, r1]
 8001068:	b29b      	uxth	r3, r3
 800106a:	429a      	cmp	r2, r3
 800106c:	d213      	bcs.n	8001096 <customLoop+0xc6>
					sound_config.vol1++;
 800106e:	4b83      	ldr	r3, [pc, #524]	; (800127c <customLoop+0x2ac>)
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	b29a      	uxth	r2, r3
 8001076:	4b81      	ldr	r3, [pc, #516]	; (800127c <customLoop+0x2ac>)
 8001078:	801a      	strh	r2, [r3, #0]
				break;
 800107a:	e00c      	b.n	8001096 <customLoop+0xc6>
			case left:
				if(sound_config.vol1 > 0)
 800107c:	4b7f      	ldr	r3, [pc, #508]	; (800127c <customLoop+0x2ac>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00a      	beq.n	800109a <customLoop+0xca>
					sound_config.vol1--;
 8001084:	4b7d      	ldr	r3, [pc, #500]	; (800127c <customLoop+0x2ac>)
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	3b01      	subs	r3, #1
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b7b      	ldr	r3, [pc, #492]	; (800127c <customLoop+0x2ac>)
 800108e:	801a      	strh	r2, [r3, #0]
				break;
 8001090:	e003      	b.n	800109a <customLoop+0xca>
			default:
				break;
 8001092:	bf00      	nop
 8001094:	e1c0      	b.n	8001418 <customLoop+0x448>
				break;
 8001096:	bf00      	nop
 8001098:	e1be      	b.n	8001418 <customLoop+0x448>
				break;
 800109a:	bf00      	nop
			}
			break;
 800109c:	e1bc      	b.n	8001418 <customLoop+0x448>
		case 1:	// channel 2 volume
			switch(button_pressed){
 800109e:	797b      	ldrb	r3, [r7, #5]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	2b03      	cmp	r3, #3
 80010a4:	d834      	bhi.n	8001110 <customLoop+0x140>
 80010a6:	a201      	add	r2, pc, #4	; (adr r2, 80010ac <customLoop+0xdc>)
 80010a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ac:	080010bd 	.word	0x080010bd
 80010b0:	080010cb 	.word	0x080010cb
 80010b4:	080010d9 	.word	0x080010d9
 80010b8:	080010fb 	.word	0x080010fb
			case up:
				menu_option--;
 80010bc:	4b6e      	ldr	r3, [pc, #440]	; (8001278 <customLoop+0x2a8>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	3b01      	subs	r3, #1
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	4b6c      	ldr	r3, [pc, #432]	; (8001278 <customLoop+0x2a8>)
 80010c6:	701a      	strb	r2, [r3, #0]
				break;
 80010c8:	e027      	b.n	800111a <customLoop+0x14a>
			case down:
				menu_option++;
 80010ca:	4b6b      	ldr	r3, [pc, #428]	; (8001278 <customLoop+0x2a8>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	3301      	adds	r3, #1
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b69      	ldr	r3, [pc, #420]	; (8001278 <customLoop+0x2a8>)
 80010d4:	701a      	strb	r2, [r3, #0]
				break;
 80010d6:	e020      	b.n	800111a <customLoop+0x14a>
			case right:
				if(sound_config.vol2 < max[menu_option])
 80010d8:	4b68      	ldr	r3, [pc, #416]	; (800127c <customLoop+0x2ac>)
 80010da:	885a      	ldrh	r2, [r3, #2]
 80010dc:	4b66      	ldr	r3, [pc, #408]	; (8001278 <customLoop+0x2a8>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	4b67      	ldr	r3, [pc, #412]	; (8001280 <customLoop+0x2b0>)
 80010e4:	5c5b      	ldrb	r3, [r3, r1]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d213      	bcs.n	8001114 <customLoop+0x144>
					sound_config.vol2++;
 80010ec:	4b63      	ldr	r3, [pc, #396]	; (800127c <customLoop+0x2ac>)
 80010ee:	885b      	ldrh	r3, [r3, #2]
 80010f0:	3301      	adds	r3, #1
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	4b61      	ldr	r3, [pc, #388]	; (800127c <customLoop+0x2ac>)
 80010f6:	805a      	strh	r2, [r3, #2]
				break;
 80010f8:	e00c      	b.n	8001114 <customLoop+0x144>
			case left:
				if(sound_config.vol2 > 0)
 80010fa:	4b60      	ldr	r3, [pc, #384]	; (800127c <customLoop+0x2ac>)
 80010fc:	885b      	ldrh	r3, [r3, #2]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00a      	beq.n	8001118 <customLoop+0x148>
					sound_config.vol2--;
 8001102:	4b5e      	ldr	r3, [pc, #376]	; (800127c <customLoop+0x2ac>)
 8001104:	885b      	ldrh	r3, [r3, #2]
 8001106:	3b01      	subs	r3, #1
 8001108:	b29a      	uxth	r2, r3
 800110a:	4b5c      	ldr	r3, [pc, #368]	; (800127c <customLoop+0x2ac>)
 800110c:	805a      	strh	r2, [r3, #2]
				break;
 800110e:	e003      	b.n	8001118 <customLoop+0x148>
			default:
				break;
 8001110:	bf00      	nop
 8001112:	e181      	b.n	8001418 <customLoop+0x448>
				break;
 8001114:	bf00      	nop
 8001116:	e17f      	b.n	8001418 <customLoop+0x448>
				break;
 8001118:	bf00      	nop
			}
			break;
 800111a:	e17d      	b.n	8001418 <customLoop+0x448>
		case 2:	// channel 1 waveform
			switch(button_pressed){
 800111c:	797b      	ldrb	r3, [r7, #5]
 800111e:	3b01      	subs	r3, #1
 8001120:	2b03      	cmp	r3, #3
 8001122:	d834      	bhi.n	800118e <customLoop+0x1be>
 8001124:	a201      	add	r2, pc, #4	; (adr r2, 800112c <customLoop+0x15c>)
 8001126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112a:	bf00      	nop
 800112c:	0800113d 	.word	0x0800113d
 8001130:	0800114b 	.word	0x0800114b
 8001134:	08001159 	.word	0x08001159
 8001138:	08001179 	.word	0x08001179
			case up:
				menu_option--;
 800113c:	4b4e      	ldr	r3, [pc, #312]	; (8001278 <customLoop+0x2a8>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	3b01      	subs	r3, #1
 8001142:	b2da      	uxtb	r2, r3
 8001144:	4b4c      	ldr	r3, [pc, #304]	; (8001278 <customLoop+0x2a8>)
 8001146:	701a      	strb	r2, [r3, #0]
				break;
 8001148:	e026      	b.n	8001198 <customLoop+0x1c8>
			case down:
				menu_option++;
 800114a:	4b4b      	ldr	r3, [pc, #300]	; (8001278 <customLoop+0x2a8>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	3301      	adds	r3, #1
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4b49      	ldr	r3, [pc, #292]	; (8001278 <customLoop+0x2a8>)
 8001154:	701a      	strb	r2, [r3, #0]
				break;
 8001156:	e01f      	b.n	8001198 <customLoop+0x1c8>
			case right:
				if(sound_config.shape1 < max[menu_option])
 8001158:	4b48      	ldr	r3, [pc, #288]	; (800127c <customLoop+0x2ac>)
 800115a:	791a      	ldrb	r2, [r3, #4]
 800115c:	4b46      	ldr	r3, [pc, #280]	; (8001278 <customLoop+0x2a8>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	4b47      	ldr	r3, [pc, #284]	; (8001280 <customLoop+0x2b0>)
 8001164:	5c5b      	ldrb	r3, [r3, r1]
 8001166:	429a      	cmp	r2, r3
 8001168:	d213      	bcs.n	8001192 <customLoop+0x1c2>
					sound_config.shape1++;
 800116a:	4b44      	ldr	r3, [pc, #272]	; (800127c <customLoop+0x2ac>)
 800116c:	791b      	ldrb	r3, [r3, #4]
 800116e:	3301      	adds	r3, #1
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4b42      	ldr	r3, [pc, #264]	; (800127c <customLoop+0x2ac>)
 8001174:	711a      	strb	r2, [r3, #4]
				break;
 8001176:	e00c      	b.n	8001192 <customLoop+0x1c2>
			case left:
				if(sound_config.shape1 > 0)
 8001178:	4b40      	ldr	r3, [pc, #256]	; (800127c <customLoop+0x2ac>)
 800117a:	791b      	ldrb	r3, [r3, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d00a      	beq.n	8001196 <customLoop+0x1c6>
					sound_config.shape1--;
 8001180:	4b3e      	ldr	r3, [pc, #248]	; (800127c <customLoop+0x2ac>)
 8001182:	791b      	ldrb	r3, [r3, #4]
 8001184:	3b01      	subs	r3, #1
 8001186:	b2da      	uxtb	r2, r3
 8001188:	4b3c      	ldr	r3, [pc, #240]	; (800127c <customLoop+0x2ac>)
 800118a:	711a      	strb	r2, [r3, #4]
				break;
 800118c:	e003      	b.n	8001196 <customLoop+0x1c6>
			default:
				break;
 800118e:	bf00      	nop
 8001190:	e142      	b.n	8001418 <customLoop+0x448>
				break;
 8001192:	bf00      	nop
 8001194:	e140      	b.n	8001418 <customLoop+0x448>
				break;
 8001196:	bf00      	nop
			}
			break;
 8001198:	e13e      	b.n	8001418 <customLoop+0x448>
		case 3:	// channel 2 waveform
			switch(button_pressed){
 800119a:	797b      	ldrb	r3, [r7, #5]
 800119c:	3b01      	subs	r3, #1
 800119e:	2b03      	cmp	r3, #3
 80011a0:	d833      	bhi.n	800120a <customLoop+0x23a>
 80011a2:	a201      	add	r2, pc, #4	; (adr r2, 80011a8 <customLoop+0x1d8>)
 80011a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a8:	080011b9 	.word	0x080011b9
 80011ac:	080011c7 	.word	0x080011c7
 80011b0:	080011d5 	.word	0x080011d5
 80011b4:	080011f5 	.word	0x080011f5
			case up:
				menu_option--;
 80011b8:	4b2f      	ldr	r3, [pc, #188]	; (8001278 <customLoop+0x2a8>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	3b01      	subs	r3, #1
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	4b2d      	ldr	r3, [pc, #180]	; (8001278 <customLoop+0x2a8>)
 80011c2:	701a      	strb	r2, [r3, #0]
				break;
 80011c4:	e026      	b.n	8001214 <customLoop+0x244>
			case down:
				menu_option++;
 80011c6:	4b2c      	ldr	r3, [pc, #176]	; (8001278 <customLoop+0x2a8>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4b2a      	ldr	r3, [pc, #168]	; (8001278 <customLoop+0x2a8>)
 80011d0:	701a      	strb	r2, [r3, #0]
				break;
 80011d2:	e01f      	b.n	8001214 <customLoop+0x244>
			case right:
				if(sound_config.shape2 < max[menu_option])
 80011d4:	4b29      	ldr	r3, [pc, #164]	; (800127c <customLoop+0x2ac>)
 80011d6:	795a      	ldrb	r2, [r3, #5]
 80011d8:	4b27      	ldr	r3, [pc, #156]	; (8001278 <customLoop+0x2a8>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	4b28      	ldr	r3, [pc, #160]	; (8001280 <customLoop+0x2b0>)
 80011e0:	5c5b      	ldrb	r3, [r3, r1]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d213      	bcs.n	800120e <customLoop+0x23e>
					sound_config.shape2++;
 80011e6:	4b25      	ldr	r3, [pc, #148]	; (800127c <customLoop+0x2ac>)
 80011e8:	795b      	ldrb	r3, [r3, #5]
 80011ea:	3301      	adds	r3, #1
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b23      	ldr	r3, [pc, #140]	; (800127c <customLoop+0x2ac>)
 80011f0:	715a      	strb	r2, [r3, #5]
				break;
 80011f2:	e00c      	b.n	800120e <customLoop+0x23e>
			case left:
				if(sound_config.shape2 > 0)
 80011f4:	4b21      	ldr	r3, [pc, #132]	; (800127c <customLoop+0x2ac>)
 80011f6:	795b      	ldrb	r3, [r3, #5]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d00a      	beq.n	8001212 <customLoop+0x242>
					sound_config.shape2--;
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <customLoop+0x2ac>)
 80011fe:	795b      	ldrb	r3, [r3, #5]
 8001200:	3b01      	subs	r3, #1
 8001202:	b2da      	uxtb	r2, r3
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <customLoop+0x2ac>)
 8001206:	715a      	strb	r2, [r3, #5]
				break;
 8001208:	e003      	b.n	8001212 <customLoop+0x242>
			default:
				break;
 800120a:	bf00      	nop
 800120c:	e104      	b.n	8001418 <customLoop+0x448>
				break;
 800120e:	bf00      	nop
 8001210:	e102      	b.n	8001418 <customLoop+0x448>
				break;
 8001212:	bf00      	nop
			}
			break;
 8001214:	e100      	b.n	8001418 <customLoop+0x448>
		case 4:	// channel 1 harmonics
			switch(button_pressed){
 8001216:	797b      	ldrb	r3, [r7, #5]
 8001218:	3b01      	subs	r3, #1
 800121a:	2b03      	cmp	r3, #3
 800121c:	d83d      	bhi.n	800129a <customLoop+0x2ca>
 800121e:	a201      	add	r2, pc, #4	; (adr r2, 8001224 <customLoop+0x254>)
 8001220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001224:	08001235 	.word	0x08001235
 8001228:	08001243 	.word	0x08001243
 800122c:	08001251 	.word	0x08001251
 8001230:	08001285 	.word	0x08001285
			case up:
				menu_option--;
 8001234:	4b10      	ldr	r3, [pc, #64]	; (8001278 <customLoop+0x2a8>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	3b01      	subs	r3, #1
 800123a:	b2da      	uxtb	r2, r3
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <customLoop+0x2a8>)
 800123e:	701a      	strb	r2, [r3, #0]
				break;
 8001240:	e030      	b.n	80012a4 <customLoop+0x2d4>
			case down:
				menu_option++;
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <customLoop+0x2a8>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	3301      	adds	r3, #1
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <customLoop+0x2a8>)
 800124c:	701a      	strb	r2, [r3, #0]
				break;
 800124e:	e029      	b.n	80012a4 <customLoop+0x2d4>
			case right:
				if(sound_config.harmonics1 < max[menu_option])
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <customLoop+0x2ac>)
 8001252:	88da      	ldrh	r2, [r3, #6]
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <customLoop+0x2a8>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	4b09      	ldr	r3, [pc, #36]	; (8001280 <customLoop+0x2b0>)
 800125c:	5c5b      	ldrb	r3, [r3, r1]
 800125e:	b29b      	uxth	r3, r3
 8001260:	429a      	cmp	r2, r3
 8001262:	d21c      	bcs.n	800129e <customLoop+0x2ce>
					sound_config.harmonics1++;
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <customLoop+0x2ac>)
 8001266:	88db      	ldrh	r3, [r3, #6]
 8001268:	3301      	adds	r3, #1
 800126a:	b29a      	uxth	r2, r3
 800126c:	4b03      	ldr	r3, [pc, #12]	; (800127c <customLoop+0x2ac>)
 800126e:	80da      	strh	r2, [r3, #6]
				break;
 8001270:	e015      	b.n	800129e <customLoop+0x2ce>
 8001272:	bf00      	nop
 8001274:	24004208 	.word	0x24004208
 8001278:	24004204 	.word	0x24004204
 800127c:	240041b8 	.word	0x240041b8
 8001280:	240040cc 	.word	0x240040cc
			case left:
				if(sound_config.harmonics1 > 0)
 8001284:	4b9d      	ldr	r3, [pc, #628]	; (80014fc <customLoop+0x52c>)
 8001286:	88db      	ldrh	r3, [r3, #6]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d00a      	beq.n	80012a2 <customLoop+0x2d2>
					sound_config.harmonics1--;
 800128c:	4b9b      	ldr	r3, [pc, #620]	; (80014fc <customLoop+0x52c>)
 800128e:	88db      	ldrh	r3, [r3, #6]
 8001290:	3b01      	subs	r3, #1
 8001292:	b29a      	uxth	r2, r3
 8001294:	4b99      	ldr	r3, [pc, #612]	; (80014fc <customLoop+0x52c>)
 8001296:	80da      	strh	r2, [r3, #6]
				break;
 8001298:	e003      	b.n	80012a2 <customLoop+0x2d2>
			default:
				break;
 800129a:	bf00      	nop
 800129c:	e002      	b.n	80012a4 <customLoop+0x2d4>
				break;
 800129e:	bf00      	nop
 80012a0:	e000      	b.n	80012a4 <customLoop+0x2d4>
				break;
 80012a2:	bf00      	nop
			}
			refresh();
 80012a4:	f7ff fb76 	bl	8000994 <refresh>
			break;
 80012a8:	e0b6      	b.n	8001418 <customLoop+0x448>
		case 5:	// channel 2 harmonics
			switch(button_pressed){
 80012aa:	797b      	ldrb	r3, [r7, #5]
 80012ac:	3b01      	subs	r3, #1
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	d834      	bhi.n	800131c <customLoop+0x34c>
 80012b2:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <customLoop+0x2e8>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012c9 	.word	0x080012c9
 80012bc:	080012d7 	.word	0x080012d7
 80012c0:	080012e5 	.word	0x080012e5
 80012c4:	08001307 	.word	0x08001307
			case up:
				menu_option--;
 80012c8:	4b8d      	ldr	r3, [pc, #564]	; (8001500 <customLoop+0x530>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	4b8b      	ldr	r3, [pc, #556]	; (8001500 <customLoop+0x530>)
 80012d2:	701a      	strb	r2, [r3, #0]
				break;
 80012d4:	e027      	b.n	8001326 <customLoop+0x356>
			case down:
				menu_option++;
 80012d6:	4b8a      	ldr	r3, [pc, #552]	; (8001500 <customLoop+0x530>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	3301      	adds	r3, #1
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	4b88      	ldr	r3, [pc, #544]	; (8001500 <customLoop+0x530>)
 80012e0:	701a      	strb	r2, [r3, #0]
				break;
 80012e2:	e020      	b.n	8001326 <customLoop+0x356>
			case right:
				if(sound_config.harmonics2 < max[menu_option])
 80012e4:	4b85      	ldr	r3, [pc, #532]	; (80014fc <customLoop+0x52c>)
 80012e6:	891a      	ldrh	r2, [r3, #8]
 80012e8:	4b85      	ldr	r3, [pc, #532]	; (8001500 <customLoop+0x530>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4619      	mov	r1, r3
 80012ee:	4b85      	ldr	r3, [pc, #532]	; (8001504 <customLoop+0x534>)
 80012f0:	5c5b      	ldrb	r3, [r3, r1]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d213      	bcs.n	8001320 <customLoop+0x350>
					sound_config.harmonics2++;
 80012f8:	4b80      	ldr	r3, [pc, #512]	; (80014fc <customLoop+0x52c>)
 80012fa:	891b      	ldrh	r3, [r3, #8]
 80012fc:	3301      	adds	r3, #1
 80012fe:	b29a      	uxth	r2, r3
 8001300:	4b7e      	ldr	r3, [pc, #504]	; (80014fc <customLoop+0x52c>)
 8001302:	811a      	strh	r2, [r3, #8]
				break;
 8001304:	e00c      	b.n	8001320 <customLoop+0x350>
			case left:
				if(sound_config.harmonics2 > 0)
 8001306:	4b7d      	ldr	r3, [pc, #500]	; (80014fc <customLoop+0x52c>)
 8001308:	891b      	ldrh	r3, [r3, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d00a      	beq.n	8001324 <customLoop+0x354>
					sound_config.harmonics2--;
 800130e:	4b7b      	ldr	r3, [pc, #492]	; (80014fc <customLoop+0x52c>)
 8001310:	891b      	ldrh	r3, [r3, #8]
 8001312:	3b01      	subs	r3, #1
 8001314:	b29a      	uxth	r2, r3
 8001316:	4b79      	ldr	r3, [pc, #484]	; (80014fc <customLoop+0x52c>)
 8001318:	811a      	strh	r2, [r3, #8]
				break;
 800131a:	e003      	b.n	8001324 <customLoop+0x354>
			default:
				break;
 800131c:	bf00      	nop
 800131e:	e002      	b.n	8001326 <customLoop+0x356>
				break;
 8001320:	bf00      	nop
 8001322:	e000      	b.n	8001326 <customLoop+0x356>
				break;
 8001324:	bf00      	nop
			}
			refresh();
 8001326:	f7ff fb35 	bl	8000994 <refresh>
			break;
 800132a:	e075      	b.n	8001418 <customLoop+0x448>
		case 6:	// channel 1 octave
			switch(button_pressed){
 800132c:	797b      	ldrb	r3, [r7, #5]
 800132e:	3b01      	subs	r3, #1
 8001330:	2b03      	cmp	r3, #3
 8001332:	d834      	bhi.n	800139e <customLoop+0x3ce>
 8001334:	a201      	add	r2, pc, #4	; (adr r2, 800133c <customLoop+0x36c>)
 8001336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133a:	bf00      	nop
 800133c:	0800134d 	.word	0x0800134d
 8001340:	0800135b 	.word	0x0800135b
 8001344:	08001369 	.word	0x08001369
 8001348:	08001389 	.word	0x08001389
			case up:
				menu_option--;
 800134c:	4b6c      	ldr	r3, [pc, #432]	; (8001500 <customLoop+0x530>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	3b01      	subs	r3, #1
 8001352:	b2da      	uxtb	r2, r3
 8001354:	4b6a      	ldr	r3, [pc, #424]	; (8001500 <customLoop+0x530>)
 8001356:	701a      	strb	r2, [r3, #0]
				break;
 8001358:	e026      	b.n	80013a8 <customLoop+0x3d8>
			case down:
				menu_option++;
 800135a:	4b69      	ldr	r3, [pc, #420]	; (8001500 <customLoop+0x530>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4b67      	ldr	r3, [pc, #412]	; (8001500 <customLoop+0x530>)
 8001364:	701a      	strb	r2, [r3, #0]
				break;
 8001366:	e01f      	b.n	80013a8 <customLoop+0x3d8>
			case right:
				if(sound_config.octave1 < max[menu_option])
 8001368:	4b64      	ldr	r3, [pc, #400]	; (80014fc <customLoop+0x52c>)
 800136a:	7a9a      	ldrb	r2, [r3, #10]
 800136c:	4b64      	ldr	r3, [pc, #400]	; (8001500 <customLoop+0x530>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	4b64      	ldr	r3, [pc, #400]	; (8001504 <customLoop+0x534>)
 8001374:	5c5b      	ldrb	r3, [r3, r1]
 8001376:	429a      	cmp	r2, r3
 8001378:	d213      	bcs.n	80013a2 <customLoop+0x3d2>
					sound_config.octave1++;
 800137a:	4b60      	ldr	r3, [pc, #384]	; (80014fc <customLoop+0x52c>)
 800137c:	7a9b      	ldrb	r3, [r3, #10]
 800137e:	3301      	adds	r3, #1
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b5e      	ldr	r3, [pc, #376]	; (80014fc <customLoop+0x52c>)
 8001384:	729a      	strb	r2, [r3, #10]
				break;
 8001386:	e00c      	b.n	80013a2 <customLoop+0x3d2>
			case left:
				if(sound_config.octave1 > 0)
 8001388:	4b5c      	ldr	r3, [pc, #368]	; (80014fc <customLoop+0x52c>)
 800138a:	7a9b      	ldrb	r3, [r3, #10]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d00a      	beq.n	80013a6 <customLoop+0x3d6>
					sound_config.octave1--;
 8001390:	4b5a      	ldr	r3, [pc, #360]	; (80014fc <customLoop+0x52c>)
 8001392:	7a9b      	ldrb	r3, [r3, #10]
 8001394:	3b01      	subs	r3, #1
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4b58      	ldr	r3, [pc, #352]	; (80014fc <customLoop+0x52c>)
 800139a:	729a      	strb	r2, [r3, #10]
				break;
 800139c:	e003      	b.n	80013a6 <customLoop+0x3d6>
			default:
				break;
 800139e:	bf00      	nop
 80013a0:	e03a      	b.n	8001418 <customLoop+0x448>
				break;
 80013a2:	bf00      	nop
 80013a4:	e038      	b.n	8001418 <customLoop+0x448>
				break;
 80013a6:	bf00      	nop
			}
			break;
 80013a8:	e036      	b.n	8001418 <customLoop+0x448>
		case 7:	// channel 2 octave
			switch(button_pressed){
 80013aa:	797b      	ldrb	r3, [r7, #5]
 80013ac:	3b01      	subs	r3, #1
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d82c      	bhi.n	800140c <customLoop+0x43c>
 80013b2:	a201      	add	r2, pc, #4	; (adr r2, 80013b8 <customLoop+0x3e8>)
 80013b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b8:	080013c9 	.word	0x080013c9
 80013bc:	0800140d 	.word	0x0800140d
 80013c0:	080013d7 	.word	0x080013d7
 80013c4:	080013f7 	.word	0x080013f7
			case up:
				menu_option--;
 80013c8:	4b4d      	ldr	r3, [pc, #308]	; (8001500 <customLoop+0x530>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	3b01      	subs	r3, #1
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b4b      	ldr	r3, [pc, #300]	; (8001500 <customLoop+0x530>)
 80013d2:	701a      	strb	r2, [r3, #0]
				break;
 80013d4:	e01f      	b.n	8001416 <customLoop+0x446>
			case down:
				break;
			case right:
				if(sound_config.octave2 < max[menu_option])
 80013d6:	4b49      	ldr	r3, [pc, #292]	; (80014fc <customLoop+0x52c>)
 80013d8:	7ada      	ldrb	r2, [r3, #11]
 80013da:	4b49      	ldr	r3, [pc, #292]	; (8001500 <customLoop+0x530>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	4619      	mov	r1, r3
 80013e0:	4b48      	ldr	r3, [pc, #288]	; (8001504 <customLoop+0x534>)
 80013e2:	5c5b      	ldrb	r3, [r3, r1]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d213      	bcs.n	8001410 <customLoop+0x440>
					sound_config.octave2++;
 80013e8:	4b44      	ldr	r3, [pc, #272]	; (80014fc <customLoop+0x52c>)
 80013ea:	7adb      	ldrb	r3, [r3, #11]
 80013ec:	3301      	adds	r3, #1
 80013ee:	b2da      	uxtb	r2, r3
 80013f0:	4b42      	ldr	r3, [pc, #264]	; (80014fc <customLoop+0x52c>)
 80013f2:	72da      	strb	r2, [r3, #11]
				break;
 80013f4:	e00c      	b.n	8001410 <customLoop+0x440>
			case left:
				if(sound_config.octave2 > 0)
 80013f6:	4b41      	ldr	r3, [pc, #260]	; (80014fc <customLoop+0x52c>)
 80013f8:	7adb      	ldrb	r3, [r3, #11]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00a      	beq.n	8001414 <customLoop+0x444>
					sound_config.octave2--;
 80013fe:	4b3f      	ldr	r3, [pc, #252]	; (80014fc <customLoop+0x52c>)
 8001400:	7adb      	ldrb	r3, [r3, #11]
 8001402:	3b01      	subs	r3, #1
 8001404:	b2da      	uxtb	r2, r3
 8001406:	4b3d      	ldr	r3, [pc, #244]	; (80014fc <customLoop+0x52c>)
 8001408:	72da      	strb	r2, [r3, #11]
				break;
 800140a:	e003      	b.n	8001414 <customLoop+0x444>
			default:
				break;
 800140c:	bf00      	nop
 800140e:	e002      	b.n	8001416 <customLoop+0x446>
				break;
 8001410:	bf00      	nop
 8001412:	e000      	b.n	8001416 <customLoop+0x446>
				break;
 8001414:	bf00      	nop
			}
			break;
 8001416:	bf00      	nop
		}
		refresh();
 8001418:	f7ff fabc 	bl	8000994 <refresh>
		needs_update = 0;
 800141c:	4b3a      	ldr	r3, [pc, #232]	; (8001508 <customLoop+0x538>)
 800141e:	2200      	movs	r2, #0
 8001420:	801a      	strh	r2, [r3, #0]
	}

	// detect ribbon sensor input and activate voices
	if(adc_value != adc_old){
 8001422:	4b3a      	ldr	r3, [pc, #232]	; (800150c <customLoop+0x53c>)
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	429a      	cmp	r2, r3
 800142a:	f000 80a4 	beq.w	8001576 <customLoop+0x5a6>
		adc_old = adc_value;
 800142e:	4a37      	ldr	r2, [pc, #220]	; (800150c <customLoop+0x53c>)
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	8013      	strh	r3, [r2, #0]
		if(adc_value == 0){
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d125      	bne.n	8001486 <customLoop+0x4b6>
			HAL_GPIO_WritePin(LED, GPIO_PIN_SET);
 800143a:	2201      	movs	r2, #1
 800143c:	2102      	movs	r1, #2
 800143e:	4834      	ldr	r0, [pc, #208]	; (8001510 <customLoop+0x540>)
 8001440:	f002 fcac 	bl	8003d9c <HAL_GPIO_WritePin>
			for(aux = 0; aux <= sound_config.harmonics1; aux++)
 8001444:	2300      	movs	r3, #0
 8001446:	80fb      	strh	r3, [r7, #6]
 8001448:	e007      	b.n	800145a <customLoop+0x48a>
				remove_voice(1, aux);
 800144a:	88fb      	ldrh	r3, [r7, #6]
 800144c:	4619      	mov	r1, r3
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff fb74 	bl	8000b3c <remove_voice>
			for(aux = 0; aux <= sound_config.harmonics1; aux++)
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	3301      	adds	r3, #1
 8001458:	80fb      	strh	r3, [r7, #6]
 800145a:	4b28      	ldr	r3, [pc, #160]	; (80014fc <customLoop+0x52c>)
 800145c:	88db      	ldrh	r3, [r3, #6]
 800145e:	88fa      	ldrh	r2, [r7, #6]
 8001460:	429a      	cmp	r2, r3
 8001462:	d9f2      	bls.n	800144a <customLoop+0x47a>
			for(aux = 0; aux <= sound_config.harmonics2; aux++)
 8001464:	2300      	movs	r3, #0
 8001466:	80fb      	strh	r3, [r7, #6]
 8001468:	e007      	b.n	800147a <customLoop+0x4aa>
				remove_voice(2, aux);
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	4619      	mov	r1, r3
 800146e:	2002      	movs	r0, #2
 8001470:	f7ff fb64 	bl	8000b3c <remove_voice>
			for(aux = 0; aux <= sound_config.harmonics2; aux++)
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	3301      	adds	r3, #1
 8001478:	80fb      	strh	r3, [r7, #6]
 800147a:	4b20      	ldr	r3, [pc, #128]	; (80014fc <customLoop+0x52c>)
 800147c:	891b      	ldrh	r3, [r3, #8]
 800147e:	88fa      	ldrh	r2, [r7, #6]
 8001480:	429a      	cmp	r2, r3
 8001482:	d9f2      	bls.n	800146a <customLoop+0x49a>
 8001484:	e077      	b.n	8001576 <customLoop+0x5a6>
		}
		else{
			HAL_GPIO_WritePin(LED, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2102      	movs	r1, #2
 800148a:	4821      	ldr	r0, [pc, #132]	; (8001510 <customLoop+0x540>)
 800148c:	f002 fc86 	bl	8003d9c <HAL_GPIO_WritePin>
			for(aux = 0; aux <= sound_config.harmonics1; aux++)
 8001490:	2300      	movs	r3, #0
 8001492:	80fb      	strh	r3, [r7, #6]
 8001494:	e029      	b.n	80014ea <customLoop+0x51a>
				if(adc_value > 12)
 8001496:	887b      	ldrh	r3, [r7, #2]
 8001498:	2b0c      	cmp	r3, #12
 800149a:	d913      	bls.n	80014c4 <customLoop+0x4f4>
					add_voice(tone[1 + aux][adc_value - 12], 1, aux);
 800149c:	88fb      	ldrh	r3, [r7, #6]
 800149e:	1c5a      	adds	r2, r3, #1
 80014a0:	887b      	ldrh	r3, [r7, #2]
 80014a2:	f1a3 010c 	sub.w	r1, r3, #12
 80014a6:	481b      	ldr	r0, [pc, #108]	; (8001514 <customLoop+0x544>)
 80014a8:	4613      	mov	r3, r2
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	4413      	add	r3, r2
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	440b      	add	r3, r1
 80014b2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	88fa      	ldrh	r2, [r7, #6]
 80014ba:	2101      	movs	r1, #1
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fb05 	bl	8000acc <add_voice>
 80014c2:	e00f      	b.n	80014e4 <customLoop+0x514>
				else
					add_voice(tone[0 + aux][adc_value], 1, aux);
 80014c4:	88fa      	ldrh	r2, [r7, #6]
 80014c6:	8879      	ldrh	r1, [r7, #2]
 80014c8:	4812      	ldr	r0, [pc, #72]	; (8001514 <customLoop+0x544>)
 80014ca:	4613      	mov	r3, r2
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	4413      	add	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	88fa      	ldrh	r2, [r7, #6]
 80014dc:	2101      	movs	r1, #1
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff faf4 	bl	8000acc <add_voice>
			for(aux = 0; aux <= sound_config.harmonics1; aux++)
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	3301      	adds	r3, #1
 80014e8:	80fb      	strh	r3, [r7, #6]
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <customLoop+0x52c>)
 80014ec:	88db      	ldrh	r3, [r3, #6]
 80014ee:	88fa      	ldrh	r2, [r7, #6]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d9d0      	bls.n	8001496 <customLoop+0x4c6>
			for(aux = 0; aux <= sound_config.harmonics2; aux++)
 80014f4:	2300      	movs	r3, #0
 80014f6:	80fb      	strh	r3, [r7, #6]
 80014f8:	e038      	b.n	800156c <customLoop+0x59c>
 80014fa:	bf00      	nop
 80014fc:	240041b8 	.word	0x240041b8
 8001500:	24004204 	.word	0x24004204
 8001504:	240040cc 	.word	0x240040cc
 8001508:	24004208 	.word	0x24004208
 800150c:	24004206 	.word	0x24004206
 8001510:	58020000 	.word	0x58020000
 8001514:	24000000 	.word	0x24000000
				if(adc_value > 12)
 8001518:	887b      	ldrh	r3, [r7, #2]
 800151a:	2b0c      	cmp	r3, #12
 800151c:	d913      	bls.n	8001546 <customLoop+0x576>
					add_voice(tone[1 + aux][adc_value - 12], 2, aux);
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	1c5a      	adds	r2, r3, #1
 8001522:	887b      	ldrh	r3, [r7, #2]
 8001524:	f1a3 010c 	sub.w	r1, r3, #12
 8001528:	4816      	ldr	r0, [pc, #88]	; (8001584 <customLoop+0x5b4>)
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	440b      	add	r3, r1
 8001534:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001538:	b29b      	uxth	r3, r3
 800153a:	88fa      	ldrh	r2, [r7, #6]
 800153c:	2102      	movs	r1, #2
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fac4 	bl	8000acc <add_voice>
 8001544:	e00f      	b.n	8001566 <customLoop+0x596>
				else
					add_voice(tone[0 + aux][adc_value], 2, aux);
 8001546:	88fa      	ldrh	r2, [r7, #6]
 8001548:	8879      	ldrh	r1, [r7, #2]
 800154a:	480e      	ldr	r0, [pc, #56]	; (8001584 <customLoop+0x5b4>)
 800154c:	4613      	mov	r3, r2
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4413      	add	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	440b      	add	r3, r1
 8001556:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800155a:	b29b      	uxth	r3, r3
 800155c:	88fa      	ldrh	r2, [r7, #6]
 800155e:	2102      	movs	r1, #2
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fab3 	bl	8000acc <add_voice>
			for(aux = 0; aux <= sound_config.harmonics2; aux++)
 8001566:	88fb      	ldrh	r3, [r7, #6]
 8001568:	3301      	adds	r3, #1
 800156a:	80fb      	strh	r3, [r7, #6]
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <customLoop+0x5b8>)
 800156e:	891b      	ldrh	r3, [r3, #8]
 8001570:	88fa      	ldrh	r2, [r7, #6]
 8001572:	429a      	cmp	r2, r3
 8001574:	d9d0      	bls.n	8001518 <customLoop+0x548>
		}
	}

	// interface loop time interval
	delay(100);
 8001576:	2064      	movs	r0, #100	; 0x64
 8001578:	f7ff f967 	bl	800084a <delay>
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	24000000 	.word	0x24000000
 8001588:	240041b8 	.word	0x240041b8

0800158c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	; 0x28
 8001590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
 80015a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015a2:	4b5e      	ldr	r3, [pc, #376]	; (800171c <MX_GPIO_Init+0x190>)
 80015a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015a8:	4a5c      	ldr	r2, [pc, #368]	; (800171c <MX_GPIO_Init+0x190>)
 80015aa:	f043 0310 	orr.w	r3, r3, #16
 80015ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015b2:	4b5a      	ldr	r3, [pc, #360]	; (800171c <MX_GPIO_Init+0x190>)
 80015b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015b8:	f003 0310 	and.w	r3, r3, #16
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c0:	4b56      	ldr	r3, [pc, #344]	; (800171c <MX_GPIO_Init+0x190>)
 80015c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015c6:	4a55      	ldr	r2, [pc, #340]	; (800171c <MX_GPIO_Init+0x190>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015d0:	4b52      	ldr	r3, [pc, #328]	; (800171c <MX_GPIO_Init+0x190>)
 80015d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015de:	4b4f      	ldr	r3, [pc, #316]	; (800171c <MX_GPIO_Init+0x190>)
 80015e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015e4:	4a4d      	ldr	r2, [pc, #308]	; (800171c <MX_GPIO_Init+0x190>)
 80015e6:	f043 0304 	orr.w	r3, r3, #4
 80015ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015ee:	4b4b      	ldr	r3, [pc, #300]	; (800171c <MX_GPIO_Init+0x190>)
 80015f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fc:	4b47      	ldr	r3, [pc, #284]	; (800171c <MX_GPIO_Init+0x190>)
 80015fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001602:	4a46      	ldr	r2, [pc, #280]	; (800171c <MX_GPIO_Init+0x190>)
 8001604:	f043 0308 	orr.w	r3, r3, #8
 8001608:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800160c:	4b43      	ldr	r3, [pc, #268]	; (800171c <MX_GPIO_Init+0x190>)
 800160e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001612:	f003 0308 	and.w	r3, r3, #8
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800161a:	4b40      	ldr	r3, [pc, #256]	; (800171c <MX_GPIO_Init+0x190>)
 800161c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001620:	4a3e      	ldr	r2, [pc, #248]	; (800171c <MX_GPIO_Init+0x190>)
 8001622:	f043 0302 	orr.w	r3, r3, #2
 8001626:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800162a:	4b3c      	ldr	r3, [pc, #240]	; (800171c <MX_GPIO_Init+0x190>)
 800162c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	603b      	str	r3, [r7, #0]
 8001636:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	2102      	movs	r1, #2
 800163c:	4838      	ldr	r0, [pc, #224]	; (8001720 <MX_GPIO_Init+0x194>)
 800163e:	f002 fbad 	bl	8003d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001642:	2200      	movs	r2, #0
 8001644:	21ff      	movs	r1, #255	; 0xff
 8001646:	4837      	ldr	r0, [pc, #220]	; (8001724 <MX_GPIO_Init+0x198>)
 8001648:	f002 fba8 	bl	8003d9c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800164c:	2200      	movs	r2, #0
 800164e:	2120      	movs	r1, #32
 8001650:	4835      	ldr	r0, [pc, #212]	; (8001728 <MX_GPIO_Init+0x19c>)
 8001652:	f002 fba3 	bl	8003d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	2103      	movs	r1, #3
 800165a:	4834      	ldr	r0, [pc, #208]	; (800172c <MX_GPIO_Init+0x1a0>)
 800165c:	f002 fb9e 	bl	8003d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001660:	233c      	movs	r3, #60	; 0x3c
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001664:	2300      	movs	r3, #0
 8001666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	4619      	mov	r1, r3
 8001672:	482e      	ldr	r0, [pc, #184]	; (800172c <MX_GPIO_Init+0x1a0>)
 8001674:	f002 f9ca 	bl	8003a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001678:	2302      	movs	r3, #2
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167c:	2301      	movs	r3, #1
 800167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	4619      	mov	r1, r3
 800168e:	4824      	ldr	r0, [pc, #144]	; (8001720 <MX_GPIO_Init+0x194>)
 8001690:	f002 f9bc 	bl	8003a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001694:	2320      	movs	r3, #32
 8001696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001698:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800169c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800169e:	2301      	movs	r3, #1
 80016a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	4821      	ldr	r0, [pc, #132]	; (8001730 <MX_GPIO_Init+0x1a4>)
 80016aa:	f002 f9af 	bl	8003a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80016ae:	23ff      	movs	r3, #255	; 0xff
 80016b0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	4817      	ldr	r0, [pc, #92]	; (8001724 <MX_GPIO_Init+0x198>)
 80016c6:	f002 f9a1 	bl	8003a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016ca:	2320      	movs	r3, #32
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4811      	ldr	r0, [pc, #68]	; (8001728 <MX_GPIO_Init+0x19c>)
 80016e2:	f002 f993 	bl	8003a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016e6:	2303      	movs	r3, #3
 80016e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	480b      	ldr	r0, [pc, #44]	; (800172c <MX_GPIO_Init+0x1a0>)
 80016fe:	f002 f985 	bl	8003a0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	2100      	movs	r1, #0
 8001706:	2017      	movs	r0, #23
 8001708:	f002 f94b 	bl	80039a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800170c:	2017      	movs	r0, #23
 800170e:	f002 f962 	bl	80039d6 <HAL_NVIC_EnableIRQ>

}
 8001712:	bf00      	nop
 8001714:	3728      	adds	r7, #40	; 0x28
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	58024400 	.word	0x58024400
 8001720:	58020000 	.word	0x58020000
 8001724:	58020c00 	.word	0x58020c00
 8001728:	58020400 	.word	0x58020400
 800172c:	58021000 	.word	0x58021000
 8001730:	58020800 	.word	0x58020800

08001734 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_5)
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	2b20      	cmp	r3, #32
 8001742:	d101      	bne.n	8001748 <HAL_GPIO_EXTI_Callback+0x14>
		customButtonInterrupt();
 8001744:	f7ff fa2c 	bl	8000ba0 <customButtonInterrupt>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <MX_I2S1_Init>:

I2S_HandleTypeDef hi2s1;

/* I2S1 init function */
void MX_I2S1_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8001754:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001756:	4a16      	ldr	r2, [pc, #88]	; (80017b0 <MX_I2S1_Init+0x60>)
 8001758:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800175a:	4b14      	ldr	r3, [pc, #80]	; (80017ac <MX_I2S1_Init+0x5c>)
 800175c:	2204      	movs	r2, #4
 800175e:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001768:	2200      	movs	r2, #0
 800176a:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_I2S1_Init+0x5c>)
 800176e:	2200      	movs	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = 20000;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001774:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001778:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800177a:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_I2S1_Init+0x5c>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8001786:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001788:	2200      	movs	r2, #0
 800178a:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <MX_I2S1_Init+0x5c>)
 800178e:	2200      	movs	r2, #0
 8001790:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_I2S1_Init+0x5c>)
 8001794:	2200      	movs	r2, #0
 8001796:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8001798:	4804      	ldr	r0, [pc, #16]	; (80017ac <MX_I2S1_Init+0x5c>)
 800179a:	f002 fb33 	bl	8003e04 <HAL_I2S_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 80017a4:	f000 f92e 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	24004270 	.word	0x24004270
 80017b0:	40013000 	.word	0x40013000

080017b4 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b0b8      	sub	sp, #224	; 0xe0
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	22bc      	movs	r2, #188	; 0xbc
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f006 f99b 	bl	8007b10 <memset>
  if(i2sHandle->Instance==SPI1)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a24      	ldr	r2, [pc, #144]	; (8001870 <HAL_I2S_MspInit+0xbc>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d141      	bne.n	8001868 <HAL_I2S_MspInit+0xb4>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80017e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017ee:	f107 0310 	add.w	r3, r7, #16
 80017f2:	4618      	mov	r0, r3
 80017f4:	f003 fd04 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <HAL_I2S_MspInit+0x4e>
    {
      Error_Handler();
 80017fe:	f000 f901 	bl	8001a04 <Error_Handler>
    }

    /* I2S1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001802:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <HAL_I2S_MspInit+0xc0>)
 8001804:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001808:	4a1a      	ldr	r2, [pc, #104]	; (8001874 <HAL_I2S_MspInit+0xc0>)
 800180a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800180e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_I2S_MspInit+0xc0>)
 8001814:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001818:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_I2S_MspInit+0xc0>)
 8001822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001826:	4a13      	ldr	r2, [pc, #76]	; (8001874 <HAL_I2S_MspInit+0xc0>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001830:	4b10      	ldr	r3, [pc, #64]	; (8001874 <HAL_I2S_MspInit+0xc0>)
 8001832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SDO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 800183e:	23b0      	movs	r3, #176	; 0xb0
 8001840:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001844:	2302      	movs	r3, #2
 8001846:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001850:	2300      	movs	r3, #0
 8001852:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001856:	2305      	movs	r3, #5
 8001858:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001860:	4619      	mov	r1, r3
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <HAL_I2S_MspInit+0xc4>)
 8001864:	f002 f8d2 	bl	8003a0c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001868:	bf00      	nop
 800186a:	37e0      	adds	r7, #224	; 0xe0
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40013000 	.word	0x40013000
 8001874:	58024400 	.word	0x58024400
 8001878:	58020000 	.word	0x58020000

0800187c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b0ab      	sub	sp, #172	; 0xac
 8001880:	af2a      	add	r7, sp, #168	; 0xa8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001882:	f000 fa1b 	bl	8001cbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001886:	f000 f827 	bl	80018d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188a:	f7ff fe7f 	bl	800158c <MX_GPIO_Init>
  MX_I2S1_Init();
 800188e:	f7ff ff5f 	bl	8001750 <MX_I2S1_Init>
  MX_ADC1_Init();
 8001892:	f7fe fd21 	bl	80002d8 <MX_ADC1_Init>
  MX_TIM16_Init();
 8001896:	f000 f999 	bl	8001bcc <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  customSetup(hadc1, hi2s1);
 800189a:	4c0c      	ldr	r4, [pc, #48]	; (80018cc <main+0x50>)
 800189c:	4a0c      	ldr	r2, [pc, #48]	; (80018d0 <main+0x54>)
 800189e:	ab15      	add	r3, sp, #84	; 0x54
 80018a0:	4611      	mov	r1, r2
 80018a2:	2254      	movs	r2, #84	; 0x54
 80018a4:	4618      	mov	r0, r3
 80018a6:	f006 f925 	bl	8007af4 <memcpy>
 80018aa:	4668      	mov	r0, sp
 80018ac:	f104 0310 	add.w	r3, r4, #16
 80018b0:	2254      	movs	r2, #84	; 0x54
 80018b2:	4619      	mov	r1, r3
 80018b4:	f006 f91e 	bl	8007af4 <memcpy>
 80018b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018bc:	f7ff fb1c 	bl	8000ef8 <customSetup>
  HAL_TIM_Base_Start_IT(&htim16);
 80018c0:	4804      	ldr	r0, [pc, #16]	; (80018d4 <main+0x58>)
 80018c2:	f005 fe7b 	bl	80075bc <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	customLoop();
 80018c6:	f7ff fb83 	bl	8000fd0 <customLoop>
 80018ca:	e7fc      	b.n	80018c6 <main+0x4a>
 80018cc:	2400420c 	.word	0x2400420c
 80018d0:	24004270 	.word	0x24004270
 80018d4:	240042c4 	.word	0x240042c4

080018d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b09c      	sub	sp, #112	; 0x70
 80018dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e2:	224c      	movs	r2, #76	; 0x4c
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f006 f912 	bl	8007b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	2220      	movs	r2, #32
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f006 f90c 	bl	8007b10 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80018f8:	2002      	movs	r0, #2
 80018fa:	f002 fcbb 	bl	8004274 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018fe:	2300      	movs	r3, #0
 8001900:	603b      	str	r3, [r7, #0]
 8001902:	4b35      	ldr	r3, [pc, #212]	; (80019d8 <SystemClock_Config+0x100>)
 8001904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001906:	4a34      	ldr	r2, [pc, #208]	; (80019d8 <SystemClock_Config+0x100>)
 8001908:	f023 0301 	bic.w	r3, r3, #1
 800190c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800190e:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <SystemClock_Config+0x100>)
 8001910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	603b      	str	r3, [r7, #0]
 8001918:	4b30      	ldr	r3, [pc, #192]	; (80019dc <SystemClock_Config+0x104>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001920:	4a2e      	ldr	r2, [pc, #184]	; (80019dc <SystemClock_Config+0x104>)
 8001922:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001926:	6193      	str	r3, [r2, #24]
 8001928:	4b2c      	ldr	r3, [pc, #176]	; (80019dc <SystemClock_Config+0x104>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001934:	bf00      	nop
 8001936:	4b29      	ldr	r3, [pc, #164]	; (80019dc <SystemClock_Config+0x104>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800193e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001942:	d1f8      	bne.n	8001936 <SystemClock_Config+0x5e>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8001944:	4b26      	ldr	r3, [pc, #152]	; (80019e0 <SystemClock_Config+0x108>)
 8001946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001948:	4a25      	ldr	r2, [pc, #148]	; (80019e0 <SystemClock_Config+0x108>)
 800194a:	f023 0303 	bic.w	r3, r3, #3
 800194e:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001950:	2302      	movs	r3, #2
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001954:	2301      	movs	r3, #1
 8001956:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001958:	2340      	movs	r3, #64	; 0x40
 800195a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195c:	2302      	movs	r3, #2
 800195e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001960:	2300      	movs	r3, #0
 8001962:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001964:	2304      	movs	r3, #4
 8001966:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 11;
 8001968:	230b      	movs	r3, #11
 800196a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800196c:	2302      	movs	r3, #2
 800196e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001970:	2302      	movs	r3, #2
 8001972:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001974:	2302      	movs	r3, #2
 8001976:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001978:	230c      	movs	r3, #12
 800197a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800197c:	2302      	movs	r3, #2
 800197e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 328;
 8001980:	f44f 73a4 	mov.w	r3, #328	; 0x148
 8001984:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001986:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800198a:	4618      	mov	r0, r3
 800198c:	f002 fcac 	bl	80042e8 <HAL_RCC_OscConfig>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001996:	f000 f835 	bl	8001a04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800199a:	233f      	movs	r3, #63	; 0x3f
 800199c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80019a6:	2300      	movs	r3, #0
 80019a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019ba:	1d3b      	adds	r3, r7, #4
 80019bc:	2101      	movs	r1, #1
 80019be:	4618      	mov	r0, r3
 80019c0:	f003 f8be 	bl	8004b40 <HAL_RCC_ClockConfig>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80019ca:	f000 f81b 	bl	8001a04 <Error_Handler>
  }
}
 80019ce:	bf00      	nop
 80019d0:	3770      	adds	r7, #112	; 0x70
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	58000400 	.word	0x58000400
 80019dc:	58024800 	.word	0x58024800
 80019e0:	58024400 	.word	0x58024400

080019e4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
	if(htim == &htim16)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a04      	ldr	r2, [pc, #16]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d101      	bne.n	80019f8 <HAL_TIM_PeriodElapsedCallback+0x14>
		customTimerInterrupt();
 80019f4:	f7ff f8f4 	bl	8000be0 <customTimerInterrupt>
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	240042c4 	.word	0x240042c4

08001a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a08:	b672      	cpsid	i
}
 8001a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <Error_Handler+0x8>
	...

08001a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a16:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <HAL_MspInit+0x30>)
 8001a18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a1c:	4a08      	ldr	r2, [pc, #32]	; (8001a40 <HAL_MspInit+0x30>)
 8001a1e:	f043 0302 	orr.w	r3, r3, #2
 8001a22:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001a26:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <HAL_MspInit+0x30>)
 8001a28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	607b      	str	r3, [r7, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	58024400 	.word	0x58024400

08001a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a48:	e7fe      	b.n	8001a48 <NMI_Handler+0x4>

08001a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4e:	e7fe      	b.n	8001a4e <HardFault_Handler+0x4>

08001a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a54:	e7fe      	b.n	8001a54 <MemManage_Handler+0x4>

08001a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a5a:	e7fe      	b.n	8001a5a <BusFault_Handler+0x4>

08001a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <UsageFault_Handler+0x4>

08001a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a90:	f000 f986 	bl	8001da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001a9c:	2020      	movs	r0, #32
 8001a9e:	f002 f996 	bl	8003dce <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001aac:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <TIM16_IRQHandler+0x10>)
 8001aae:	f005 fdfd 	bl	80076ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	240042c4 	.word	0x240042c4

08001abc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ac0:	4b37      	ldr	r3, [pc, #220]	; (8001ba0 <SystemInit+0xe4>)
 8001ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ac6:	4a36      	ldr	r2, [pc, #216]	; (8001ba0 <SystemInit+0xe4>)
 8001ac8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ad0:	4b34      	ldr	r3, [pc, #208]	; (8001ba4 <SystemInit+0xe8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 030f 	and.w	r3, r3, #15
 8001ad8:	2b06      	cmp	r3, #6
 8001ada:	d807      	bhi.n	8001aec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001adc:	4b31      	ldr	r3, [pc, #196]	; (8001ba4 <SystemInit+0xe8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f023 030f 	bic.w	r3, r3, #15
 8001ae4:	4a2f      	ldr	r2, [pc, #188]	; (8001ba4 <SystemInit+0xe8>)
 8001ae6:	f043 0307 	orr.w	r3, r3, #7
 8001aea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001aec:	4b2e      	ldr	r3, [pc, #184]	; (8001ba8 <SystemInit+0xec>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a2d      	ldr	r2, [pc, #180]	; (8001ba8 <SystemInit+0xec>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001af8:	4b2b      	ldr	r3, [pc, #172]	; (8001ba8 <SystemInit+0xec>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <SystemInit+0xec>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	4929      	ldr	r1, [pc, #164]	; (8001ba8 <SystemInit+0xec>)
 8001b04:	4b29      	ldr	r3, [pc, #164]	; (8001bac <SystemInit+0xf0>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b0a:	4b26      	ldr	r3, [pc, #152]	; (8001ba4 <SystemInit+0xe8>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d007      	beq.n	8001b26 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001b16:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <SystemInit+0xe8>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f023 030f 	bic.w	r3, r3, #15
 8001b1e:	4a21      	ldr	r2, [pc, #132]	; (8001ba4 <SystemInit+0xe8>)
 8001b20:	f043 0307 	orr.w	r3, r3, #7
 8001b24:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001b26:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <SystemInit+0xec>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001b2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ba8 <SystemInit+0xec>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <SystemInit+0xec>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001b38:	4b1b      	ldr	r3, [pc, #108]	; (8001ba8 <SystemInit+0xec>)
 8001b3a:	4a1d      	ldr	r2, [pc, #116]	; (8001bb0 <SystemInit+0xf4>)
 8001b3c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001b3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <SystemInit+0xec>)
 8001b40:	4a1c      	ldr	r2, [pc, #112]	; (8001bb4 <SystemInit+0xf8>)
 8001b42:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001b44:	4b18      	ldr	r3, [pc, #96]	; (8001ba8 <SystemInit+0xec>)
 8001b46:	4a1c      	ldr	r2, [pc, #112]	; (8001bb8 <SystemInit+0xfc>)
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001b4a:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <SystemInit+0xec>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001b50:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <SystemInit+0xec>)
 8001b52:	4a19      	ldr	r2, [pc, #100]	; (8001bb8 <SystemInit+0xfc>)
 8001b54:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001b56:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <SystemInit+0xec>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <SystemInit+0xec>)
 8001b5e:	4a16      	ldr	r2, [pc, #88]	; (8001bb8 <SystemInit+0xfc>)
 8001b60:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <SystemInit+0xec>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <SystemInit+0xec>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a0e      	ldr	r2, [pc, #56]	; (8001ba8 <SystemInit+0xec>)
 8001b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <SystemInit+0xec>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001b7a:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <SystemInit+0x100>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <SystemInit+0x104>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b86:	d202      	bcs.n	8001b8e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001b88:	4b0e      	ldr	r3, [pc, #56]	; (8001bc4 <SystemInit+0x108>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <SystemInit+0x10c>)
 8001b90:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001b94:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	e000ed00 	.word	0xe000ed00
 8001ba4:	52002000 	.word	0x52002000
 8001ba8:	58024400 	.word	0x58024400
 8001bac:	eaf6ed7f 	.word	0xeaf6ed7f
 8001bb0:	02020200 	.word	0x02020200
 8001bb4:	01ff0000 	.word	0x01ff0000
 8001bb8:	01010280 	.word	0x01010280
 8001bbc:	5c001000 	.word	0x5c001000
 8001bc0:	ffff0000 	.word	0xffff0000
 8001bc4:	51008108 	.word	0x51008108
 8001bc8:	52004000 	.word	0x52004000

08001bcc <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bd2:	4a10      	ldr	r2, [pc, #64]	; (8001c14 <MX_TIM16_Init+0x48>)
 8001bd4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 80 - 1;
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bd8:	224f      	movs	r2, #79	; 0x4f
 8001bda:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 40 - 1;
 8001be2:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001be4:	2227      	movs	r2, #39	; 0x27
 8001be6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001bee:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf4:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001bfa:	4805      	ldr	r0, [pc, #20]	; (8001c10 <MX_TIM16_Init+0x44>)
 8001bfc:	f005 fc86 	bl	800750c <HAL_TIM_Base_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001c06:	f7ff fefd 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	240042c4 	.word	0x240042c4
 8001c14:	40014400 	.word	0x40014400

08001c18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <HAL_TIM_Base_MspInit+0x48>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d116      	bne.n	8001c58 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <HAL_TIM_Base_MspInit+0x4c>)
 8001c2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c30:	4a0c      	ldr	r2, [pc, #48]	; (8001c64 <HAL_TIM_Base_MspInit+0x4c>)
 8001c32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c36:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	; (8001c64 <HAL_TIM_Base_MspInit+0x4c>)
 8001c3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]

    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	2075      	movs	r0, #117	; 0x75
 8001c4e:	f001 fea8 	bl	80039a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001c52:	2075      	movs	r0, #117	; 0x75
 8001c54:	f001 febf 	bl	80039d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40014400 	.word	0x40014400
 8001c64:	58024400 	.word	0x58024400

08001c68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001c68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c6c:	f7ff ff26 	bl	8001abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c70:	480c      	ldr	r0, [pc, #48]	; (8001ca4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c72:	490d      	ldr	r1, [pc, #52]	; (8001ca8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c74:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c78:	e002      	b.n	8001c80 <LoopCopyDataInit>

08001c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7e:	3304      	adds	r3, #4

08001c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c84:	d3f9      	bcc.n	8001c7a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c86:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c88:	4c0a      	ldr	r4, [pc, #40]	; (8001cb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c8c:	e001      	b.n	8001c92 <LoopFillZerobss>

08001c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c90:	3204      	adds	r2, #4

08001c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c94:	d3fb      	bcc.n	8001c8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c96:	f005 ff09 	bl	8007aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c9a:	f7ff fdef 	bl	800187c <main>
  bx  lr
 8001c9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ca0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001ca4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001ca8:	240040e4 	.word	0x240040e4
  ldr r2, =_sidata
 8001cac:	08007b64 	.word	0x08007b64
  ldr r2, =_sbss
 8001cb0:	240040e4 	.word	0x240040e4
  ldr r4, =_ebss
 8001cb4:	24004314 	.word	0x24004314

08001cb8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cb8:	e7fe      	b.n	8001cb8 <ADC3_IRQHandler>
	...

08001cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc2:	2003      	movs	r0, #3
 8001cc4:	f001 fe62 	bl	800398c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001cc8:	f003 f8f0 	bl	8004eac <HAL_RCC_GetSysClockFreq>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <HAL_Init+0x68>)
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	0a1b      	lsrs	r3, r3, #8
 8001cd4:	f003 030f 	and.w	r3, r3, #15
 8001cd8:	4913      	ldr	r1, [pc, #76]	; (8001d28 <HAL_Init+0x6c>)
 8001cda:	5ccb      	ldrb	r3, [r1, r3]
 8001cdc:	f003 031f 	and.w	r3, r3, #31
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <HAL_Init+0x68>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	4a0e      	ldr	r2, [pc, #56]	; (8001d28 <HAL_Init+0x6c>)
 8001cf0:	5cd3      	ldrb	r3, [r2, r3]
 8001cf2:	f003 031f 	and.w	r3, r3, #31
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfc:	4a0b      	ldr	r2, [pc, #44]	; (8001d2c <HAL_Init+0x70>)
 8001cfe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d00:	4a0b      	ldr	r2, [pc, #44]	; (8001d30 <HAL_Init+0x74>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d06:	200f      	movs	r0, #15
 8001d08:	f000 f814 	bl	8001d34 <HAL_InitTick>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e002      	b.n	8001d1c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001d16:	f7ff fe7b 	bl	8001a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	58024400 	.word	0x58024400
 8001d28:	08007b4c 	.word	0x08007b4c
 8001d2c:	240040d8 	.word	0x240040d8
 8001d30:	240040d4 	.word	0x240040d4

08001d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001d3c:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <HAL_InitTick+0x60>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e021      	b.n	8001d8c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001d48:	4b13      	ldr	r3, [pc, #76]	; (8001d98 <HAL_InitTick+0x64>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <HAL_InitTick+0x60>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f001 fe47 	bl	80039f2 <HAL_SYSTICK_Config>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e00e      	b.n	8001d8c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b0f      	cmp	r3, #15
 8001d72:	d80a      	bhi.n	8001d8a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d74:	2200      	movs	r2, #0
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	f04f 30ff 	mov.w	r0, #4294967295
 8001d7c:	f001 fe11 	bl	80039a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d80:	4a06      	ldr	r2, [pc, #24]	; (8001d9c <HAL_InitTick+0x68>)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	e000      	b.n	8001d8c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	240040e0 	.word	0x240040e0
 8001d98:	240040d4 	.word	0x240040d4
 8001d9c:	240040dc 	.word	0x240040dc

08001da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001da4:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <HAL_IncTick+0x20>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <HAL_IncTick+0x24>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4413      	add	r3, r2
 8001db0:	4a04      	ldr	r2, [pc, #16]	; (8001dc4 <HAL_IncTick+0x24>)
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	240040e0 	.word	0x240040e0
 8001dc4:	24004310 	.word	0x24004310

08001dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  return uwTick;
 8001dcc:	4b03      	ldr	r3, [pc, #12]	; (8001ddc <HAL_GetTick+0x14>)
 8001dce:	681b      	ldr	r3, [r3, #0]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	24004310 	.word	0x24004310

08001de0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de8:	f7ff ffee 	bl	8001dc8 <HAL_GetTick>
 8001dec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df8:	d005      	beq.n	8001e06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dfa:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <HAL_Delay+0x44>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4413      	add	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e06:	bf00      	nop
 8001e08:	f7ff ffde 	bl	8001dc8 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d8f7      	bhi.n	8001e08 <HAL_Delay+0x28>
  {
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	240040e0 	.word	0x240040e0

08001e28 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001e2c:	4b03      	ldr	r3, [pc, #12]	; (8001e3c <HAL_GetREVID+0x14>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	0c1b      	lsrs	r3, r3, #16
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	5c001000 	.word	0x5c001000

08001e40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	431a      	orrs	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	609a      	str	r2, [r3, #8]
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
 8001e6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
 8001eb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	3360      	adds	r3, #96	; 0x60
 8001eba:	461a      	mov	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	430b      	orrs	r3, r1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001edc:	bf00      	nop
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	f003 031f 	and.w	r3, r3, #31
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	fa01 f303 	lsl.w	r3, r1, r3
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	611a      	str	r2, [r3, #16]
}
 8001f0e:	bf00      	nop
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b087      	sub	sp, #28
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	3360      	adds	r3, #96	; 0x60
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	601a      	str	r2, [r3, #0]
  }
}
 8001f44:	bf00      	nop
 8001f46:	371c      	adds	r7, #28
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f64:	2301      	movs	r3, #1
 8001f66:	e000      	b.n	8001f6a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b087      	sub	sp, #28
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	60f8      	str	r0, [r7, #12]
 8001f7e:	60b9      	str	r1, [r7, #8]
 8001f80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3330      	adds	r3, #48	; 0x30
 8001f86:	461a      	mov	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	0a1b      	lsrs	r3, r3, #8
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	f003 030c 	and.w	r3, r3, #12
 8001f92:	4413      	add	r3, r2
 8001f94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	211f      	movs	r1, #31
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	401a      	ands	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	0e9b      	lsrs	r3, r3, #26
 8001fae:	f003 011f 	and.w	r1, r3, #31
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	f003 031f 	and.w	r3, r3, #31
 8001fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fc2:	bf00      	nop
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b087      	sub	sp, #28
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	60f8      	str	r0, [r7, #12]
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	3314      	adds	r3, #20
 8001fde:	461a      	mov	r2, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	0e5b      	lsrs	r3, r3, #25
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	4413      	add	r3, r2
 8001fec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	0d1b      	lsrs	r3, r3, #20
 8001ff6:	f003 031f 	and.w	r3, r3, #31
 8001ffa:	2107      	movs	r1, #7
 8001ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	401a      	ands	r2, r3
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	0d1b      	lsrs	r3, r3, #20
 8002008:	f003 031f 	and.w	r3, r3, #31
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	fa01 f303 	lsl.w	r3, r1, r3
 8002012:	431a      	orrs	r2, r3
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002018:	bf00      	nop
 800201a:	371c      	adds	r7, #28
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800203c:	43db      	mvns	r3, r3
 800203e:	401a      	ands	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f003 0318 	and.w	r3, r3, #24
 8002046:	4908      	ldr	r1, [pc, #32]	; (8002068 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002048:	40d9      	lsrs	r1, r3
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	400b      	ands	r3, r1
 800204e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002052:	431a      	orrs	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	000fffff 	.word	0x000fffff

0800206c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 031f 	and.w	r3, r3, #31
}
 800207c:	4618      	mov	r0, r3
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80020b2:	4013      	ands	r3, r2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6093      	str	r3, [r2, #8]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	5fffffc0 	.word	0x5fffffc0

080020c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020dc:	d101      	bne.n	80020e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	4b05      	ldr	r3, [pc, #20]	; (8002114 <LL_ADC_EnableInternalRegulator+0x24>)
 80020fe:	4013      	ands	r3, r2
 8002100:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	6fffffc0 	.word	0x6fffffc0

08002118 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002128:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800212c:	d101      	bne.n	8002132 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	4b05      	ldr	r3, [pc, #20]	; (8002164 <LL_ADC_Enable+0x24>)
 800214e:	4013      	ands	r3, r2
 8002150:	f043 0201 	orr.w	r2, r3, #1
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	7fffffc0 	.word	0x7fffffc0

08002168 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	4b05      	ldr	r3, [pc, #20]	; (800218c <LL_ADC_Disable+0x24>)
 8002176:	4013      	ands	r3, r2
 8002178:	f043 0202 	orr.w	r2, r3, #2
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	7fffffc0 	.word	0x7fffffc0

08002190 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d101      	bne.n	80021a8 <LL_ADC_IsEnabled+0x18>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e000      	b.n	80021aa <LL_ADC_IsEnabled+0x1a>
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d101      	bne.n	80021ce <LL_ADC_IsDisableOngoing+0x18>
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <LL_ADC_IsDisableOngoing+0x1a>
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <LL_ADC_REG_StartConversion+0x24>)
 80021ea:	4013      	ands	r3, r2
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	7fffffc0 	.word	0x7fffffc0

08002204 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <LL_ADC_REG_StopConversion+0x24>)
 8002212:	4013      	ands	r3, r2
 8002214:	f043 0210 	orr.w	r2, r3, #16
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	7fffffc0 	.word	0x7fffffc0

0800222c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b04      	cmp	r3, #4
 800223e:	d101      	bne.n	8002244 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002240:	2301      	movs	r3, #1
 8002242:	e000      	b.n	8002246 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
	...

08002254 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <LL_ADC_INJ_StopConversion+0x24>)
 8002262:	4013      	ands	r3, r2
 8002264:	f043 0220 	orr.w	r2, r3, #32
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	7fffffc0 	.word	0x7fffffc0

0800227c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b08      	cmp	r3, #8
 800228e:	d101      	bne.n	8002294 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002290:	2301      	movs	r3, #1
 8002292:	e000      	b.n	8002296 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
	...

080022a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022a4:	b590      	push	{r4, r7, lr}
 80022a6:	b089      	sub	sp, #36	; 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e18e      	b.n	80025dc <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d109      	bne.n	80022e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f7fe f87b 	bl	80003c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff feef 	bl	80020c8 <LL_ADC_IsDeepPowerDownEnabled>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d004      	beq.n	80022fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff fed5 	bl	80020a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f7ff ff0a 	bl	8002118 <LL_ADC_IsInternalRegulatorEnabled>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d114      	bne.n	8002334 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff feee 	bl	80020f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002314:	4b9a      	ldr	r3, [pc, #616]	; (8002580 <HAL_ADC_Init+0x2dc>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	099b      	lsrs	r3, r3, #6
 800231a:	4a9a      	ldr	r2, [pc, #616]	; (8002584 <HAL_ADC_Init+0x2e0>)
 800231c:	fba2 2303 	umull	r2, r3, r2, r3
 8002320:	099b      	lsrs	r3, r3, #6
 8002322:	3301      	adds	r3, #1
 8002324:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002326:	e002      	b.n	800232e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	3b01      	subs	r3, #1
 800232c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1f9      	bne.n	8002328 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff feed 	bl	8002118 <LL_ADC_IsInternalRegulatorEnabled>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10d      	bne.n	8002360 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002348:	f043 0210 	orr.w	r2, r3, #16
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002354:	f043 0201 	orr.w	r2, r3, #1
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff61 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 800236a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002370:	f003 0310 	and.w	r3, r3, #16
 8002374:	2b00      	cmp	r3, #0
 8002376:	f040 8128 	bne.w	80025ca <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2b00      	cmp	r3, #0
 800237e:	f040 8124 	bne.w	80025ca <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002386:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800238a:	f043 0202 	orr.w	r2, r3, #2
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fefa 	bl	8002190 <LL_ADC_IsEnabled>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d136      	bne.n	8002410 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a78      	ldr	r2, [pc, #480]	; (8002588 <HAL_ADC_Init+0x2e4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d004      	beq.n	80023b6 <HAL_ADC_Init+0x112>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a76      	ldr	r2, [pc, #472]	; (800258c <HAL_ADC_Init+0x2e8>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d10e      	bne.n	80023d4 <HAL_ADC_Init+0x130>
 80023b6:	4874      	ldr	r0, [pc, #464]	; (8002588 <HAL_ADC_Init+0x2e4>)
 80023b8:	f7ff feea 	bl	8002190 <LL_ADC_IsEnabled>
 80023bc:	4604      	mov	r4, r0
 80023be:	4873      	ldr	r0, [pc, #460]	; (800258c <HAL_ADC_Init+0x2e8>)
 80023c0:	f7ff fee6 	bl	8002190 <LL_ADC_IsEnabled>
 80023c4:	4603      	mov	r3, r0
 80023c6:	4323      	orrs	r3, r4
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	bf0c      	ite	eq
 80023cc:	2301      	moveq	r3, #1
 80023ce:	2300      	movne	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	e008      	b.n	80023e6 <HAL_ADC_Init+0x142>
 80023d4:	486e      	ldr	r0, [pc, #440]	; (8002590 <HAL_ADC_Init+0x2ec>)
 80023d6:	f7ff fedb 	bl	8002190 <LL_ADC_IsEnabled>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bf0c      	ite	eq
 80023e0:	2301      	moveq	r3, #1
 80023e2:	2300      	movne	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d012      	beq.n	8002410 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a66      	ldr	r2, [pc, #408]	; (8002588 <HAL_ADC_Init+0x2e4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d004      	beq.n	80023fe <HAL_ADC_Init+0x15a>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a64      	ldr	r2, [pc, #400]	; (800258c <HAL_ADC_Init+0x2e8>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d101      	bne.n	8002402 <HAL_ADC_Init+0x15e>
 80023fe:	4a65      	ldr	r2, [pc, #404]	; (8002594 <HAL_ADC_Init+0x2f0>)
 8002400:	e000      	b.n	8002404 <HAL_ADC_Init+0x160>
 8002402:	4a65      	ldr	r2, [pc, #404]	; (8002598 <HAL_ADC_Init+0x2f4>)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4619      	mov	r1, r3
 800240a:	4610      	mov	r0, r2
 800240c:	f7ff fd18 	bl	8001e40 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002410:	f7ff fd0a 	bl	8001e28 <HAL_GetREVID>
 8002414:	4603      	mov	r3, r0
 8002416:	f241 0203 	movw	r2, #4099	; 0x1003
 800241a:	4293      	cmp	r3, r2
 800241c:	d914      	bls.n	8002448 <HAL_ADC_Init+0x1a4>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b10      	cmp	r3, #16
 8002424:	d110      	bne.n	8002448 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	7d5b      	ldrb	r3, [r3, #21]
 800242a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002430:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002436:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	7f1b      	ldrb	r3, [r3, #28]
 800243c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800243e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002440:	f043 030c 	orr.w	r3, r3, #12
 8002444:	61bb      	str	r3, [r7, #24]
 8002446:	e00d      	b.n	8002464 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	7d5b      	ldrb	r3, [r3, #21]
 800244c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002452:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002458:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	7f1b      	ldrb	r3, [r3, #28]
 800245e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	7f1b      	ldrb	r3, [r3, #28]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d106      	bne.n	800247a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	3b01      	subs	r3, #1
 8002472:	045b      	lsls	r3, r3, #17
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4313      	orrs	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	2b00      	cmp	r3, #0
 8002480:	d009      	beq.n	8002496 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002486:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	4b3f      	ldr	r3, [pc, #252]	; (800259c <HAL_ADC_Init+0x2f8>)
 800249e:	4013      	ands	r3, r2
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	69b9      	ldr	r1, [r7, #24]
 80024a6:	430b      	orrs	r3, r1
 80024a8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff febc 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 80024b4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fede 	bl	800227c <LL_ADC_INJ_IsConversionOngoing>
 80024c0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d14a      	bne.n	800255e <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d147      	bne.n	800255e <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	7d1b      	ldrb	r3, [r3, #20]
 80024d2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	4b2f      	ldr	r3, [pc, #188]	; (80025a0 <HAL_ADC_Init+0x2fc>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6812      	ldr	r2, [r2, #0]
 80024ea:	69b9      	ldr	r1, [r7, #24]
 80024ec:	430b      	orrs	r3, r1
 80024ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d11b      	bne.n	8002532 <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fe:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	691a      	ldr	r2, [r3, #16]
 8002506:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <HAL_ADC_Init+0x300>)
 8002508:	4013      	ands	r3, r2
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800250e:	3a01      	subs	r2, #1
 8002510:	0411      	lsls	r1, r2, #16
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002516:	4311      	orrs	r1, r2
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800251c:	4311      	orrs	r1, r2
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002522:	430a      	orrs	r2, r1
 8002524:	431a      	orrs	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	611a      	str	r2, [r3, #16]
 8002530:	e007      	b.n	8002542 <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	430a      	orrs	r2, r1
 8002556:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 ff39 	bl	80033d0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d120      	bne.n	80025a8 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256c:	f023 010f 	bic.w	r1, r3, #15
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	1e5a      	subs	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	631a      	str	r2, [r3, #48]	; 0x30
 800257e:	e01b      	b.n	80025b8 <HAL_ADC_Init+0x314>
 8002580:	240040d4 	.word	0x240040d4
 8002584:	053e2d63 	.word	0x053e2d63
 8002588:	40022000 	.word	0x40022000
 800258c:	40022100 	.word	0x40022100
 8002590:	58026000 	.word	0x58026000
 8002594:	40022300 	.word	0x40022300
 8002598:	58026300 	.word	0x58026300
 800259c:	fff0c003 	.word	0xfff0c003
 80025a0:	ffffbffc 	.word	0xffffbffc
 80025a4:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 020f 	bic.w	r2, r2, #15
 80025b6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025bc:	f023 0303 	bic.w	r3, r3, #3
 80025c0:	f043 0201 	orr.w	r2, r3, #1
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	655a      	str	r2, [r3, #84]	; 0x54
 80025c8:	e007      	b.n	80025da <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ce:	f043 0210 	orr.w	r2, r3, #16
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80025da:	7ffb      	ldrb	r3, [r7, #31]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3724      	adds	r7, #36	; 0x24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd90      	pop	{r4, r7, pc}

080025e4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a5c      	ldr	r2, [pc, #368]	; (8002764 <HAL_ADC_Start+0x180>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d004      	beq.n	8002600 <HAL_ADC_Start+0x1c>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a5b      	ldr	r2, [pc, #364]	; (8002768 <HAL_ADC_Start+0x184>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d101      	bne.n	8002604 <HAL_ADC_Start+0x20>
 8002600:	4b5a      	ldr	r3, [pc, #360]	; (800276c <HAL_ADC_Start+0x188>)
 8002602:	e000      	b.n	8002606 <HAL_ADC_Start+0x22>
 8002604:	4b5a      	ldr	r3, [pc, #360]	; (8002770 <HAL_ADC_Start+0x18c>)
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff fd30 	bl	800206c <LL_ADC_GetMultimode>
 800260c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff fe0a 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	f040 809a 	bne.w	8002754 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002626:	2b01      	cmp	r3, #1
 8002628:	d101      	bne.n	800262e <HAL_ADC_Start+0x4a>
 800262a:	2302      	movs	r3, #2
 800262c:	e095      	b.n	800275a <HAL_ADC_Start+0x176>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 fde0 	bl	80031fc <ADC_Enable>
 800263c:	4603      	mov	r3, r0
 800263e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002640:	7dfb      	ldrb	r3, [r7, #23]
 8002642:	2b00      	cmp	r3, #0
 8002644:	f040 8081 	bne.w	800274a <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800264c:	4b49      	ldr	r3, [pc, #292]	; (8002774 <HAL_ADC_Start+0x190>)
 800264e:	4013      	ands	r3, r2
 8002650:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a42      	ldr	r2, [pc, #264]	; (8002768 <HAL_ADC_Start+0x184>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d002      	beq.n	8002668 <HAL_ADC_Start+0x84>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	e000      	b.n	800266a <HAL_ADC_Start+0x86>
 8002668:	4b3e      	ldr	r3, [pc, #248]	; (8002764 <HAL_ADC_Start+0x180>)
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	6812      	ldr	r2, [r2, #0]
 800266e:	4293      	cmp	r3, r2
 8002670:	d002      	beq.n	8002678 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d105      	bne.n	8002684 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800268c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002690:	d106      	bne.n	80026a0 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002696:	f023 0206 	bic.w	r2, r3, #6
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	659a      	str	r2, [r3, #88]	; 0x58
 800269e:	e002      	b.n	80026a6 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	221c      	movs	r2, #28
 80026ac:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a2b      	ldr	r2, [pc, #172]	; (8002768 <HAL_ADC_Start+0x184>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d002      	beq.n	80026c6 <HAL_ADC_Start+0xe2>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	e000      	b.n	80026c8 <HAL_ADC_Start+0xe4>
 80026c6:	4b27      	ldr	r3, [pc, #156]	; (8002764 <HAL_ADC_Start+0x180>)
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d008      	beq.n	80026e2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d005      	beq.n	80026e2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	2b05      	cmp	r3, #5
 80026da:	d002      	beq.n	80026e2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	2b09      	cmp	r3, #9
 80026e0:	d114      	bne.n	800270c <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d007      	beq.n	8002700 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fd69 	bl	80021dc <LL_ADC_REG_StartConversion>
 800270a:	e025      	b.n	8002758 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002710:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a12      	ldr	r2, [pc, #72]	; (8002768 <HAL_ADC_Start+0x184>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d002      	beq.n	8002728 <HAL_ADC_Start+0x144>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	e000      	b.n	800272a <HAL_ADC_Start+0x146>
 8002728:	4b0e      	ldr	r3, [pc, #56]	; (8002764 <HAL_ADC_Start+0x180>)
 800272a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00f      	beq.n	8002758 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002740:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	655a      	str	r2, [r3, #84]	; 0x54
 8002748:	e006      	b.n	8002758 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002752:	e001      	b.n	8002758 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002754:	2302      	movs	r3, #2
 8002756:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002758:	7dfb      	ldrb	r3, [r7, #23]
}
 800275a:	4618      	mov	r0, r3
 800275c:	3718      	adds	r7, #24
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	40022000 	.word	0x40022000
 8002768:	40022100 	.word	0x40022100
 800276c:	40022300 	.word	0x40022300
 8002770:	58026300 	.word	0x58026300
 8002774:	fffff0fe 	.word	0xfffff0fe

08002778 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_ADC_Stop+0x16>
 800278a:	2302      	movs	r3, #2
 800278c:	e021      	b.n	80027d2 <HAL_ADC_Stop+0x5a>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002796:	2103      	movs	r1, #3
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fc73 	bl	8003084 <ADC_ConversionStop>
 800279e:	4603      	mov	r3, r0
 80027a0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10f      	bne.n	80027c8 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 fdb1 	bl	8003310 <ADC_Disable>
 80027ae:	4603      	mov	r3, r0
 80027b0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d107      	bne.n	80027c8 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027bc:	4b07      	ldr	r3, [pc, #28]	; (80027dc <HAL_ADC_Stop+0x64>)
 80027be:	4013      	ands	r3, r2
 80027c0:	f043 0201 	orr.w	r2, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	ffffeefe 	.word	0xffffeefe

080027e0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a72      	ldr	r2, [pc, #456]	; (80029b8 <HAL_ADC_PollForConversion+0x1d8>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d004      	beq.n	80027fe <HAL_ADC_PollForConversion+0x1e>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a70      	ldr	r2, [pc, #448]	; (80029bc <HAL_ADC_PollForConversion+0x1dc>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_PollForConversion+0x22>
 80027fe:	4b70      	ldr	r3, [pc, #448]	; (80029c0 <HAL_ADC_PollForConversion+0x1e0>)
 8002800:	e000      	b.n	8002804 <HAL_ADC_PollForConversion+0x24>
 8002802:	4b70      	ldr	r3, [pc, #448]	; (80029c4 <HAL_ADC_PollForConversion+0x1e4>)
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff fc31 	bl	800206c <LL_ADC_GetMultimode>
 800280a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	2b08      	cmp	r3, #8
 8002812:	d102      	bne.n	800281a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002814:	2308      	movs	r3, #8
 8002816:	61fb      	str	r3, [r7, #28]
 8002818:	e037      	b.n	800288a <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d005      	beq.n	800282c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2b05      	cmp	r3, #5
 8002824:	d002      	beq.n	800282c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b09      	cmp	r3, #9
 800282a:	d111      	bne.n	8002850 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	d007      	beq.n	800284a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283e:	f043 0220 	orr.w	r2, r3, #32
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e0b1      	b.n	80029ae <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800284a:	2304      	movs	r3, #4
 800284c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800284e:	e01c      	b.n	800288a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a58      	ldr	r2, [pc, #352]	; (80029b8 <HAL_ADC_PollForConversion+0x1d8>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d004      	beq.n	8002864 <HAL_ADC_PollForConversion+0x84>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a57      	ldr	r2, [pc, #348]	; (80029bc <HAL_ADC_PollForConversion+0x1dc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d101      	bne.n	8002868 <HAL_ADC_PollForConversion+0x88>
 8002864:	4b56      	ldr	r3, [pc, #344]	; (80029c0 <HAL_ADC_PollForConversion+0x1e0>)
 8002866:	e000      	b.n	800286a <HAL_ADC_PollForConversion+0x8a>
 8002868:	4b56      	ldr	r3, [pc, #344]	; (80029c4 <HAL_ADC_PollForConversion+0x1e4>)
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff fc0c 	bl	8002088 <LL_ADC_GetMultiDMATransfer>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287a:	f043 0220 	orr.w	r2, r3, #32
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e093      	b.n	80029ae <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002886:	2304      	movs	r3, #4
 8002888:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800288a:	f7ff fa9d 	bl	8001dc8 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002890:	e021      	b.n	80028d6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002898:	d01d      	beq.n	80028d6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800289a:	f7ff fa95 	bl	8001dc8 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d302      	bcc.n	80028b0 <HAL_ADC_PollForConversion+0xd0>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d112      	bne.n	80028d6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	4013      	ands	r3, r2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10b      	bne.n	80028d6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c2:	f043 0204 	orr.w	r2, r3, #4
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e06b      	b.n	80029ae <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	4013      	ands	r3, r2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0d6      	beq.n	8002892 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fb2b 	bl	8001f50 <LL_ADC_REG_IsTriggerSourceSWStart>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d01c      	beq.n	800293a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	7d5b      	ldrb	r3, [r3, #21]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d118      	bne.n	800293a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b08      	cmp	r3, #8
 8002914:	d111      	bne.n	800293a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800291a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002926:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d105      	bne.n	800293a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a1f      	ldr	r2, [pc, #124]	; (80029bc <HAL_ADC_PollForConversion+0x1dc>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d002      	beq.n	800294a <HAL_ADC_PollForConversion+0x16a>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	e000      	b.n	800294c <HAL_ADC_PollForConversion+0x16c>
 800294a:	4b1b      	ldr	r3, [pc, #108]	; (80029b8 <HAL_ADC_PollForConversion+0x1d8>)
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6812      	ldr	r2, [r2, #0]
 8002950:	4293      	cmp	r3, r2
 8002952:	d008      	beq.n	8002966 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b05      	cmp	r3, #5
 800295e:	d002      	beq.n	8002966 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2b09      	cmp	r3, #9
 8002964:	d104      	bne.n	8002970 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	61bb      	str	r3, [r7, #24]
 800296e:	e00c      	b.n	800298a <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a11      	ldr	r2, [pc, #68]	; (80029bc <HAL_ADC_PollForConversion+0x1dc>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d002      	beq.n	8002980 <HAL_ADC_PollForConversion+0x1a0>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	e000      	b.n	8002982 <HAL_ADC_PollForConversion+0x1a2>
 8002980:	4b0d      	ldr	r3, [pc, #52]	; (80029b8 <HAL_ADC_PollForConversion+0x1d8>)
 8002982:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	2b08      	cmp	r3, #8
 800298e:	d104      	bne.n	800299a <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2208      	movs	r2, #8
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	e008      	b.n	80029ac <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d103      	bne.n	80029ac <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	220c      	movs	r2, #12
 80029aa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3720      	adds	r7, #32
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40022000 	.word	0x40022000
 80029bc:	40022100 	.word	0x40022100
 80029c0:	40022300 	.word	0x40022300
 80029c4:	58026300 	.word	0x58026300

080029c8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b0a1      	sub	sp, #132	; 0x84
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	4a9d      	ldr	r2, [pc, #628]	; (8002c74 <HAL_ADC_ConfigChannel+0x290>)
 80029fe:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_ADC_ConfigChannel+0x2a>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e321      	b.n	8003052 <HAL_ADC_ConfigChannel+0x66e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff fc06 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 8306 	bne.w	8003034 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d108      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x62>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	0e9b      	lsrs	r3, r3, #26
 8002a3a:	f003 031f 	and.w	r3, r3, #31
 8002a3e:	2201      	movs	r2, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	e016      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x90>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a4e:	fa93 f3a3 	rbit	r3, r3
 8002a52:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a56:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8002a5e:	2320      	movs	r3, #32
 8002a60:	e003      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8002a62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a64:	fab3 f383 	clz	r3, r3
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	f003 031f 	and.w	r3, r3, #31
 8002a6e:	2201      	movs	r2, #1
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	69d1      	ldr	r1, [r2, #28]
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	6812      	ldr	r2, [r2, #0]
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	6859      	ldr	r1, [r3, #4]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	f7ff fa71 	bl	8001f76 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fbc7 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 8002a9e:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fbe9 	bl	800227c <LL_ADC_INJ_IsConversionOngoing>
 8002aaa:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002aac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f040 80b3 	bne.w	8002c1a <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ab4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f040 80af 	bne.w	8002c1a <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	6819      	ldr	r1, [r3, #0]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	f7ff fa80 	bl	8001fce <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002ace:	4b6a      	ldr	r3, [pc, #424]	; (8002c78 <HAL_ADC_ConfigChannel+0x294>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002ad6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ada:	d10b      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x110>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	089b      	lsrs	r3, r3, #2
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	e01d      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x14c>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10b      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x136>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	695a      	ldr	r2, [r3, #20]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	089b      	lsrs	r3, r3, #2
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	e00a      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x14c>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	695a      	ldr	r2, [r3, #20]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	089b      	lsrs	r3, r3, #2
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d027      	beq.n	8002b8a <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6818      	ldr	r0, [r3, #0]
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	6919      	ldr	r1, [r3, #16]
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b48:	f7ff f9ae 	bl	8001ea8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	6919      	ldr	r1, [r3, #16]
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	7e5b      	ldrb	r3, [r3, #25]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d102      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x17e>
 8002b5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002b60:	e000      	b.n	8002b64 <HAL_ADC_ConfigChannel+0x180>
 8002b62:	2300      	movs	r3, #0
 8002b64:	461a      	mov	r2, r3
 8002b66:	f7ff f9d8 	bl	8001f1a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6818      	ldr	r0, [r3, #0]
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	6919      	ldr	r1, [r3, #16]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	7e1b      	ldrb	r3, [r3, #24]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d102      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x19c>
 8002b7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b7e:	e000      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x19e>
 8002b80:	2300      	movs	r3, #0
 8002b82:	461a      	mov	r2, r3
 8002b84:	f7ff f9b0 	bl	8001ee8 <LL_ADC_SetDataRightShift>
 8002b88:	e047      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b90:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	069b      	lsls	r3, r3, #26
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d107      	bne.n	8002bae <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bac:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bb4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	069b      	lsls	r3, r3, #26
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d107      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bd0:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002bd8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	069b      	lsls	r3, r3, #26
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d107      	bne.n	8002bf6 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bf4:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bfc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	069b      	lsls	r3, r3, #26
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d107      	bne.n	8002c1a <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c18:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff fab6 	bl	8002190 <LL_ADC_IsEnabled>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f040 820d 	bne.w	8003046 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	6819      	ldr	r1, [r3, #0]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	f7ff f9f3 	bl	8002024 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	4a0c      	ldr	r2, [pc, #48]	; (8002c74 <HAL_ADC_ConfigChannel+0x290>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	f040 8133 	bne.w	8002eb0 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d110      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x298>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	0e9b      	lsrs	r3, r3, #26
 8002c60:	3301      	adds	r3, #1
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	2b09      	cmp	r3, #9
 8002c68:	bf94      	ite	ls
 8002c6a:	2301      	movls	r3, #1
 8002c6c:	2300      	movhi	r3, #0
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	e01e      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x2cc>
 8002c72:	bf00      	nop
 8002c74:	47ff0000 	.word	0x47ff0000
 8002c78:	5c001000 	.word	0x5c001000
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002c8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8002c94:	2320      	movs	r3, #32
 8002c96:	e003      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002c98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c9a:	fab3 f383 	clz	r3, r3
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	f003 031f 	and.w	r3, r3, #31
 8002ca6:	2b09      	cmp	r3, #9
 8002ca8:	bf94      	ite	ls
 8002caa:	2301      	movls	r3, #1
 8002cac:	2300      	movhi	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d079      	beq.n	8002da8 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d107      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x2ec>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	0e9b      	lsrs	r3, r3, #26
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	069b      	lsls	r3, r3, #26
 8002cca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cce:	e015      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x318>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cd8:	fa93 f3a3 	rbit	r3, r3
 8002cdc:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002cde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ce0:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8002ce8:	2320      	movs	r3, #32
 8002cea:	e003      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002cec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cee:	fab3 f383 	clz	r3, r3
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	069b      	lsls	r3, r3, #26
 8002cf8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d109      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x338>
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	0e9b      	lsrs	r3, r3, #26
 8002d0e:	3301      	adds	r3, #1
 8002d10:	f003 031f 	and.w	r3, r3, #31
 8002d14:	2101      	movs	r1, #1
 8002d16:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1a:	e017      	b.n	8002d4c <HAL_ADC_ConfigChannel+0x368>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d24:	fa93 f3a3 	rbit	r3, r3
 8002d28:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002d2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d2c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8002d34:	2320      	movs	r3, #32
 8002d36:	e003      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8002d38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d3a:	fab3 f383 	clz	r3, r3
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	3301      	adds	r3, #1
 8002d42:	f003 031f 	and.w	r3, r3, #31
 8002d46:	2101      	movs	r1, #1
 8002d48:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4c:	ea42 0103 	orr.w	r1, r2, r3
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10a      	bne.n	8002d72 <HAL_ADC_ConfigChannel+0x38e>
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	0e9b      	lsrs	r3, r3, #26
 8002d62:	3301      	adds	r3, #1
 8002d64:	f003 021f 	and.w	r2, r3, #31
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	051b      	lsls	r3, r3, #20
 8002d70:	e018      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x3c0>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d7a:	fa93 f3a3 	rbit	r3, r3
 8002d7e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d82:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8002d8a:	2320      	movs	r3, #32
 8002d8c:	e003      	b.n	8002d96 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8002d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d90:	fab3 f383 	clz	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	3301      	adds	r3, #1
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4413      	add	r3, r2
 8002da2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002da4:	430b      	orrs	r3, r1
 8002da6:	e07e      	b.n	8002ea6 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d107      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x3e0>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	0e9b      	lsrs	r3, r3, #26
 8002dba:	3301      	adds	r3, #1
 8002dbc:	069b      	lsls	r3, r3, #26
 8002dbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dc2:	e015      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x40c>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dcc:	fa93 f3a3 	rbit	r3, r3
 8002dd0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002ddc:	2320      	movs	r3, #32
 8002dde:	e003      	b.n	8002de8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de2:	fab3 f383 	clz	r3, r3
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	3301      	adds	r3, #1
 8002dea:	069b      	lsls	r3, r3, #26
 8002dec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d109      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x42c>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	0e9b      	lsrs	r3, r3, #26
 8002e02:	3301      	adds	r3, #1
 8002e04:	f003 031f 	and.w	r3, r3, #31
 8002e08:	2101      	movs	r1, #1
 8002e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0e:	e017      	b.n	8002e40 <HAL_ADC_ConfigChannel+0x45c>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	fa93 f3a3 	rbit	r3, r3
 8002e1c:	61bb      	str	r3, [r7, #24]
  return result;
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d101      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8002e28:	2320      	movs	r3, #32
 8002e2a:	e003      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8002e2c:	6a3b      	ldr	r3, [r7, #32]
 8002e2e:	fab3 f383 	clz	r3, r3
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	3301      	adds	r3, #1
 8002e36:	f003 031f 	and.w	r3, r3, #31
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e40:	ea42 0103 	orr.w	r1, r2, r3
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10d      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x488>
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	0e9b      	lsrs	r3, r3, #26
 8002e56:	3301      	adds	r3, #1
 8002e58:	f003 021f 	and.w	r2, r3, #31
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	4413      	add	r3, r2
 8002e62:	3b1e      	subs	r3, #30
 8002e64:	051b      	lsls	r3, r3, #20
 8002e66:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e6a:	e01b      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x4c0>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	60fb      	str	r3, [r7, #12]
  return result;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8002e84:	2320      	movs	r3, #32
 8002e86:	e003      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f003 021f 	and.w	r2, r3, #31
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3b1e      	subs	r3, #30
 8002e9e:	051b      	lsls	r3, r3, #20
 8002ea0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	6892      	ldr	r2, [r2, #8]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	f7ff f88f 	bl	8001fce <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f280 80c6 	bge.w	8003046 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a67      	ldr	r2, [pc, #412]	; (800305c <HAL_ADC_ConfigChannel+0x678>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d004      	beq.n	8002ece <HAL_ADC_ConfigChannel+0x4ea>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a65      	ldr	r2, [pc, #404]	; (8003060 <HAL_ADC_ConfigChannel+0x67c>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d101      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x4ee>
 8002ece:	4b65      	ldr	r3, [pc, #404]	; (8003064 <HAL_ADC_ConfigChannel+0x680>)
 8002ed0:	e000      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x4f0>
 8002ed2:	4b65      	ldr	r3, [pc, #404]	; (8003068 <HAL_ADC_ConfigChannel+0x684>)
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7fe ffd9 	bl	8001e8c <LL_ADC_GetCommonPathInternalCh>
 8002eda:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a5e      	ldr	r2, [pc, #376]	; (800305c <HAL_ADC_ConfigChannel+0x678>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d004      	beq.n	8002ef0 <HAL_ADC_ConfigChannel+0x50c>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a5d      	ldr	r2, [pc, #372]	; (8003060 <HAL_ADC_ConfigChannel+0x67c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d10e      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x52a>
 8002ef0:	485a      	ldr	r0, [pc, #360]	; (800305c <HAL_ADC_ConfigChannel+0x678>)
 8002ef2:	f7ff f94d 	bl	8002190 <LL_ADC_IsEnabled>
 8002ef6:	4604      	mov	r4, r0
 8002ef8:	4859      	ldr	r0, [pc, #356]	; (8003060 <HAL_ADC_ConfigChannel+0x67c>)
 8002efa:	f7ff f949 	bl	8002190 <LL_ADC_IsEnabled>
 8002efe:	4603      	mov	r3, r0
 8002f00:	4323      	orrs	r3, r4
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	bf0c      	ite	eq
 8002f06:	2301      	moveq	r3, #1
 8002f08:	2300      	movne	r3, #0
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	e008      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x53c>
 8002f0e:	4857      	ldr	r0, [pc, #348]	; (800306c <HAL_ADC_ConfigChannel+0x688>)
 8002f10:	f7ff f93e 	bl	8002190 <LL_ADC_IsEnabled>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	bf0c      	ite	eq
 8002f1a:	2301      	moveq	r3, #1
 8002f1c:	2300      	movne	r3, #0
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d07d      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a51      	ldr	r2, [pc, #324]	; (8003070 <HAL_ADC_ConfigChannel+0x68c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d130      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x5ac>
 8002f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d12b      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a4b      	ldr	r2, [pc, #300]	; (800306c <HAL_ADC_ConfigChannel+0x688>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	f040 8081 	bne.w	8003046 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a44      	ldr	r2, [pc, #272]	; (800305c <HAL_ADC_ConfigChannel+0x678>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d004      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x574>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a43      	ldr	r2, [pc, #268]	; (8003060 <HAL_ADC_ConfigChannel+0x67c>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d101      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x578>
 8002f58:	4a42      	ldr	r2, [pc, #264]	; (8003064 <HAL_ADC_ConfigChannel+0x680>)
 8002f5a:	e000      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x57a>
 8002f5c:	4a42      	ldr	r2, [pc, #264]	; (8003068 <HAL_ADC_ConfigChannel+0x684>)
 8002f5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f60:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f64:	4619      	mov	r1, r3
 8002f66:	4610      	mov	r0, r2
 8002f68:	f7fe ff7d 	bl	8001e66 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f6c:	4b41      	ldr	r3, [pc, #260]	; (8003074 <HAL_ADC_ConfigChannel+0x690>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	099b      	lsrs	r3, r3, #6
 8002f72:	4a41      	ldr	r2, [pc, #260]	; (8003078 <HAL_ADC_ConfigChannel+0x694>)
 8002f74:	fba2 2303 	umull	r2, r3, r2, r3
 8002f78:	099b      	lsrs	r3, r3, #6
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002f80:	e002      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	3b01      	subs	r3, #1
 8002f86:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f9      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f8e:	e05a      	b.n	8003046 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a39      	ldr	r2, [pc, #228]	; (800307c <HAL_ADC_ConfigChannel+0x698>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d11e      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x5f4>
 8002f9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d119      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a30      	ldr	r2, [pc, #192]	; (800306c <HAL_ADC_ConfigChannel+0x688>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d14b      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a2a      	ldr	r2, [pc, #168]	; (800305c <HAL_ADC_ConfigChannel+0x678>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d004      	beq.n	8002fc2 <HAL_ADC_ConfigChannel+0x5de>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a28      	ldr	r2, [pc, #160]	; (8003060 <HAL_ADC_ConfigChannel+0x67c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d101      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x5e2>
 8002fc2:	4a28      	ldr	r2, [pc, #160]	; (8003064 <HAL_ADC_ConfigChannel+0x680>)
 8002fc4:	e000      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x5e4>
 8002fc6:	4a28      	ldr	r2, [pc, #160]	; (8003068 <HAL_ADC_ConfigChannel+0x684>)
 8002fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4610      	mov	r0, r2
 8002fd2:	f7fe ff48 	bl	8001e66 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fd6:	e036      	b.n	8003046 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a28      	ldr	r2, [pc, #160]	; (8003080 <HAL_ADC_ConfigChannel+0x69c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d131      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x662>
 8002fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d12c      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1e      	ldr	r2, [pc, #120]	; (800306c <HAL_ADC_ConfigChannel+0x688>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d127      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a18      	ldr	r2, [pc, #96]	; (800305c <HAL_ADC_ConfigChannel+0x678>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d004      	beq.n	800300a <HAL_ADC_ConfigChannel+0x626>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a16      	ldr	r2, [pc, #88]	; (8003060 <HAL_ADC_ConfigChannel+0x67c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d101      	bne.n	800300e <HAL_ADC_ConfigChannel+0x62a>
 800300a:	4a16      	ldr	r2, [pc, #88]	; (8003064 <HAL_ADC_ConfigChannel+0x680>)
 800300c:	e000      	b.n	8003010 <HAL_ADC_ConfigChannel+0x62c>
 800300e:	4a16      	ldr	r2, [pc, #88]	; (8003068 <HAL_ADC_ConfigChannel+0x684>)
 8003010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003012:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003016:	4619      	mov	r1, r3
 8003018:	4610      	mov	r0, r2
 800301a:	f7fe ff24 	bl	8001e66 <LL_ADC_SetCommonPathInternalCh>
 800301e:	e012      	b.n	8003046 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003024:	f043 0220 	orr.w	r2, r3, #32
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003032:	e008      	b.n	8003046 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800304e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003052:	4618      	mov	r0, r3
 8003054:	3784      	adds	r7, #132	; 0x84
 8003056:	46bd      	mov	sp, r7
 8003058:	bd90      	pop	{r4, r7, pc}
 800305a:	bf00      	nop
 800305c:	40022000 	.word	0x40022000
 8003060:	40022100 	.word	0x40022100
 8003064:	40022300 	.word	0x40022300
 8003068:	58026300 	.word	0x58026300
 800306c:	58026000 	.word	0x58026000
 8003070:	cb840000 	.word	0xcb840000
 8003074:	240040d4 	.word	0x240040d4
 8003078:	053e2d63 	.word	0x053e2d63
 800307c:	c7520000 	.word	0xc7520000
 8003080:	cfb80000 	.word	0xcfb80000

08003084 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff f8c6 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 80030a0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff f8e8 	bl	800227c <LL_ADC_INJ_IsConversionOngoing>
 80030ac:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d103      	bne.n	80030bc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 8098 	beq.w	80031ec <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d02a      	beq.n	8003120 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7d5b      	ldrb	r3, [r3, #21]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d126      	bne.n	8003120 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	7d1b      	ldrb	r3, [r3, #20]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d122      	bne.n	8003120 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80030da:	2301      	movs	r3, #1
 80030dc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80030de:	e014      	b.n	800310a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	4a45      	ldr	r2, [pc, #276]	; (80031f8 <ADC_ConversionStop+0x174>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d90d      	bls.n	8003104 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ec:	f043 0210 	orr.w	r2, r3, #16
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e074      	b.n	80031ee <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	3301      	adds	r3, #1
 8003108:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003114:	2b40      	cmp	r3, #64	; 0x40
 8003116:	d1e3      	bne.n	80030e0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2240      	movs	r2, #64	; 0x40
 800311e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2b02      	cmp	r3, #2
 8003124:	d014      	beq.n	8003150 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff f87e 	bl	800222c <LL_ADC_REG_IsConversionOngoing>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00c      	beq.n	8003150 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff f83b 	bl	80021b6 <LL_ADC_IsDisableOngoing>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d104      	bne.n	8003150 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff f85a 	bl	8002204 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d014      	beq.n	8003180 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff f88e 	bl	800227c <LL_ADC_INJ_IsConversionOngoing>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00c      	beq.n	8003180 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff f823 	bl	80021b6 <LL_ADC_IsDisableOngoing>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d104      	bne.n	8003180 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f7ff f86a 	bl	8002254 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	2b02      	cmp	r3, #2
 8003184:	d005      	beq.n	8003192 <ADC_ConversionStop+0x10e>
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	2b03      	cmp	r3, #3
 800318a:	d105      	bne.n	8003198 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800318c:	230c      	movs	r3, #12
 800318e:	617b      	str	r3, [r7, #20]
        break;
 8003190:	e005      	b.n	800319e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003192:	2308      	movs	r3, #8
 8003194:	617b      	str	r3, [r7, #20]
        break;
 8003196:	e002      	b.n	800319e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003198:	2304      	movs	r3, #4
 800319a:	617b      	str	r3, [r7, #20]
        break;
 800319c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800319e:	f7fe fe13 	bl	8001dc8 <HAL_GetTick>
 80031a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80031a4:	e01b      	b.n	80031de <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80031a6:	f7fe fe0f 	bl	8001dc8 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b05      	cmp	r3, #5
 80031b2:	d914      	bls.n	80031de <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	4013      	ands	r3, r2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00d      	beq.n	80031de <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c6:	f043 0210 	orr.w	r2, r3, #16
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d2:	f043 0201 	orr.w	r2, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e007      	b.n	80031ee <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	4013      	ands	r3, r2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1dc      	bne.n	80031a6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3720      	adds	r7, #32
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	000cdbff 	.word	0x000cdbff

080031fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4618      	mov	r0, r3
 800320a:	f7fe ffc1 	bl	8002190 <LL_ADC_IsEnabled>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d16e      	bne.n	80032f2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	4b38      	ldr	r3, [pc, #224]	; (80032fc <ADC_Enable+0x100>)
 800321c:	4013      	ands	r3, r2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00d      	beq.n	800323e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003226:	f043 0210 	orr.w	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003232:	f043 0201 	orr.w	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e05a      	b.n	80032f4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fe ff7c 	bl	8002140 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003248:	f7fe fdbe 	bl	8001dc8 <HAL_GetTick>
 800324c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a2b      	ldr	r2, [pc, #172]	; (8003300 <ADC_Enable+0x104>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d004      	beq.n	8003262 <ADC_Enable+0x66>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a29      	ldr	r2, [pc, #164]	; (8003304 <ADC_Enable+0x108>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d101      	bne.n	8003266 <ADC_Enable+0x6a>
 8003262:	4b29      	ldr	r3, [pc, #164]	; (8003308 <ADC_Enable+0x10c>)
 8003264:	e000      	b.n	8003268 <ADC_Enable+0x6c>
 8003266:	4b29      	ldr	r3, [pc, #164]	; (800330c <ADC_Enable+0x110>)
 8003268:	4618      	mov	r0, r3
 800326a:	f7fe feff 	bl	800206c <LL_ADC_GetMultimode>
 800326e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a23      	ldr	r2, [pc, #140]	; (8003304 <ADC_Enable+0x108>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d002      	beq.n	8003280 <ADC_Enable+0x84>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	e000      	b.n	8003282 <ADC_Enable+0x86>
 8003280:	4b1f      	ldr	r3, [pc, #124]	; (8003300 <ADC_Enable+0x104>)
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	4293      	cmp	r3, r2
 8003288:	d02c      	beq.n	80032e4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d130      	bne.n	80032f2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003290:	e028      	b.n	80032e4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4618      	mov	r0, r3
 8003298:	f7fe ff7a 	bl	8002190 <LL_ADC_IsEnabled>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d104      	bne.n	80032ac <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7fe ff4a 	bl	8002140 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032ac:	f7fe fd8c 	bl	8001dc8 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d914      	bls.n	80032e4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d00d      	beq.n	80032e4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032cc:	f043 0210 	orr.w	r2, r3, #16
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d8:	f043 0201 	orr.w	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e007      	b.n	80032f4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d1cf      	bne.n	8003292 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	8000003f 	.word	0x8000003f
 8003300:	40022000 	.word	0x40022000
 8003304:	40022100 	.word	0x40022100
 8003308:	40022300 	.word	0x40022300
 800330c:	58026300 	.word	0x58026300

08003310 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4618      	mov	r0, r3
 800331e:	f7fe ff4a 	bl	80021b6 <LL_ADC_IsDisableOngoing>
 8003322:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe ff31 	bl	8002190 <LL_ADC_IsEnabled>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d047      	beq.n	80033c4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d144      	bne.n	80033c4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 030d 	and.w	r3, r3, #13
 8003344:	2b01      	cmp	r3, #1
 8003346:	d10c      	bne.n	8003362 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f7fe ff0b 	bl	8002168 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2203      	movs	r2, #3
 8003358:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800335a:	f7fe fd35 	bl	8001dc8 <HAL_GetTick>
 800335e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003360:	e029      	b.n	80033b6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	f043 0210 	orr.w	r2, r3, #16
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003372:	f043 0201 	orr.w	r2, r3, #1
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e023      	b.n	80033c6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800337e:	f7fe fd23 	bl	8001dc8 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d914      	bls.n	80033b6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00d      	beq.n	80033b6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339e:	f043 0210 	orr.w	r2, r3, #16
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033aa:	f043 0201 	orr.w	r2, r3, #1
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e007      	b.n	80033c6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1dc      	bne.n	800337e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a79      	ldr	r2, [pc, #484]	; (80035c4 <ADC_ConfigureBoostMode+0x1f4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d004      	beq.n	80033ec <ADC_ConfigureBoostMode+0x1c>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a78      	ldr	r2, [pc, #480]	; (80035c8 <ADC_ConfigureBoostMode+0x1f8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d109      	bne.n	8003400 <ADC_ConfigureBoostMode+0x30>
 80033ec:	4b77      	ldr	r3, [pc, #476]	; (80035cc <ADC_ConfigureBoostMode+0x1fc>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf14      	ite	ne
 80033f8:	2301      	movne	r3, #1
 80033fa:	2300      	moveq	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	e008      	b.n	8003412 <ADC_ConfigureBoostMode+0x42>
 8003400:	4b73      	ldr	r3, [pc, #460]	; (80035d0 <ADC_ConfigureBoostMode+0x200>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf14      	ite	ne
 800340c:	2301      	movne	r3, #1
 800340e:	2300      	moveq	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d01c      	beq.n	8003450 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003416:	f001 fec3 	bl	80051a0 <HAL_RCC_GetHCLKFreq>
 800341a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003424:	d010      	beq.n	8003448 <ADC_ConfigureBoostMode+0x78>
 8003426:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800342a:	d871      	bhi.n	8003510 <ADC_ConfigureBoostMode+0x140>
 800342c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003430:	d002      	beq.n	8003438 <ADC_ConfigureBoostMode+0x68>
 8003432:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003436:	d16b      	bne.n	8003510 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	0c1b      	lsrs	r3, r3, #16
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	fbb2 f3f3 	udiv	r3, r2, r3
 8003444:	60fb      	str	r3, [r7, #12]
        break;
 8003446:	e066      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	089b      	lsrs	r3, r3, #2
 800344c:	60fb      	str	r3, [r7, #12]
        break;
 800344e:	e062      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003450:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003454:	f002 fe14 	bl	8006080 <HAL_RCCEx_GetPeriphCLKFreq>
 8003458:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003462:	d051      	beq.n	8003508 <ADC_ConfigureBoostMode+0x138>
 8003464:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003468:	d854      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 800346a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800346e:	d047      	beq.n	8003500 <ADC_ConfigureBoostMode+0x130>
 8003470:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003474:	d84e      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 8003476:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800347a:	d03d      	beq.n	80034f8 <ADC_ConfigureBoostMode+0x128>
 800347c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003480:	d848      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 8003482:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003486:	d033      	beq.n	80034f0 <ADC_ConfigureBoostMode+0x120>
 8003488:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800348c:	d842      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 800348e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003492:	d029      	beq.n	80034e8 <ADC_ConfigureBoostMode+0x118>
 8003494:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003498:	d83c      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 800349a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800349e:	d01a      	beq.n	80034d6 <ADC_ConfigureBoostMode+0x106>
 80034a0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80034a4:	d836      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 80034a6:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80034aa:	d014      	beq.n	80034d6 <ADC_ConfigureBoostMode+0x106>
 80034ac:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80034b0:	d830      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 80034b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034b6:	d00e      	beq.n	80034d6 <ADC_ConfigureBoostMode+0x106>
 80034b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034bc:	d82a      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 80034be:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034c2:	d008      	beq.n	80034d6 <ADC_ConfigureBoostMode+0x106>
 80034c4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034c8:	d824      	bhi.n	8003514 <ADC_ConfigureBoostMode+0x144>
 80034ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034ce:	d002      	beq.n	80034d6 <ADC_ConfigureBoostMode+0x106>
 80034d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034d4:	d11e      	bne.n	8003514 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	0c9b      	lsrs	r3, r3, #18
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e4:	60fb      	str	r3, [r7, #12]
        break;
 80034e6:	e016      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	091b      	lsrs	r3, r3, #4
 80034ec:	60fb      	str	r3, [r7, #12]
        break;
 80034ee:	e012      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	60fb      	str	r3, [r7, #12]
        break;
 80034f6:	e00e      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	099b      	lsrs	r3, r3, #6
 80034fc:	60fb      	str	r3, [r7, #12]
        break;
 80034fe:	e00a      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	09db      	lsrs	r3, r3, #7
 8003504:	60fb      	str	r3, [r7, #12]
        break;
 8003506:	e006      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	0a1b      	lsrs	r3, r3, #8
 800350c:	60fb      	str	r3, [r7, #12]
        break;
 800350e:	e002      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
        break;
 8003510:	bf00      	nop
 8003512:	e000      	b.n	8003516 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8003514:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003516:	f7fe fc87 	bl	8001e28 <HAL_GetREVID>
 800351a:	4603      	mov	r3, r0
 800351c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003520:	4293      	cmp	r3, r2
 8003522:	d815      	bhi.n	8003550 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4a2b      	ldr	r2, [pc, #172]	; (80035d4 <ADC_ConfigureBoostMode+0x204>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d908      	bls.n	800353e <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800353a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800353c:	e03e      	b.n	80035bc <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800354c:	609a      	str	r2, [r3, #8]
}
 800354e:	e035      	b.n	80035bc <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	085b      	lsrs	r3, r3, #1
 8003554:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	4a1f      	ldr	r2, [pc, #124]	; (80035d8 <ADC_ConfigureBoostMode+0x208>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d808      	bhi.n	8003570 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800356c:	609a      	str	r2, [r3, #8]
}
 800356e:	e025      	b.n	80035bc <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4a1a      	ldr	r2, [pc, #104]	; (80035dc <ADC_ConfigureBoostMode+0x20c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d80a      	bhi.n	800358e <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800358a:	609a      	str	r2, [r3, #8]
}
 800358c:	e016      	b.n	80035bc <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4a13      	ldr	r2, [pc, #76]	; (80035e0 <ADC_ConfigureBoostMode+0x210>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d80a      	bhi.n	80035ac <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035a8:	609a      	str	r2, [r3, #8]
}
 80035aa:	e007      	b.n	80035bc <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80035ba:	609a      	str	r2, [r3, #8]
}
 80035bc:	bf00      	nop
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40022000 	.word	0x40022000
 80035c8:	40022100 	.word	0x40022100
 80035cc:	40022300 	.word	0x40022300
 80035d0:	58026300 	.word	0x58026300
 80035d4:	01312d00 	.word	0x01312d00
 80035d8:	005f5e10 	.word	0x005f5e10
 80035dc:	00bebc20 	.word	0x00bebc20
 80035e0:	017d7840 	.word	0x017d7840

080035e4 <LL_ADC_IsEnabled>:
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d101      	bne.n	80035fc <LL_ADC_IsEnabled+0x18>
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <LL_ADC_IsEnabled+0x1a>
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <LL_ADC_REG_IsConversionOngoing>:
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 0304 	and.w	r3, r3, #4
 800361a:	2b04      	cmp	r3, #4
 800361c:	d101      	bne.n	8003622 <LL_ADC_REG_IsConversionOngoing+0x18>
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003630:	b590      	push	{r4, r7, lr}
 8003632:	b09f      	sub	sp, #124	; 0x7c
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800364a:	2302      	movs	r3, #2
 800364c:	e0be      	b.n	80037cc <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003656:	2300      	movs	r3, #0
 8003658:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800365a:	2300      	movs	r3, #0
 800365c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a5c      	ldr	r2, [pc, #368]	; (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d102      	bne.n	800366e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003668:	4b5b      	ldr	r3, [pc, #364]	; (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800366a:	60bb      	str	r3, [r7, #8]
 800366c:	e001      	b.n	8003672 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800366e:	2300      	movs	r3, #0
 8003670:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10b      	bne.n	8003690 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367c:	f043 0220 	orr.w	r2, r3, #32
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e09d      	b.n	80037cc <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff ffb9 	bl	800360a <LL_ADC_REG_IsConversionOngoing>
 8003698:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff ffb3 	bl	800360a <LL_ADC_REG_IsConversionOngoing>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d17f      	bne.n	80037aa <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80036aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d17c      	bne.n	80037aa <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a47      	ldr	r2, [pc, #284]	; (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d004      	beq.n	80036c4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a46      	ldr	r2, [pc, #280]	; (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d101      	bne.n	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80036c4:	4b45      	ldr	r3, [pc, #276]	; (80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80036c6:	e000      	b.n	80036ca <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80036c8:	4b45      	ldr	r3, [pc, #276]	; (80037e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80036ca:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d039      	beq.n	8003748 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80036d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	431a      	orrs	r2, r3
 80036e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036e4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a3a      	ldr	r2, [pc, #232]	; (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d004      	beq.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a38      	ldr	r2, [pc, #224]	; (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d10e      	bne.n	8003718 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80036fa:	4836      	ldr	r0, [pc, #216]	; (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036fc:	f7ff ff72 	bl	80035e4 <LL_ADC_IsEnabled>
 8003700:	4604      	mov	r4, r0
 8003702:	4835      	ldr	r0, [pc, #212]	; (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003704:	f7ff ff6e 	bl	80035e4 <LL_ADC_IsEnabled>
 8003708:	4603      	mov	r3, r0
 800370a:	4323      	orrs	r3, r4
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	e008      	b.n	800372a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003718:	4832      	ldr	r0, [pc, #200]	; (80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800371a:	f7ff ff63 	bl	80035e4 <LL_ADC_IsEnabled>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d047      	beq.n	80037be <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800372e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	4b2d      	ldr	r3, [pc, #180]	; (80037e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003734:	4013      	ands	r3, r2
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	6811      	ldr	r1, [r2, #0]
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	6892      	ldr	r2, [r2, #8]
 800373e:	430a      	orrs	r2, r1
 8003740:	431a      	orrs	r2, r3
 8003742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003744:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003746:	e03a      	b.n	80037be <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003750:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003752:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a1e      	ldr	r2, [pc, #120]	; (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d004      	beq.n	8003768 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1d      	ldr	r2, [pc, #116]	; (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d10e      	bne.n	8003786 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003768:	481a      	ldr	r0, [pc, #104]	; (80037d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800376a:	f7ff ff3b 	bl	80035e4 <LL_ADC_IsEnabled>
 800376e:	4604      	mov	r4, r0
 8003770:	4819      	ldr	r0, [pc, #100]	; (80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003772:	f7ff ff37 	bl	80035e4 <LL_ADC_IsEnabled>
 8003776:	4603      	mov	r3, r0
 8003778:	4323      	orrs	r3, r4
 800377a:	2b00      	cmp	r3, #0
 800377c:	bf0c      	ite	eq
 800377e:	2301      	moveq	r3, #1
 8003780:	2300      	movne	r3, #0
 8003782:	b2db      	uxtb	r3, r3
 8003784:	e008      	b.n	8003798 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003786:	4817      	ldr	r0, [pc, #92]	; (80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003788:	f7ff ff2c 	bl	80035e4 <LL_ADC_IsEnabled>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	bf0c      	ite	eq
 8003792:	2301      	moveq	r3, #1
 8003794:	2300      	movne	r3, #0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d010      	beq.n	80037be <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800379c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	4b11      	ldr	r3, [pc, #68]	; (80037e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80037a6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037a8:	e009      	b.n	80037be <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ae:	f043 0220 	orr.w	r2, r3, #32
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80037bc:	e000      	b.n	80037c0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037be:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80037c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	377c      	adds	r7, #124	; 0x7c
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd90      	pop	{r4, r7, pc}
 80037d4:	40022000 	.word	0x40022000
 80037d8:	40022100 	.word	0x40022100
 80037dc:	40022300 	.word	0x40022300
 80037e0:	58026300 	.word	0x58026300
 80037e4:	58026000 	.word	0x58026000
 80037e8:	fffff0e0 	.word	0xfffff0e0

080037ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037fc:	4b0b      	ldr	r3, [pc, #44]	; (800382c <__NVIC_SetPriorityGrouping+0x40>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003808:	4013      	ands	r3, r2
 800380a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003814:	4b06      	ldr	r3, [pc, #24]	; (8003830 <__NVIC_SetPriorityGrouping+0x44>)
 8003816:	4313      	orrs	r3, r2
 8003818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800381a:	4a04      	ldr	r2, [pc, #16]	; (800382c <__NVIC_SetPriorityGrouping+0x40>)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	60d3      	str	r3, [r2, #12]
}
 8003820:	bf00      	nop
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	e000ed00 	.word	0xe000ed00
 8003830:	05fa0000 	.word	0x05fa0000

08003834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003838:	4b04      	ldr	r3, [pc, #16]	; (800384c <__NVIC_GetPriorityGrouping+0x18>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	0a1b      	lsrs	r3, r3, #8
 800383e:	f003 0307 	and.w	r3, r3, #7
}
 8003842:	4618      	mov	r0, r3
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	e000ed00 	.word	0xe000ed00

08003850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800385a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800385e:	2b00      	cmp	r3, #0
 8003860:	db0b      	blt.n	800387a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	f003 021f 	and.w	r2, r3, #31
 8003868:	4907      	ldr	r1, [pc, #28]	; (8003888 <__NVIC_EnableIRQ+0x38>)
 800386a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800386e:	095b      	lsrs	r3, r3, #5
 8003870:	2001      	movs	r0, #1
 8003872:	fa00 f202 	lsl.w	r2, r0, r2
 8003876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	e000e100 	.word	0xe000e100

0800388c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	6039      	str	r1, [r7, #0]
 8003896:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003898:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800389c:	2b00      	cmp	r3, #0
 800389e:	db0a      	blt.n	80038b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	490c      	ldr	r1, [pc, #48]	; (80038d8 <__NVIC_SetPriority+0x4c>)
 80038a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038aa:	0112      	lsls	r2, r2, #4
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	440b      	add	r3, r1
 80038b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038b4:	e00a      	b.n	80038cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	4908      	ldr	r1, [pc, #32]	; (80038dc <__NVIC_SetPriority+0x50>)
 80038bc:	88fb      	ldrh	r3, [r7, #6]
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	3b04      	subs	r3, #4
 80038c4:	0112      	lsls	r2, r2, #4
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	440b      	add	r3, r1
 80038ca:	761a      	strb	r2, [r3, #24]
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	e000e100 	.word	0xe000e100
 80038dc:	e000ed00 	.word	0xe000ed00

080038e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b089      	sub	sp, #36	; 0x24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f003 0307 	and.w	r3, r3, #7
 80038f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f1c3 0307 	rsb	r3, r3, #7
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	bf28      	it	cs
 80038fe:	2304      	movcs	r3, #4
 8003900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	3304      	adds	r3, #4
 8003906:	2b06      	cmp	r3, #6
 8003908:	d902      	bls.n	8003910 <NVIC_EncodePriority+0x30>
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3b03      	subs	r3, #3
 800390e:	e000      	b.n	8003912 <NVIC_EncodePriority+0x32>
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003914:	f04f 32ff 	mov.w	r2, #4294967295
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43da      	mvns	r2, r3
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	401a      	ands	r2, r3
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003928:	f04f 31ff 	mov.w	r1, #4294967295
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	fa01 f303 	lsl.w	r3, r1, r3
 8003932:	43d9      	mvns	r1, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003938:	4313      	orrs	r3, r2
         );
}
 800393a:	4618      	mov	r0, r3
 800393c:	3724      	adds	r7, #36	; 0x24
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
	...

08003948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3b01      	subs	r3, #1
 8003954:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003958:	d301      	bcc.n	800395e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800395a:	2301      	movs	r3, #1
 800395c:	e00f      	b.n	800397e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800395e:	4a0a      	ldr	r2, [pc, #40]	; (8003988 <SysTick_Config+0x40>)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3b01      	subs	r3, #1
 8003964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003966:	210f      	movs	r1, #15
 8003968:	f04f 30ff 	mov.w	r0, #4294967295
 800396c:	f7ff ff8e 	bl	800388c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003970:	4b05      	ldr	r3, [pc, #20]	; (8003988 <SysTick_Config+0x40>)
 8003972:	2200      	movs	r2, #0
 8003974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003976:	4b04      	ldr	r3, [pc, #16]	; (8003988 <SysTick_Config+0x40>)
 8003978:	2207      	movs	r2, #7
 800397a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	e000e010 	.word	0xe000e010

0800398c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f7ff ff29 	bl	80037ec <__NVIC_SetPriorityGrouping>
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b086      	sub	sp, #24
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	4603      	mov	r3, r0
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039b0:	f7ff ff40 	bl	8003834 <__NVIC_GetPriorityGrouping>
 80039b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	6978      	ldr	r0, [r7, #20]
 80039bc:	f7ff ff90 	bl	80038e0 <NVIC_EncodePriority>
 80039c0:	4602      	mov	r2, r0
 80039c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80039c6:	4611      	mov	r1, r2
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff ff5f 	bl	800388c <__NVIC_SetPriority>
}
 80039ce:	bf00      	nop
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b082      	sub	sp, #8
 80039da:	af00      	add	r7, sp, #0
 80039dc:	4603      	mov	r3, r0
 80039de:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff ff33 	bl	8003850 <__NVIC_EnableIRQ>
}
 80039ea:	bf00      	nop
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b082      	sub	sp, #8
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff ffa4 	bl	8003948 <SysTick_Config>
 8003a00:	4603      	mov	r3, r0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
	...

08003a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b089      	sub	sp, #36	; 0x24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003a1a:	4b89      	ldr	r3, [pc, #548]	; (8003c40 <HAL_GPIO_Init+0x234>)
 8003a1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a1e:	e194      	b.n	8003d4a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	2101      	movs	r1, #1
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 8186 	beq.w	8003d44 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d005      	beq.n	8003a50 <HAL_GPIO_Init+0x44>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0303 	and.w	r3, r3, #3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d130      	bne.n	8003ab2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	43db      	mvns	r3, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4013      	ands	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a86:	2201      	movs	r2, #1
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	091b      	lsrs	r3, r3, #4
 8003a9c:	f003 0201 	and.w	r2, r3, #1
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 0303 	and.w	r3, r3, #3
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d017      	beq.n	8003aee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	2203      	movs	r2, #3
 8003aca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d123      	bne.n	8003b42 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	08da      	lsrs	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3208      	adds	r2, #8
 8003b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	220f      	movs	r2, #15
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43db      	mvns	r3, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	691a      	ldr	r2, [r3, #16]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	08da      	lsrs	r2, r3, #3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3208      	adds	r2, #8
 8003b3c:	69b9      	ldr	r1, [r7, #24]
 8003b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f003 0203 	and.w	r2, r3, #3
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 80e0 	beq.w	8003d44 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b84:	4b2f      	ldr	r3, [pc, #188]	; (8003c44 <HAL_GPIO_Init+0x238>)
 8003b86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003b8a:	4a2e      	ldr	r2, [pc, #184]	; (8003c44 <HAL_GPIO_Init+0x238>)
 8003b8c:	f043 0302 	orr.w	r3, r3, #2
 8003b90:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003b94:	4b2b      	ldr	r3, [pc, #172]	; (8003c44 <HAL_GPIO_Init+0x238>)
 8003b96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ba2:	4a29      	ldr	r2, [pc, #164]	; (8003c48 <HAL_GPIO_Init+0x23c>)
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	089b      	lsrs	r3, r3, #2
 8003ba8:	3302      	adds	r3, #2
 8003baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	220f      	movs	r2, #15
 8003bba:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbe:	43db      	mvns	r3, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a20      	ldr	r2, [pc, #128]	; (8003c4c <HAL_GPIO_Init+0x240>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d052      	beq.n	8003c74 <HAL_GPIO_Init+0x268>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a1f      	ldr	r2, [pc, #124]	; (8003c50 <HAL_GPIO_Init+0x244>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d031      	beq.n	8003c3a <HAL_GPIO_Init+0x22e>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a1e      	ldr	r2, [pc, #120]	; (8003c54 <HAL_GPIO_Init+0x248>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d02b      	beq.n	8003c36 <HAL_GPIO_Init+0x22a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a1d      	ldr	r2, [pc, #116]	; (8003c58 <HAL_GPIO_Init+0x24c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d025      	beq.n	8003c32 <HAL_GPIO_Init+0x226>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a1c      	ldr	r2, [pc, #112]	; (8003c5c <HAL_GPIO_Init+0x250>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d01f      	beq.n	8003c2e <HAL_GPIO_Init+0x222>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a1b      	ldr	r2, [pc, #108]	; (8003c60 <HAL_GPIO_Init+0x254>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d019      	beq.n	8003c2a <HAL_GPIO_Init+0x21e>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a1a      	ldr	r2, [pc, #104]	; (8003c64 <HAL_GPIO_Init+0x258>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d013      	beq.n	8003c26 <HAL_GPIO_Init+0x21a>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a19      	ldr	r2, [pc, #100]	; (8003c68 <HAL_GPIO_Init+0x25c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d00d      	beq.n	8003c22 <HAL_GPIO_Init+0x216>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a18      	ldr	r2, [pc, #96]	; (8003c6c <HAL_GPIO_Init+0x260>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d007      	beq.n	8003c1e <HAL_GPIO_Init+0x212>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a17      	ldr	r2, [pc, #92]	; (8003c70 <HAL_GPIO_Init+0x264>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d101      	bne.n	8003c1a <HAL_GPIO_Init+0x20e>
 8003c16:	2309      	movs	r3, #9
 8003c18:	e02d      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c1a:	230a      	movs	r3, #10
 8003c1c:	e02b      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c1e:	2308      	movs	r3, #8
 8003c20:	e029      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c22:	2307      	movs	r3, #7
 8003c24:	e027      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c26:	2306      	movs	r3, #6
 8003c28:	e025      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e023      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c2e:	2304      	movs	r3, #4
 8003c30:	e021      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c32:	2303      	movs	r3, #3
 8003c34:	e01f      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e01d      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e01b      	b.n	8003c76 <HAL_GPIO_Init+0x26a>
 8003c3e:	bf00      	nop
 8003c40:	58000080 	.word	0x58000080
 8003c44:	58024400 	.word	0x58024400
 8003c48:	58000400 	.word	0x58000400
 8003c4c:	58020000 	.word	0x58020000
 8003c50:	58020400 	.word	0x58020400
 8003c54:	58020800 	.word	0x58020800
 8003c58:	58020c00 	.word	0x58020c00
 8003c5c:	58021000 	.word	0x58021000
 8003c60:	58021400 	.word	0x58021400
 8003c64:	58021800 	.word	0x58021800
 8003c68:	58021c00 	.word	0x58021c00
 8003c6c:	58022000 	.word	0x58022000
 8003c70:	58022400 	.word	0x58022400
 8003c74:	2300      	movs	r3, #0
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	f002 0203 	and.w	r2, r2, #3
 8003c7c:	0092      	lsls	r2, r2, #2
 8003c7e:	4093      	lsls	r3, r2
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c86:	4938      	ldr	r1, [pc, #224]	; (8003d68 <HAL_GPIO_Init+0x35c>)
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	089b      	lsrs	r3, r3, #2
 8003c8c:	3302      	adds	r3, #2
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003cba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003cc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003ce8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	43db      	mvns	r3, r3
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	4013      	ands	r3, r2
 8003d28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	3301      	adds	r3, #1
 8003d48:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	fa22 f303 	lsr.w	r3, r2, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f47f ae63 	bne.w	8003a20 <HAL_GPIO_Init+0x14>
  }
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	3724      	adds	r7, #36	; 0x24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	58000400 	.word	0x58000400

08003d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	460b      	mov	r3, r1
 8003d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	887b      	ldrh	r3, [r7, #2]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d84:	2301      	movs	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
 8003d88:	e001      	b.n	8003d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	807b      	strh	r3, [r7, #2]
 8003da8:	4613      	mov	r3, r2
 8003daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dac:	787b      	ldrb	r3, [r7, #1]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003db2:	887a      	ldrh	r2, [r7, #2]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003db8:	e003      	b.n	8003dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003dba:	887b      	ldrh	r3, [r7, #2]
 8003dbc:	041a      	lsls	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	619a      	str	r2, [r3, #24]
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8003dd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ddc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003de0:	88fb      	ldrh	r3, [r7, #6]
 8003de2:	4013      	ands	r3, r2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d008      	beq.n	8003dfa <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003de8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003df2:	88fb      	ldrh	r3, [r7, #6]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7fd fc9d 	bl	8001734 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8003dfa:	bf00      	nop
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b088      	sub	sp, #32
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e10b      	b.n	800402e <HAL_I2S_Init+0x22a>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d106      	bne.n	8003e30 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7fd fcc2 	bl	80017b4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d107      	bne.n	8003e56 <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	651a      	str	r2, [r3, #80]	; 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d008      	beq.n	8003e78 <HAL_I2S_Init+0x74>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2b06      	cmp	r3, #6
 8003e6c:	d004      	beq.n	8003e78 <HAL_I2S_Init+0x74>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b0a      	cmp	r3, #10
 8003e74:	f040 8085 	bne.w	8003f82 <HAL_I2S_Init+0x17e>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d058      	beq.n	8003f32 <HAL_I2S_Init+0x12e>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d002      	beq.n	8003e8e <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8003e88:	2302      	movs	r3, #2
 8003e8a:	617b      	str	r3, [r7, #20]
 8003e8c:	e001      	b.n	8003e92 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2b30      	cmp	r3, #48	; 0x30
 8003e98:	d003      	beq.n	8003ea2 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003e9e:	2bb0      	cmp	r3, #176	; 0xb0
 8003ea0:	d102      	bne.n	8003ea8 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	60fb      	str	r3, [r7, #12]
 8003ea6:	e001      	b.n	8003eac <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8003eac:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003eb0:	f002 f8e6 	bl	8006080 <HAL_RCCEx_GetPeriphCLKFreq>
 8003eb4:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ebe:	d113      	bne.n	8003ee8 <HAL_I2S_Init+0xe4>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003ec0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	461a      	mov	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee2:	3305      	adds	r3, #5
 8003ee4:	613b      	str	r3, [r7, #16]
 8003ee6:	e014      	b.n	8003f12 <HAL_I2S_Init+0x10e>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003ee8:	2220      	movs	r2, #32
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	fb02 f303 	mul.w	r3, r2, r3
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003efc:	4613      	mov	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	461a      	mov	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0e:	3305      	adds	r3, #5
 8003f10:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	4a48      	ldr	r2, [pc, #288]	; (8004038 <HAL_I2S_Init+0x234>)
 8003f16:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1a:	08db      	lsrs	r3, r3, #3
 8003f1c:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	085b      	lsrs	r3, r3, #1
 8003f2e:	61fb      	str	r3, [r7, #28]
 8003f30:	e003      	b.n	8003f3a <HAL_I2S_Init+0x136>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8003f32:	2302      	movs	r3, #2
 8003f34:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d102      	bne.n	8003f46 <HAL_I2S_Init+0x142>
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d002      	beq.n	8003f4c <HAL_I2S_Init+0x148>
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	2bff      	cmp	r3, #255	; 0xff
 8003f4a:	d907      	bls.n	8003f5c <HAL_I2S_Init+0x158>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f50:	f043 0210 	orr.w	r2, r3, #16
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	651a      	str	r2, [r3, #80]	; 0x50
      return  HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e068      	b.n	800402e <HAL_I2S_Init+0x22a>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_I2S_Init+0x162>
    {
      i2sodd = 1UL;
 8003f62:	2301      	movs	r3, #1
 8003f64:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f6c:	4b33      	ldr	r3, [pc, #204]	; (800403c <HAL_I2S_Init+0x238>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	69fa      	ldr	r2, [r7, #28]
 8003f72:	0411      	lsls	r1, r2, #16
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	0612      	lsls	r2, r2, #24
 8003f78:	4311      	orrs	r1, r2
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6812      	ldr	r2, [r2, #0]
 8003f7e:	430b      	orrs	r3, r1
 8003f80:	6513      	str	r3, [r2, #80]	; 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f88:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <HAL_I2S_Init+0x23c>)
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	6851      	ldr	r1, [r2, #4]
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	6892      	ldr	r2, [r2, #8]
 8003f94:	4311      	orrs	r1, r2
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	68d2      	ldr	r2, [r2, #12]
 8003f9a:	4311      	orrs	r1, r2
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	6992      	ldr	r2, [r2, #24]
 8003fa0:	4311      	orrs	r1, r2
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6a12      	ldr	r2, [r2, #32]
 8003fa6:	4311      	orrs	r1, r2
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fac:	4311      	orrs	r1, r2
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6912      	ldr	r2, [r2, #16]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0201 	orr.w	r2, r2, #1
 8003fbe:	651a      	str	r2, [r3, #80]	; 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f640 72f8 	movw	r2, #4088	; 0xff8
 8003fc8:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003fd8:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f423 0100 	bic.w	r1, r3, #8388608	; 0x800000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69da      	ldr	r2, [r3, #28]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d007      	beq.n	8004008 <HAL_I2S_Init+0x204>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	2b06      	cmp	r3, #6
 8003ffe:	d003      	beq.n	8004008 <HAL_I2S_Init+0x204>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2b0a      	cmp	r3, #10
 8004006:	d10a      	bne.n	800401e <HAL_I2S_Init+0x21a>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3720      	adds	r7, #32
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	cccccccd 	.word	0xcccccccd
 800403c:	fe00ffff 	.word	0xfe00ffff
 8004040:	fdff9040 	.word	0xfdff9040

08004044 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	4613      	mov	r3, r2
 8004052:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hi2s->Instance->TXDR));
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	3320      	adds	r3, #32
 800405a:	617b      	str	r3, [r7, #20]
#endif /* __GNUC__ */

  if ((pData == NULL) || (Size == 0UL))
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_I2S_Transmit+0x24>
 8004062:	88fb      	ldrh	r3, [r7, #6]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_I2S_Transmit+0x28>
  {
    return  HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0c6      	b.n	80041fa <HAL_I2S_Transmit+0x1b6>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b01      	cmp	r3, #1
 8004076:	d001      	beq.n	800407c <HAL_I2S_Transmit+0x38>
  {
    return HAL_BUSY;
 8004078:	2302      	movs	r3, #2
 800407a:	e0be      	b.n	80041fa <HAL_I2S_Transmit+0x1b6>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	d101      	bne.n	800408c <HAL_I2S_Transmit+0x48>
 8004088:	2302      	movs	r3, #2
 800408a:	e0b6      	b.n	80041fa <HAL_I2S_Transmit+0x1b6>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_TX;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2203      	movs	r2, #3
 8004098:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	651a      	str	r2, [r3, #80]	; 0x50
  hi2s->pTxBuffPtr  = pData;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->TxXferSize  = Size;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	88fa      	ldrh	r2, [r7, #6]
 80040ac:	861a      	strh	r2, [r3, #48]	; 0x30
  hi2s->TxXferCount = Size;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	88fa      	ldrh	r2, [r7, #6]
 80040b2:	865a      	strh	r2, [r3, #50]	; 0x32

  /* Initialize fields not used in handle to zero */
  hi2s->pRxBuffPtr  = NULL;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2s->RxXferSize  = (uint16_t) 0UL;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	871a      	strh	r2, [r3, #56]	; 0x38
  hi2s->RxXferCount = (uint16_t) 0UL;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d007      	beq.n	80040e4 <HAL_I2S_Transmit+0xa0>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f2:	601a      	str	r2, [r3, #0]


  /* Wait until TXP flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXP, SET, Timeout) != HAL_OK)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	2201      	movs	r2, #1
 80040f8:	2102      	movs	r1, #2
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 f881 	bl	8004202 <I2S_WaitFlagStateUntilTimeout>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d06b      	beq.n	80041de <HAL_I2S_Transmit+0x19a>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800410a:	f043 0201 	orr.w	r2, r3, #1
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	651a      	str	r2, [r3, #80]	; 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    __HAL_UNLOCK(hi2s);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e069      	b.n	80041fa <HAL_I2S_Transmit+0x1b6>
  }

  while (hi2s->TxXferCount > 0UL)
  {
    if ((hi2s->Init.DataFormat == I2S_DATAFORMAT_24B) || (hi2s->Init.DataFormat == I2S_DATAFORMAT_32B))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800412e:	d004      	beq.n	800413a <HAL_I2S_Transmit+0xf6>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004138:	d112      	bne.n	8004160 <HAL_I2S_Transmit+0x11c>
    {
      /* Transmit data in 32 Bit mode */
      hi2s->Instance->TXDR = *((uint32_t *)hi2s->pTxBuffPtr);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	621a      	str	r2, [r3, #32]
      hi2s->pTxBuffPtr += 2;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414a:	1d1a      	adds	r2, r3, #4
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2s->TxXferCount--;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004154:	b29b      	uxth	r3, r3
 8004156:	3b01      	subs	r3, #1
 8004158:	b29a      	uxth	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	865a      	strh	r2, [r3, #50]	; 0x32
 800415e:	e010      	b.n	8004182 <HAL_I2S_Transmit+0x13e>
    }
    else
    {
      /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
      *ptxdr_16bits = *((uint16_t *)hi2s->pTxBuffPtr);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	881a      	ldrh	r2, [r3, #0]
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hi2s->Instance->TXDR) = *((uint16_t *)hi2s->pTxBuffPtr);
#endif /* __GNUC__ */

      hi2s->pTxBuffPtr++;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416e:	1c9a      	adds	r2, r3, #2
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2s->TxXferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	865a      	strh	r2, [r3, #50]	; 0x32
    }

    /* Wait until TXP flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXP, SET, Timeout) != HAL_OK)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2201      	movs	r2, #1
 8004186:	2102      	movs	r1, #2
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f000 f83a 	bl	8004202 <I2S_WaitFlagStateUntilTimeout>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00f      	beq.n	80041b4 <HAL_I2S_Transmit+0x170>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004198:	f043 0201 	orr.w	r2, r3, #1
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	651a      	str	r2, [r3, #80]	; 0x50
      hi2s->State = HAL_I2S_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      __HAL_UNLOCK(hi2s);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e022      	b.n	80041fa <HAL_I2S_Transmit+0x1b6>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d10d      	bne.n	80041de <HAL_I2S_Transmit+0x19a>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699a      	ldr	r2, [r3, #24]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f042 0220 	orr.w	r2, r2, #32
 80041d0:	619a      	str	r2, [r3, #24]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d6:	f043 0204 	orr.w	r2, r3, #4
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	651a      	str	r2, [r3, #80]	; 0x50
  while (hi2s->TxXferCount > 0UL)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d19e      	bne.n	8004126 <HAL_I2S_Transmit+0xe2>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
  __HAL_UNLOCK(hi2s);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b086      	sub	sp, #24
 8004206:	af00      	add	r7, sp, #0
 8004208:	60f8      	str	r0, [r7, #12]
 800420a:	60b9      	str	r1, [r7, #8]
 800420c:	603b      	str	r3, [r7, #0]
 800420e:	4613      	mov	r3, r2
 8004210:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004212:	f7fd fdd9 	bl	8001dc8 <HAL_GetTick>
 8004216:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8004218:	e018      	b.n	800424c <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004220:	d014      	beq.n	800424c <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0UL))
 8004222:	f7fd fdd1 	bl	8001dc8 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d902      	bls.n	8004238 <I2S_WaitFlagStateUntilTimeout+0x36>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d109      	bne.n	800424c <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e00f      	b.n	800426c <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695a      	ldr	r2, [r3, #20]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	4013      	ands	r3, r2
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	429a      	cmp	r2, r3
 800425a:	bf0c      	ite	eq
 800425c:	2301      	moveq	r3, #1
 800425e:	2300      	movne	r3, #0
 8004260:	b2db      	uxtb	r3, r3
 8004262:	461a      	mov	r2, r3
 8004264:	79fb      	ldrb	r3, [r7, #7]
 8004266:	429a      	cmp	r2, r3
 8004268:	d1d7      	bne.n	800421a <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800427c:	4b19      	ldr	r3, [pc, #100]	; (80042e4 <HAL_PWREx_ConfigSupply+0x70>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b04      	cmp	r3, #4
 8004286:	d00a      	beq.n	800429e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004288:	4b16      	ldr	r3, [pc, #88]	; (80042e4 <HAL_PWREx_ConfigSupply+0x70>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	429a      	cmp	r2, r3
 8004294:	d001      	beq.n	800429a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e01f      	b.n	80042da <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800429a:	2300      	movs	r3, #0
 800429c:	e01d      	b.n	80042da <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800429e:	4b11      	ldr	r3, [pc, #68]	; (80042e4 <HAL_PWREx_ConfigSupply+0x70>)
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f023 0207 	bic.w	r2, r3, #7
 80042a6:	490f      	ldr	r1, [pc, #60]	; (80042e4 <HAL_PWREx_ConfigSupply+0x70>)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80042ae:	f7fd fd8b 	bl	8001dc8 <HAL_GetTick>
 80042b2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80042b4:	e009      	b.n	80042ca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80042b6:	f7fd fd87 	bl	8001dc8 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042c4:	d901      	bls.n	80042ca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e007      	b.n	80042da <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80042ca:	4b06      	ldr	r3, [pc, #24]	; (80042e4 <HAL_PWREx_ConfigSupply+0x70>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042d6:	d1ee      	bne.n	80042b6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	58024800 	.word	0x58024800

080042e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08c      	sub	sp, #48	; 0x30
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d102      	bne.n	80042fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	f000 bc1c 	b.w	8004b34 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 8087 	beq.w	8004418 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800430a:	4b9e      	ldr	r3, [pc, #632]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004312:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004314:	4b9b      	ldr	r3, [pc, #620]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800431a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800431c:	2b10      	cmp	r3, #16
 800431e:	d007      	beq.n	8004330 <HAL_RCC_OscConfig+0x48>
 8004320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004322:	2b18      	cmp	r3, #24
 8004324:	d110      	bne.n	8004348 <HAL_RCC_OscConfig+0x60>
 8004326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004328:	f003 0303 	and.w	r3, r3, #3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d10b      	bne.n	8004348 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004330:	4b94      	ldr	r3, [pc, #592]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d06c      	beq.n	8004416 <HAL_RCC_OscConfig+0x12e>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d168      	bne.n	8004416 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e3f5      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004350:	d106      	bne.n	8004360 <HAL_RCC_OscConfig+0x78>
 8004352:	4b8c      	ldr	r3, [pc, #560]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a8b      	ldr	r2, [pc, #556]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800435c:	6013      	str	r3, [r2, #0]
 800435e:	e02e      	b.n	80043be <HAL_RCC_OscConfig+0xd6>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10c      	bne.n	8004382 <HAL_RCC_OscConfig+0x9a>
 8004368:	4b86      	ldr	r3, [pc, #536]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a85      	ldr	r2, [pc, #532]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800436e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	4b83      	ldr	r3, [pc, #524]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a82      	ldr	r2, [pc, #520]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800437a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800437e:	6013      	str	r3, [r2, #0]
 8004380:	e01d      	b.n	80043be <HAL_RCC_OscConfig+0xd6>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800438a:	d10c      	bne.n	80043a6 <HAL_RCC_OscConfig+0xbe>
 800438c:	4b7d      	ldr	r3, [pc, #500]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a7c      	ldr	r2, [pc, #496]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004392:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	4b7a      	ldr	r3, [pc, #488]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a79      	ldr	r2, [pc, #484]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800439e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a2:	6013      	str	r3, [r2, #0]
 80043a4:	e00b      	b.n	80043be <HAL_RCC_OscConfig+0xd6>
 80043a6:	4b77      	ldr	r3, [pc, #476]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a76      	ldr	r2, [pc, #472]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80043ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043b0:	6013      	str	r3, [r2, #0]
 80043b2:	4b74      	ldr	r3, [pc, #464]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a73      	ldr	r2, [pc, #460]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80043b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043bc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d013      	beq.n	80043ee <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c6:	f7fd fcff 	bl	8001dc8 <HAL_GetTick>
 80043ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043cc:	e008      	b.n	80043e0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043ce:	f7fd fcfb 	bl	8001dc8 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b64      	cmp	r3, #100	; 0x64
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e3a9      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043e0:	4b68      	ldr	r3, [pc, #416]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0f0      	beq.n	80043ce <HAL_RCC_OscConfig+0xe6>
 80043ec:	e014      	b.n	8004418 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ee:	f7fd fceb 	bl	8001dc8 <HAL_GetTick>
 80043f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80043f4:	e008      	b.n	8004408 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043f6:	f7fd fce7 	bl	8001dc8 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b64      	cmp	r3, #100	; 0x64
 8004402:	d901      	bls.n	8004408 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e395      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004408:	4b5e      	ldr	r3, [pc, #376]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1f0      	bne.n	80043f6 <HAL_RCC_OscConfig+0x10e>
 8004414:	e000      	b.n	8004418 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004416:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 80ca 	beq.w	80045ba <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004426:	4b57      	ldr	r3, [pc, #348]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800442e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004430:	4b54      	ldr	r3, [pc, #336]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004434:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d007      	beq.n	800444c <HAL_RCC_OscConfig+0x164>
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	2b18      	cmp	r3, #24
 8004440:	d156      	bne.n	80044f0 <HAL_RCC_OscConfig+0x208>
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	f003 0303 	and.w	r3, r3, #3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d151      	bne.n	80044f0 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800444c:	4b4d      	ldr	r3, [pc, #308]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_OscConfig+0x17c>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e367      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004464:	4b47      	ldr	r3, [pc, #284]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f023 0219 	bic.w	r2, r3, #25
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	4944      	ldr	r1, [pc, #272]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004472:	4313      	orrs	r3, r2
 8004474:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004476:	f7fd fca7 	bl	8001dc8 <HAL_GetTick>
 800447a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447e:	f7fd fca3 	bl	8001dc8 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e351      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004490:	4b3c      	ldr	r3, [pc, #240]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0304 	and.w	r3, r3, #4
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f0      	beq.n	800447e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800449c:	f7fd fcc4 	bl	8001e28 <HAL_GetREVID>
 80044a0:	4603      	mov	r3, r0
 80044a2:	f241 0203 	movw	r2, #4099	; 0x1003
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d817      	bhi.n	80044da <HAL_RCC_OscConfig+0x1f2>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b40      	cmp	r3, #64	; 0x40
 80044b0:	d108      	bne.n	80044c4 <HAL_RCC_OscConfig+0x1dc>
 80044b2:	4b34      	ldr	r3, [pc, #208]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80044ba:	4a32      	ldr	r2, [pc, #200]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044c0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044c2:	e07a      	b.n	80045ba <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c4:	4b2f      	ldr	r3, [pc, #188]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	031b      	lsls	r3, r3, #12
 80044d2:	492c      	ldr	r1, [pc, #176]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044d8:	e06f      	b.n	80045ba <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044da:	4b2a      	ldr	r3, [pc, #168]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	061b      	lsls	r3, r3, #24
 80044e8:	4926      	ldr	r1, [pc, #152]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044ee:	e064      	b.n	80045ba <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d047      	beq.n	8004588 <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80044f8:	4b22      	ldr	r3, [pc, #136]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f023 0219 	bic.w	r2, r3, #25
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	491f      	ldr	r1, [pc, #124]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004506:	4313      	orrs	r3, r2
 8004508:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450a:	f7fd fc5d 	bl	8001dc8 <HAL_GetTick>
 800450e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004512:	f7fd fc59 	bl	8001dc8 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e307      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004524:	4b17      	ldr	r3, [pc, #92]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0f0      	beq.n	8004512 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004530:	f7fd fc7a 	bl	8001e28 <HAL_GetREVID>
 8004534:	4603      	mov	r3, r0
 8004536:	f241 0203 	movw	r2, #4099	; 0x1003
 800453a:	4293      	cmp	r3, r2
 800453c:	d817      	bhi.n	800456e <HAL_RCC_OscConfig+0x286>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	2b40      	cmp	r3, #64	; 0x40
 8004544:	d108      	bne.n	8004558 <HAL_RCC_OscConfig+0x270>
 8004546:	4b0f      	ldr	r3, [pc, #60]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800454e:	4a0d      	ldr	r2, [pc, #52]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004554:	6053      	str	r3, [r2, #4]
 8004556:	e030      	b.n	80045ba <HAL_RCC_OscConfig+0x2d2>
 8004558:	4b0a      	ldr	r3, [pc, #40]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	031b      	lsls	r3, r3, #12
 8004566:	4907      	ldr	r1, [pc, #28]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004568:	4313      	orrs	r3, r2
 800456a:	604b      	str	r3, [r1, #4]
 800456c:	e025      	b.n	80045ba <HAL_RCC_OscConfig+0x2d2>
 800456e:	4b05      	ldr	r3, [pc, #20]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	061b      	lsls	r3, r3, #24
 800457c:	4901      	ldr	r1, [pc, #4]	; (8004584 <HAL_RCC_OscConfig+0x29c>)
 800457e:	4313      	orrs	r3, r2
 8004580:	604b      	str	r3, [r1, #4]
 8004582:	e01a      	b.n	80045ba <HAL_RCC_OscConfig+0x2d2>
 8004584:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004588:	4b9e      	ldr	r3, [pc, #632]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a9d      	ldr	r2, [pc, #628]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004594:	f7fd fc18 	bl	8001dc8 <HAL_GetTick>
 8004598:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800459c:	f7fd fc14 	bl	8001dc8 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e2c2      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80045ae:	4b95      	ldr	r3, [pc, #596]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1f0      	bne.n	800459c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0310 	and.w	r3, r3, #16
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f000 80a9 	beq.w	800471a <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045c8:	4b8e      	ldr	r3, [pc, #568]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045d0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80045d2:	4b8c      	ldr	r3, [pc, #560]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80045d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d6:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	2b08      	cmp	r3, #8
 80045dc:	d007      	beq.n	80045ee <HAL_RCC_OscConfig+0x306>
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	2b18      	cmp	r3, #24
 80045e2:	d13a      	bne.n	800465a <HAL_RCC_OscConfig+0x372>
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d135      	bne.n	800465a <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045ee:	4b85      	ldr	r3, [pc, #532]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d005      	beq.n	8004606 <HAL_RCC_OscConfig+0x31e>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	2b80      	cmp	r3, #128	; 0x80
 8004600:	d001      	beq.n	8004606 <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e296      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004606:	f7fd fc0f 	bl	8001e28 <HAL_GetREVID>
 800460a:	4603      	mov	r3, r0
 800460c:	f241 0203 	movw	r2, #4099	; 0x1003
 8004610:	4293      	cmp	r3, r2
 8004612:	d817      	bhi.n	8004644 <HAL_RCC_OscConfig+0x35c>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	2b20      	cmp	r3, #32
 800461a:	d108      	bne.n	800462e <HAL_RCC_OscConfig+0x346>
 800461c:	4b79      	ldr	r3, [pc, #484]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004624:	4a77      	ldr	r2, [pc, #476]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004626:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800462a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800462c:	e075      	b.n	800471a <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800462e:	4b75      	ldr	r3, [pc, #468]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	069b      	lsls	r3, r3, #26
 800463c:	4971      	ldr	r1, [pc, #452]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004642:	e06a      	b.n	800471a <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004644:	4b6f      	ldr	r3, [pc, #444]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	061b      	lsls	r3, r3, #24
 8004652:	496c      	ldr	r1, [pc, #432]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004654:	4313      	orrs	r3, r2
 8004656:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004658:	e05f      	b.n	800471a <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d042      	beq.n	80046e8 <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004662:	4b68      	ldr	r3, [pc, #416]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a67      	ldr	r2, [pc, #412]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800466c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800466e:	f7fd fbab 	bl	8001dc8 <HAL_GetTick>
 8004672:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004674:	e008      	b.n	8004688 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004676:	f7fd fba7 	bl	8001dc8 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b02      	cmp	r3, #2
 8004682:	d901      	bls.n	8004688 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e255      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004688:	4b5e      	ldr	r3, [pc, #376]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0f0      	beq.n	8004676 <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004694:	f7fd fbc8 	bl	8001e28 <HAL_GetREVID>
 8004698:	4603      	mov	r3, r0
 800469a:	f241 0203 	movw	r2, #4099	; 0x1003
 800469e:	4293      	cmp	r3, r2
 80046a0:	d817      	bhi.n	80046d2 <HAL_RCC_OscConfig+0x3ea>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	2b20      	cmp	r3, #32
 80046a8:	d108      	bne.n	80046bc <HAL_RCC_OscConfig+0x3d4>
 80046aa:	4b56      	ldr	r3, [pc, #344]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80046b2:	4a54      	ldr	r2, [pc, #336]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046b8:	6053      	str	r3, [r2, #4]
 80046ba:	e02e      	b.n	800471a <HAL_RCC_OscConfig+0x432>
 80046bc:	4b51      	ldr	r3, [pc, #324]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	069b      	lsls	r3, r3, #26
 80046ca:	494e      	ldr	r1, [pc, #312]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	604b      	str	r3, [r1, #4]
 80046d0:	e023      	b.n	800471a <HAL_RCC_OscConfig+0x432>
 80046d2:	4b4c      	ldr	r3, [pc, #304]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	061b      	lsls	r3, r3, #24
 80046e0:	4948      	ldr	r1, [pc, #288]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60cb      	str	r3, [r1, #12]
 80046e6:	e018      	b.n	800471a <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80046e8:	4b46      	ldr	r3, [pc, #280]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a45      	ldr	r2, [pc, #276]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80046ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f4:	f7fd fb68 	bl	8001dc8 <HAL_GetTick>
 80046f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80046fc:	f7fd fb64 	bl	8001dc8 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e212      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800470e:	4b3d      	ldr	r3, [pc, #244]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1f0      	bne.n	80046fc <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0308 	and.w	r3, r3, #8
 8004722:	2b00      	cmp	r3, #0
 8004724:	d036      	beq.n	8004794 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d019      	beq.n	8004762 <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800472e:	4b35      	ldr	r3, [pc, #212]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004730:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004732:	4a34      	ldr	r2, [pc, #208]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004734:	f043 0301 	orr.w	r3, r3, #1
 8004738:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800473a:	f7fd fb45 	bl	8001dc8 <HAL_GetTick>
 800473e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004740:	e008      	b.n	8004754 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004742:	f7fd fb41 	bl	8001dc8 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e1ef      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004754:	4b2b      	ldr	r3, [pc, #172]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004756:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0f0      	beq.n	8004742 <HAL_RCC_OscConfig+0x45a>
 8004760:	e018      	b.n	8004794 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004762:	4b28      	ldr	r3, [pc, #160]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004764:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004766:	4a27      	ldr	r2, [pc, #156]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 8004768:	f023 0301 	bic.w	r3, r3, #1
 800476c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800476e:	f7fd fb2b 	bl	8001dc8 <HAL_GetTick>
 8004772:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004774:	e008      	b.n	8004788 <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004776:	f7fd fb27 	bl	8001dc8 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	2b02      	cmp	r3, #2
 8004782:	d901      	bls.n	8004788 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e1d5      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004788:	4b1e      	ldr	r3, [pc, #120]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 800478a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1f0      	bne.n	8004776 <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d039      	beq.n	8004814 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d019      	beq.n	80047dc <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047a8:	4b16      	ldr	r3, [pc, #88]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a15      	ldr	r2, [pc, #84]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80047ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047b2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80047b4:	f7fd fb08 	bl	8001dc8 <HAL_GetTick>
 80047b8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80047bc:	f7fd fb04 	bl	8001dc8 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e1b2      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80047ce:	4b0d      	ldr	r3, [pc, #52]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0f0      	beq.n	80047bc <HAL_RCC_OscConfig+0x4d4>
 80047da:	e01b      	b.n	8004814 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80047dc:	4b09      	ldr	r3, [pc, #36]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a08      	ldr	r2, [pc, #32]	; (8004804 <HAL_RCC_OscConfig+0x51c>)
 80047e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047e6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80047e8:	f7fd faee 	bl	8001dc8 <HAL_GetTick>
 80047ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047ee:	e00b      	b.n	8004808 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80047f0:	f7fd faea 	bl	8001dc8 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d904      	bls.n	8004808 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e198      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
 8004802:	bf00      	nop
 8004804:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004808:	4ba3      	ldr	r3, [pc, #652]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1ed      	bne.n	80047f0 <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8081 	beq.w	8004924 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004822:	4b9e      	ldr	r3, [pc, #632]	; (8004a9c <HAL_RCC_OscConfig+0x7b4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a9d      	ldr	r2, [pc, #628]	; (8004a9c <HAL_RCC_OscConfig+0x7b4>)
 8004828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800482c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800482e:	f7fd facb 	bl	8001dc8 <HAL_GetTick>
 8004832:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004834:	e008      	b.n	8004848 <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004836:	f7fd fac7 	bl	8001dc8 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b64      	cmp	r3, #100	; 0x64
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e175      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004848:	4b94      	ldr	r3, [pc, #592]	; (8004a9c <HAL_RCC_OscConfig+0x7b4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004850:	2b00      	cmp	r3, #0
 8004852:	d0f0      	beq.n	8004836 <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d106      	bne.n	800486a <HAL_RCC_OscConfig+0x582>
 800485c:	4b8e      	ldr	r3, [pc, #568]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004860:	4a8d      	ldr	r2, [pc, #564]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	6713      	str	r3, [r2, #112]	; 0x70
 8004868:	e02d      	b.n	80048c6 <HAL_RCC_OscConfig+0x5de>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10c      	bne.n	800488c <HAL_RCC_OscConfig+0x5a4>
 8004872:	4b89      	ldr	r3, [pc, #548]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004876:	4a88      	ldr	r2, [pc, #544]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004878:	f023 0301 	bic.w	r3, r3, #1
 800487c:	6713      	str	r3, [r2, #112]	; 0x70
 800487e:	4b86      	ldr	r3, [pc, #536]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004882:	4a85      	ldr	r2, [pc, #532]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004884:	f023 0304 	bic.w	r3, r3, #4
 8004888:	6713      	str	r3, [r2, #112]	; 0x70
 800488a:	e01c      	b.n	80048c6 <HAL_RCC_OscConfig+0x5de>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	2b05      	cmp	r3, #5
 8004892:	d10c      	bne.n	80048ae <HAL_RCC_OscConfig+0x5c6>
 8004894:	4b80      	ldr	r3, [pc, #512]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004898:	4a7f      	ldr	r2, [pc, #508]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800489a:	f043 0304 	orr.w	r3, r3, #4
 800489e:	6713      	str	r3, [r2, #112]	; 0x70
 80048a0:	4b7d      	ldr	r3, [pc, #500]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a4:	4a7c      	ldr	r2, [pc, #496]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	6713      	str	r3, [r2, #112]	; 0x70
 80048ac:	e00b      	b.n	80048c6 <HAL_RCC_OscConfig+0x5de>
 80048ae:	4b7a      	ldr	r3, [pc, #488]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b2:	4a79      	ldr	r2, [pc, #484]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048b4:	f023 0301 	bic.w	r3, r3, #1
 80048b8:	6713      	str	r3, [r2, #112]	; 0x70
 80048ba:	4b77      	ldr	r3, [pc, #476]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048be:	4a76      	ldr	r2, [pc, #472]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048c0:	f023 0304 	bic.w	r3, r3, #4
 80048c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d015      	beq.n	80048fa <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ce:	f7fd fa7b 	bl	8001dc8 <HAL_GetTick>
 80048d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048d4:	e00a      	b.n	80048ec <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048d6:	f7fd fa77 	bl	8001dc8 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d901      	bls.n	80048ec <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e123      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048ec:	4b6a      	ldr	r3, [pc, #424]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80048ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0ee      	beq.n	80048d6 <HAL_RCC_OscConfig+0x5ee>
 80048f8:	e014      	b.n	8004924 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fa:	f7fd fa65 	bl	8001dc8 <HAL_GetTick>
 80048fe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004900:	e00a      	b.n	8004918 <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004902:	f7fd fa61 	bl	8001dc8 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004910:	4293      	cmp	r3, r2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e10d      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004918:	4b5f      	ldr	r3, [pc, #380]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800491a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1ee      	bne.n	8004902 <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 8102 	beq.w	8004b32 <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800492e:	4b5a      	ldr	r3, [pc, #360]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004936:	2b18      	cmp	r3, #24
 8004938:	f000 80bd 	beq.w	8004ab6 <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	2b02      	cmp	r3, #2
 8004942:	f040 8095 	bne.w	8004a70 <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004946:	4b54      	ldr	r3, [pc, #336]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a53      	ldr	r2, [pc, #332]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800494c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004952:	f7fd fa39 	bl	8001dc8 <HAL_GetTick>
 8004956:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004958:	e008      	b.n	800496c <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800495a:	f7fd fa35 	bl	8001dc8 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	2b02      	cmp	r3, #2
 8004966:	d901      	bls.n	800496c <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e0e3      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800496c:	4b4a      	ldr	r3, [pc, #296]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1f0      	bne.n	800495a <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004978:	4b47      	ldr	r3, [pc, #284]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800497a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800497c:	4b48      	ldr	r3, [pc, #288]	; (8004aa0 <HAL_RCC_OscConfig+0x7b8>)
 800497e:	4013      	ands	r3, r2
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004988:	0112      	lsls	r2, r2, #4
 800498a:	430a      	orrs	r2, r1
 800498c:	4942      	ldr	r1, [pc, #264]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 800498e:	4313      	orrs	r3, r2
 8004990:	628b      	str	r3, [r1, #40]	; 0x28
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004996:	3b01      	subs	r3, #1
 8004998:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a0:	3b01      	subs	r3, #1
 80049a2:	025b      	lsls	r3, r3, #9
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	431a      	orrs	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ac:	3b01      	subs	r3, #1
 80049ae:	041b      	lsls	r3, r3, #16
 80049b0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80049b4:	431a      	orrs	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ba:	3b01      	subs	r3, #1
 80049bc:	061b      	lsls	r3, r3, #24
 80049be:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80049c2:	4935      	ldr	r1, [pc, #212]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80049c8:	4b33      	ldr	r3, [pc, #204]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049cc:	4a32      	ldr	r2, [pc, #200]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80049d4:	4b30      	ldr	r3, [pc, #192]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049d8:	4b32      	ldr	r3, [pc, #200]	; (8004aa4 <HAL_RCC_OscConfig+0x7bc>)
 80049da:	4013      	ands	r3, r2
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80049e0:	00d2      	lsls	r2, r2, #3
 80049e2:	492d      	ldr	r1, [pc, #180]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80049e8:	4b2b      	ldr	r3, [pc, #172]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ec:	f023 020c 	bic.w	r2, r3, #12
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	4928      	ldr	r1, [pc, #160]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80049fa:	4b27      	ldr	r3, [pc, #156]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	f023 0202 	bic.w	r2, r3, #2
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a06:	4924      	ldr	r1, [pc, #144]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004a0c:	4b22      	ldr	r3, [pc, #136]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a10:	4a21      	ldr	r2, [pc, #132]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a18:	4b1f      	ldr	r3, [pc, #124]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a1c:	4a1e      	ldr	r2, [pc, #120]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004a24:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a28:	4a1b      	ldr	r2, [pc, #108]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004a30:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a34:	4a18      	ldr	r2, [pc, #96]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a36:	f043 0301 	orr.w	r3, r3, #1
 8004a3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a3c:	4b16      	ldr	r3, [pc, #88]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a15      	ldr	r2, [pc, #84]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a48:	f7fd f9be 	bl	8001dc8 <HAL_GetTick>
 8004a4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a50:	f7fd f9ba 	bl	8001dc8 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e068      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a62:	4b0d      	ldr	r3, [pc, #52]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0f0      	beq.n	8004a50 <HAL_RCC_OscConfig+0x768>
 8004a6e:	e060      	b.n	8004b32 <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a70:	4b09      	ldr	r3, [pc, #36]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a08      	ldr	r2, [pc, #32]	; (8004a98 <HAL_RCC_OscConfig+0x7b0>)
 8004a76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7c:	f7fd f9a4 	bl	8001dc8 <HAL_GetTick>
 8004a80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a82:	e011      	b.n	8004aa8 <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a84:	f7fd f9a0 	bl	8001dc8 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d90a      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e04e      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
 8004a96:	bf00      	nop
 8004a98:	58024400 	.word	0x58024400
 8004a9c:	58024800 	.word	0x58024800
 8004aa0:	fffffc0c 	.word	0xfffffc0c
 8004aa4:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004aa8:	4b24      	ldr	r3, [pc, #144]	; (8004b3c <HAL_RCC_OscConfig+0x854>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1e7      	bne.n	8004a84 <HAL_RCC_OscConfig+0x79c>
 8004ab4:	e03d      	b.n	8004b32 <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004ab6:	4b21      	ldr	r3, [pc, #132]	; (8004b3c <HAL_RCC_OscConfig+0x854>)
 8004ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aba:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004abc:	4b1f      	ldr	r3, [pc, #124]	; (8004b3c <HAL_RCC_OscConfig+0x854>)
 8004abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac0:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d031      	beq.n	8004b2e <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f003 0203 	and.w	r2, r3, #3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d12a      	bne.n	8004b2e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	091b      	lsrs	r3, r3, #4
 8004adc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d122      	bne.n	8004b2e <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af2:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d11a      	bne.n	8004b2e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	0a5b      	lsrs	r3, r3, #9
 8004afc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b04:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d111      	bne.n	8004b2e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	0c1b      	lsrs	r3, r3, #16
 8004b0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b16:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d108      	bne.n	8004b2e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	0e1b      	lsrs	r3, r3, #24
 8004b20:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b28:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d001      	beq.n	8004b32 <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e000      	b.n	8004b34 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3730      	adds	r7, #48	; 0x30
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	58024400 	.word	0x58024400

08004b40 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e19c      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b54:	4b8a      	ldr	r3, [pc, #552]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 030f 	and.w	r3, r3, #15
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d910      	bls.n	8004b84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b62:	4b87      	ldr	r3, [pc, #540]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 020f 	bic.w	r2, r3, #15
 8004b6a:	4985      	ldr	r1, [pc, #532]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b72:	4b83      	ldr	r3, [pc, #524]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d001      	beq.n	8004b84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e184      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0304 	and.w	r3, r3, #4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d010      	beq.n	8004bb2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	691a      	ldr	r2, [r3, #16]
 8004b94:	4b7b      	ldr	r3, [pc, #492]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d908      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004ba0:	4b78      	ldr	r3, [pc, #480]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	4975      	ldr	r1, [pc, #468]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d010      	beq.n	8004be0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	695a      	ldr	r2, [r3, #20]
 8004bc2:	4b70      	ldr	r3, [pc, #448]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d908      	bls.n	8004be0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bce:	4b6d      	ldr	r3, [pc, #436]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	496a      	ldr	r1, [pc, #424]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0310 	and.w	r3, r3, #16
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d010      	beq.n	8004c0e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	699a      	ldr	r2, [r3, #24]
 8004bf0:	4b64      	ldr	r3, [pc, #400]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bf2:	69db      	ldr	r3, [r3, #28]
 8004bf4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d908      	bls.n	8004c0e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bfc:	4b61      	ldr	r3, [pc, #388]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bfe:	69db      	ldr	r3, [r3, #28]
 8004c00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	495e      	ldr	r1, [pc, #376]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0320 	and.w	r3, r3, #32
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d010      	beq.n	8004c3c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69da      	ldr	r2, [r3, #28]
 8004c1e:	4b59      	ldr	r3, [pc, #356]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d908      	bls.n	8004c3c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004c2a:	4b56      	ldr	r3, [pc, #344]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	4953      	ldr	r1, [pc, #332]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d010      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	4b4d      	ldr	r3, [pc, #308]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	f003 030f 	and.w	r3, r3, #15
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d908      	bls.n	8004c6a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c58:	4b4a      	ldr	r3, [pc, #296]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	f023 020f 	bic.w	r2, r3, #15
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	4947      	ldr	r1, [pc, #284]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d055      	beq.n	8004d22 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c76:	4b43      	ldr	r3, [pc, #268]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	4940      	ldr	r1, [pc, #256]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d107      	bne.n	8004ca0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c90:	4b3c      	ldr	r3, [pc, #240]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d121      	bne.n	8004ce0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0f6      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2b03      	cmp	r3, #3
 8004ca6:	d107      	bne.n	8004cb8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ca8:	4b36      	ldr	r3, [pc, #216]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d115      	bne.n	8004ce0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e0ea      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d107      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cc0:	4b30      	ldr	r3, [pc, #192]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d109      	bne.n	8004ce0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e0de      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cd0:	4b2c      	ldr	r3, [pc, #176]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e0d6      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ce0:	4b28      	ldr	r3, [pc, #160]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f023 0207 	bic.w	r2, r3, #7
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	4925      	ldr	r1, [pc, #148]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf2:	f7fd f869 	bl	8001dc8 <HAL_GetTick>
 8004cf6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf8:	e00a      	b.n	8004d10 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cfa:	f7fd f865 	bl	8001dc8 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e0be      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d10:	4b1c      	ldr	r3, [pc, #112]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	00db      	lsls	r3, r3, #3
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d1eb      	bne.n	8004cfa <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d010      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	4b14      	ldr	r3, [pc, #80]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	f003 030f 	and.w	r3, r3, #15
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d208      	bcs.n	8004d50 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d3e:	4b11      	ldr	r3, [pc, #68]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	f023 020f 	bic.w	r2, r3, #15
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	490e      	ldr	r1, [pc, #56]	; (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d214      	bcs.n	8004d88 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5e:	4b08      	ldr	r3, [pc, #32]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f023 020f 	bic.w	r2, r3, #15
 8004d66:	4906      	ldr	r1, [pc, #24]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d6e:	4b04      	ldr	r3, [pc, #16]	; (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 030f 	and.w	r3, r3, #15
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d005      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e086      	b.n	8004e8e <HAL_RCC_ClockConfig+0x34e>
 8004d80:	52002000 	.word	0x52002000
 8004d84:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0304 	and.w	r3, r3, #4
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d010      	beq.n	8004db6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	691a      	ldr	r2, [r3, #16]
 8004d98:	4b3f      	ldr	r3, [pc, #252]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d208      	bcs.n	8004db6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004da4:	4b3c      	ldr	r3, [pc, #240]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	4939      	ldr	r1, [pc, #228]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d010      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695a      	ldr	r2, [r3, #20]
 8004dc6:	4b34      	ldr	r3, [pc, #208]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004dc8:	69db      	ldr	r3, [r3, #28]
 8004dca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d208      	bcs.n	8004de4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dd2:	4b31      	ldr	r3, [pc, #196]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	492e      	ldr	r1, [pc, #184]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0310 	and.w	r3, r3, #16
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d010      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	699a      	ldr	r2, [r3, #24]
 8004df4:	4b28      	ldr	r3, [pc, #160]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d208      	bcs.n	8004e12 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e00:	4b25      	ldr	r3, [pc, #148]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	4922      	ldr	r1, [pc, #136]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d010      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69da      	ldr	r2, [r3, #28]
 8004e22:	4b1d      	ldr	r3, [pc, #116]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d208      	bcs.n	8004e40 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004e2e:	4b1a      	ldr	r3, [pc, #104]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	4917      	ldr	r1, [pc, #92]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e40:	f000 f834 	bl	8004eac <HAL_RCC_GetSysClockFreq>
 8004e44:	4602      	mov	r2, r0
 8004e46:	4b14      	ldr	r3, [pc, #80]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	0a1b      	lsrs	r3, r3, #8
 8004e4c:	f003 030f 	and.w	r3, r3, #15
 8004e50:	4912      	ldr	r1, [pc, #72]	; (8004e9c <HAL_RCC_ClockConfig+0x35c>)
 8004e52:	5ccb      	ldrb	r3, [r1, r3]
 8004e54:	f003 031f 	and.w	r3, r3, #31
 8004e58:	fa22 f303 	lsr.w	r3, r2, r3
 8004e5c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e5e:	4b0e      	ldr	r3, [pc, #56]	; (8004e98 <HAL_RCC_ClockConfig+0x358>)
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	f003 030f 	and.w	r3, r3, #15
 8004e66:	4a0d      	ldr	r2, [pc, #52]	; (8004e9c <HAL_RCC_ClockConfig+0x35c>)
 8004e68:	5cd3      	ldrb	r3, [r2, r3]
 8004e6a:	f003 031f 	and.w	r3, r3, #31
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	fa22 f303 	lsr.w	r3, r2, r3
 8004e74:	4a0a      	ldr	r2, [pc, #40]	; (8004ea0 <HAL_RCC_ClockConfig+0x360>)
 8004e76:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e78:	4a0a      	ldr	r2, [pc, #40]	; (8004ea4 <HAL_RCC_ClockConfig+0x364>)
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004e7e:	4b0a      	ldr	r3, [pc, #40]	; (8004ea8 <HAL_RCC_ClockConfig+0x368>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fc ff56 	bl	8001d34 <HAL_InitTick>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	58024400 	.word	0x58024400
 8004e9c:	08007b4c 	.word	0x08007b4c
 8004ea0:	240040d8 	.word	0x240040d8
 8004ea4:	240040d4 	.word	0x240040d4
 8004ea8:	240040dc 	.word	0x240040dc

08004eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b089      	sub	sp, #36	; 0x24
 8004eb0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004eb2:	4bb3      	ldr	r3, [pc, #716]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004eba:	2b18      	cmp	r3, #24
 8004ebc:	f200 8155 	bhi.w	800516a <HAL_RCC_GetSysClockFreq+0x2be>
 8004ec0:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec6:	bf00      	nop
 8004ec8:	08004f2d 	.word	0x08004f2d
 8004ecc:	0800516b 	.word	0x0800516b
 8004ed0:	0800516b 	.word	0x0800516b
 8004ed4:	0800516b 	.word	0x0800516b
 8004ed8:	0800516b 	.word	0x0800516b
 8004edc:	0800516b 	.word	0x0800516b
 8004ee0:	0800516b 	.word	0x0800516b
 8004ee4:	0800516b 	.word	0x0800516b
 8004ee8:	08004f53 	.word	0x08004f53
 8004eec:	0800516b 	.word	0x0800516b
 8004ef0:	0800516b 	.word	0x0800516b
 8004ef4:	0800516b 	.word	0x0800516b
 8004ef8:	0800516b 	.word	0x0800516b
 8004efc:	0800516b 	.word	0x0800516b
 8004f00:	0800516b 	.word	0x0800516b
 8004f04:	0800516b 	.word	0x0800516b
 8004f08:	08004f59 	.word	0x08004f59
 8004f0c:	0800516b 	.word	0x0800516b
 8004f10:	0800516b 	.word	0x0800516b
 8004f14:	0800516b 	.word	0x0800516b
 8004f18:	0800516b 	.word	0x0800516b
 8004f1c:	0800516b 	.word	0x0800516b
 8004f20:	0800516b 	.word	0x0800516b
 8004f24:	0800516b 	.word	0x0800516b
 8004f28:	08004f5f 	.word	0x08004f5f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f2c:	4b94      	ldr	r3, [pc, #592]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d009      	beq.n	8004f4c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004f38:	4b91      	ldr	r3, [pc, #580]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	08db      	lsrs	r3, r3, #3
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	4a90      	ldr	r2, [pc, #576]	; (8005184 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f44:	fa22 f303 	lsr.w	r3, r2, r3
 8004f48:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004f4a:	e111      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f4c:	4b8d      	ldr	r3, [pc, #564]	; (8005184 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f4e:	61bb      	str	r3, [r7, #24]
    break;
 8004f50:	e10e      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004f52:	4b8d      	ldr	r3, [pc, #564]	; (8005188 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f54:	61bb      	str	r3, [r7, #24]
    break;
 8004f56:	e10b      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004f58:	4b8c      	ldr	r3, [pc, #560]	; (800518c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f5a:	61bb      	str	r3, [r7, #24]
    break;
 8004f5c:	e108      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f5e:	4b88      	ldr	r3, [pc, #544]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004f68:	4b85      	ldr	r3, [pc, #532]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6c:	091b      	lsrs	r3, r3, #4
 8004f6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f72:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f74:	4b82      	ldr	r3, [pc, #520]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004f7e:	4b80      	ldr	r3, [pc, #512]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f82:	08db      	lsrs	r3, r3, #3
 8004f84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	fb02 f303 	mul.w	r3, r2, r3
 8004f8e:	ee07 3a90 	vmov	s15, r3
 8004f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f96:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 80e1 	beq.w	8005164 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	f000 8083 	beq.w	80050b0 <HAL_RCC_GetSysClockFreq+0x204>
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	f200 80a1 	bhi.w	80050f4 <HAL_RCC_GetSysClockFreq+0x248>
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d003      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x114>
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d056      	beq.n	800506c <HAL_RCC_GetSysClockFreq+0x1c0>
 8004fbe:	e099      	b.n	80050f4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fc0:	4b6f      	ldr	r3, [pc, #444]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0320 	and.w	r3, r3, #32
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d02d      	beq.n	8005028 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004fcc:	4b6c      	ldr	r3, [pc, #432]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	08db      	lsrs	r3, r3, #3
 8004fd2:	f003 0303 	and.w	r3, r3, #3
 8004fd6:	4a6b      	ldr	r2, [pc, #428]	; (8005184 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8004fdc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	ee07 3a90 	vmov	s15, r3
 8004fe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	ee07 3a90 	vmov	s15, r3
 8004fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ff6:	4b62      	ldr	r3, [pc, #392]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ffe:	ee07 3a90 	vmov	s15, r3
 8005002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005006:	ed97 6a02 	vldr	s12, [r7, #8]
 800500a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005190 <HAL_RCC_GetSysClockFreq+0x2e4>
 800500e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005016:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800501a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800501e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005022:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005026:	e087      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	ee07 3a90 	vmov	s15, r3
 800502e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005032:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005194 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800503a:	4b51      	ldr	r3, [pc, #324]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800503c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005042:	ee07 3a90 	vmov	s15, r3
 8005046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800504a:	ed97 6a02 	vldr	s12, [r7, #8]
 800504e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005190 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800505a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800505e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800506a:	e065      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	ee07 3a90 	vmov	s15, r3
 8005072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005076:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005198 <HAL_RCC_GetSysClockFreq+0x2ec>
 800507a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800507e:	4b40      	ldr	r3, [pc, #256]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005086:	ee07 3a90 	vmov	s15, r3
 800508a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800508e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005092:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005190 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800509a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800509e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050ae:	e043      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	ee07 3a90 	vmov	s15, r3
 80050b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ba:	eddf 6a38 	vldr	s13, [pc, #224]	; 800519c <HAL_RCC_GetSysClockFreq+0x2f0>
 80050be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050c2:	4b2f      	ldr	r3, [pc, #188]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ca:	ee07 3a90 	vmov	s15, r3
 80050ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80050d6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005190 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050f2:	e021      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	ee07 3a90 	vmov	s15, r3
 80050fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050fe:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005198 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005106:	4b1e      	ldr	r3, [pc, #120]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510e:	ee07 3a90 	vmov	s15, r3
 8005112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005116:	ed97 6a02 	vldr	s12, [r7, #8]
 800511a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005190 <HAL_RCC_GetSysClockFreq+0x2e4>
 800511e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005126:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800512a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800512e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005132:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005136:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005138:	4b11      	ldr	r3, [pc, #68]	; (8005180 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800513a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513c:	0a5b      	lsrs	r3, r3, #9
 800513e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005142:	3301      	adds	r3, #1
 8005144:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	ee07 3a90 	vmov	s15, r3
 800514c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005150:	edd7 6a07 	vldr	s13, [r7, #28]
 8005154:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800515c:	ee17 3a90 	vmov	r3, s15
 8005160:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005162:	e005      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005164:	2300      	movs	r3, #0
 8005166:	61bb      	str	r3, [r7, #24]
    break;
 8005168:	e002      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800516a:	4b07      	ldr	r3, [pc, #28]	; (8005188 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800516c:	61bb      	str	r3, [r7, #24]
    break;
 800516e:	bf00      	nop
  }

  return sysclockfreq;
 8005170:	69bb      	ldr	r3, [r7, #24]
}
 8005172:	4618      	mov	r0, r3
 8005174:	3724      	adds	r7, #36	; 0x24
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	58024400 	.word	0x58024400
 8005184:	03d09000 	.word	0x03d09000
 8005188:	003d0900 	.word	0x003d0900
 800518c:	017d7840 	.word	0x017d7840
 8005190:	46000000 	.word	0x46000000
 8005194:	4c742400 	.word	0x4c742400
 8005198:	4a742400 	.word	0x4a742400
 800519c:	4bbebc20 	.word	0x4bbebc20

080051a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80051a6:	f7ff fe81 	bl	8004eac <HAL_RCC_GetSysClockFreq>
 80051aa:	4602      	mov	r2, r0
 80051ac:	4b10      	ldr	r3, [pc, #64]	; (80051f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	0a1b      	lsrs	r3, r3, #8
 80051b2:	f003 030f 	and.w	r3, r3, #15
 80051b6:	490f      	ldr	r1, [pc, #60]	; (80051f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80051b8:	5ccb      	ldrb	r3, [r1, r3]
 80051ba:	f003 031f 	and.w	r3, r3, #31
 80051be:	fa22 f303 	lsr.w	r3, r2, r3
 80051c2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	f003 030f 	and.w	r3, r3, #15
 80051cc:	4a09      	ldr	r2, [pc, #36]	; (80051f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80051ce:	5cd3      	ldrb	r3, [r2, r3]
 80051d0:	f003 031f 	and.w	r3, r3, #31
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	fa22 f303 	lsr.w	r3, r2, r3
 80051da:	4a07      	ldr	r2, [pc, #28]	; (80051f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80051dc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051de:	4a07      	ldr	r2, [pc, #28]	; (80051fc <HAL_RCC_GetHCLKFreq+0x5c>)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051e4:	4b04      	ldr	r3, [pc, #16]	; (80051f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80051e6:	681b      	ldr	r3, [r3, #0]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3708      	adds	r7, #8
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	58024400 	.word	0x58024400
 80051f4:	08007b4c 	.word	0x08007b4c
 80051f8:	240040d8 	.word	0x240040d8
 80051fc:	240040d4 	.word	0x240040d4

08005200 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005208:	2300      	movs	r3, #0
 800520a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800520c:	2300      	movs	r3, #0
 800520e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d03f      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005220:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005224:	d02a      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005226:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800522a:	d824      	bhi.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800522c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005230:	d018      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005232:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005236:	d81e      	bhi.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800523c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005240:	d007      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005242:	e018      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005244:	4bab      	ldr	r3, [pc, #684]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005248:	4aaa      	ldr	r2, [pc, #680]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800524a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800524e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005250:	e015      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	3304      	adds	r3, #4
 8005256:	2102      	movs	r1, #2
 8005258:	4618      	mov	r0, r3
 800525a:	f001 fff3 	bl	8007244 <RCCEx_PLL2_Config>
 800525e:	4603      	mov	r3, r0
 8005260:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005262:	e00c      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3324      	adds	r3, #36	; 0x24
 8005268:	2102      	movs	r1, #2
 800526a:	4618      	mov	r0, r3
 800526c:	f002 f89c 	bl	80073a8 <RCCEx_PLL3_Config>
 8005270:	4603      	mov	r3, r0
 8005272:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005274:	e003      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	75fb      	strb	r3, [r7, #23]
      break;
 800527a:	e000      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800527c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800527e:	7dfb      	ldrb	r3, [r7, #23]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d109      	bne.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005284:	4b9b      	ldr	r3, [pc, #620]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005288:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005290:	4998      	ldr	r1, [pc, #608]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005292:	4313      	orrs	r3, r2
 8005294:	650b      	str	r3, [r1, #80]	; 0x50
 8005296:	e001      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005298:	7dfb      	ldrb	r3, [r7, #23]
 800529a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d03d      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d826      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80052b0:	a201      	add	r2, pc, #4	; (adr r2, 80052b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80052b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b6:	bf00      	nop
 80052b8:	080052cd 	.word	0x080052cd
 80052bc:	080052db 	.word	0x080052db
 80052c0:	080052ed 	.word	0x080052ed
 80052c4:	08005305 	.word	0x08005305
 80052c8:	08005305 	.word	0x08005305
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052cc:	4b89      	ldr	r3, [pc, #548]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d0:	4a88      	ldr	r2, [pc, #544]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052d8:	e015      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	3304      	adds	r3, #4
 80052de:	2100      	movs	r1, #0
 80052e0:	4618      	mov	r0, r3
 80052e2:	f001 ffaf 	bl	8007244 <RCCEx_PLL2_Config>
 80052e6:	4603      	mov	r3, r0
 80052e8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052ea:	e00c      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3324      	adds	r3, #36	; 0x24
 80052f0:	2100      	movs	r1, #0
 80052f2:	4618      	mov	r0, r3
 80052f4:	f002 f858 	bl	80073a8 <RCCEx_PLL3_Config>
 80052f8:	4603      	mov	r3, r0
 80052fa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052fc:	e003      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	75fb      	strb	r3, [r7, #23]
      break;
 8005302:	e000      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005306:	7dfb      	ldrb	r3, [r7, #23]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d109      	bne.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800530c:	4b79      	ldr	r3, [pc, #484]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800530e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005310:	f023 0207 	bic.w	r2, r3, #7
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005318:	4976      	ldr	r1, [pc, #472]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800531a:	4313      	orrs	r3, r2
 800531c:	650b      	str	r3, [r1, #80]	; 0x50
 800531e:	e001      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005320:	7dfb      	ldrb	r3, [r7, #23]
 8005322:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800532c:	2b00      	cmp	r3, #0
 800532e:	d042      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005338:	d02b      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800533a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800533e:	d825      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005340:	2bc0      	cmp	r3, #192	; 0xc0
 8005342:	d028      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005344:	2bc0      	cmp	r3, #192	; 0xc0
 8005346:	d821      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005348:	2b80      	cmp	r3, #128	; 0x80
 800534a:	d016      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800534c:	2b80      	cmp	r3, #128	; 0x80
 800534e:	d81d      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005354:	2b40      	cmp	r3, #64	; 0x40
 8005356:	d007      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8005358:	e018      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800535a:	4b66      	ldr	r3, [pc, #408]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	4a65      	ldr	r2, [pc, #404]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005364:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005366:	e017      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3304      	adds	r3, #4
 800536c:	2100      	movs	r1, #0
 800536e:	4618      	mov	r0, r3
 8005370:	f001 ff68 	bl	8007244 <RCCEx_PLL2_Config>
 8005374:	4603      	mov	r3, r0
 8005376:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005378:	e00e      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	3324      	adds	r3, #36	; 0x24
 800537e:	2100      	movs	r1, #0
 8005380:	4618      	mov	r0, r3
 8005382:	f002 f811 	bl	80073a8 <RCCEx_PLL3_Config>
 8005386:	4603      	mov	r3, r0
 8005388:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800538a:	e005      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	75fb      	strb	r3, [r7, #23]
      break;
 8005390:	e002      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005392:	bf00      	nop
 8005394:	e000      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005396:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005398:	7dfb      	ldrb	r3, [r7, #23]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d109      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800539e:	4b55      	ldr	r3, [pc, #340]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053a2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053aa:	4952      	ldr	r1, [pc, #328]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	650b      	str	r3, [r1, #80]	; 0x50
 80053b0:	e001      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b2:	7dfb      	ldrb	r3, [r7, #23]
 80053b4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d049      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80053c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053cc:	d030      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80053ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053d2:	d82a      	bhi.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80053d4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80053d8:	d02c      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80053da:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80053de:	d824      	bhi.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80053e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053e4:	d018      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80053e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053ea:	d81e      	bhi.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80053f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053f4:	d007      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80053f6:	e018      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f8:	4b3e      	ldr	r3, [pc, #248]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fc:	4a3d      	ldr	r2, [pc, #244]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005402:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005404:	e017      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	3304      	adds	r3, #4
 800540a:	2100      	movs	r1, #0
 800540c:	4618      	mov	r0, r3
 800540e:	f001 ff19 	bl	8007244 <RCCEx_PLL2_Config>
 8005412:	4603      	mov	r3, r0
 8005414:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005416:	e00e      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	3324      	adds	r3, #36	; 0x24
 800541c:	2100      	movs	r1, #0
 800541e:	4618      	mov	r0, r3
 8005420:	f001 ffc2 	bl	80073a8 <RCCEx_PLL3_Config>
 8005424:	4603      	mov	r3, r0
 8005426:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005428:	e005      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	75fb      	strb	r3, [r7, #23]
      break;
 800542e:	e002      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005430:	bf00      	nop
 8005432:	e000      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005434:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005436:	7dfb      	ldrb	r3, [r7, #23]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d10a      	bne.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800543c:	4b2d      	ldr	r3, [pc, #180]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800543e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005440:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800544a:	492a      	ldr	r1, [pc, #168]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800544c:	4313      	orrs	r3, r2
 800544e:	658b      	str	r3, [r1, #88]	; 0x58
 8005450:	e001      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005452:	7dfb      	ldrb	r3, [r7, #23]
 8005454:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800545e:	2b00      	cmp	r3, #0
 8005460:	d04c      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005468:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800546c:	d030      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800546e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005472:	d82a      	bhi.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005474:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005478:	d02c      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800547a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800547e:	d824      	bhi.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005480:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005484:	d018      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8005486:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800548a:	d81e      	bhi.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800548c:	2b00      	cmp	r3, #0
 800548e:	d003      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005494:	d007      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005496:	e018      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005498:	4b16      	ldr	r3, [pc, #88]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800549a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549c:	4a15      	ldr	r2, [pc, #84]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800549e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80054a4:	e017      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	3304      	adds	r3, #4
 80054aa:	2100      	movs	r1, #0
 80054ac:	4618      	mov	r0, r3
 80054ae:	f001 fec9 	bl	8007244 <RCCEx_PLL2_Config>
 80054b2:	4603      	mov	r3, r0
 80054b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80054b6:	e00e      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	3324      	adds	r3, #36	; 0x24
 80054bc:	2100      	movs	r1, #0
 80054be:	4618      	mov	r0, r3
 80054c0:	f001 ff72 	bl	80073a8 <RCCEx_PLL3_Config>
 80054c4:	4603      	mov	r3, r0
 80054c6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80054c8:	e005      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	75fb      	strb	r3, [r7, #23]
      break;
 80054ce:	e002      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80054d0:	bf00      	nop
 80054d2:	e000      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80054d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054d6:	7dfb      	ldrb	r3, [r7, #23]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10d      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80054dc:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80054ea:	4902      	ldr	r1, [pc, #8]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	658b      	str	r3, [r1, #88]	; 0x58
 80054f0:	e004      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80054f2:	bf00      	nop
 80054f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f8:	7dfb      	ldrb	r3, [r7, #23]
 80054fa:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d032      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800550c:	2b30      	cmp	r3, #48	; 0x30
 800550e:	d01c      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005510:	2b30      	cmp	r3, #48	; 0x30
 8005512:	d817      	bhi.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005514:	2b20      	cmp	r3, #32
 8005516:	d00c      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005518:	2b20      	cmp	r3, #32
 800551a:	d813      	bhi.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800551c:	2b00      	cmp	r3, #0
 800551e:	d016      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005520:	2b10      	cmp	r3, #16
 8005522:	d10f      	bne.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005524:	4baf      	ldr	r3, [pc, #700]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005528:	4aae      	ldr	r2, [pc, #696]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800552a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800552e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005530:	e00e      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3304      	adds	r3, #4
 8005536:	2102      	movs	r1, #2
 8005538:	4618      	mov	r0, r3
 800553a:	f001 fe83 	bl	8007244 <RCCEx_PLL2_Config>
 800553e:	4603      	mov	r3, r0
 8005540:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005542:	e005      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	75fb      	strb	r3, [r7, #23]
      break;
 8005548:	e002      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800554a:	bf00      	nop
 800554c:	e000      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800554e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005550:	7dfb      	ldrb	r3, [r7, #23]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d109      	bne.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005556:	4ba3      	ldr	r3, [pc, #652]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800555a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005562:	49a0      	ldr	r1, [pc, #640]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005564:	4313      	orrs	r3, r2
 8005566:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005568:	e001      	b.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800556a:	7dfb      	ldrb	r3, [r7, #23]
 800556c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d047      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005582:	d030      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8005584:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005588:	d82a      	bhi.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800558a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800558e:	d02c      	beq.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005590:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005594:	d824      	bhi.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800559a:	d018      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800559c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055a0:	d81e      	bhi.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80055a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055aa:	d007      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80055ac:	e018      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055ae:	4b8d      	ldr	r3, [pc, #564]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b2:	4a8c      	ldr	r2, [pc, #560]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80055ba:	e017      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3304      	adds	r3, #4
 80055c0:	2100      	movs	r1, #0
 80055c2:	4618      	mov	r0, r3
 80055c4:	f001 fe3e 	bl	8007244 <RCCEx_PLL2_Config>
 80055c8:	4603      	mov	r3, r0
 80055ca:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80055cc:	e00e      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	3324      	adds	r3, #36	; 0x24
 80055d2:	2100      	movs	r1, #0
 80055d4:	4618      	mov	r0, r3
 80055d6:	f001 fee7 	bl	80073a8 <RCCEx_PLL3_Config>
 80055da:	4603      	mov	r3, r0
 80055dc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80055de:	e005      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	75fb      	strb	r3, [r7, #23]
      break;
 80055e4:	e002      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80055e6:	bf00      	nop
 80055e8:	e000      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80055ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ec:	7dfb      	ldrb	r3, [r7, #23]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d109      	bne.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80055f2:	4b7c      	ldr	r3, [pc, #496]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fe:	4979      	ldr	r1, [pc, #484]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005600:	4313      	orrs	r3, r2
 8005602:	650b      	str	r3, [r1, #80]	; 0x50
 8005604:	e001      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005606:	7dfb      	ldrb	r3, [r7, #23]
 8005608:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d049      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800561a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800561e:	d02e      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8005620:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005624:	d828      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005626:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800562a:	d02a      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800562c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005630:	d822      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005632:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005636:	d026      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8005638:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800563c:	d81c      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800563e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005642:	d010      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8005644:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005648:	d816      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800564a:	2b00      	cmp	r3, #0
 800564c:	d01d      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800564e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005652:	d111      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3304      	adds	r3, #4
 8005658:	2101      	movs	r1, #1
 800565a:	4618      	mov	r0, r3
 800565c:	f001 fdf2 	bl	8007244 <RCCEx_PLL2_Config>
 8005660:	4603      	mov	r3, r0
 8005662:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005664:	e012      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3324      	adds	r3, #36	; 0x24
 800566a:	2101      	movs	r1, #1
 800566c:	4618      	mov	r0, r3
 800566e:	f001 fe9b 	bl	80073a8 <RCCEx_PLL3_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005676:	e009      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	75fb      	strb	r3, [r7, #23]
      break;
 800567c:	e006      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800567e:	bf00      	nop
 8005680:	e004      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005682:	bf00      	nop
 8005684:	e002      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005686:	bf00      	nop
 8005688:	e000      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800568a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800568c:	7dfb      	ldrb	r3, [r7, #23]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d109      	bne.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005692:	4b54      	ldr	r3, [pc, #336]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005696:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800569e:	4951      	ldr	r1, [pc, #324]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	650b      	str	r3, [r1, #80]	; 0x50
 80056a4:	e001      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a6:	7dfb      	ldrb	r3, [r7, #23]
 80056a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d04b      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80056bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056c0:	d02e      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80056c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056c6:	d828      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80056c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056cc:	d02a      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80056ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d2:	d822      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80056d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80056d8:	d026      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80056da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80056de:	d81c      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80056e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056e4:	d010      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80056e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056ea:	d816      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d01d      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80056f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056f4:	d111      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3304      	adds	r3, #4
 80056fa:	2101      	movs	r1, #1
 80056fc:	4618      	mov	r0, r3
 80056fe:	f001 fda1 	bl	8007244 <RCCEx_PLL2_Config>
 8005702:	4603      	mov	r3, r0
 8005704:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005706:	e012      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	3324      	adds	r3, #36	; 0x24
 800570c:	2101      	movs	r1, #1
 800570e:	4618      	mov	r0, r3
 8005710:	f001 fe4a 	bl	80073a8 <RCCEx_PLL3_Config>
 8005714:	4603      	mov	r3, r0
 8005716:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005718:	e009      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	75fb      	strb	r3, [r7, #23]
      break;
 800571e:	e006      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005720:	bf00      	nop
 8005722:	e004      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005724:	bf00      	nop
 8005726:	e002      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005728:	bf00      	nop
 800572a:	e000      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800572c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800572e:	7dfb      	ldrb	r3, [r7, #23]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10a      	bne.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005734:	4b2b      	ldr	r3, [pc, #172]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005738:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005742:	4928      	ldr	r1, [pc, #160]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005744:	4313      	orrs	r3, r2
 8005746:	658b      	str	r3, [r1, #88]	; 0x58
 8005748:	e001      	b.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574a:	7dfb      	ldrb	r3, [r7, #23]
 800574c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d02f      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800575e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005762:	d00e      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8005764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005768:	d814      	bhi.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800576a:	2b00      	cmp	r3, #0
 800576c:	d015      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800576e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005772:	d10f      	bne.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005774:	4b1b      	ldr	r3, [pc, #108]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005778:	4a1a      	ldr	r2, [pc, #104]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800577a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800577e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005780:	e00c      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3304      	adds	r3, #4
 8005786:	2101      	movs	r1, #1
 8005788:	4618      	mov	r0, r3
 800578a:	f001 fd5b 	bl	8007244 <RCCEx_PLL2_Config>
 800578e:	4603      	mov	r3, r0
 8005790:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005792:	e003      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	75fb      	strb	r3, [r7, #23]
      break;
 8005798:	e000      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800579a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800579c:	7dfb      	ldrb	r3, [r7, #23]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d109      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80057a2:	4b10      	ldr	r3, [pc, #64]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80057a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ae:	490d      	ldr	r1, [pc, #52]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	650b      	str	r3, [r1, #80]	; 0x50
 80057b4:	e001      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b6:	7dfb      	ldrb	r3, [r7, #23]
 80057b8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d033      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d81c      	bhi.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80057ce:	a201      	add	r2, pc, #4	; (adr r2, 80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80057d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d4:	0800580f 	.word	0x0800580f
 80057d8:	080057e9 	.word	0x080057e9
 80057dc:	080057f7 	.word	0x080057f7
 80057e0:	0800580f 	.word	0x0800580f
 80057e4:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e8:	4bb8      	ldr	r3, [pc, #736]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80057ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ec:	4ab7      	ldr	r2, [pc, #732]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80057ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80057f4:	e00c      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3304      	adds	r3, #4
 80057fa:	2102      	movs	r1, #2
 80057fc:	4618      	mov	r0, r3
 80057fe:	f001 fd21 	bl	8007244 <RCCEx_PLL2_Config>
 8005802:	4603      	mov	r3, r0
 8005804:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005806:	e003      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	75fb      	strb	r3, [r7, #23]
      break;
 800580c:	e000      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800580e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005810:	7dfb      	ldrb	r3, [r7, #23]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d109      	bne.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005816:	4bad      	ldr	r3, [pc, #692]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800581a:	f023 0203 	bic.w	r2, r3, #3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005822:	49aa      	ldr	r1, [pc, #680]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005824:	4313      	orrs	r3, r2
 8005826:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005828:	e001      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800582a:	7dfb      	ldrb	r3, [r7, #23]
 800582c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005836:	2b00      	cmp	r3, #0
 8005838:	f000 8086 	beq.w	8005948 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800583c:	4ba4      	ldr	r3, [pc, #656]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4aa3      	ldr	r2, [pc, #652]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005846:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005848:	f7fc fabe 	bl	8001dc8 <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800584e:	e009      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005850:	f7fc faba 	bl	8001dc8 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b64      	cmp	r3, #100	; 0x64
 800585c:	d902      	bls.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	75fb      	strb	r3, [r7, #23]
        break;
 8005862:	e005      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005864:	4b9a      	ldr	r3, [pc, #616]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586c:	2b00      	cmp	r3, #0
 800586e:	d0ef      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8005870:	7dfb      	ldrb	r3, [r7, #23]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d166      	bne.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005876:	4b95      	ldr	r3, [pc, #596]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005878:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005880:	4053      	eors	r3, r2
 8005882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005886:	2b00      	cmp	r3, #0
 8005888:	d013      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800588a:	4b90      	ldr	r3, [pc, #576]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800588c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800588e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005892:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005894:	4b8d      	ldr	r3, [pc, #564]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005898:	4a8c      	ldr	r2, [pc, #560]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800589a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800589e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058a0:	4b8a      	ldr	r3, [pc, #552]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a4:	4a89      	ldr	r2, [pc, #548]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058aa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80058ac:	4a87      	ldr	r2, [pc, #540]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058bc:	d115      	bne.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058be:	f7fc fa83 	bl	8001dc8 <HAL_GetTick>
 80058c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058c4:	e00b      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c6:	f7fc fa7f 	bl	8001dc8 <HAL_GetTick>
 80058ca:	4602      	mov	r2, r0
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d902      	bls.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	75fb      	strb	r3, [r7, #23]
            break;
 80058dc:	e005      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058de:	4b7b      	ldr	r3, [pc, #492]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d0ed      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80058ea:	7dfb      	ldrb	r3, [r7, #23]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d126      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058fe:	d10d      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8005900:	4b72      	ldr	r3, [pc, #456]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800590e:	0919      	lsrs	r1, r3, #4
 8005910:	4b70      	ldr	r3, [pc, #448]	; (8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8005912:	400b      	ands	r3, r1
 8005914:	496d      	ldr	r1, [pc, #436]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005916:	4313      	orrs	r3, r2
 8005918:	610b      	str	r3, [r1, #16]
 800591a:	e005      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800591c:	4b6b      	ldr	r3, [pc, #428]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	4a6a      	ldr	r2, [pc, #424]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005922:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005926:	6113      	str	r3, [r2, #16]
 8005928:	4b68      	ldr	r3, [pc, #416]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800592a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005936:	4965      	ldr	r1, [pc, #404]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005938:	4313      	orrs	r3, r2
 800593a:	670b      	str	r3, [r1, #112]	; 0x70
 800593c:	e004      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800593e:	7dfb      	ldrb	r3, [r7, #23]
 8005940:	75bb      	strb	r3, [r7, #22]
 8005942:	e001      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005944:	7dfb      	ldrb	r3, [r7, #23]
 8005946:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d07e      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005958:	2b28      	cmp	r3, #40	; 0x28
 800595a:	d867      	bhi.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800595c:	a201      	add	r2, pc, #4	; (adr r2, 8005964 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800595e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005962:	bf00      	nop
 8005964:	08005a33 	.word	0x08005a33
 8005968:	08005a2d 	.word	0x08005a2d
 800596c:	08005a2d 	.word	0x08005a2d
 8005970:	08005a2d 	.word	0x08005a2d
 8005974:	08005a2d 	.word	0x08005a2d
 8005978:	08005a2d 	.word	0x08005a2d
 800597c:	08005a2d 	.word	0x08005a2d
 8005980:	08005a2d 	.word	0x08005a2d
 8005984:	08005a09 	.word	0x08005a09
 8005988:	08005a2d 	.word	0x08005a2d
 800598c:	08005a2d 	.word	0x08005a2d
 8005990:	08005a2d 	.word	0x08005a2d
 8005994:	08005a2d 	.word	0x08005a2d
 8005998:	08005a2d 	.word	0x08005a2d
 800599c:	08005a2d 	.word	0x08005a2d
 80059a0:	08005a2d 	.word	0x08005a2d
 80059a4:	08005a1b 	.word	0x08005a1b
 80059a8:	08005a2d 	.word	0x08005a2d
 80059ac:	08005a2d 	.word	0x08005a2d
 80059b0:	08005a2d 	.word	0x08005a2d
 80059b4:	08005a2d 	.word	0x08005a2d
 80059b8:	08005a2d 	.word	0x08005a2d
 80059bc:	08005a2d 	.word	0x08005a2d
 80059c0:	08005a2d 	.word	0x08005a2d
 80059c4:	08005a33 	.word	0x08005a33
 80059c8:	08005a2d 	.word	0x08005a2d
 80059cc:	08005a2d 	.word	0x08005a2d
 80059d0:	08005a2d 	.word	0x08005a2d
 80059d4:	08005a2d 	.word	0x08005a2d
 80059d8:	08005a2d 	.word	0x08005a2d
 80059dc:	08005a2d 	.word	0x08005a2d
 80059e0:	08005a2d 	.word	0x08005a2d
 80059e4:	08005a33 	.word	0x08005a33
 80059e8:	08005a2d 	.word	0x08005a2d
 80059ec:	08005a2d 	.word	0x08005a2d
 80059f0:	08005a2d 	.word	0x08005a2d
 80059f4:	08005a2d 	.word	0x08005a2d
 80059f8:	08005a2d 	.word	0x08005a2d
 80059fc:	08005a2d 	.word	0x08005a2d
 8005a00:	08005a2d 	.word	0x08005a2d
 8005a04:	08005a33 	.word	0x08005a33
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3304      	adds	r3, #4
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f001 fc18 	bl	8007244 <RCCEx_PLL2_Config>
 8005a14:	4603      	mov	r3, r0
 8005a16:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005a18:	e00c      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3324      	adds	r3, #36	; 0x24
 8005a1e:	2101      	movs	r1, #1
 8005a20:	4618      	mov	r0, r3
 8005a22:	f001 fcc1 	bl	80073a8 <RCCEx_PLL3_Config>
 8005a26:	4603      	mov	r3, r0
 8005a28:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005a2a:	e003      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a30:	e000      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8005a32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a34:	7dfb      	ldrb	r3, [r7, #23]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d109      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005a3a:	4b24      	ldr	r3, [pc, #144]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a46:	4921      	ldr	r1, [pc, #132]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	654b      	str	r3, [r1, #84]	; 0x54
 8005a4c:	e001      	b.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a4e:	7dfb      	ldrb	r3, [r7, #23]
 8005a50:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d03e      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a62:	2b05      	cmp	r3, #5
 8005a64:	d820      	bhi.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8005a66:	a201      	add	r2, pc, #4	; (adr r2, 8005a6c <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8005a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6c:	08005aaf 	.word	0x08005aaf
 8005a70:	08005a85 	.word	0x08005a85
 8005a74:	08005a97 	.word	0x08005a97
 8005a78:	08005aaf 	.word	0x08005aaf
 8005a7c:	08005aaf 	.word	0x08005aaf
 8005a80:	08005aaf 	.word	0x08005aaf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	3304      	adds	r3, #4
 8005a88:	2101      	movs	r1, #1
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f001 fbda 	bl	8007244 <RCCEx_PLL2_Config>
 8005a90:	4603      	mov	r3, r0
 8005a92:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005a94:	e00c      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	3324      	adds	r3, #36	; 0x24
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f001 fc83 	bl	80073a8 <RCCEx_PLL3_Config>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005aa6:	e003      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	75fb      	strb	r3, [r7, #23]
      break;
 8005aac:	e000      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8005aae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ab0:	7dfb      	ldrb	r3, [r7, #23]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d110      	bne.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005ab6:	4b05      	ldr	r3, [pc, #20]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aba:	f023 0207 	bic.w	r2, r3, #7
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ac2:	4902      	ldr	r1, [pc, #8]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	654b      	str	r3, [r1, #84]	; 0x54
 8005ac8:	e008      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8005aca:	bf00      	nop
 8005acc:	58024400 	.word	0x58024400
 8005ad0:	58024800 	.word	0x58024800
 8005ad4:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad8:	7dfb      	ldrb	r3, [r7, #23]
 8005ada:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0304 	and.w	r3, r3, #4
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d039      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aee:	2b05      	cmp	r3, #5
 8005af0:	d820      	bhi.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8005af2:	a201      	add	r2, pc, #4	; (adr r2, 8005af8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8005af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af8:	08005b3b 	.word	0x08005b3b
 8005afc:	08005b11 	.word	0x08005b11
 8005b00:	08005b23 	.word	0x08005b23
 8005b04:	08005b3b 	.word	0x08005b3b
 8005b08:	08005b3b 	.word	0x08005b3b
 8005b0c:	08005b3b 	.word	0x08005b3b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	3304      	adds	r3, #4
 8005b14:	2101      	movs	r1, #1
 8005b16:	4618      	mov	r0, r3
 8005b18:	f001 fb94 	bl	8007244 <RCCEx_PLL2_Config>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005b20:	e00c      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	3324      	adds	r3, #36	; 0x24
 8005b26:	2101      	movs	r1, #1
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f001 fc3d 	bl	80073a8 <RCCEx_PLL3_Config>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005b32:	e003      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	75fb      	strb	r3, [r7, #23]
      break;
 8005b38:	e000      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8005b3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b3c:	7dfb      	ldrb	r3, [r7, #23]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10a      	bne.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b42:	4bb7      	ldr	r3, [pc, #732]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b46:	f023 0207 	bic.w	r2, r3, #7
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b50:	49b3      	ldr	r1, [pc, #716]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	658b      	str	r3, [r1, #88]	; 0x58
 8005b56:	e001      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b58:	7dfb      	ldrb	r3, [r7, #23]
 8005b5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0320 	and.w	r3, r3, #32
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d04b      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b72:	d02e      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8005b74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b78:	d828      	bhi.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b7e:	d02a      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8005b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b84:	d822      	bhi.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005b86:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005b8a:	d026      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8005b8c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005b90:	d81c      	bhi.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005b92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b96:	d010      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8005b98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b9c:	d816      	bhi.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d01d      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8005ba2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ba6:	d111      	bne.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3304      	adds	r3, #4
 8005bac:	2100      	movs	r1, #0
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f001 fb48 	bl	8007244 <RCCEx_PLL2_Config>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005bb8:	e012      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	3324      	adds	r3, #36	; 0x24
 8005bbe:	2102      	movs	r1, #2
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f001 fbf1 	bl	80073a8 <RCCEx_PLL3_Config>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005bca:	e009      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	75fb      	strb	r3, [r7, #23]
      break;
 8005bd0:	e006      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005bd2:	bf00      	nop
 8005bd4:	e004      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005bd6:	bf00      	nop
 8005bd8:	e002      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e000      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005bde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005be0:	7dfb      	ldrb	r3, [r7, #23]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10a      	bne.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005be6:	4b8e      	ldr	r3, [pc, #568]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bea:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bf4:	498a      	ldr	r1, [pc, #552]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	654b      	str	r3, [r1, #84]	; 0x54
 8005bfa:	e001      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bfc:	7dfb      	ldrb	r3, [r7, #23]
 8005bfe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d04b      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c12:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005c16:	d02e      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8005c18:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005c1c:	d828      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c22:	d02a      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8005c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c28:	d822      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005c2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c2e:	d026      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005c30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c34:	d81c      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c3a:	d010      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8005c3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c40:	d816      	bhi.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d01d      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c4a:	d111      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	3304      	adds	r3, #4
 8005c50:	2100      	movs	r1, #0
 8005c52:	4618      	mov	r0, r3
 8005c54:	f001 faf6 	bl	8007244 <RCCEx_PLL2_Config>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005c5c:	e012      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	3324      	adds	r3, #36	; 0x24
 8005c62:	2102      	movs	r1, #2
 8005c64:	4618      	mov	r0, r3
 8005c66:	f001 fb9f 	bl	80073a8 <RCCEx_PLL3_Config>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005c6e:	e009      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	75fb      	strb	r3, [r7, #23]
      break;
 8005c74:	e006      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005c76:	bf00      	nop
 8005c78:	e004      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005c7a:	bf00      	nop
 8005c7c:	e002      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e000      	b.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005c82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c84:	7dfb      	ldrb	r3, [r7, #23]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10a      	bne.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c8a:	4b65      	ldr	r3, [pc, #404]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c8e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c98:	4961      	ldr	r1, [pc, #388]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	658b      	str	r3, [r1, #88]	; 0x58
 8005c9e:	e001      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca0:	7dfb      	ldrb	r3, [r7, #23]
 8005ca2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d04b      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cb6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005cba:	d02e      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8005cbc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005cc0:	d828      	bhi.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc6:	d02a      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8005cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ccc:	d822      	bhi.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005cce:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005cd2:	d026      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8005cd4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005cd8:	d81c      	bhi.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005cda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005cde:	d010      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8005ce0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ce4:	d816      	bhi.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d01d      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8005cea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cee:	d111      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	3304      	adds	r3, #4
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f001 faa4 	bl	8007244 <RCCEx_PLL2_Config>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005d00:	e012      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	3324      	adds	r3, #36	; 0x24
 8005d06:	2102      	movs	r1, #2
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f001 fb4d 	bl	80073a8 <RCCEx_PLL3_Config>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005d12:	e009      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	75fb      	strb	r3, [r7, #23]
      break;
 8005d18:	e006      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d1a:	bf00      	nop
 8005d1c:	e004      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d1e:	bf00      	nop
 8005d20:	e002      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d22:	bf00      	nop
 8005d24:	e000      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d28:	7dfb      	ldrb	r3, [r7, #23]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10a      	bne.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005d2e:	4b3c      	ldr	r3, [pc, #240]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d3c:	4938      	ldr	r1, [pc, #224]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	658b      	str	r3, [r1, #88]	; 0x58
 8005d42:	e001      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d44:	7dfb      	ldrb	r3, [r7, #23]
 8005d46:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0308 	and.w	r3, r3, #8
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d01a      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d5e:	d10a      	bne.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	3324      	adds	r3, #36	; 0x24
 8005d64:	2102      	movs	r1, #2
 8005d66:	4618      	mov	r0, r3
 8005d68:	f001 fb1e 	bl	80073a8 <RCCEx_PLL3_Config>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005d76:	4b2a      	ldr	r3, [pc, #168]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d84:	4926      	ldr	r1, [pc, #152]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005d86:	4313      	orrs	r3, r2
 8005d88:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0310 	and.w	r3, r3, #16
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d01a      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005da0:	d10a      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	3324      	adds	r3, #36	; 0x24
 8005da6:	2102      	movs	r1, #2
 8005da8:	4618      	mov	r0, r3
 8005daa:	f001 fafd 	bl	80073a8 <RCCEx_PLL3_Config>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005db8:	4b19      	ldr	r3, [pc, #100]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dc6:	4916      	ldr	r1, [pc, #88]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d036      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005dde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005de2:	d01f      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8005de4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005de8:	d817      	bhi.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8005dee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df2:	d009      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8005df4:	e011      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	3304      	adds	r3, #4
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f001 fa21 	bl	8007244 <RCCEx_PLL2_Config>
 8005e02:	4603      	mov	r3, r0
 8005e04:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005e06:	e00e      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3324      	adds	r3, #36	; 0x24
 8005e0c:	2102      	movs	r1, #2
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f001 faca 	bl	80073a8 <RCCEx_PLL3_Config>
 8005e14:	4603      	mov	r3, r0
 8005e16:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005e18:	e005      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	75fb      	strb	r3, [r7, #23]
      break;
 8005e1e:	e002      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8005e20:	58024400 	.word	0x58024400
      break;
 8005e24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e26:	7dfb      	ldrb	r3, [r7, #23]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10a      	bne.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e2c:	4b93      	ldr	r3, [pc, #588]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005e3a:	4990      	ldr	r1, [pc, #576]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	658b      	str	r3, [r1, #88]	; 0x58
 8005e40:	e001      	b.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e42:	7dfb      	ldrb	r3, [r7, #23]
 8005e44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d033      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e5c:	d01c      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8005e5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e62:	d816      	bhi.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8005e64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e68:	d003      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8005e6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e6e:	d007      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8005e70:	e00f      	b.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e72:	4b82      	ldr	r3, [pc, #520]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e76:	4a81      	ldr	r2, [pc, #516]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e7c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005e7e:	e00c      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	3324      	adds	r3, #36	; 0x24
 8005e84:	2101      	movs	r1, #1
 8005e86:	4618      	mov	r0, r3
 8005e88:	f001 fa8e 	bl	80073a8 <RCCEx_PLL3_Config>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005e90:	e003      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	75fb      	strb	r3, [r7, #23]
      break;
 8005e96:	e000      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8005e98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e9a:	7dfb      	ldrb	r3, [r7, #23]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10a      	bne.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ea0:	4b76      	ldr	r3, [pc, #472]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005eae:	4973      	ldr	r1, [pc, #460]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	654b      	str	r3, [r1, #84]	; 0x54
 8005eb4:	e001      	b.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb6:	7dfb      	ldrb	r3, [r7, #23]
 8005eb8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d029      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8005ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ed2:	d007      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8005ed4:	e00f      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ed6:	4b69      	ldr	r3, [pc, #420]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eda:	4a68      	ldr	r2, [pc, #416]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ee0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005ee2:	e00b      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	2102      	movs	r1, #2
 8005eea:	4618      	mov	r0, r3
 8005eec:	f001 f9aa 	bl	8007244 <RCCEx_PLL2_Config>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005ef4:	e002      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	75fb      	strb	r3, [r7, #23]
      break;
 8005efa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005efc:	7dfb      	ldrb	r3, [r7, #23]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d109      	bne.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005f02:	4b5e      	ldr	r3, [pc, #376]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f06:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f0e:	495b      	ldr	r1, [pc, #364]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005f14:	e001      	b.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f16:	7dfb      	ldrb	r3, [r7, #23]
 8005f18:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00a      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	3324      	adds	r3, #36	; 0x24
 8005f2a:	2102      	movs	r1, #2
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f001 fa3b 	bl	80073a8 <RCCEx_PLL3_Config>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d030      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f50:	d017      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8005f52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f56:	d811      	bhi.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005f58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f5c:	d013      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005f5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f62:	d80b      	bhi.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d010      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005f68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f6c:	d106      	bne.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f6e:	4b43      	ldr	r3, [pc, #268]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f72:	4a42      	ldr	r2, [pc, #264]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f78:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005f7a:	e007      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f80:	e004      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005f82:	bf00      	nop
 8005f84:	e002      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005f86:	bf00      	nop
 8005f88:	e000      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005f8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f8c:	7dfb      	ldrb	r3, [r7, #23]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d109      	bne.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f92:	4b3a      	ldr	r3, [pc, #232]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f9e:	4937      	ldr	r1, [pc, #220]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	654b      	str	r3, [r1, #84]	; 0x54
 8005fa4:	e001      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fa6:	7dfb      	ldrb	r3, [r7, #23]
 8005fa8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d008      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005fb6:	4b31      	ldr	r3, [pc, #196]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc2:	492e      	ldr	r1, [pc, #184]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d009      	beq.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005fd4:	4b29      	ldr	r3, [pc, #164]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005fe2:	4926      	ldr	r1, [pc, #152]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d008      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005ff4:	4b21      	ldr	r3, [pc, #132]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005ff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006000:	491e      	ldr	r1, [pc, #120]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006002:	4313      	orrs	r3, r2
 8006004:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00d      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006012:	4b1a      	ldr	r3, [pc, #104]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	4a19      	ldr	r2, [pc, #100]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006018:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800601c:	6113      	str	r3, [r2, #16]
 800601e:	4b17      	ldr	r3, [pc, #92]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006020:	691a      	ldr	r2, [r3, #16]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006028:	4914      	ldr	r1, [pc, #80]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800602a:	4313      	orrs	r3, r2
 800602c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	da08      	bge.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006036:	4b11      	ldr	r3, [pc, #68]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800603a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006042:	490e      	ldr	r1, [pc, #56]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006044:	4313      	orrs	r3, r2
 8006046:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d009      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006054:	4b09      	ldr	r3, [pc, #36]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006058:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006062:	4906      	ldr	r1, [pc, #24]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006064:	4313      	orrs	r3, r2
 8006066:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006068:	7dbb      	ldrb	r3, [r7, #22]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	e000      	b.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
}
 8006074:	4618      	mov	r0, r3
 8006076:	3718      	adds	r7, #24
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	58024400 	.word	0x58024400

08006080 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b090      	sub	sp, #64	; 0x40
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800608e:	f040 8095 	bne.w	80061bc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006092:	4bae      	ldr	r3, [pc, #696]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006096:	f003 0307 	and.w	r3, r3, #7
 800609a:	633b      	str	r3, [r7, #48]	; 0x30
 800609c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609e:	2b04      	cmp	r3, #4
 80060a0:	f200 8088 	bhi.w	80061b4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80060a4:	a201      	add	r2, pc, #4	; (adr r2, 80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80060a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060aa:	bf00      	nop
 80060ac:	080060c1 	.word	0x080060c1
 80060b0:	080060e9 	.word	0x080060e9
 80060b4:	08006111 	.word	0x08006111
 80060b8:	080061ad 	.word	0x080061ad
 80060bc:	08006139 	.word	0x08006139

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80060c0:	4ba2      	ldr	r3, [pc, #648]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060cc:	d108      	bne.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060d2:	4618      	mov	r0, r3
 80060d4:	f000 ff64 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80060d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060da:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80060dc:	f000 bc95 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80060e0:	2300      	movs	r3, #0
 80060e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80060e4:	f000 bc91 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060e8:	4b98      	ldr	r3, [pc, #608]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80060f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80060f4:	d108      	bne.n	8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060f6:	f107 0318 	add.w	r3, r7, #24
 80060fa:	4618      	mov	r0, r3
 80060fc:	f000 fca8 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006104:	f000 bc81 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006108:	2300      	movs	r3, #0
 800610a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800610c:	f000 bc7d 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006110:	4b8e      	ldr	r3, [pc, #568]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006118:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800611c:	d108      	bne.n	8006130 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800611e:	f107 030c 	add.w	r3, r7, #12
 8006122:	4618      	mov	r0, r3
 8006124:	f000 fde8 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800612c:	f000 bc6d 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006134:	f000 bc69 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006138:	4b84      	ldr	r3, [pc, #528]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800613a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800613c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006140:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006142:	4b82      	ldr	r3, [pc, #520]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b04      	cmp	r3, #4
 800614c:	d10c      	bne.n	8006168 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800614e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006150:	2b00      	cmp	r3, #0
 8006152:	d109      	bne.n	8006168 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006154:	4b7d      	ldr	r3, [pc, #500]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	08db      	lsrs	r3, r3, #3
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	4a7c      	ldr	r2, [pc, #496]	; (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
 8006164:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006166:	e01f      	b.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006168:	4b78      	ldr	r3, [pc, #480]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006170:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006174:	d106      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8006176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006178:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800617c:	d102      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800617e:	4b75      	ldr	r3, [pc, #468]	; (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006180:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006182:	e011      	b.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006184:	4b71      	ldr	r3, [pc, #452]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800618c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006190:	d106      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8006192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006194:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006198:	d102      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800619a:	4b6f      	ldr	r3, [pc, #444]	; (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800619c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800619e:	e003      	b.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80061a0:	2300      	movs	r3, #0
 80061a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80061a4:	f000 bc31 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80061a8:	f000 bc2f 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80061ac:	4b6b      	ldr	r3, [pc, #428]	; (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80061ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80061b0:	f000 bc2b 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80061b8:	f000 bc27 	b.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061c2:	f040 8095 	bne.w	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80061c6:	4b61      	ldr	r3, [pc, #388]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80061c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ca:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80061ce:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80061d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061d6:	d04d      	beq.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 80061d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061de:	f200 8084 	bhi.w	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80061e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e4:	2bc0      	cmp	r3, #192	; 0xc0
 80061e6:	d07d      	beq.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	2bc0      	cmp	r3, #192	; 0xc0
 80061ec:	d87d      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80061ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f0:	2b80      	cmp	r3, #128	; 0x80
 80061f2:	d02d      	beq.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 80061f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f6:	2b80      	cmp	r3, #128	; 0x80
 80061f8:	d877      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80061fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8006200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006202:	2b40      	cmp	r3, #64	; 0x40
 8006204:	d012      	beq.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8006206:	e070      	b.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006208:	4b50      	ldr	r3, [pc, #320]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006210:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006214:	d107      	bne.n	8006226 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800621a:	4618      	mov	r0, r3
 800621c:	f000 fec0 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006222:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006224:	e3f1      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006226:	2300      	movs	r3, #0
 8006228:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800622a:	e3ee      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800622c:	4b47      	ldr	r3, [pc, #284]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006234:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006238:	d107      	bne.n	800624a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800623a:	f107 0318 	add.w	r3, r7, #24
 800623e:	4618      	mov	r0, r3
 8006240:	f000 fc06 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006248:	e3df      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800624a:	2300      	movs	r3, #0
 800624c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800624e:	e3dc      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006250:	4b3e      	ldr	r3, [pc, #248]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006258:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800625c:	d107      	bne.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800625e:	f107 030c 	add.w	r3, r7, #12
 8006262:	4618      	mov	r0, r3
 8006264:	f000 fd48 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800626c:	e3cd      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800626e:	2300      	movs	r3, #0
 8006270:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006272:	e3ca      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006274:	4b35      	ldr	r3, [pc, #212]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006278:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800627c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800627e:	4b33      	ldr	r3, [pc, #204]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b04      	cmp	r3, #4
 8006288:	d10c      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800628a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800628c:	2b00      	cmp	r3, #0
 800628e:	d109      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006290:	4b2e      	ldr	r3, [pc, #184]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	08db      	lsrs	r3, r3, #3
 8006296:	f003 0303 	and.w	r3, r3, #3
 800629a:	4a2d      	ldr	r2, [pc, #180]	; (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800629c:	fa22 f303 	lsr.w	r3, r2, r3
 80062a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062a2:	e01e      	b.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80062a4:	4b29      	ldr	r3, [pc, #164]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062b0:	d106      	bne.n	80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 80062b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062b8:	d102      	bne.n	80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80062ba:	4b26      	ldr	r3, [pc, #152]	; (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80062bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062be:	e010      	b.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80062c0:	4b22      	ldr	r3, [pc, #136]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062cc:	d106      	bne.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 80062ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062d4:	d102      	bne.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80062d6:	4b20      	ldr	r3, [pc, #128]	; (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80062d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062da:	e002      	b.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80062dc:	2300      	movs	r3, #0
 80062de:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80062e0:	e393      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80062e2:	e392      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80062e4:	4b1d      	ldr	r3, [pc, #116]	; (800635c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80062e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80062e8:	e38f      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80062ea:	2300      	movs	r3, #0
 80062ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80062ee:	e38c      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062f6:	f040 80a7 	bne.w	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80062fa:	4b14      	ldr	r3, [pc, #80]	; (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80062fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062fe:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8006302:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006306:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800630a:	d05f      	beq.n	80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800630c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006312:	f200 8096 	bhi.w	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006318:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800631c:	f000 808e 	beq.w	800643c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8006320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006322:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006326:	f200 808c 	bhi.w	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800632a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800632c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006330:	d03a      	beq.n	80063a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8006332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006334:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006338:	f200 8083 	bhi.w	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800633c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00e      	beq.n	8006360 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8006342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006344:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006348:	d01c      	beq.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800634a:	e07a      	b.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800634c:	58024400 	.word	0x58024400
 8006350:	03d09000 	.word	0x03d09000
 8006354:	003d0900 	.word	0x003d0900
 8006358:	017d7840 	.word	0x017d7840
 800635c:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006360:	4baa      	ldr	r3, [pc, #680]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006368:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800636c:	d107      	bne.n	800637e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800636e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006372:	4618      	mov	r0, r3
 8006374:	f000 fe14 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800637c:	e345      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800637e:	2300      	movs	r3, #0
 8006380:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006382:	e342      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006384:	4ba1      	ldr	r3, [pc, #644]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800638c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006390:	d107      	bne.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006392:	f107 0318 	add.w	r3, r7, #24
 8006396:	4618      	mov	r0, r3
 8006398:	f000 fb5a 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80063a0:	e333      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80063a2:	2300      	movs	r3, #0
 80063a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80063a6:	e330      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063a8:	4b98      	ldr	r3, [pc, #608]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80063b4:	d107      	bne.n	80063c6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063b6:	f107 030c 	add.w	r3, r7, #12
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 fc9c 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80063c4:	e321      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80063c6:	2300      	movs	r3, #0
 80063c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80063ca:	e31e      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80063cc:	4b8f      	ldr	r3, [pc, #572]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80063d4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80063d6:	4b8d      	ldr	r3, [pc, #564]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0304 	and.w	r3, r3, #4
 80063de:	2b04      	cmp	r3, #4
 80063e0:	d10c      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80063e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d109      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063e8:	4b88      	ldr	r3, [pc, #544]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	08db      	lsrs	r3, r3, #3
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	4a87      	ldr	r2, [pc, #540]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80063f4:	fa22 f303 	lsr.w	r3, r2, r3
 80063f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063fa:	e01e      	b.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80063fc:	4b83      	ldr	r3, [pc, #524]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006408:	d106      	bne.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800640a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800640c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006410:	d102      	bne.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006412:	4b80      	ldr	r3, [pc, #512]	; (8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006414:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006416:	e010      	b.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006418:	4b7c      	ldr	r3, [pc, #496]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006420:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006424:	d106      	bne.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8006426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800642c:	d102      	bne.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800642e:	4b7a      	ldr	r3, [pc, #488]	; (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006432:	e002      	b.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006434:	2300      	movs	r3, #0
 8006436:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006438:	e2e7      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800643a:	e2e6      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800643c:	4b77      	ldr	r3, [pc, #476]	; (800661c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800643e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006440:	e2e3      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006446:	e2e0      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800644e:	f040 809c 	bne.w	800658a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8006452:	4b6e      	ldr	r3, [pc, #440]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006456:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800645a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800645c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006462:	d054      	beq.n	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8006464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006466:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800646a:	f200 808b 	bhi.w	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800646e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006470:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006474:	f000 8083 	beq.w	800657e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800647e:	f200 8081 	bhi.w	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006484:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006488:	d02f      	beq.n	80064ea <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800648a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800648c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006490:	d878      	bhi.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006494:	2b00      	cmp	r3, #0
 8006496:	d004      	beq.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800649e:	d012      	beq.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80064a0:	e070      	b.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064a2:	4b5a      	ldr	r3, [pc, #360]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064ae:	d107      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064b4:	4618      	mov	r0, r3
 80064b6:	f000 fd73 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064bc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80064be:	e2a4      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80064c0:	2300      	movs	r3, #0
 80064c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80064c4:	e2a1      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064c6:	4b51      	ldr	r3, [pc, #324]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064d2:	d107      	bne.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064d4:	f107 0318 	add.w	r3, r7, #24
 80064d8:	4618      	mov	r0, r3
 80064da:	f000 fab9 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80064e2:	e292      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80064e4:	2300      	movs	r3, #0
 80064e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80064e8:	e28f      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064ea:	4b48      	ldr	r3, [pc, #288]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064f6:	d107      	bne.n	8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064f8:	f107 030c 	add.w	r3, r7, #12
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 fbfb 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006506:	e280      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006508:	2300      	movs	r3, #0
 800650a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800650c:	e27d      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800650e:	4b3f      	ldr	r3, [pc, #252]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006512:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006516:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006518:	4b3c      	ldr	r3, [pc, #240]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0304 	and.w	r3, r3, #4
 8006520:	2b04      	cmp	r3, #4
 8006522:	d10c      	bne.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	2b00      	cmp	r3, #0
 8006528:	d109      	bne.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800652a:	4b38      	ldr	r3, [pc, #224]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	08db      	lsrs	r3, r3, #3
 8006530:	f003 0303 	and.w	r3, r3, #3
 8006534:	4a36      	ldr	r2, [pc, #216]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006536:	fa22 f303 	lsr.w	r3, r2, r3
 800653a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800653c:	e01e      	b.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800653e:	4b33      	ldr	r3, [pc, #204]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800654a:	d106      	bne.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800654c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800654e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006552:	d102      	bne.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006554:	4b2f      	ldr	r3, [pc, #188]	; (8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006556:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006558:	e010      	b.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800655a:	4b2c      	ldr	r3, [pc, #176]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006562:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006566:	d106      	bne.n	8006576 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800656a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800656e:	d102      	bne.n	8006576 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006570:	4b29      	ldr	r3, [pc, #164]	; (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006572:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006574:	e002      	b.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006576:	2300      	movs	r3, #0
 8006578:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800657a:	e246      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800657c:	e245      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800657e:	4b27      	ldr	r3, [pc, #156]	; (800661c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006580:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006582:	e242      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006584:	2300      	movs	r3, #0
 8006586:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006588:	e23f      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006590:	f040 80a8 	bne.w	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006594:	4b1d      	ldr	r3, [pc, #116]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006596:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006598:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800659c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800659e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065a4:	d060      	beq.n	8006668 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 80065a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065ac:	f200 8097 	bhi.w	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80065b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065b6:	f000 808f 	beq.w	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80065ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065bc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065c0:	f200 808d 	bhi.w	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80065c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065ca:	d03b      	beq.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 80065cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065d2:	f200 8084 	bhi.w	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80065d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d004      	beq.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80065dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e2:	d01d      	beq.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 80065e4:	e07b      	b.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065e6:	4b09      	ldr	r3, [pc, #36]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065f2:	d107      	bne.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065f8:	4618      	mov	r0, r3
 80065fa:	f000 fcd1 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006600:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006602:	e202      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006604:	2300      	movs	r3, #0
 8006606:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006608:	e1ff      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800660a:	bf00      	nop
 800660c:	58024400 	.word	0x58024400
 8006610:	03d09000 	.word	0x03d09000
 8006614:	003d0900 	.word	0x003d0900
 8006618:	017d7840 	.word	0x017d7840
 800661c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006620:	4ba3      	ldr	r3, [pc, #652]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006628:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800662c:	d107      	bne.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800662e:	f107 0318 	add.w	r3, r7, #24
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fa0c 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800663c:	e1e5      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800663e:	2300      	movs	r3, #0
 8006640:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006642:	e1e2      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006644:	4b9a      	ldr	r3, [pc, #616]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800664c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006650:	d107      	bne.n	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006652:	f107 030c 	add.w	r3, r7, #12
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fb4e 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006660:	e1d3      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006662:	2300      	movs	r3, #0
 8006664:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006666:	e1d0      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006668:	4b91      	ldr	r3, [pc, #580]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800666a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800666c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006670:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006672:	4b8f      	ldr	r3, [pc, #572]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0304 	and.w	r3, r3, #4
 800667a:	2b04      	cmp	r3, #4
 800667c:	d10c      	bne.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800667e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006680:	2b00      	cmp	r3, #0
 8006682:	d109      	bne.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006684:	4b8a      	ldr	r3, [pc, #552]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	08db      	lsrs	r3, r3, #3
 800668a:	f003 0303 	and.w	r3, r3, #3
 800668e:	4a89      	ldr	r2, [pc, #548]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006690:	fa22 f303 	lsr.w	r3, r2, r3
 8006694:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006696:	e01e      	b.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006698:	4b85      	ldr	r3, [pc, #532]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066a4:	d106      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 80066a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066ac:	d102      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80066ae:	4b82      	ldr	r3, [pc, #520]	; (80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80066b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066b2:	e010      	b.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066b4:	4b7e      	ldr	r3, [pc, #504]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066c0:	d106      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80066c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066c8:	d102      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80066ca:	4b7c      	ldr	r3, [pc, #496]	; (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80066cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066ce:	e002      	b.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80066d4:	e199      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80066d6:	e198      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80066d8:	4b79      	ldr	r3, [pc, #484]	; (80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80066da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066dc:	e195      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066e2:	e192      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80066ea:	d173      	bne.n	80067d4 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80066ec:	4b70      	ldr	r3, [pc, #448]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80066ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80066f4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80066f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066fc:	d02f      	beq.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80066fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006700:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006704:	d863      	bhi.n	80067ce <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8006706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006708:	2b00      	cmp	r3, #0
 800670a:	d004      	beq.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800670c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800670e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006712:	d012      	beq.n	800673a <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8006714:	e05b      	b.n	80067ce <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006716:	4b66      	ldr	r3, [pc, #408]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800671e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006722:	d107      	bne.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006724:	f107 0318 	add.w	r3, r7, #24
 8006728:	4618      	mov	r0, r3
 800672a:	f000 f991 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006732:	e16a      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006734:	2300      	movs	r3, #0
 8006736:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006738:	e167      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800673a:	4b5d      	ldr	r3, [pc, #372]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006742:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006746:	d107      	bne.n	8006758 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006748:	f107 030c 	add.w	r3, r7, #12
 800674c:	4618      	mov	r0, r3
 800674e:	f000 fad3 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006756:	e158      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006758:	2300      	movs	r3, #0
 800675a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800675c:	e155      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800675e:	4b54      	ldr	r3, [pc, #336]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006762:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006766:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006768:	4b51      	ldr	r3, [pc, #324]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0304 	and.w	r3, r3, #4
 8006770:	2b04      	cmp	r3, #4
 8006772:	d10c      	bne.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8006774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006776:	2b00      	cmp	r3, #0
 8006778:	d109      	bne.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800677a:	4b4d      	ldr	r3, [pc, #308]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	08db      	lsrs	r3, r3, #3
 8006780:	f003 0303 	and.w	r3, r3, #3
 8006784:	4a4b      	ldr	r2, [pc, #300]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006786:	fa22 f303 	lsr.w	r3, r2, r3
 800678a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800678c:	e01e      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800678e:	4b48      	ldr	r3, [pc, #288]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800679a:	d106      	bne.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800679c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800679e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067a2:	d102      	bne.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80067a4:	4b44      	ldr	r3, [pc, #272]	; (80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80067a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067a8:	e010      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80067aa:	4b41      	ldr	r3, [pc, #260]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067b6:	d106      	bne.n	80067c6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 80067b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067be:	d102      	bne.n	80067c6 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80067c0:	4b3e      	ldr	r3, [pc, #248]	; (80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80067c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067c4:	e002      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80067c6:	2300      	movs	r3, #0
 80067c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80067ca:	e11e      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80067cc:	e11d      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80067ce:	2300      	movs	r3, #0
 80067d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067d2:	e11a      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067da:	d133      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80067dc:	4b34      	ldr	r3, [pc, #208]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80067de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067e4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80067e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d004      	beq.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 80067ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067f2:	d012      	beq.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 80067f4:	e023      	b.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80067f6:	4b2e      	ldr	r3, [pc, #184]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006802:	d107      	bne.n	8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006808:	4618      	mov	r0, r3
 800680a:	f000 fbc9 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800680e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006810:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006812:	e0fa      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006814:	2300      	movs	r3, #0
 8006816:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006818:	e0f7      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800681a:	4b25      	ldr	r3, [pc, #148]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006822:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006826:	d107      	bne.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006828:	f107 0318 	add.w	r3, r7, #24
 800682c:	4618      	mov	r0, r3
 800682e:	f000 f90f 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006832:	6a3b      	ldr	r3, [r7, #32]
 8006834:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006836:	e0e8      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006838:	2300      	movs	r3, #0
 800683a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800683c:	e0e5      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006842:	e0e2      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800684a:	f040 808f 	bne.w	800696c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800684e:	4b18      	ldr	r3, [pc, #96]	; (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006852:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8006856:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800685a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800685e:	d075      	beq.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8006860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006862:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006866:	d87e      	bhi.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800686a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800686e:	d060      	beq.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006876:	d876      	bhi.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800687a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800687e:	d045      	beq.n	800690c <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8006880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006882:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006886:	d86e      	bhi.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800688e:	d02b      	beq.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8006890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006892:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006896:	d866      	bhi.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689a:	2b00      	cmp	r3, #0
 800689c:	d004      	beq.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800689e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068a4:	d00e      	beq.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80068a6:	e05e      	b.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80068a8:	f000 f8bc 	bl	8006a24 <HAL_RCCEx_GetD3PCLK1Freq>
 80068ac:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80068ae:	e0ac      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80068b0:	58024400 	.word	0x58024400
 80068b4:	03d09000 	.word	0x03d09000
 80068b8:	003d0900 	.word	0x003d0900
 80068bc:	017d7840 	.word	0x017d7840
 80068c0:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068c4:	4b53      	ldr	r3, [pc, #332]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80068d0:	d107      	bne.n	80068e2 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068d2:	f107 0318 	add.w	r3, r7, #24
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 f8ba 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80068e0:	e093      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80068e2:	2300      	movs	r3, #0
 80068e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068e6:	e090      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80068e8:	4b4a      	ldr	r3, [pc, #296]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068f4:	d107      	bne.n	8006906 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068f6:	f107 030c 	add.w	r3, r7, #12
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 f9fc 	bl	8006cf8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006904:	e081      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006906:	2300      	movs	r3, #0
 8006908:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800690a:	e07e      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800690c:	4b41      	ldr	r3, [pc, #260]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0304 	and.w	r3, r3, #4
 8006914:	2b04      	cmp	r3, #4
 8006916:	d109      	bne.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006918:	4b3e      	ldr	r3, [pc, #248]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	08db      	lsrs	r3, r3, #3
 800691e:	f003 0303 	and.w	r3, r3, #3
 8006922:	4a3d      	ldr	r2, [pc, #244]	; (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8006924:	fa22 f303 	lsr.w	r3, r2, r3
 8006928:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800692a:	e06e      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006930:	e06b      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006932:	4b38      	ldr	r3, [pc, #224]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800693a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800693e:	d102      	bne.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8006940:	4b36      	ldr	r3, [pc, #216]	; (8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006942:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006944:	e061      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006946:	2300      	movs	r3, #0
 8006948:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800694a:	e05e      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800694c:	4b31      	ldr	r3, [pc, #196]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006954:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006958:	d102      	bne.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800695a:	4b31      	ldr	r3, [pc, #196]	; (8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800695c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800695e:	e054      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006960:	2300      	movs	r3, #0
 8006962:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006964:	e051      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8006966:	2300      	movs	r3, #0
 8006968:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800696a:	e04e      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006972:	d148      	bne.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8006974:	4b27      	ldr	r3, [pc, #156]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006978:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800697c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800697e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006980:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006984:	d02a      	beq.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8006986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006988:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800698c:	d838      	bhi.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800698e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006990:	2b00      	cmp	r3, #0
 8006992:	d004      	beq.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8006994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006996:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800699a:	d00d      	beq.n	80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800699c:	e030      	b.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800699e:	4b1d      	ldr	r3, [pc, #116]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069aa:	d102      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 80069ac:	4b1c      	ldr	r3, [pc, #112]	; (8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80069ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80069b0:	e02b      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80069b2:	2300      	movs	r3, #0
 80069b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069b6:	e028      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80069b8:	4b16      	ldr	r3, [pc, #88]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80069c4:	d107      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80069c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069ca:	4618      	mov	r0, r3
 80069cc:	f000 fae8 	bl	8006fa0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80069d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80069d4:	e019      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80069d6:	2300      	movs	r3, #0
 80069d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069da:	e016      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80069dc:	4b0d      	ldr	r3, [pc, #52]	; (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069e8:	d107      	bne.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069ea:	f107 0318 	add.w	r3, r7, #24
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 f82e 	bl	8006a50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80069f8:	e007      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80069fa:	2300      	movs	r3, #0
 80069fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069fe:	e004      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006a00:	2300      	movs	r3, #0
 8006a02:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a04:	e001      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8006a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3740      	adds	r7, #64	; 0x40
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	58024400 	.word	0x58024400
 8006a18:	03d09000 	.word	0x03d09000
 8006a1c:	003d0900 	.word	0x003d0900
 8006a20:	017d7840 	.word	0x017d7840

08006a24 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006a28:	f7fe fbba 	bl	80051a0 <HAL_RCC_GetHCLKFreq>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	091b      	lsrs	r3, r3, #4
 8006a34:	f003 0307 	and.w	r3, r3, #7
 8006a38:	4904      	ldr	r1, [pc, #16]	; (8006a4c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006a3a:	5ccb      	ldrb	r3, [r1, r3]
 8006a3c:	f003 031f 	and.w	r3, r3, #31
 8006a40:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	58024400 	.word	0x58024400
 8006a4c:	08007b4c 	.word	0x08007b4c

08006a50 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b089      	sub	sp, #36	; 0x24
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a58:	4ba1      	ldr	r3, [pc, #644]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5c:	f003 0303 	and.w	r3, r3, #3
 8006a60:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006a62:	4b9f      	ldr	r3, [pc, #636]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a66:	0b1b      	lsrs	r3, r3, #12
 8006a68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a6c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006a6e:	4b9c      	ldr	r3, [pc, #624]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a72:	091b      	lsrs	r3, r3, #4
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006a7a:	4b99      	ldr	r3, [pc, #612]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a7e:	08db      	lsrs	r3, r3, #3
 8006a80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	fb02 f303 	mul.w	r3, r2, r3
 8006a8a:	ee07 3a90 	vmov	s15, r3
 8006a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a92:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 8111 	beq.w	8006cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	f000 8083 	beq.w	8006bac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	f200 80a1 	bhi.w	8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d003      	beq.n	8006abc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d056      	beq.n	8006b68 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006aba:	e099      	b.n	8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006abc:	4b88      	ldr	r3, [pc, #544]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0320 	and.w	r3, r3, #32
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d02d      	beq.n	8006b24 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ac8:	4b85      	ldr	r3, [pc, #532]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	08db      	lsrs	r3, r3, #3
 8006ace:	f003 0303 	and.w	r3, r3, #3
 8006ad2:	4a84      	ldr	r2, [pc, #528]	; (8006ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ad8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	ee07 3a90 	vmov	s15, r3
 8006ae0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006af2:	4b7b      	ldr	r3, [pc, #492]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006afa:	ee07 3a90 	vmov	s15, r3
 8006afe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b02:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b06:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b1e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006b22:	e087      	b.n	8006c34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	ee07 3a90 	vmov	s15, r3
 8006b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b2e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006cec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b36:	4b6a      	ldr	r3, [pc, #424]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b3e:	ee07 3a90 	vmov	s15, r3
 8006b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b46:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b4a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b66:	e065      	b.n	8006c34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	ee07 3a90 	vmov	s15, r3
 8006b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b72:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b7a:	4b59      	ldr	r3, [pc, #356]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b82:	ee07 3a90 	vmov	s15, r3
 8006b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b8e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ba6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006baa:	e043      	b.n	8006c34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	ee07 3a90 	vmov	s15, r3
 8006bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bb6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bbe:	4b48      	ldr	r3, [pc, #288]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bc6:	ee07 3a90 	vmov	s15, r3
 8006bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bce:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bd2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006bee:	e021      	b.n	8006c34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	ee07 3a90 	vmov	s15, r3
 8006bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bfa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c02:	4b37      	ldr	r3, [pc, #220]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c0a:	ee07 3a90 	vmov	s15, r3
 8006c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c16:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c32:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8006c34:	4b2a      	ldr	r3, [pc, #168]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c38:	0a5b      	lsrs	r3, r3, #9
 8006c3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c5a:	ee17 2a90 	vmov	r2, s15
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8006c62:	4b1f      	ldr	r3, [pc, #124]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c66:	0c1b      	lsrs	r3, r3, #16
 8006c68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c6c:	ee07 3a90 	vmov	s15, r3
 8006c70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c74:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c88:	ee17 2a90 	vmov	r2, s15
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006c90:	4b13      	ldr	r3, [pc, #76]	; (8006ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c94:	0e1b      	lsrs	r3, r3, #24
 8006c96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c9a:	ee07 3a90 	vmov	s15, r3
 8006c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ca2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ca6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006caa:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cb6:	ee17 2a90 	vmov	r2, s15
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006cbe:	e008      	b.n	8006cd2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	609a      	str	r2, [r3, #8]
}
 8006cd2:	bf00      	nop
 8006cd4:	3724      	adds	r7, #36	; 0x24
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	58024400 	.word	0x58024400
 8006ce4:	03d09000 	.word	0x03d09000
 8006ce8:	46000000 	.word	0x46000000
 8006cec:	4c742400 	.word	0x4c742400
 8006cf0:	4a742400 	.word	0x4a742400
 8006cf4:	4bbebc20 	.word	0x4bbebc20

08006cf8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b089      	sub	sp, #36	; 0x24
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d00:	4ba1      	ldr	r3, [pc, #644]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d04:	f003 0303 	and.w	r3, r3, #3
 8006d08:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006d0a:	4b9f      	ldr	r3, [pc, #636]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d0e:	0d1b      	lsrs	r3, r3, #20
 8006d10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d14:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006d16:	4b9c      	ldr	r3, [pc, #624]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d1a:	0a1b      	lsrs	r3, r3, #8
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006d22:	4b99      	ldr	r3, [pc, #612]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d26:	08db      	lsrs	r3, r3, #3
 8006d28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	fb02 f303 	mul.w	r3, r2, r3
 8006d32:	ee07 3a90 	vmov	s15, r3
 8006d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d3a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 8111 	beq.w	8006f68 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	2b02      	cmp	r3, #2
 8006d4a:	f000 8083 	beq.w	8006e54 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	2b02      	cmp	r3, #2
 8006d52:	f200 80a1 	bhi.w	8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d003      	beq.n	8006d64 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d056      	beq.n	8006e10 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006d62:	e099      	b.n	8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d64:	4b88      	ldr	r3, [pc, #544]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0320 	and.w	r3, r3, #32
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d02d      	beq.n	8006dcc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d70:	4b85      	ldr	r3, [pc, #532]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	08db      	lsrs	r3, r3, #3
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	4a84      	ldr	r2, [pc, #528]	; (8006f8c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d80:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	ee07 3a90 	vmov	s15, r3
 8006d88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	ee07 3a90 	vmov	s15, r3
 8006d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d9a:	4b7b      	ldr	r3, [pc, #492]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006da2:	ee07 3a90 	vmov	s15, r3
 8006da6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006daa:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dae:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006f90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006db2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006db6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006dbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dc6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006dca:	e087      	b.n	8006edc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	ee07 3a90 	vmov	s15, r3
 8006dd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dd6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006f94 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006dda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dde:	4b6a      	ldr	r3, [pc, #424]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006de6:	ee07 3a90 	vmov	s15, r3
 8006dea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dee:	ed97 6a03 	vldr	s12, [r7, #12]
 8006df2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006f90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006df6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e0e:	e065      	b.n	8006edc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	ee07 3a90 	vmov	s15, r3
 8006e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e1a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006f98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006e1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e22:	4b59      	ldr	r3, [pc, #356]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e2a:	ee07 3a90 	vmov	s15, r3
 8006e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e32:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e36:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006f90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e52:	e043      	b.n	8006edc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	ee07 3a90 	vmov	s15, r3
 8006e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e5e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006f9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e66:	4b48      	ldr	r3, [pc, #288]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e6e:	ee07 3a90 	vmov	s15, r3
 8006e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e76:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e7a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006f90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e96:	e021      	b.n	8006edc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	ee07 3a90 	vmov	s15, r3
 8006e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006f98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eaa:	4b37      	ldr	r3, [pc, #220]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eb2:	ee07 3a90 	vmov	s15, r3
 8006eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ebe:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006f90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006eda:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006edc:	4b2a      	ldr	r3, [pc, #168]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee0:	0a5b      	lsrs	r3, r3, #9
 8006ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ee6:	ee07 3a90 	vmov	s15, r3
 8006eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ef2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ef6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006efa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006efe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f02:	ee17 2a90 	vmov	r2, s15
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006f0a:	4b1f      	ldr	r3, [pc, #124]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0e:	0c1b      	lsrs	r3, r3, #16
 8006f10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f14:	ee07 3a90 	vmov	s15, r3
 8006f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f1c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006f20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f24:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f30:	ee17 2a90 	vmov	r2, s15
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006f38:	4b13      	ldr	r3, [pc, #76]	; (8006f88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3c:	0e1b      	lsrs	r3, r3, #24
 8006f3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f42:	ee07 3a90 	vmov	s15, r3
 8006f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006f4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f52:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f5e:	ee17 2a90 	vmov	r2, s15
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006f66:	e008      	b.n	8006f7a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	609a      	str	r2, [r3, #8]
}
 8006f7a:	bf00      	nop
 8006f7c:	3724      	adds	r7, #36	; 0x24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	58024400 	.word	0x58024400
 8006f8c:	03d09000 	.word	0x03d09000
 8006f90:	46000000 	.word	0x46000000
 8006f94:	4c742400 	.word	0x4c742400
 8006f98:	4a742400 	.word	0x4a742400
 8006f9c:	4bbebc20 	.word	0x4bbebc20

08006fa0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b089      	sub	sp, #36	; 0x24
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006fa8:	4ba0      	ldr	r3, [pc, #640]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fac:	f003 0303 	and.w	r3, r3, #3
 8006fb0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8006fb2:	4b9e      	ldr	r3, [pc, #632]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb6:	091b      	lsrs	r3, r3, #4
 8006fb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fbc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006fbe:	4b9b      	ldr	r3, [pc, #620]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc2:	f003 0301 	and.w	r3, r3, #1
 8006fc6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006fc8:	4b98      	ldr	r3, [pc, #608]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fcc:	08db      	lsrs	r3, r3, #3
 8006fce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	fb02 f303 	mul.w	r3, r2, r3
 8006fd8:	ee07 3a90 	vmov	s15, r3
 8006fdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f000 8111 	beq.w	800720e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	f000 8083 	beq.w	80070fa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	f200 80a1 	bhi.w	800713e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d003      	beq.n	800700a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	2b01      	cmp	r3, #1
 8007006:	d056      	beq.n	80070b6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007008:	e099      	b.n	800713e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800700a:	4b88      	ldr	r3, [pc, #544]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0320 	and.w	r3, r3, #32
 8007012:	2b00      	cmp	r3, #0
 8007014:	d02d      	beq.n	8007072 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007016:	4b85      	ldr	r3, [pc, #532]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	08db      	lsrs	r3, r3, #3
 800701c:	f003 0303 	and.w	r3, r3, #3
 8007020:	4a83      	ldr	r2, [pc, #524]	; (8007230 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007022:	fa22 f303 	lsr.w	r3, r2, r3
 8007026:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	ee07 3a90 	vmov	s15, r3
 800702e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	ee07 3a90 	vmov	s15, r3
 8007038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800703c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007040:	4b7a      	ldr	r3, [pc, #488]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007048:	ee07 3a90 	vmov	s15, r3
 800704c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007050:	ed97 6a03 	vldr	s12, [r7, #12]
 8007054:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007058:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800705c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007060:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007064:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007068:	ee67 7a27 	vmul.f32	s15, s14, s15
 800706c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007070:	e087      	b.n	8007182 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	ee07 3a90 	vmov	s15, r3
 8007078:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800707c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007238 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007080:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007084:	4b69      	ldr	r3, [pc, #420]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800708c:	ee07 3a90 	vmov	s15, r3
 8007090:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007094:	ed97 6a03 	vldr	s12, [r7, #12]
 8007098:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800709c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070b0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070b4:	e065      	b.n	8007182 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	ee07 3a90 	vmov	s15, r3
 80070bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070c0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800723c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80070c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070c8:	4b58      	ldr	r3, [pc, #352]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80070ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070d0:	ee07 3a90 	vmov	s15, r3
 80070d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80070dc:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80070e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070f8:	e043      	b.n	8007182 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	ee07 3a90 	vmov	s15, r3
 8007100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007104:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007240 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007108:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800710c:	4b47      	ldr	r3, [pc, #284]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800710e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007114:	ee07 3a90 	vmov	s15, r3
 8007118:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800711c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007120:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007124:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007128:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800712c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007130:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007138:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800713c:	e021      	b.n	8007182 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	ee07 3a90 	vmov	s15, r3
 8007144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007148:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8007238 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800714c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007150:	4b36      	ldr	r3, [pc, #216]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007158:	ee07 3a90 	vmov	s15, r3
 800715c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007160:	ed97 6a03 	vldr	s12, [r7, #12]
 8007164:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007234 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007168:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800716c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007170:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007174:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800717c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007180:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007182:	4b2a      	ldr	r3, [pc, #168]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007186:	0a5b      	lsrs	r3, r3, #9
 8007188:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800718c:	ee07 3a90 	vmov	s15, r3
 8007190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007194:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007198:	ee37 7a87 	vadd.f32	s14, s15, s14
 800719c:	edd7 6a07 	vldr	s13, [r7, #28]
 80071a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071a8:	ee17 2a90 	vmov	r2, s15
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80071b0:	4b1e      	ldr	r3, [pc, #120]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b4:	0c1b      	lsrs	r3, r3, #16
 80071b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071ba:	ee07 3a90 	vmov	s15, r3
 80071be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80071ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071d6:	ee17 2a90 	vmov	r2, s15
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80071de:	4b13      	ldr	r3, [pc, #76]	; (800722c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e2:	0e1b      	lsrs	r3, r3, #24
 80071e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071e8:	ee07 3a90 	vmov	s15, r3
 80071ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80071fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007204:	ee17 2a90 	vmov	r2, s15
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800720c:	e008      	b.n	8007220 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	609a      	str	r2, [r3, #8]
}
 8007220:	bf00      	nop
 8007222:	3724      	adds	r7, #36	; 0x24
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr
 800722c:	58024400 	.word	0x58024400
 8007230:	03d09000 	.word	0x03d09000
 8007234:	46000000 	.word	0x46000000
 8007238:	4c742400 	.word	0x4c742400
 800723c:	4a742400 	.word	0x4a742400
 8007240:	4bbebc20 	.word	0x4bbebc20

08007244 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800724e:	2300      	movs	r3, #0
 8007250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007252:	4b53      	ldr	r3, [pc, #332]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007256:	f003 0303 	and.w	r3, r3, #3
 800725a:	2b03      	cmp	r3, #3
 800725c:	d101      	bne.n	8007262 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e099      	b.n	8007396 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007262:	4b4f      	ldr	r3, [pc, #316]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a4e      	ldr	r2, [pc, #312]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007268:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800726c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800726e:	f7fa fdab 	bl	8001dc8 <HAL_GetTick>
 8007272:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007274:	e008      	b.n	8007288 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007276:	f7fa fda7 	bl	8001dc8 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b02      	cmp	r3, #2
 8007282:	d901      	bls.n	8007288 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e086      	b.n	8007396 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007288:	4b45      	ldr	r3, [pc, #276]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1f0      	bne.n	8007276 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007294:	4b42      	ldr	r3, [pc, #264]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007298:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	031b      	lsls	r3, r3, #12
 80072a2:	493f      	ldr	r1, [pc, #252]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072a4:	4313      	orrs	r3, r2
 80072a6:	628b      	str	r3, [r1, #40]	; 0x28
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	3b01      	subs	r3, #1
 80072ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	025b      	lsls	r3, r3, #9
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	3b01      	subs	r3, #1
 80072c4:	041b      	lsls	r3, r3, #16
 80072c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80072ca:	431a      	orrs	r2, r3
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	3b01      	subs	r3, #1
 80072d2:	061b      	lsls	r3, r3, #24
 80072d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80072d8:	4931      	ldr	r1, [pc, #196]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80072de:	4b30      	ldr	r3, [pc, #192]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	492d      	ldr	r1, [pc, #180]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072ec:	4313      	orrs	r3, r2
 80072ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80072f0:	4b2b      	ldr	r3, [pc, #172]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f4:	f023 0220 	bic.w	r2, r3, #32
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	4928      	ldr	r1, [pc, #160]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007302:	4b27      	ldr	r3, [pc, #156]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007306:	4a26      	ldr	r2, [pc, #152]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007308:	f023 0310 	bic.w	r3, r3, #16
 800730c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800730e:	4b24      	ldr	r3, [pc, #144]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007310:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007312:	4b24      	ldr	r3, [pc, #144]	; (80073a4 <RCCEx_PLL2_Config+0x160>)
 8007314:	4013      	ands	r3, r2
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	69d2      	ldr	r2, [r2, #28]
 800731a:	00d2      	lsls	r2, r2, #3
 800731c:	4920      	ldr	r1, [pc, #128]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800731e:	4313      	orrs	r3, r2
 8007320:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007322:	4b1f      	ldr	r3, [pc, #124]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007326:	4a1e      	ldr	r2, [pc, #120]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007328:	f043 0310 	orr.w	r3, r3, #16
 800732c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d106      	bne.n	8007342 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007334:	4b1a      	ldr	r3, [pc, #104]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007338:	4a19      	ldr	r2, [pc, #100]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800733a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800733e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007340:	e00f      	b.n	8007362 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d106      	bne.n	8007356 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007348:	4b15      	ldr	r3, [pc, #84]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800734a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800734c:	4a14      	ldr	r2, [pc, #80]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800734e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007352:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007354:	e005      	b.n	8007362 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007356:	4b12      	ldr	r3, [pc, #72]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800735a:	4a11      	ldr	r2, [pc, #68]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800735c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007360:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007362:	4b0f      	ldr	r3, [pc, #60]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a0e      	ldr	r2, [pc, #56]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 8007368:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800736c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800736e:	f7fa fd2b 	bl	8001dc8 <HAL_GetTick>
 8007372:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007374:	e008      	b.n	8007388 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007376:	f7fa fd27 	bl	8001dc8 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b02      	cmp	r3, #2
 8007382:	d901      	bls.n	8007388 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e006      	b.n	8007396 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007388:	4b05      	ldr	r3, [pc, #20]	; (80073a0 <RCCEx_PLL2_Config+0x15c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d0f0      	beq.n	8007376 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	58024400 	.word	0x58024400
 80073a4:	ffff0007 	.word	0xffff0007

080073a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b084      	sub	sp, #16
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073b2:	2300      	movs	r3, #0
 80073b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073b6:	4b53      	ldr	r3, [pc, #332]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	2b03      	cmp	r3, #3
 80073c0:	d101      	bne.n	80073c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e099      	b.n	80074fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80073c6:	4b4f      	ldr	r3, [pc, #316]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a4e      	ldr	r2, [pc, #312]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073d2:	f7fa fcf9 	bl	8001dc8 <HAL_GetTick>
 80073d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80073d8:	e008      	b.n	80073ec <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80073da:	f7fa fcf5 	bl	8001dc8 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d901      	bls.n	80073ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e086      	b.n	80074fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80073ec:	4b45      	ldr	r3, [pc, #276]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1f0      	bne.n	80073da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80073f8:	4b42      	ldr	r3, [pc, #264]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80073fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073fc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	051b      	lsls	r3, r3, #20
 8007406:	493f      	ldr	r1, [pc, #252]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007408:	4313      	orrs	r3, r2
 800740a:	628b      	str	r3, [r1, #40]	; 0x28
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	3b01      	subs	r3, #1
 8007412:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	3b01      	subs	r3, #1
 800741c:	025b      	lsls	r3, r3, #9
 800741e:	b29b      	uxth	r3, r3
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	3b01      	subs	r3, #1
 8007428:	041b      	lsls	r3, r3, #16
 800742a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800742e:	431a      	orrs	r2, r3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	3b01      	subs	r3, #1
 8007436:	061b      	lsls	r3, r3, #24
 8007438:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800743c:	4931      	ldr	r1, [pc, #196]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800743e:	4313      	orrs	r3, r2
 8007440:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007442:	4b30      	ldr	r3, [pc, #192]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	492d      	ldr	r1, [pc, #180]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007450:	4313      	orrs	r3, r2
 8007452:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007454:	4b2b      	ldr	r3, [pc, #172]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007458:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	699b      	ldr	r3, [r3, #24]
 8007460:	4928      	ldr	r1, [pc, #160]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007462:	4313      	orrs	r3, r2
 8007464:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007466:	4b27      	ldr	r3, [pc, #156]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800746a:	4a26      	ldr	r2, [pc, #152]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800746c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007470:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007472:	4b24      	ldr	r3, [pc, #144]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007474:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007476:	4b24      	ldr	r3, [pc, #144]	; (8007508 <RCCEx_PLL3_Config+0x160>)
 8007478:	4013      	ands	r3, r2
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	69d2      	ldr	r2, [r2, #28]
 800747e:	00d2      	lsls	r2, r2, #3
 8007480:	4920      	ldr	r1, [pc, #128]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007482:	4313      	orrs	r3, r2
 8007484:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007486:	4b1f      	ldr	r3, [pc, #124]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 8007488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748a:	4a1e      	ldr	r2, [pc, #120]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800748c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007490:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d106      	bne.n	80074a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007498:	4b1a      	ldr	r3, [pc, #104]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800749a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749c:	4a19      	ldr	r2, [pc, #100]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 800749e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80074a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80074a4:	e00f      	b.n	80074c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d106      	bne.n	80074ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80074ac:	4b15      	ldr	r3, [pc, #84]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	4a14      	ldr	r2, [pc, #80]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80074b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80074b8:	e005      	b.n	80074c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80074ba:	4b12      	ldr	r3, [pc, #72]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074be:	4a11      	ldr	r2, [pc, #68]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80074c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80074c6:	4b0f      	ldr	r3, [pc, #60]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a0e      	ldr	r2, [pc, #56]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d2:	f7fa fc79 	bl	8001dc8 <HAL_GetTick>
 80074d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80074d8:	e008      	b.n	80074ec <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80074da:	f7fa fc75 	bl	8001dc8 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d901      	bls.n	80074ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e006      	b.n	80074fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80074ec:	4b05      	ldr	r3, [pc, #20]	; (8007504 <RCCEx_PLL3_Config+0x15c>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d0f0      	beq.n	80074da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80074f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	58024400 	.word	0x58024400
 8007508:	ffff0007 	.word	0xffff0007

0800750c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e049      	b.n	80075b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007524:	b2db      	uxtb	r3, r3
 8007526:	2b00      	cmp	r3, #0
 8007528:	d106      	bne.n	8007538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f7fa fb70 	bl	8001c18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2202      	movs	r2, #2
 800753c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	3304      	adds	r3, #4
 8007548:	4619      	mov	r1, r3
 800754a:	4610      	mov	r0, r2
 800754c:	f000 f9f6 	bl	800793c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
	...

080075bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d001      	beq.n	80075d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e054      	b.n	800767e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2202      	movs	r2, #2
 80075d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68da      	ldr	r2, [r3, #12]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f042 0201 	orr.w	r2, r2, #1
 80075ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a26      	ldr	r2, [pc, #152]	; (800768c <HAL_TIM_Base_Start_IT+0xd0>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d022      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075fe:	d01d      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a22      	ldr	r2, [pc, #136]	; (8007690 <HAL_TIM_Base_Start_IT+0xd4>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d018      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a21      	ldr	r2, [pc, #132]	; (8007694 <HAL_TIM_Base_Start_IT+0xd8>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d013      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1f      	ldr	r2, [pc, #124]	; (8007698 <HAL_TIM_Base_Start_IT+0xdc>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d00e      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a1e      	ldr	r2, [pc, #120]	; (800769c <HAL_TIM_Base_Start_IT+0xe0>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d009      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a1c      	ldr	r2, [pc, #112]	; (80076a0 <HAL_TIM_Base_Start_IT+0xe4>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d004      	beq.n	800763c <HAL_TIM_Base_Start_IT+0x80>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a1b      	ldr	r2, [pc, #108]	; (80076a4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d115      	bne.n	8007668 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	689a      	ldr	r2, [r3, #8]
 8007642:	4b19      	ldr	r3, [pc, #100]	; (80076a8 <HAL_TIM_Base_Start_IT+0xec>)
 8007644:	4013      	ands	r3, r2
 8007646:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2b06      	cmp	r3, #6
 800764c:	d015      	beq.n	800767a <HAL_TIM_Base_Start_IT+0xbe>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007654:	d011      	beq.n	800767a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f042 0201 	orr.w	r2, r2, #1
 8007664:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007666:	e008      	b.n	800767a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f042 0201 	orr.w	r2, r2, #1
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	e000      	b.n	800767c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800767a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	40010000 	.word	0x40010000
 8007690:	40000400 	.word	0x40000400
 8007694:	40000800 	.word	0x40000800
 8007698:	40000c00 	.word	0x40000c00
 800769c:	40010400 	.word	0x40010400
 80076a0:	40001800 	.word	0x40001800
 80076a4:	40014000 	.word	0x40014000
 80076a8:	00010007 	.word	0x00010007

080076ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d122      	bne.n	8007708 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	d11b      	bne.n	8007708 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f06f 0202 	mvn.w	r2, #2
 80076d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2201      	movs	r2, #1
 80076de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	f003 0303 	and.w	r3, r3, #3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d003      	beq.n	80076f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f905 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 80076f4:	e005      	b.n	8007702 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f8f7 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 f908 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b04      	cmp	r3, #4
 8007714:	d122      	bne.n	800775c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	f003 0304 	and.w	r3, r3, #4
 8007720:	2b04      	cmp	r3, #4
 8007722:	d11b      	bne.n	800775c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f06f 0204 	mvn.w	r2, #4
 800772c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2202      	movs	r2, #2
 8007732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800773e:	2b00      	cmp	r3, #0
 8007740:	d003      	beq.n	800774a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f8db 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 8007748:	e005      	b.n	8007756 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f8cd 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 f8de 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	f003 0308 	and.w	r3, r3, #8
 8007766:	2b08      	cmp	r3, #8
 8007768:	d122      	bne.n	80077b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	f003 0308 	and.w	r3, r3, #8
 8007774:	2b08      	cmp	r3, #8
 8007776:	d11b      	bne.n	80077b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f06f 0208 	mvn.w	r2, #8
 8007780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2204      	movs	r2, #4
 8007786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	69db      	ldr	r3, [r3, #28]
 800778e:	f003 0303 	and.w	r3, r3, #3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d003      	beq.n	800779e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f000 f8b1 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 800779c:	e005      	b.n	80077aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 f8a3 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 f8b4 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	f003 0310 	and.w	r3, r3, #16
 80077ba:	2b10      	cmp	r3, #16
 80077bc:	d122      	bne.n	8007804 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f003 0310 	and.w	r3, r3, #16
 80077c8:	2b10      	cmp	r3, #16
 80077ca:	d11b      	bne.n	8007804 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f06f 0210 	mvn.w	r2, #16
 80077d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2208      	movs	r2, #8
 80077da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	69db      	ldr	r3, [r3, #28]
 80077e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 f887 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 80077f0:	e005      	b.n	80077fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f879 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 f88a 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b01      	cmp	r3, #1
 8007810:	d10e      	bne.n	8007830 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	f003 0301 	and.w	r3, r3, #1
 800781c:	2b01      	cmp	r3, #1
 800781e:	d107      	bne.n	8007830 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f06f 0201 	mvn.w	r2, #1
 8007828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f7fa f8da 	bl	80019e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800783a:	2b80      	cmp	r3, #128	; 0x80
 800783c:	d10e      	bne.n	800785c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007848:	2b80      	cmp	r3, #128	; 0x80
 800784a:	d107      	bne.n	800785c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f914 	bl	8007a84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800786a:	d10e      	bne.n	800788a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007876:	2b80      	cmp	r3, #128	; 0x80
 8007878:	d107      	bne.n	800788a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f907 	bl	8007a98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007894:	2b40      	cmp	r3, #64	; 0x40
 8007896:	d10e      	bne.n	80078b6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078a2:	2b40      	cmp	r3, #64	; 0x40
 80078a4:	d107      	bne.n	80078b6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f838 	bl	8007926 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b20      	cmp	r3, #32
 80078c2:	d10e      	bne.n	80078e2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	f003 0320 	and.w	r3, r3, #32
 80078ce:	2b20      	cmp	r3, #32
 80078d0:	d107      	bne.n	80078e2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f06f 0220 	mvn.w	r2, #32
 80078da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f8c7 	bl	8007a70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078e2:	bf00      	nop
 80078e4:	3708      	adds	r7, #8
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b083      	sub	sp, #12
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078f2:	bf00      	nop
 80078f4:	370c      	adds	r7, #12
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078fe:	b480      	push	{r7}
 8007900:	b083      	sub	sp, #12
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007906:	bf00      	nop
 8007908:	370c      	adds	r7, #12
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007912:	b480      	push	{r7}
 8007914:	b083      	sub	sp, #12
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007926:	b480      	push	{r7}
 8007928:	b083      	sub	sp, #12
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800792e:	bf00      	nop
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
	...

0800793c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800793c:	b480      	push	{r7}
 800793e:	b085      	sub	sp, #20
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a40      	ldr	r2, [pc, #256]	; (8007a50 <TIM_Base_SetConfig+0x114>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d013      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800795a:	d00f      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a3d      	ldr	r2, [pc, #244]	; (8007a54 <TIM_Base_SetConfig+0x118>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d00b      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a3c      	ldr	r2, [pc, #240]	; (8007a58 <TIM_Base_SetConfig+0x11c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d007      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a3b      	ldr	r2, [pc, #236]	; (8007a5c <TIM_Base_SetConfig+0x120>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d003      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a3a      	ldr	r2, [pc, #232]	; (8007a60 <TIM_Base_SetConfig+0x124>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d108      	bne.n	800798e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007982:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a2f      	ldr	r2, [pc, #188]	; (8007a50 <TIM_Base_SetConfig+0x114>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d01f      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800799c:	d01b      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a2c      	ldr	r2, [pc, #176]	; (8007a54 <TIM_Base_SetConfig+0x118>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d017      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a2b      	ldr	r2, [pc, #172]	; (8007a58 <TIM_Base_SetConfig+0x11c>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d013      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a2a      	ldr	r2, [pc, #168]	; (8007a5c <TIM_Base_SetConfig+0x120>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d00f      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a29      	ldr	r2, [pc, #164]	; (8007a60 <TIM_Base_SetConfig+0x124>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d00b      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a28      	ldr	r2, [pc, #160]	; (8007a64 <TIM_Base_SetConfig+0x128>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d007      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a27      	ldr	r2, [pc, #156]	; (8007a68 <TIM_Base_SetConfig+0x12c>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d003      	beq.n	80079d6 <TIM_Base_SetConfig+0x9a>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a26      	ldr	r2, [pc, #152]	; (8007a6c <TIM_Base_SetConfig+0x130>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d108      	bne.n	80079e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	689a      	ldr	r2, [r3, #8]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a10      	ldr	r2, [pc, #64]	; (8007a50 <TIM_Base_SetConfig+0x114>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00f      	beq.n	8007a34 <TIM_Base_SetConfig+0xf8>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a12      	ldr	r2, [pc, #72]	; (8007a60 <TIM_Base_SetConfig+0x124>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d00b      	beq.n	8007a34 <TIM_Base_SetConfig+0xf8>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a11      	ldr	r2, [pc, #68]	; (8007a64 <TIM_Base_SetConfig+0x128>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d007      	beq.n	8007a34 <TIM_Base_SetConfig+0xf8>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a10      	ldr	r2, [pc, #64]	; (8007a68 <TIM_Base_SetConfig+0x12c>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d003      	beq.n	8007a34 <TIM_Base_SetConfig+0xf8>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a0f      	ldr	r2, [pc, #60]	; (8007a6c <TIM_Base_SetConfig+0x130>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d103      	bne.n	8007a3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	691a      	ldr	r2, [r3, #16]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	615a      	str	r2, [r3, #20]
}
 8007a42:	bf00      	nop
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	40010000 	.word	0x40010000
 8007a54:	40000400 	.word	0x40000400
 8007a58:	40000800 	.word	0x40000800
 8007a5c:	40000c00 	.word	0x40000c00
 8007a60:	40010400 	.word	0x40010400
 8007a64:	40014000 	.word	0x40014000
 8007a68:	40014400 	.word	0x40014400
 8007a6c:	40014800 	.word	0x40014800

08007a70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007aa0:	bf00      	nop
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <__libc_init_array>:
 8007aac:	b570      	push	{r4, r5, r6, lr}
 8007aae:	4d0d      	ldr	r5, [pc, #52]	; (8007ae4 <__libc_init_array+0x38>)
 8007ab0:	4c0d      	ldr	r4, [pc, #52]	; (8007ae8 <__libc_init_array+0x3c>)
 8007ab2:	1b64      	subs	r4, r4, r5
 8007ab4:	10a4      	asrs	r4, r4, #2
 8007ab6:	2600      	movs	r6, #0
 8007ab8:	42a6      	cmp	r6, r4
 8007aba:	d109      	bne.n	8007ad0 <__libc_init_array+0x24>
 8007abc:	4d0b      	ldr	r5, [pc, #44]	; (8007aec <__libc_init_array+0x40>)
 8007abe:	4c0c      	ldr	r4, [pc, #48]	; (8007af0 <__libc_init_array+0x44>)
 8007ac0:	f000 f82e 	bl	8007b20 <_init>
 8007ac4:	1b64      	subs	r4, r4, r5
 8007ac6:	10a4      	asrs	r4, r4, #2
 8007ac8:	2600      	movs	r6, #0
 8007aca:	42a6      	cmp	r6, r4
 8007acc:	d105      	bne.n	8007ada <__libc_init_array+0x2e>
 8007ace:	bd70      	pop	{r4, r5, r6, pc}
 8007ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad4:	4798      	blx	r3
 8007ad6:	3601      	adds	r6, #1
 8007ad8:	e7ee      	b.n	8007ab8 <__libc_init_array+0xc>
 8007ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ade:	4798      	blx	r3
 8007ae0:	3601      	adds	r6, #1
 8007ae2:	e7f2      	b.n	8007aca <__libc_init_array+0x1e>
 8007ae4:	08007b5c 	.word	0x08007b5c
 8007ae8:	08007b5c 	.word	0x08007b5c
 8007aec:	08007b5c 	.word	0x08007b5c
 8007af0:	08007b60 	.word	0x08007b60

08007af4 <memcpy>:
 8007af4:	440a      	add	r2, r1
 8007af6:	4291      	cmp	r1, r2
 8007af8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007afc:	d100      	bne.n	8007b00 <memcpy+0xc>
 8007afe:	4770      	bx	lr
 8007b00:	b510      	push	{r4, lr}
 8007b02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b0a:	4291      	cmp	r1, r2
 8007b0c:	d1f9      	bne.n	8007b02 <memcpy+0xe>
 8007b0e:	bd10      	pop	{r4, pc}

08007b10 <memset>:
 8007b10:	4402      	add	r2, r0
 8007b12:	4603      	mov	r3, r0
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d100      	bne.n	8007b1a <memset+0xa>
 8007b18:	4770      	bx	lr
 8007b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007b1e:	e7f9      	b.n	8007b14 <memset+0x4>

08007b20 <_init>:
 8007b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b22:	bf00      	nop
 8007b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b26:	bc08      	pop	{r3}
 8007b28:	469e      	mov	lr, r3
 8007b2a:	4770      	bx	lr

08007b2c <_fini>:
 8007b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b2e:	bf00      	nop
 8007b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b32:	bc08      	pop	{r3}
 8007b34:	469e      	mov	lr, r3
 8007b36:	4770      	bx	lr
