rc file Version 1.0

[Design]
COMPILE_PATH=/home/timtim01/eda_test/project/gen_amba_2025/9x9_vip/axi4_vip_env_rtl_integration/sim
VCS_HOME=/home/eda_tools/synopsys/vcs/W-2024.09-SP1/
VERDI_HOME=/home/eda_tools/synopsys/verdi/W-2024.09-SP1/
SystemC=FALSE
UUM=FALSE
KDB=TRUE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=uvm_custom_install_recording uvm_custom_install_verdi_recording axi4_interconnect_m9s9 hdl_top hvl_top test_slave_connectivity 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 
ELAB=TRUE
COMMON_ELAB=TRUE
SIMV_WRAPPER=FALSE
[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-kdb=common_elab -ssv -ssy 
