Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 18 16:10:09 2020
| Host         : LAPTOP-2T6EIMEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.548        0.000                      0                  158        0.090        0.000                      0                  158        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.548        0.000                      0                  158        0.090        0.000                      0                  158        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/running_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.090ns (26.025%)  route 3.098ns (73.975%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.428     8.604    tx_con/tready
    SLICE_X61Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.728 r  tx_con/sel[2]_i_1/O
                         net (fo=4, routed)           0.612     9.340    tx_con/sel
    SLICE_X61Y13         FDRE                                         r  tx_con/running_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.513    14.854    tx_con/clk
    SLICE_X61Y13         FDRE                                         r  tx_con/running_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.888    tx_con/running_reg
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.090ns (26.025%)  route 3.098ns (73.975%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.428     8.604    tx_con/tready
    SLICE_X61Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.728 r  tx_con/sel[2]_i_1/O
                         net (fo=4, routed)           0.612     9.340    tx_con/sel
    SLICE_X61Y13         FDRE                                         r  tx_con/sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.513    14.854    tx_con/clk
    SLICE_X61Y13         FDRE                                         r  tx_con/sel_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.888    tx_con/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.090ns (26.525%)  route 3.019ns (73.475%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.428     8.604    tx_con/tready
    SLICE_X61Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.728 r  tx_con/sel[2]_i_1/O
                         net (fo=4, routed)           0.533     9.261    tx_con/sel
    SLICE_X61Y11         FDRE                                         r  tx_con/sel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.515    14.856    tx_con/clk
    SLICE_X61Y11         FDRE                                         r  tx_con/sel_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.890    tx_con/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.090ns (26.704%)  route 2.992ns (73.296%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.428     8.604    tx_con/tready
    SLICE_X61Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.728 r  tx_con/sel[2]_i_1/O
                         net (fo=4, routed)           0.506     9.233    tx_con/sel
    SLICE_X62Y13         FDRE                                         r  tx_con/sel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.514    14.855    tx_con/clk
    SLICE_X62Y13         FDRE                                         r  tx_con/sel_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.875    tx_con/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.090ns (27.275%)  route 2.906ns (72.725%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.331     8.507    tx_con/tready
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.631 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.517     9.148    tx_con/pbuf
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.858    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[17]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.878    tx_con/pbuf_reg[17]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.090ns (27.275%)  route 2.906ns (72.725%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.331     8.507    tx_con/tready
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.631 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.517     9.148    tx_con/pbuf
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.858    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[22]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.878    tx_con/pbuf_reg[22]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.090ns (27.275%)  route 2.906ns (72.725%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.331     8.507    tx_con/tready
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.631 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.517     9.148    tx_con/pbuf
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.858    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[24]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.878    tx_con/pbuf_reg[24]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.090ns (27.275%)  route 2.906ns (72.725%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.331     8.507    tx_con/tready
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.631 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.517     9.148    tx_con/pbuf
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.858    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[25]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.878    tx_con/pbuf_reg[25]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.090ns (27.275%)  route 2.906ns (72.725%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.331     8.507    tx_con/tready
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.631 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.517     9.148    tx_con/pbuf
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.858    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[28]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.878    tx_con/pbuf_reg[28]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.090ns (27.275%)  route 2.906ns (72.725%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.630     5.151    get_tx/clk
    SLICE_X58Y15         FDRE                                         r  get_tx/cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  get_tx/cd_count_reg[12]/Q
                         net (fo=2, routed)           0.817     6.387    get_tx/cd_count[12]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.686 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.571     7.257    get_tx/ready_INST_0_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.670     8.051    get_tx/count
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.175 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.331     8.507    tx_con/tready
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.631 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.517     9.148    tx_con/pbuf
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.858    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/pbuf_reg[30]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.878    tx_con/pbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.979 r  refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    refresh_counter_reg[12]_i_1_n_6
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.979 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y50         FDCE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    refresh_counter_reg[16]_i_1_n_5
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.018 r  refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    refresh_counter_reg[16]_i_1_n_6
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[17]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y49         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    refresh_counter_reg_n_0_[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.018 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    refresh_counter_reg[16]_i_1_n_4
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y51         FDCE                                         r  refresh_counter_reg[19]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.105     1.853    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    get_tx/clk
    SLICE_X60Y12         FDRE                                         r  get_tx/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  get_tx/shift_reg[2]/Q
                         net (fo=1, routed)           0.082     1.720    get_tx/shift[2]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.048     1.768 r  get_tx/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    get_tx/shift[1]_i_1_n_0
    SLICE_X61Y12         FDRE                                         r  get_tx/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     1.987    get_tx/clk
    SLICE_X61Y12         FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.107     1.594    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    get_tx/clk
    SLICE_X61Y12         FDRE                                         r  get_tx/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  get_tx/shift_reg[8]/Q
                         net (fo=1, routed)           0.139     1.754    get_tx/shift[8]
    SLICE_X60Y12         LUT3 (Prop_lut3_I1_O)        0.047     1.801 r  get_tx/shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.801    get_tx/shift[7]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  get_tx/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     1.987    get_tx/clk
    SLICE_X60Y12         FDRE                                         r  get_tx/shift_reg[7]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.131     1.618    get_tx/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   get_tx/cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   get_tx/cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   get_tx/cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   get_tx/cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   get_tx/cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   get_tx/cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   get_tx/cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   get_tx/cd_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   get_tx/cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   get_tx/cd_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y14   get_tx/cd_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   get_tx/cd_count_reg[15]/C



