
CAN_TO_CAN-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071f0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  080073d0  080073d0  000083d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077b8  080077b8  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  080077b8  080077b8  000087b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077c0  080077c0  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077c0  080077c0  000087c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077c4  080077c4  000087c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080077c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200001d4  0800799c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  0800799c  000094d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f39a  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002021  00000000  00000000  0001859e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c70  00000000  00000000  0001a5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097f  00000000  00000000  0001b230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000264fc  00000000  00000000  0001bbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6d5  00000000  00000000  000420ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0dd4  00000000  00000000  00050780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141554  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044b0  00000000  00000000  00141598  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00145a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080073b8 	.word	0x080073b8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	080073b8 	.word	0x080073b8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <bytesToFloat>:
    float roll;
    float pitch;
} EulerAngles;
EulerAngles angles;

float bytesToFloat(uint8_t *bytes) {
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    float value;
    memcpy(&value, bytes, sizeof(float));
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	60fb      	str	r3, [r7, #12]
    return value;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	ee07 3a90 	vmov	s15, r3
}
 8000efc:	eeb0 0a67 	vmov.f32	s0, s15
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <CANtoEuler>:

void CANtoEuler(uint8_t* RxData, uint32_t RxIdentifier, EulerAngles* angles) {
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]

	float roll_rad = bytesToFloat(&RxData[0]);
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f7ff ffe6 	bl	8000ee8 <bytesToFloat>
 8000f1c:	ed87 0a05 	vstr	s0, [r7, #20]
    float pitch_rad = bytesToFloat(&RxData[4]);
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3304      	adds	r3, #4
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ffdf 	bl	8000ee8 <bytesToFloat>
 8000f2a:	ed87 0a04 	vstr	s0, [r7, #16]

    angles->roll = roll_rad;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	601a      	str	r2, [r3, #0]
    angles->pitch = pitch_rad;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	605a      	str	r2, [r3, #4]
}
 8000f3a:	bf00      	nop
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <HAL_FDCAN_RxFifo0Callback>:
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8000f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f46:	b089      	sub	sp, #36	@ 0x24
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]


	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0,&RxHeader,RxData)== HAL_OK){
 8000f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000f50:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc8 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000f52:	2140      	movs	r1, #64	@ 0x40
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 ff39 	bl	8001dcc <HAL_FDCAN_GetRxMessage>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d12c      	bne.n	8000fba <HAL_FDCAN_RxFifo0Callback+0x76>
//
//		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);

   if (RxHeader.DataLength == FDCAN_DLC_BYTES_8) {
 8000f60:	4b19      	ldr	r3, [pc, #100]	@ (8000fc8 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	2b08      	cmp	r3, #8
 8000f66:	d128      	bne.n	8000fba <HAL_FDCAN_RxFifo0Callback+0x76>

     CANtoEuler(RxData, RxHeader.Identifier, &angles);
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a17      	ldr	r2, [pc, #92]	@ (8000fcc <HAL_FDCAN_RxFifo0Callback+0x88>)
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4814      	ldr	r0, [pc, #80]	@ (8000fc4 <HAL_FDCAN_RxFifo0Callback+0x80>)
 8000f72:	f7ff ffca 	bl	8000f0a <CANtoEuler>

     int len = sprintf(buffer,"ID: 0x%lx  Roll: %.2f  Pitch: %.2f\r\n", RxHeader.Identifier, angles.roll, angles.pitch);
 8000f76:	4b14      	ldr	r3, [pc, #80]	@ (8000fc8 <HAL_FDCAN_RxFifo0Callback+0x84>)
 8000f78:	681e      	ldr	r6, [r3, #0]
 8000f7a:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <HAL_FDCAN_RxFifo0Callback+0x88>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff fb0a 	bl	8000598 <__aeabi_f2d>
 8000f84:	4604      	mov	r4, r0
 8000f86:	460d      	mov	r5, r1
 8000f88:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <HAL_FDCAN_RxFifo0Callback+0x88>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fb03 	bl	8000598 <__aeabi_f2d>
 8000f92:	4602      	mov	r2, r0
 8000f94:	460b      	mov	r3, r1
 8000f96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000f9a:	e9cd 4500 	strd	r4, r5, [sp]
 8000f9e:	4632      	mov	r2, r6
 8000fa0:	490b      	ldr	r1, [pc, #44]	@ (8000fd0 <HAL_FDCAN_RxFifo0Callback+0x8c>)
 8000fa2:	480c      	ldr	r0, [pc, #48]	@ (8000fd4 <HAL_FDCAN_RxFifo0Callback+0x90>)
 8000fa4:	f004 f8da 	bl	800515c <siprintf>
 8000fa8:	60f8      	str	r0, [r7, #12]
     HAL_UART_Transmit(&huart2, (uint8_t*)buffer,len, HAL_MAX_DELAY);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	4908      	ldr	r1, [pc, #32]	@ (8000fd4 <HAL_FDCAN_RxFifo0Callback+0x90>)
 8000fb4:	4808      	ldr	r0, [pc, #32]	@ (8000fd8 <HAL_FDCAN_RxFifo0Callback+0x94>)
 8000fb6:	f002 fd0b 	bl	80039d0 <HAL_UART_Transmit>
        }
}
}
 8000fba:	bf00      	nop
 8000fbc:	3714      	adds	r7, #20
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000310 	.word	0x20000310
 8000fc8:	200002e8 	.word	0x200002e8
 8000fcc:	2000037c 	.word	0x2000037c
 8000fd0:	080073d0 	.word	0x080073d0
 8000fd4:	20000318 	.word	0x20000318
 8000fd8:	20000254 	.word	0x20000254

08000fdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe0:	f000 fb97 	bl	8001712 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe4:	f000 f812 	bl	800100c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe8:	f000 f906 	bl	80011f8 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000fec:	f000 f858 	bl	80010a0 <MX_FDCAN1_Init>
  MX_USART2_UART_Init();
 8000ff0:	f000 f8b6 	bl	8001160 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
 HAL_FDCAN_Start(&hfdcan1);
 8000ff4:	4804      	ldr	r0, [pc, #16]	@ (8001008 <main+0x2c>)
 8000ff6:	f000 fec1 	bl	8001d7c <HAL_FDCAN_Start>

 HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	4802      	ldr	r0, [pc, #8]	@ (8001008 <main+0x2c>)
 8001000:	f000 ffec 	bl	8001fdc <HAL_FDCAN_ActivateNotification>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <main+0x28>
 8001008:	200001f0 	.word	0x200001f0

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b094      	sub	sp, #80	@ 0x50
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 0318 	add.w	r3, r7, #24
 8001016:	2238      	movs	r2, #56	@ 0x38
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f004 f901 	bl	8005222 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800102e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001032:	f001 fc4d 	bl	80028d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001036:	2301      	movs	r3, #1
 8001038:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800103a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800103e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001040:	2302      	movs	r3, #2
 8001042:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001044:	2303      	movs	r3, #3
 8001046:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8001048:	2303      	movs	r3, #3
 800104a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 800104c:	2314      	movs	r3, #20
 800104e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001050:	2302      	movs	r3, #2
 8001052:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001054:	2302      	movs	r3, #2
 8001056:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001058:	2302      	movs	r3, #2
 800105a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105c:	f107 0318 	add.w	r3, r7, #24
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fce9 	bl	8002a38 <HAL_RCC_OscConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800106c:	f000 f90e 	bl	800128c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001070:	230f      	movs	r3, #15
 8001072:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001074:	2303      	movs	r3, #3
 8001076:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2102      	movs	r1, #2
 8001088:	4618      	mov	r0, r3
 800108a:	f001 ffe7 	bl	800305c <HAL_RCC_ClockConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001094:	f000 f8fa 	bl	800128c <Error_Handler>
  }
}
 8001098:	bf00      	nop
 800109a:	3750      	adds	r7, #80	@ 0x50
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80010a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010a8:	4a2c      	ldr	r2, [pc, #176]	@ (800115c <MX_FDCAN1_Init+0xbc>)
 80010aa:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80010ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80010b2:	4b29      	ldr	r3, [pc, #164]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80010ba:	4b27      	ldr	r3, [pc, #156]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80010c0:	4b25      	ldr	r3, [pc, #148]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80010c6:	4b24      	ldr	r3, [pc, #144]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80010cc:	4b22      	ldr	r3, [pc, #136]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 80010d2:	4b21      	ldr	r3, [pc, #132]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010d4:	2202      	movs	r2, #2
 80010d6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 128;
 80010d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010da:	2280      	movs	r2, #128	@ 0x80
 80010dc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 191;
 80010de:	4b1e      	ldr	r3, [pc, #120]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010e0:	22bf      	movs	r2, #191	@ 0xbf
 80010e2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 128;
 80010e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010e6:	2280      	movs	r2, #128	@ 0x80
 80010e8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 80010ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010ec:	2202      	movs	r2, #2
 80010ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 8;
 80010f0:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010f2:	2208      	movs	r2, #8
 80010f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 31;
 80010f6:	4b18      	ldr	r3, [pc, #96]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010f8:	221f      	movs	r2, #31
 80010fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 8;
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 80010fe:	2208      	movs	r2, #8
 8001100:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8001102:	4b15      	ldr	r3, [pc, #84]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 8001104:	2201      	movs	r2, #1
 8001106:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001108:	4b13      	ldr	r3, [pc, #76]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 800110a:	2200      	movs	r2, #0
 800110c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800110e:	4b12      	ldr	r3, [pc, #72]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 8001110:	2200      	movs	r2, #0
 8001112:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001114:	4810      	ldr	r0, [pc, #64]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 8001116:	f000 fc7d 	bl	8001a14 <HAL_FDCAN_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_FDCAN1_Init+0x84>
  {
    Error_Handler();
 8001120:	f000 f8b4 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef Filterconfigure;

    Filterconfigure.FilterConfig = FDCAN_FILTER_TO_RXFIFO0 ;
 8001124:	2301      	movs	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
    Filterconfigure.FilterType = FDCAN_FILTER_MASK;
 8001128:	2302      	movs	r3, #2
 800112a:	60bb      	str	r3, [r7, #8]
    Filterconfigure.IdType = FDCAN_STANDARD_ID ;
 800112c:	2300      	movs	r3, #0
 800112e:	603b      	str	r3, [r7, #0]
    Filterconfigure.FilterID1 = 0x000;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
    Filterconfigure.FilterID2 = 0x000;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
    Filterconfigure.FilterIndex = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]

    if(HAL_FDCAN_ConfigFilter(&hfdcan1,&Filterconfigure)!= HAL_OK){
 800113c:	463b      	mov	r3, r7
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	@ (8001158 <MX_FDCAN1_Init+0xb8>)
 8001142:	f000 fdc1 	bl	8001cc8 <HAL_FDCAN_ConfigFilter>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_FDCAN1_Init+0xb0>

  	 Error_Handler();
 800114c:	f000 f89e 	bl	800128c <Error_Handler>
    }


  /* USER CODE END FDCAN1_Init 2 */

}
 8001150:	bf00      	nop
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200001f0 	.word	0x200001f0
 800115c:	40006400 	.word	0x40006400

08001160 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001164:	4b22      	ldr	r3, [pc, #136]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 8001166:	4a23      	ldr	r2, [pc, #140]	@ (80011f4 <MX_USART2_UART_Init+0x94>)
 8001168:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800116a:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 800116c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001170:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001172:	4b1f      	ldr	r3, [pc, #124]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001178:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800117e:	4b1c      	ldr	r3, [pc, #112]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001184:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 8001186:	220c      	movs	r2, #12
 8001188:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001190:	4b17      	ldr	r3, [pc, #92]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001196:	4b16      	ldr	r3, [pc, #88]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 8001198:	2200      	movs	r2, #0
 800119a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800119c:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 800119e:	2200      	movs	r2, #0
 80011a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011a2:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a8:	4811      	ldr	r0, [pc, #68]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 80011aa:	f002 fbc1 	bl	8003930 <HAL_UART_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80011b4:	f000 f86a 	bl	800128c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011b8:	2100      	movs	r1, #0
 80011ba:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 80011bc:	f003 f9ea 	bl	8004594 <HAL_UARTEx_SetTxFifoThreshold>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80011c6:	f000 f861 	bl	800128c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ca:	2100      	movs	r1, #0
 80011cc:	4808      	ldr	r0, [pc, #32]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 80011ce:	f003 fa1f 	bl	8004610 <HAL_UARTEx_SetRxFifoThreshold>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80011d8:	f000 f858 	bl	800128c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	@ (80011f0 <MX_USART2_UART_Init+0x90>)
 80011de:	f003 f9a0 	bl	8004522 <HAL_UARTEx_DisableFifoMode>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80011e8:	f000 f850 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20000254 	.word	0x20000254
 80011f4:	40004400 	.word	0x40004400

080011f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120e:	4b1e      	ldr	r3, [pc, #120]	@ (8001288 <MX_GPIO_Init+0x90>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	4a1d      	ldr	r2, [pc, #116]	@ (8001288 <MX_GPIO_Init+0x90>)
 8001214:	f043 0320 	orr.w	r3, r3, #32
 8001218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121a:	4b1b      	ldr	r3, [pc, #108]	@ (8001288 <MX_GPIO_Init+0x90>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	f003 0320 	and.w	r3, r3, #32
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001226:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <MX_GPIO_Init+0x90>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <MX_GPIO_Init+0x90>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001232:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <MX_GPIO_Init+0x90>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123e:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <MX_GPIO_Init+0x90>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001242:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <MX_GPIO_Init+0x90>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124a:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <MX_GPIO_Init+0x90>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2120      	movs	r1, #32
 800125a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800125e:	f001 fb1f 	bl	80028a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001262:	2320      	movs	r3, #32
 8001264:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	f107 030c 	add.w	r3, r7, #12
 8001276:	4619      	mov	r1, r3
 8001278:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800127c:	f001 f98e 	bl	800259c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001280:	bf00      	nop
 8001282:	3720      	adds	r7, #32
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40021000 	.word	0x40021000

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <Error_Handler+0x8>

08001298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <HAL_MspInit+0x44>)
 80012a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a2:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <HAL_MspInit+0x44>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <HAL_MspInit+0x44>)
 80012ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <HAL_MspInit+0x44>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	4a08      	ldr	r2, [pc, #32]	@ (80012dc <HAL_MspInit+0x44>)
 80012bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c2:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_MspInit+0x44>)
 80012c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012ce:	f001 fba3 	bl	8002a18 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000

080012e0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b09e      	sub	sp, #120	@ 0x78
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	2254      	movs	r2, #84	@ 0x54
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f003 ff8e 	bl	8005222 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a30      	ldr	r2, [pc, #192]	@ (80013cc <HAL_FDCAN_MspInit+0xec>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d159      	bne.n	80013c4 <HAL_FDCAN_MspInit+0xe4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001310:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001314:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001316:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800131a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	4618      	mov	r0, r3
 8001322:	f002 f8b7 	bl	8003494 <HAL_RCCEx_PeriphCLKConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800132c:	f7ff ffae 	bl	800128c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001330:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <HAL_FDCAN_MspInit+0xf0>)
 8001332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001334:	4a26      	ldr	r2, [pc, #152]	@ (80013d0 <HAL_FDCAN_MspInit+0xf0>)
 8001336:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800133a:	6593      	str	r3, [r2, #88]	@ 0x58
 800133c:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <HAL_FDCAN_MspInit+0xf0>)
 800133e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001348:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <HAL_FDCAN_MspInit+0xf0>)
 800134a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134c:	4a20      	ldr	r2, [pc, #128]	@ (80013d0 <HAL_FDCAN_MspInit+0xf0>)
 800134e:	f043 0302 	orr.w	r3, r3, #2
 8001352:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001354:	4b1e      	ldr	r3, [pc, #120]	@ (80013d0 <HAL_FDCAN_MspInit+0xf0>)
 8001356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001364:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001366:	2302      	movs	r3, #2
 8001368:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800136a:	2301      	movs	r3, #1
 800136c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001372:	2309      	movs	r3, #9
 8001374:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001376:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800137a:	4619      	mov	r1, r3
 800137c:	4815      	ldr	r0, [pc, #84]	@ (80013d4 <HAL_FDCAN_MspInit+0xf4>)
 800137e:	f001 f90d 	bl	800259c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001382:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001386:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001388:	2302      	movs	r3, #2
 800138a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001390:	2300      	movs	r3, #0
 8001392:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001394:	2309      	movs	r3, #9
 8001396:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001398:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800139c:	4619      	mov	r1, r3
 800139e:	480d      	ldr	r0, [pc, #52]	@ (80013d4 <HAL_FDCAN_MspInit+0xf4>)
 80013a0:	f001 f8fc 	bl	800259c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2100      	movs	r1, #0
 80013a8:	2015      	movs	r0, #21
 80013aa:	f000 fafe 	bl	80019aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80013ae:	2015      	movs	r0, #21
 80013b0:	f000 fb15 	bl	80019de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2100      	movs	r1, #0
 80013b8:	2016      	movs	r0, #22
 80013ba:	f000 faf6 	bl	80019aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80013be:	2016      	movs	r0, #22
 80013c0:	f000 fb0d 	bl	80019de <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80013c4:	bf00      	nop
 80013c6:	3778      	adds	r7, #120	@ 0x78
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40006400 	.word	0x40006400
 80013d0:	40021000 	.word	0x40021000
 80013d4:	48000400 	.word	0x48000400

080013d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b09e      	sub	sp, #120	@ 0x78
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013f0:	f107 0310 	add.w	r3, r7, #16
 80013f4:	2254      	movs	r2, #84	@ 0x54
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f003 ff12 	bl	8005222 <memset>
  if(huart->Instance==USART2)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a1f      	ldr	r2, [pc, #124]	@ (8001480 <HAL_UART_MspInit+0xa8>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d136      	bne.n	8001476 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001408:	2302      	movs	r3, #2
 800140a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	4618      	mov	r0, r3
 8001416:	f002 f83d 	bl	8003494 <HAL_RCCEx_PeriphCLKConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001420:	f7ff ff34 	bl	800128c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001424:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <HAL_UART_MspInit+0xac>)
 8001426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001428:	4a16      	ldr	r2, [pc, #88]	@ (8001484 <HAL_UART_MspInit+0xac>)
 800142a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800142e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001430:	4b14      	ldr	r3, [pc, #80]	@ (8001484 <HAL_UART_MspInit+0xac>)
 8001432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <HAL_UART_MspInit+0xac>)
 800143e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001440:	4a10      	ldr	r2, [pc, #64]	@ (8001484 <HAL_UART_MspInit+0xac>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001448:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <HAL_UART_MspInit+0xac>)
 800144a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001454:	230c      	movs	r3, #12
 8001456:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001458:	2302      	movs	r3, #2
 800145a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	2300      	movs	r3, #0
 8001462:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001464:	2307      	movs	r3, #7
 8001466:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001468:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800146c:	4619      	mov	r1, r3
 800146e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001472:	f001 f893 	bl	800259c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001476:	bf00      	nop
 8001478:	3778      	adds	r7, #120	@ 0x78
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40004400 	.word	0x40004400
 8001484:	40021000 	.word	0x40021000

08001488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <NMI_Handler+0x4>

08001490 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <HardFault_Handler+0x4>

08001498 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <MemManage_Handler+0x4>

080014a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <BusFault_Handler+0x4>

080014a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <UsageFault_Handler+0x4>

080014b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr

080014da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014de:	f000 f96b 	bl	80017b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80014ec:	4802      	ldr	r0, [pc, #8]	@ (80014f8 <FDCAN1_IT0_IRQHandler+0x10>)
 80014ee:	f000 fe5b 	bl	80021a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200001f0 	.word	0x200001f0

080014fc <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001500:	4802      	ldr	r0, [pc, #8]	@ (800150c <FDCAN1_IT1_IRQHandler+0x10>)
 8001502:	f000 fe51 	bl	80021a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200001f0 	.word	0x200001f0

08001510 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return 1;
 8001514:	2301      	movs	r3, #1
}
 8001516:	4618      	mov	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <_kill>:

int _kill(int pid, int sig)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800152a:	f003 fecd 	bl	80052c8 <__errno>
 800152e:	4603      	mov	r3, r0
 8001530:	2216      	movs	r2, #22
 8001532:	601a      	str	r2, [r3, #0]
  return -1;
 8001534:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <_exit>:

void _exit (int status)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001548:	f04f 31ff 	mov.w	r1, #4294967295
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff ffe7 	bl	8001520 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001552:	bf00      	nop
 8001554:	e7fd      	b.n	8001552 <_exit+0x12>

08001556 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	e00a      	b.n	800157e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001568:	f3af 8000 	nop.w
 800156c:	4601      	mov	r1, r0
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	60ba      	str	r2, [r7, #8]
 8001574:	b2ca      	uxtb	r2, r1
 8001576:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	3301      	adds	r3, #1
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	429a      	cmp	r2, r3
 8001584:	dbf0      	blt.n	8001568 <_read+0x12>
  }

  return len;
 8001586:	687b      	ldr	r3, [r7, #4]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
 80015a0:	e009      	b.n	80015b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	60ba      	str	r2, [r7, #8]
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	dbf1      	blt.n	80015a2 <_write+0x12>
  }
  return len;
 80015be:	687b      	ldr	r3, [r7, #4]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <_close>:

int _close(int file)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr

080015e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015f0:	605a      	str	r2, [r3, #4]
  return 0;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <_isatty>:

int _isatty(int file)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001608:	2301      	movs	r3, #1
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001616:	b480      	push	{r7}
 8001618:	b085      	sub	sp, #20
 800161a:	af00      	add	r7, sp, #0
 800161c:	60f8      	str	r0, [r7, #12]
 800161e:	60b9      	str	r1, [r7, #8]
 8001620:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001638:	4a14      	ldr	r2, [pc, #80]	@ (800168c <_sbrk+0x5c>)
 800163a:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <_sbrk+0x60>)
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001644:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <_sbrk+0x64>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800164c:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <_sbrk+0x64>)
 800164e:	4a12      	ldr	r2, [pc, #72]	@ (8001698 <_sbrk+0x68>)
 8001650:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001652:	4b10      	ldr	r3, [pc, #64]	@ (8001694 <_sbrk+0x64>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	429a      	cmp	r2, r3
 800165e:	d207      	bcs.n	8001670 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001660:	f003 fe32 	bl	80052c8 <__errno>
 8001664:	4603      	mov	r3, r0
 8001666:	220c      	movs	r2, #12
 8001668:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800166a:	f04f 33ff 	mov.w	r3, #4294967295
 800166e:	e009      	b.n	8001684 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001670:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <_sbrk+0x64>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001676:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <_sbrk+0x64>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4413      	add	r3, r2
 800167e:	4a05      	ldr	r2, [pc, #20]	@ (8001694 <_sbrk+0x64>)
 8001680:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001682:	68fb      	ldr	r3, [r7, #12]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3718      	adds	r7, #24
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20020000 	.word	0x20020000
 8001690:	00000400 	.word	0x00000400
 8001694:	20000384 	.word	0x20000384
 8001698:	200004d8 	.word	0x200004d8

0800169c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <SystemInit+0x20>)
 80016a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016a6:	4a05      	ldr	r2, [pc, #20]	@ (80016bc <SystemInit+0x20>)
 80016a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016c0:	480d      	ldr	r0, [pc, #52]	@ (80016f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016c4:	f7ff ffea 	bl	800169c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016c8:	480c      	ldr	r0, [pc, #48]	@ (80016fc <LoopForever+0x6>)
  ldr r1, =_edata
 80016ca:	490d      	ldr	r1, [pc, #52]	@ (8001700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001704 <LoopForever+0xe>)
  movs r3, #0
 80016ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80016d0:	e002      	b.n	80016d8 <LoopCopyDataInit>

080016d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016d6:	3304      	adds	r3, #4

080016d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016dc:	d3f9      	bcc.n	80016d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016de:	4a0a      	ldr	r2, [pc, #40]	@ (8001708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016e0:	4c0a      	ldr	r4, [pc, #40]	@ (800170c <LoopForever+0x16>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e4:	e001      	b.n	80016ea <LoopFillZerobss>

080016e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016e8:	3204      	adds	r2, #4

080016ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016ec:	d3fb      	bcc.n	80016e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016ee:	f003 fdf1 	bl	80052d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016f2:	f7ff fc73 	bl	8000fdc <main>

080016f6 <LoopForever>:

LoopForever:
    b LoopForever
 80016f6:	e7fe      	b.n	80016f6 <LoopForever>
  ldr   r0, =_estack
 80016f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001700:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001704:	080077c8 	.word	0x080077c8
  ldr r2, =_sbss
 8001708:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800170c:	200004d8 	.word	0x200004d8

08001710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001710:	e7fe      	b.n	8001710 <ADC1_2_IRQHandler>

08001712 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800171c:	2003      	movs	r0, #3
 800171e:	f000 f939 	bl	8001994 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001722:	2000      	movs	r0, #0
 8001724:	f000 f80e 	bl	8001744 <HAL_InitTick>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d002      	beq.n	8001734 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	71fb      	strb	r3, [r7, #7]
 8001732:	e001      	b.n	8001738 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001734:	f7ff fdb0 	bl	8001298 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001738:	79fb      	ldrb	r3, [r7, #7]

}
 800173a:	4618      	mov	r0, r3
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001750:	4b16      	ldr	r3, [pc, #88]	@ (80017ac <HAL_InitTick+0x68>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d022      	beq.n	800179e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <HAL_InitTick+0x6c>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <HAL_InitTick+0x68>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001764:	fbb1 f3f3 	udiv	r3, r1, r3
 8001768:	fbb2 f3f3 	udiv	r3, r2, r3
 800176c:	4618      	mov	r0, r3
 800176e:	f000 f944 	bl	80019fa <HAL_SYSTICK_Config>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d10f      	bne.n	8001798 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b0f      	cmp	r3, #15
 800177c:	d809      	bhi.n	8001792 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800177e:	2200      	movs	r2, #0
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	f04f 30ff 	mov.w	r0, #4294967295
 8001786:	f000 f910 	bl	80019aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800178a:	4a0a      	ldr	r2, [pc, #40]	@ (80017b4 <HAL_InitTick+0x70>)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6013      	str	r3, [r2, #0]
 8001790:	e007      	b.n	80017a2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	73fb      	strb	r3, [r7, #15]
 8001796:	e004      	b.n	80017a2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	73fb      	strb	r3, [r7, #15]
 800179c:	e001      	b.n	80017a2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000008 	.word	0x20000008
 80017b0:	20000000 	.word	0x20000000
 80017b4:	20000004 	.word	0x20000004

080017b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_IncTick+0x1c>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_IncTick+0x20>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4413      	add	r3, r2
 80017c6:	4a03      	ldr	r2, [pc, #12]	@ (80017d4 <HAL_IncTick+0x1c>)
 80017c8:	6013      	str	r3, [r2, #0]
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	20000388 	.word	0x20000388
 80017d8:	20000008 	.word	0x20000008

080017dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return uwTick;
 80017e0:	4b03      	ldr	r3, [pc, #12]	@ (80017f0 <HAL_GetTick+0x14>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000388 	.word	0x20000388

080017f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001804:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <__NVIC_SetPriorityGrouping+0x44>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001810:	4013      	ands	r3, r2
 8001812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800181c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001826:	4a04      	ldr	r2, [pc, #16]	@ (8001838 <__NVIC_SetPriorityGrouping+0x44>)
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	60d3      	str	r3, [r2, #12]
}
 800182c:	bf00      	nop
 800182e:	3714      	adds	r7, #20
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001840:	4b04      	ldr	r3, [pc, #16]	@ (8001854 <__NVIC_GetPriorityGrouping+0x18>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	0a1b      	lsrs	r3, r3, #8
 8001846:	f003 0307 	and.w	r3, r3, #7
}
 800184a:	4618      	mov	r0, r3
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	2b00      	cmp	r3, #0
 8001868:	db0b      	blt.n	8001882 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	f003 021f 	and.w	r2, r3, #31
 8001870:	4907      	ldr	r1, [pc, #28]	@ (8001890 <__NVIC_EnableIRQ+0x38>)
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	095b      	lsrs	r3, r3, #5
 8001878:	2001      	movs	r0, #1
 800187a:	fa00 f202 	lsl.w	r2, r0, r2
 800187e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000e100 	.word	0xe000e100

08001894 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	6039      	str	r1, [r7, #0]
 800189e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	db0a      	blt.n	80018be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	490c      	ldr	r1, [pc, #48]	@ (80018e0 <__NVIC_SetPriority+0x4c>)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	0112      	lsls	r2, r2, #4
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	440b      	add	r3, r1
 80018b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018bc:	e00a      	b.n	80018d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	4908      	ldr	r1, [pc, #32]	@ (80018e4 <__NVIC_SetPriority+0x50>)
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	3b04      	subs	r3, #4
 80018cc:	0112      	lsls	r2, r2, #4
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	440b      	add	r3, r1
 80018d2:	761a      	strb	r2, [r3, #24]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	e000e100 	.word	0xe000e100
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b089      	sub	sp, #36	@ 0x24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	f1c3 0307 	rsb	r3, r3, #7
 8001902:	2b04      	cmp	r3, #4
 8001904:	bf28      	it	cs
 8001906:	2304      	movcs	r3, #4
 8001908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	3304      	adds	r3, #4
 800190e:	2b06      	cmp	r3, #6
 8001910:	d902      	bls.n	8001918 <NVIC_EncodePriority+0x30>
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3b03      	subs	r3, #3
 8001916:	e000      	b.n	800191a <NVIC_EncodePriority+0x32>
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	f04f 32ff 	mov.w	r2, #4294967295
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43da      	mvns	r2, r3
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	401a      	ands	r2, r3
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001930:	f04f 31ff 	mov.w	r1, #4294967295
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	fa01 f303 	lsl.w	r3, r1, r3
 800193a:	43d9      	mvns	r1, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001940:	4313      	orrs	r3, r2
         );
}
 8001942:	4618      	mov	r0, r3
 8001944:	3724      	adds	r7, #36	@ 0x24
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3b01      	subs	r3, #1
 800195c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001960:	d301      	bcc.n	8001966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001962:	2301      	movs	r3, #1
 8001964:	e00f      	b.n	8001986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001966:	4a0a      	ldr	r2, [pc, #40]	@ (8001990 <SysTick_Config+0x40>)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3b01      	subs	r3, #1
 800196c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800196e:	210f      	movs	r1, #15
 8001970:	f04f 30ff 	mov.w	r0, #4294967295
 8001974:	f7ff ff8e 	bl	8001894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001978:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <SysTick_Config+0x40>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800197e:	4b04      	ldr	r3, [pc, #16]	@ (8001990 <SysTick_Config+0x40>)
 8001980:	2207      	movs	r2, #7
 8001982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	e000e010 	.word	0xe000e010

08001994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7ff ff29 	bl	80017f4 <__NVIC_SetPriorityGrouping>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
 80019b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019b8:	f7ff ff40 	bl	800183c <__NVIC_GetPriorityGrouping>
 80019bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	68b9      	ldr	r1, [r7, #8]
 80019c2:	6978      	ldr	r0, [r7, #20]
 80019c4:	f7ff ff90 	bl	80018e8 <NVIC_EncodePriority>
 80019c8:	4602      	mov	r2, r0
 80019ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ce:	4611      	mov	r1, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff ff5f 	bl	8001894 <__NVIC_SetPriority>
}
 80019d6:	bf00      	nop
 80019d8:	3718      	adds	r7, #24
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff33 	bl	8001858 <__NVIC_EnableIRQ>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ffa4 	bl	8001950 <SysTick_Config>
 8001a08:	4603      	mov	r3, r0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e147      	b.n	8001cb6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d106      	bne.n	8001a40 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff fc50 	bl	80012e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	699a      	ldr	r2, [r3, #24]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0210 	bic.w	r2, r2, #16
 8001a4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a50:	f7ff fec4 	bl	80017dc <HAL_GetTick>
 8001a54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001a56:	e012      	b.n	8001a7e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001a58:	f7ff fec0 	bl	80017dc <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b0a      	cmp	r3, #10
 8001a64:	d90b      	bls.n	8001a7e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6a:	f043 0201 	orr.w	r2, r3, #1
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2203      	movs	r2, #3
 8001a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e11b      	b.n	8001cb6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d0e5      	beq.n	8001a58 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	699a      	ldr	r2, [r3, #24]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f042 0201 	orr.w	r2, r2, #1
 8001a9a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a9c:	f7ff fe9e 	bl	80017dc <HAL_GetTick>
 8001aa0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001aa2:	e012      	b.n	8001aca <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001aa4:	f7ff fe9a 	bl	80017dc <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b0a      	cmp	r3, #10
 8001ab0:	d90b      	bls.n	8001aca <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab6:	f043 0201 	orr.w	r2, r3, #1
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e0f5      	b.n	8001cb6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0e5      	beq.n	8001aa4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	699a      	ldr	r2, [r3, #24]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0202 	orr.w	r2, r2, #2
 8001ae6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a74      	ldr	r2, [pc, #464]	@ (8001cc0 <HAL_FDCAN_Init+0x2ac>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d103      	bne.n	8001afa <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001af2:	4a74      	ldr	r2, [pc, #464]	@ (8001cc4 <HAL_FDCAN_Init+0x2b0>)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	7c1b      	ldrb	r3, [r3, #16]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d108      	bne.n	8001b14 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	699a      	ldr	r2, [r3, #24]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b10:	619a      	str	r2, [r3, #24]
 8001b12:	e007      	b.n	8001b24 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	699a      	ldr	r2, [r3, #24]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b22:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7c5b      	ldrb	r3, [r3, #17]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d108      	bne.n	8001b3e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	699a      	ldr	r2, [r3, #24]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b3a:	619a      	str	r2, [r3, #24]
 8001b3c:	e007      	b.n	8001b4e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	699a      	ldr	r2, [r3, #24]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001b4c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	7c9b      	ldrb	r3, [r3, #18]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d108      	bne.n	8001b68 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	699a      	ldr	r2, [r3, #24]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001b64:	619a      	str	r2, [r3, #24]
 8001b66:	e007      	b.n	8001b78 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	699a      	ldr	r2, [r3, #24]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001b76:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689a      	ldr	r2, [r3, #8]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	699a      	ldr	r2, [r3, #24]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001b9c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	691a      	ldr	r2, [r3, #16]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f022 0210 	bic.w	r2, r2, #16
 8001bac:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d108      	bne.n	8001bc8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699a      	ldr	r2, [r3, #24]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f042 0204 	orr.w	r2, r2, #4
 8001bc4:	619a      	str	r2, [r3, #24]
 8001bc6:	e02c      	b.n	8001c22 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d028      	beq.n	8001c22 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d01c      	beq.n	8001c12 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	699a      	ldr	r2, [r3, #24]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001be6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	691a      	ldr	r2, [r3, #16]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0210 	orr.w	r2, r2, #16
 8001bf6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d110      	bne.n	8001c22 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699a      	ldr	r2, [r3, #24]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f042 0220 	orr.w	r2, r2, #32
 8001c0e:	619a      	str	r2, [r3, #24]
 8001c10:	e007      	b.n	8001c22 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	699a      	ldr	r2, [r3, #24]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 0220 	orr.w	r2, r2, #32
 8001c20:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c32:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001c3a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001c4a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c4c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001c56:	d115      	bne.n	8001c84 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c5c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c62:	3b01      	subs	r3, #1
 8001c64:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c66:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001c70:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001c80:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c82:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 fc12 	bl	80024c4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40006400 	.word	0x40006400
 8001cc4:	40006500 	.word	0x40006500

08001cc8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001cd8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001cda:	7dfb      	ldrb	r3, [r7, #23]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d002      	beq.n	8001ce6 <HAL_FDCAN_ConfigFilter+0x1e>
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d13d      	bne.n	8001d62 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d119      	bne.n	8001d22 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001cfa:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8001d02:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4413      	add	r3, r2
 8001d18:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	e01d      	b.n	8001d5e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	075a      	lsls	r2, r3, #29
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	079a      	lsls	r2, r3, #30
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	4413      	add	r3, r2
 8001d4a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	3304      	adds	r3, #4
 8001d56:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	e006      	b.n	8001d70 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d66:	f043 0202 	orr.w	r2, r3, #2
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
  }
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	371c      	adds	r7, #28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d110      	bne.n	8001db2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2202      	movs	r2, #2
 8001d94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	699a      	ldr	r2, [r3, #24]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 0201 	bic.w	r2, r2, #1
 8001da6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001dae:	2300      	movs	r3, #0
 8001db0:	e006      	b.n	8001dc0 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001db6:	f043 0204 	orr.w	r2, r3, #4
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
  }
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b08b      	sub	sp, #44	@ 0x2c
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
 8001dd8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001de4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001de6:	7efb      	ldrb	r3, [r7, #27]
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	f040 80e8 	bne.w	8001fbe <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2b40      	cmp	r3, #64	@ 0x40
 8001df2:	d137      	bne.n	8001e64 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dfc:	f003 030f 	and.w	r3, r3, #15
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d107      	bne.n	8001e14 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e08:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e0db      	b.n	8001fcc <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e1c:	0e1b      	lsrs	r3, r3, #24
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d10a      	bne.n	8001e3c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e2e:	0a5b      	lsrs	r3, r3, #9
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	69fa      	ldr	r2, [r7, #28]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001e54:	69fa      	ldr	r2, [r7, #28]
 8001e56:	4613      	mov	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	440b      	add	r3, r1
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e62:	e036      	b.n	8001ed2 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e6c:	f003 030f 	and.w	r3, r3, #15
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d107      	bne.n	8001e84 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e78:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e0a3      	b.n	8001fcc <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e8c:	0e1b      	lsrs	r3, r3, #24
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d10a      	bne.n	8001eac <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e9e:	0a1b      	lsrs	r3, r3, #8
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d101      	bne.n	8001eac <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001eb4:	0a1b      	lsrs	r3, r3, #8
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001ec4:	69fa      	ldr	r2, [r7, #28]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	4413      	add	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	440b      	add	r3, r1
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d107      	bne.n	8001ef6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	0c9b      	lsrs	r3, r3, #18
 8001eec:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	e005      	b.n	8001f02 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	0c1b      	lsrs	r3, r3, #16
 8001f30:	f003 020f 	and.w	r2, r3, #15
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	0e1b      	lsrs	r3, r3, #24
 8001f56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	0fda      	lsrs	r2, r3, #31
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	3304      	adds	r3, #4
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f70:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
 8001f76:	e00a      	b.n	8001f8e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	6a3b      	ldr	r3, [r7, #32]
 8001f7c:	441a      	add	r2, r3
 8001f7e:	6839      	ldr	r1, [r7, #0]
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	440b      	add	r3, r1
 8001f84:	7812      	ldrb	r2, [r2, #0]
 8001f86:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	623b      	str	r3, [r7, #32]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	4a11      	ldr	r2, [pc, #68]	@ (8001fd8 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001f94:	5cd3      	ldrb	r3, [r2, r3]
 8001f96:	461a      	mov	r2, r3
 8001f98:	6a3b      	ldr	r3, [r7, #32]
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d3ec      	bcc.n	8001f78 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	2b40      	cmp	r3, #64	@ 0x40
 8001fa2:	d105      	bne.n	8001fb0 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	69fa      	ldr	r2, [r7, #28]
 8001faa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001fae:	e004      	b.n	8001fba <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	69fa      	ldr	r2, [r7, #28]
 8001fb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e006      	b.n	8001fcc <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc2:	f043 0208 	orr.w	r2, r3, #8
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
  }
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	372c      	adds	r7, #44	@ 0x2c
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	08007410 	.word	0x08007410

08001fdc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001fee:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001ff0:	7dfb      	ldrb	r3, [r7, #23]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d003      	beq.n	8001ffe <HAL_FDCAN_ActivateNotification+0x22>
 8001ff6:	7dfb      	ldrb	r3, [r7, #23]
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	f040 80c8 	bne.w	800218e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002004:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	2b00      	cmp	r3, #0
 800200e:	d004      	beq.n	800201a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d03b      	beq.n	8002092 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002020:	2b00      	cmp	r3, #0
 8002022:	d004      	beq.n	800202e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d031      	beq.n	8002092 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002034:	2b00      	cmp	r3, #0
 8002036:	d004      	beq.n	8002042 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	f003 0304 	and.w	r3, r3, #4
 800203e:	2b00      	cmp	r3, #0
 8002040:	d027      	beq.n	8002092 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002048:	2b00      	cmp	r3, #0
 800204a:	d004      	beq.n	8002056 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	f003 0308 	and.w	r3, r3, #8
 8002052:	2b00      	cmp	r3, #0
 8002054:	d01d      	beq.n	8002092 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800205c:	2b00      	cmp	r3, #0
 800205e:	d004      	beq.n	800206a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	f003 0310 	and.w	r3, r3, #16
 8002066:	2b00      	cmp	r3, #0
 8002068:	d013      	beq.n	8002092 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002070:	2b00      	cmp	r3, #0
 8002072:	d004      	beq.n	800207e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	2b00      	cmp	r3, #0
 800207c:	d009      	beq.n	8002092 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00c      	beq.n	80020a2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800208e:	2b00      	cmp	r3, #0
 8002090:	d107      	bne.n	80020a2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0201 	orr.w	r2, r2, #1
 80020a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	f003 0307 	and.w	r3, r3, #7
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d004      	beq.n	80020b6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d13b      	bne.n	800212e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d004      	beq.n	80020ca <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d131      	bne.n	800212e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d004      	beq.n	80020de <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d127      	bne.n	800212e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d004      	beq.n	80020f2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	f003 0308 	and.w	r3, r3, #8
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d11d      	bne.n	800212e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d004      	beq.n	8002106 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d113      	bne.n	800212e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800210c:	2b00      	cmp	r3, #0
 800210e:	d004      	beq.n	800211a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	f003 0320 	and.w	r3, r3, #32
 8002116:	2b00      	cmp	r3, #0
 8002118:	d109      	bne.n	800212e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00c      	beq.n	800213e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800212a:	2b00      	cmp	r3, #0
 800212c:	d007      	beq.n	800213e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 0202 	orr.w	r2, r2, #2
 800213c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002144:	2b00      	cmp	r3, #0
 8002146:	d009      	beq.n	800215c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	430a      	orrs	r2, r1
 8002158:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002162:	2b00      	cmp	r3, #0
 8002164:	d009      	beq.n	800217a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	430a      	orrs	r2, r1
 8002176:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	430a      	orrs	r2, r1
 8002188:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	e006      	b.n	800219c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002192:	f043 0202 	orr.w	r2, r3, #2
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
  }
}
 800219c:	4618      	mov	r0, r3
 800219e:	371c      	adds	r7, #28
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08c      	sub	sp, #48	@ 0x30
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021b6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80021ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021c4:	4013      	ands	r3, r2
 80021c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021dc:	4013      	ands	r3, r2
 80021de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f4:	4013      	ands	r3, r2
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021fe:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8002202:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800220a:	6a3a      	ldr	r2, [r7, #32]
 800220c:	4013      	ands	r3, r2
 800220e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002216:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800221a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002222:	69fa      	ldr	r2, [r7, #28]
 8002224:	4013      	ands	r3, r2
 8002226:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002236:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002248:	2b00      	cmp	r3, #0
 800224a:	d006      	beq.n	800225a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2240      	movs	r2, #64	@ 0x40
 8002252:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f916 	bl	8002486 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002260:	2b00      	cmp	r3, #0
 8002262:	d019      	beq.n	8002298 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d014      	beq.n	8002298 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002276:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800228e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002290:	6939      	ldr	r1, [r7, #16]
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f8d8 	bl	8002448 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022a4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80022a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 f8a2 	bl	80023f2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80022ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80022bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7fe fe40 	bl	8000f44 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80022c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d007      	beq.n	80022da <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80022d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f000 f897 	bl	8002408 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00c      	beq.n	80022fe <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d007      	beq.n	80022fe <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022f6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 f890 	bl	800241e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002304:	2b00      	cmp	r3, #0
 8002306:	d018      	beq.n	800233a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800230e:	2b00      	cmp	r3, #0
 8002310:	d013      	beq.n	800233a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800231a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	4013      	ands	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2280      	movs	r2, #128	@ 0x80
 8002330:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002332:	68f9      	ldr	r1, [r7, #12]
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f87c 	bl	8002432 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00c      	beq.n	800235e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d007      	beq.n	800235e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002356:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f880 	bl	800245e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00c      	beq.n	8002382 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d007      	beq.n	8002382 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800237a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 f878 	bl	8002472 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00f      	beq.n	80023ac <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00a      	beq.n	80023ac <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800239e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d007      	beq.n	80023c2 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	69fa      	ldr	r2, [r7, #28]
 80023b8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80023ba:	69f9      	ldr	r1, [r7, #28]
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f876 	bl	80024ae <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d009      	beq.n	80023dc <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6a3a      	ldr	r2, [r7, #32]
 80023ce:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80023d4:	6a3b      	ldr	r3, [r7, #32]
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d002      	beq.n	80023ea <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f858 	bl	800249a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80023ea:	bf00      	nop
 80023ec:	3730      	adds	r7, #48	@ 0x30
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
 80023fa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002412:	bf00      	nop
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80024cc:	4b30      	ldr	r3, [pc, #192]	@ (8002590 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80024ce:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a2f      	ldr	r2, [pc, #188]	@ (8002594 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d103      	bne.n	80024e2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80024e0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a2c      	ldr	r2, [pc, #176]	@ (8002598 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d103      	bne.n	80024f4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 80024f2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002502:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800250a:	041a      	lsls	r2, r3, #16
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002528:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002530:	061a      	lsls	r2, r3, #24
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	e005      	b.n	8002576 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3304      	adds	r3, #4
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	429a      	cmp	r2, r3
 8002580:	d3f3      	bcc.n	800256a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8002582:	bf00      	nop
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	4000a400 	.word	0x4000a400
 8002594:	40006800 	.word	0x40006800
 8002598:	40006c00 	.word	0x40006c00

0800259c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025aa:	e15a      	b.n	8002862 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	2101      	movs	r1, #1
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	fa01 f303 	lsl.w	r3, r1, r3
 80025b8:	4013      	ands	r3, r2
 80025ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 814c 	beq.w	800285c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d005      	beq.n	80025dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d130      	bne.n	800263e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	2203      	movs	r2, #3
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	68da      	ldr	r2, [r3, #12]
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	4313      	orrs	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002612:	2201      	movs	r2, #1
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43db      	mvns	r3, r3
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	f003 0201 	and.w	r2, r3, #1
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	2b03      	cmp	r3, #3
 8002648:	d017      	beq.n	800267a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	2203      	movs	r2, #3
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d123      	bne.n	80026ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	08da      	lsrs	r2, r3, #3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	3208      	adds	r2, #8
 800268e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002692:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	220f      	movs	r2, #15
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	691a      	ldr	r2, [r3, #16]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	4313      	orrs	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	08da      	lsrs	r2, r3, #3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3208      	adds	r2, #8
 80026c8:	6939      	ldr	r1, [r7, #16]
 80026ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	2203      	movs	r2, #3
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	43db      	mvns	r3, r3
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	4013      	ands	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 0203 	and.w	r2, r3, #3
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 80a6 	beq.w	800285c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002710:	4b5b      	ldr	r3, [pc, #364]	@ (8002880 <HAL_GPIO_Init+0x2e4>)
 8002712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002714:	4a5a      	ldr	r2, [pc, #360]	@ (8002880 <HAL_GPIO_Init+0x2e4>)
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	6613      	str	r3, [r2, #96]	@ 0x60
 800271c:	4b58      	ldr	r3, [pc, #352]	@ (8002880 <HAL_GPIO_Init+0x2e4>)
 800271e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002728:	4a56      	ldr	r2, [pc, #344]	@ (8002884 <HAL_GPIO_Init+0x2e8>)
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	089b      	lsrs	r3, r3, #2
 800272e:	3302      	adds	r3, #2
 8002730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002734:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f003 0303 	and.w	r3, r3, #3
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	220f      	movs	r2, #15
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	4013      	ands	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002752:	d01f      	beq.n	8002794 <HAL_GPIO_Init+0x1f8>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a4c      	ldr	r2, [pc, #304]	@ (8002888 <HAL_GPIO_Init+0x2ec>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d019      	beq.n	8002790 <HAL_GPIO_Init+0x1f4>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a4b      	ldr	r2, [pc, #300]	@ (800288c <HAL_GPIO_Init+0x2f0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d013      	beq.n	800278c <HAL_GPIO_Init+0x1f0>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a4a      	ldr	r2, [pc, #296]	@ (8002890 <HAL_GPIO_Init+0x2f4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d00d      	beq.n	8002788 <HAL_GPIO_Init+0x1ec>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a49      	ldr	r2, [pc, #292]	@ (8002894 <HAL_GPIO_Init+0x2f8>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d007      	beq.n	8002784 <HAL_GPIO_Init+0x1e8>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a48      	ldr	r2, [pc, #288]	@ (8002898 <HAL_GPIO_Init+0x2fc>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d101      	bne.n	8002780 <HAL_GPIO_Init+0x1e4>
 800277c:	2305      	movs	r3, #5
 800277e:	e00a      	b.n	8002796 <HAL_GPIO_Init+0x1fa>
 8002780:	2306      	movs	r3, #6
 8002782:	e008      	b.n	8002796 <HAL_GPIO_Init+0x1fa>
 8002784:	2304      	movs	r3, #4
 8002786:	e006      	b.n	8002796 <HAL_GPIO_Init+0x1fa>
 8002788:	2303      	movs	r3, #3
 800278a:	e004      	b.n	8002796 <HAL_GPIO_Init+0x1fa>
 800278c:	2302      	movs	r3, #2
 800278e:	e002      	b.n	8002796 <HAL_GPIO_Init+0x1fa>
 8002790:	2301      	movs	r3, #1
 8002792:	e000      	b.n	8002796 <HAL_GPIO_Init+0x1fa>
 8002794:	2300      	movs	r3, #0
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	f002 0203 	and.w	r2, r2, #3
 800279c:	0092      	lsls	r2, r2, #2
 800279e:	4093      	lsls	r3, r2
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027a6:	4937      	ldr	r1, [pc, #220]	@ (8002884 <HAL_GPIO_Init+0x2e8>)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	089b      	lsrs	r3, r3, #2
 80027ac:	3302      	adds	r3, #2
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027b4:	4b39      	ldr	r3, [pc, #228]	@ (800289c <HAL_GPIO_Init+0x300>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	43db      	mvns	r3, r3
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4013      	ands	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027d8:	4a30      	ldr	r2, [pc, #192]	@ (800289c <HAL_GPIO_Init+0x300>)
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80027de:	4b2f      	ldr	r3, [pc, #188]	@ (800289c <HAL_GPIO_Init+0x300>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4013      	ands	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002802:	4a26      	ldr	r2, [pc, #152]	@ (800289c <HAL_GPIO_Init+0x300>)
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002808:	4b24      	ldr	r3, [pc, #144]	@ (800289c <HAL_GPIO_Init+0x300>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	43db      	mvns	r3, r3
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	4013      	ands	r3, r2
 8002816:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	4313      	orrs	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800282c:	4a1b      	ldr	r2, [pc, #108]	@ (800289c <HAL_GPIO_Init+0x300>)
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002832:	4b1a      	ldr	r3, [pc, #104]	@ (800289c <HAL_GPIO_Init+0x300>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	43db      	mvns	r3, r3
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	4013      	ands	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4313      	orrs	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002856:	4a11      	ldr	r2, [pc, #68]	@ (800289c <HAL_GPIO_Init+0x300>)
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	3301      	adds	r3, #1
 8002860:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	fa22 f303 	lsr.w	r3, r2, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	f47f ae9d 	bne.w	80025ac <HAL_GPIO_Init+0x10>
  }
}
 8002872:	bf00      	nop
 8002874:	bf00      	nop
 8002876:	371c      	adds	r7, #28
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	40021000 	.word	0x40021000
 8002884:	40010000 	.word	0x40010000
 8002888:	48000400 	.word	0x48000400
 800288c:	48000800 	.word	0x48000800
 8002890:	48000c00 	.word	0x48000c00
 8002894:	48001000 	.word	0x48001000
 8002898:	48001400 	.word	0x48001400
 800289c:	40010400 	.word	0x40010400

080028a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	460b      	mov	r3, r1
 80028aa:	807b      	strh	r3, [r7, #2]
 80028ac:	4613      	mov	r3, r2
 80028ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028b0:	787b      	ldrb	r3, [r7, #1]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028b6:	887a      	ldrh	r2, [r7, #2]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028bc:	e002      	b.n	80028c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028be:	887a      	ldrh	r2, [r7, #2]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d141      	bne.n	8002962 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028de:	4b4b      	ldr	r3, [pc, #300]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028ea:	d131      	bne.n	8002950 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028ec:	4b47      	ldr	r3, [pc, #284]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028f2:	4a46      	ldr	r2, [pc, #280]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028fc:	4b43      	ldr	r3, [pc, #268]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002904:	4a41      	ldr	r2, [pc, #260]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002906:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800290a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800290c:	4b40      	ldr	r3, [pc, #256]	@ (8002a10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2232      	movs	r2, #50	@ 0x32
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	4a3f      	ldr	r2, [pc, #252]	@ (8002a14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002918:	fba2 2303 	umull	r2, r3, r2, r3
 800291c:	0c9b      	lsrs	r3, r3, #18
 800291e:	3301      	adds	r3, #1
 8002920:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002922:	e002      	b.n	800292a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	3b01      	subs	r3, #1
 8002928:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800292a:	4b38      	ldr	r3, [pc, #224]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002936:	d102      	bne.n	800293e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f2      	bne.n	8002924 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800293e:	4b33      	ldr	r3, [pc, #204]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800294a:	d158      	bne.n	80029fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e057      	b.n	8002a00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002950:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002956:	4a2d      	ldr	r2, [pc, #180]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800295c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002960:	e04d      	b.n	80029fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002968:	d141      	bne.n	80029ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800296a:	4b28      	ldr	r3, [pc, #160]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002972:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002976:	d131      	bne.n	80029dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002978:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800297a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800297e:	4a23      	ldr	r2, [pc, #140]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002984:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002988:	4b20      	ldr	r3, [pc, #128]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002990:	4a1e      	ldr	r2, [pc, #120]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002992:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002996:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002998:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2232      	movs	r2, #50	@ 0x32
 800299e:	fb02 f303 	mul.w	r3, r2, r3
 80029a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002a14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029a4:	fba2 2303 	umull	r2, r3, r2, r3
 80029a8:	0c9b      	lsrs	r3, r3, #18
 80029aa:	3301      	adds	r3, #1
 80029ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029ae:	e002      	b.n	80029b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029b6:	4b15      	ldr	r3, [pc, #84]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c2:	d102      	bne.n	80029ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f2      	bne.n	80029b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029ca:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029d6:	d112      	bne.n	80029fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e011      	b.n	8002a00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029e2:	4a0a      	ldr	r2, [pc, #40]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80029ec:	e007      	b.n	80029fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029ee:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029f6:	4a05      	ldr	r2, [pc, #20]	@ (8002a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	40007000 	.word	0x40007000
 8002a10:	20000000 	.word	0x20000000
 8002a14:	431bde83 	.word	0x431bde83

08002a18 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002a1c:	4b05      	ldr	r3, [pc, #20]	@ (8002a34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	4a04      	ldr	r2, [pc, #16]	@ (8002a34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002a22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a26:	6093      	str	r3, [r2, #8]
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40007000 	.word	0x40007000

08002a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b088      	sub	sp, #32
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e2fe      	b.n	8003048 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d075      	beq.n	8002b42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a56:	4b97      	ldr	r3, [pc, #604]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 030c 	and.w	r3, r3, #12
 8002a5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a60:	4b94      	ldr	r3, [pc, #592]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	2b0c      	cmp	r3, #12
 8002a6e:	d102      	bne.n	8002a76 <HAL_RCC_OscConfig+0x3e>
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d002      	beq.n	8002a7c <HAL_RCC_OscConfig+0x44>
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d10b      	bne.n	8002a94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7c:	4b8d      	ldr	r3, [pc, #564]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d05b      	beq.n	8002b40 <HAL_RCC_OscConfig+0x108>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d157      	bne.n	8002b40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e2d9      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a9c:	d106      	bne.n	8002aac <HAL_RCC_OscConfig+0x74>
 8002a9e:	4b85      	ldr	r3, [pc, #532]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a84      	ldr	r2, [pc, #528]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa8:	6013      	str	r3, [r2, #0]
 8002aaa:	e01d      	b.n	8002ae8 <HAL_RCC_OscConfig+0xb0>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ab4:	d10c      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x98>
 8002ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a7e      	ldr	r2, [pc, #504]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ac0:	6013      	str	r3, [r2, #0]
 8002ac2:	4b7c      	ldr	r3, [pc, #496]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a7b      	ldr	r2, [pc, #492]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	e00b      	b.n	8002ae8 <HAL_RCC_OscConfig+0xb0>
 8002ad0:	4b78      	ldr	r3, [pc, #480]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a77      	ldr	r2, [pc, #476]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ad6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	4b75      	ldr	r3, [pc, #468]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a74      	ldr	r2, [pc, #464]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d013      	beq.n	8002b18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7fe fe74 	bl	80017dc <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af8:	f7fe fe70 	bl	80017dc <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b64      	cmp	r3, #100	@ 0x64
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e29e      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0f0      	beq.n	8002af8 <HAL_RCC_OscConfig+0xc0>
 8002b16:	e014      	b.n	8002b42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b18:	f7fe fe60 	bl	80017dc <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b20:	f7fe fe5c 	bl	80017dc <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b64      	cmp	r3, #100	@ 0x64
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e28a      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b32:	4b60      	ldr	r3, [pc, #384]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0xe8>
 8002b3e:	e000      	b.n	8002b42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d075      	beq.n	8002c3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b4e:	4b59      	ldr	r3, [pc, #356]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b58:	4b56      	ldr	r3, [pc, #344]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f003 0303 	and.w	r3, r3, #3
 8002b60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	2b0c      	cmp	r3, #12
 8002b66:	d102      	bne.n	8002b6e <HAL_RCC_OscConfig+0x136>
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d002      	beq.n	8002b74 <HAL_RCC_OscConfig+0x13c>
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d11f      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b74:	4b4f      	ldr	r3, [pc, #316]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_OscConfig+0x154>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e25d      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8c:	4b49      	ldr	r3, [pc, #292]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	061b      	lsls	r3, r3, #24
 8002b9a:	4946      	ldr	r1, [pc, #280]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ba0:	4b45      	ldr	r3, [pc, #276]	@ (8002cb8 <HAL_RCC_OscConfig+0x280>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe fdcd 	bl	8001744 <HAL_InitTick>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d043      	beq.n	8002c38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e249      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d023      	beq.n	8002c04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bbc:	4b3d      	ldr	r3, [pc, #244]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a3c      	ldr	r2, [pc, #240]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc8:	f7fe fe08 	bl	80017dc <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd0:	f7fe fe04 	bl	80017dc <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e232      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002be2:	4b34      	ldr	r3, [pc, #208]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bee:	4b31      	ldr	r3, [pc, #196]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	061b      	lsls	r3, r3, #24
 8002bfc:	492d      	ldr	r1, [pc, #180]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	604b      	str	r3, [r1, #4]
 8002c02:	e01a      	b.n	8002c3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c04:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a2a      	ldr	r2, [pc, #168]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7fe fde4 	bl	80017dc <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c18:	f7fe fde0 	bl	80017dc <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e20e      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c2a:	4b22      	ldr	r3, [pc, #136]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x1e0>
 8002c36:	e000      	b.n	8002c3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d041      	beq.n	8002cca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d01c      	beq.n	8002c88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c4e:	4b19      	ldr	r3, [pc, #100]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c54:	4a17      	ldr	r2, [pc, #92]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c56:	f043 0301 	orr.w	r3, r3, #1
 8002c5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5e:	f7fe fdbd 	bl	80017dc <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c66:	f7fe fdb9 	bl	80017dc <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e1e7      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c78:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d0ef      	beq.n	8002c66 <HAL_RCC_OscConfig+0x22e>
 8002c86:	e020      	b.n	8002cca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c88:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c8e:	4a09      	ldr	r2, [pc, #36]	@ (8002cb4 <HAL_RCC_OscConfig+0x27c>)
 8002c90:	f023 0301 	bic.w	r3, r3, #1
 8002c94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c98:	f7fe fda0 	bl	80017dc <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c9e:	e00d      	b.n	8002cbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ca0:	f7fe fd9c 	bl	80017dc <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d906      	bls.n	8002cbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e1ca      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cbc:	4b8c      	ldr	r3, [pc, #560]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1ea      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 80a6 	beq.w	8002e24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cdc:	4b84      	ldr	r3, [pc, #528]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_OscConfig+0x2b4>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <HAL_RCC_OscConfig+0x2b6>
 8002cec:	2300      	movs	r3, #0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00d      	beq.n	8002d0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cf2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cfe:	4b7c      	ldr	r3, [pc, #496]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d0e:	4b79      	ldr	r3, [pc, #484]	@ (8002ef4 <HAL_RCC_OscConfig+0x4bc>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d118      	bne.n	8002d4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d1a:	4b76      	ldr	r3, [pc, #472]	@ (8002ef4 <HAL_RCC_OscConfig+0x4bc>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a75      	ldr	r2, [pc, #468]	@ (8002ef4 <HAL_RCC_OscConfig+0x4bc>)
 8002d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d26:	f7fe fd59 	bl	80017dc <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d2e:	f7fe fd55 	bl	80017dc <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e183      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d40:	4b6c      	ldr	r3, [pc, #432]	@ (8002ef4 <HAL_RCC_OscConfig+0x4bc>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0f0      	beq.n	8002d2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d108      	bne.n	8002d66 <HAL_RCC_OscConfig+0x32e>
 8002d54:	4b66      	ldr	r3, [pc, #408]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d5a:	4a65      	ldr	r2, [pc, #404]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d64:	e024      	b.n	8002db0 <HAL_RCC_OscConfig+0x378>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b05      	cmp	r3, #5
 8002d6c:	d110      	bne.n	8002d90 <HAL_RCC_OscConfig+0x358>
 8002d6e:	4b60      	ldr	r3, [pc, #384]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d74:	4a5e      	ldr	r2, [pc, #376]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d76:	f043 0304 	orr.w	r3, r3, #4
 8002d7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d7e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d84:	4a5a      	ldr	r2, [pc, #360]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d86:	f043 0301 	orr.w	r3, r3, #1
 8002d8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d8e:	e00f      	b.n	8002db0 <HAL_RCC_OscConfig+0x378>
 8002d90:	4b57      	ldr	r3, [pc, #348]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d96:	4a56      	ldr	r2, [pc, #344]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002d98:	f023 0301 	bic.w	r3, r3, #1
 8002d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002da0:	4b53      	ldr	r3, [pc, #332]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da6:	4a52      	ldr	r2, [pc, #328]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002da8:	f023 0304 	bic.w	r3, r3, #4
 8002dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d016      	beq.n	8002de6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db8:	f7fe fd10 	bl	80017dc <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dbe:	e00a      	b.n	8002dd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc0:	f7fe fd0c 	bl	80017dc <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e138      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dd6:	4b46      	ldr	r3, [pc, #280]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0ed      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x388>
 8002de4:	e015      	b.n	8002e12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de6:	f7fe fcf9 	bl	80017dc <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dec:	e00a      	b.n	8002e04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dee:	f7fe fcf5 	bl	80017dc <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e121      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e04:	4b3a      	ldr	r3, [pc, #232]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1ed      	bne.n	8002dee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e12:	7ffb      	ldrb	r3, [r7, #31]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d105      	bne.n	8002e24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e18:	4b35      	ldr	r3, [pc, #212]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1c:	4a34      	ldr	r2, [pc, #208]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0320 	and.w	r3, r3, #32
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d03c      	beq.n	8002eaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d01c      	beq.n	8002e72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e38:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e48:	f7fe fcc8 	bl	80017dc <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e50:	f7fe fcc4 	bl	80017dc <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e0f2      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e62:	4b23      	ldr	r3, [pc, #140]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d0ef      	beq.n	8002e50 <HAL_RCC_OscConfig+0x418>
 8002e70:	e01b      	b.n	8002eaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e72:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e78:	4a1d      	ldr	r2, [pc, #116]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e7a:	f023 0301 	bic.w	r3, r3, #1
 8002e7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e82:	f7fe fcab 	bl	80017dc <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e8a:	f7fe fca7 	bl	80017dc <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e0d5      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e9c:	4b14      	ldr	r3, [pc, #80]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002e9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1ef      	bne.n	8002e8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80c9 	beq.w	8003046 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 030c 	and.w	r3, r3, #12
 8002ebc:	2b0c      	cmp	r3, #12
 8002ebe:	f000 8083 	beq.w	8002fc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d15e      	bne.n	8002f88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eca:	4b09      	ldr	r3, [pc, #36]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a08      	ldr	r2, [pc, #32]	@ (8002ef0 <HAL_RCC_OscConfig+0x4b8>)
 8002ed0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed6:	f7fe fc81 	bl	80017dc <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002edc:	e00c      	b.n	8002ef8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ede:	f7fe fc7d 	bl	80017dc <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d905      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e0ab      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef8:	4b55      	ldr	r3, [pc, #340]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1ec      	bne.n	8002ede <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f04:	4b52      	ldr	r3, [pc, #328]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f06:	68da      	ldr	r2, [r3, #12]
 8002f08:	4b52      	ldr	r3, [pc, #328]	@ (8003054 <HAL_RCC_OscConfig+0x61c>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6a11      	ldr	r1, [r2, #32]
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f14:	3a01      	subs	r2, #1
 8002f16:	0112      	lsls	r2, r2, #4
 8002f18:	4311      	orrs	r1, r2
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002f1e:	0212      	lsls	r2, r2, #8
 8002f20:	4311      	orrs	r1, r2
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f26:	0852      	lsrs	r2, r2, #1
 8002f28:	3a01      	subs	r2, #1
 8002f2a:	0552      	lsls	r2, r2, #21
 8002f2c:	4311      	orrs	r1, r2
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f32:	0852      	lsrs	r2, r2, #1
 8002f34:	3a01      	subs	r2, #1
 8002f36:	0652      	lsls	r2, r2, #25
 8002f38:	4311      	orrs	r1, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f3e:	06d2      	lsls	r2, r2, #27
 8002f40:	430a      	orrs	r2, r1
 8002f42:	4943      	ldr	r1, [pc, #268]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f48:	4b41      	ldr	r3, [pc, #260]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a40      	ldr	r2, [pc, #256]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f54:	4b3e      	ldr	r3, [pc, #248]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	4a3d      	ldr	r2, [pc, #244]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f60:	f7fe fc3c 	bl	80017dc <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f68:	f7fe fc38 	bl	80017dc <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e066      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f7a:	4b35      	ldr	r3, [pc, #212]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d0f0      	beq.n	8002f68 <HAL_RCC_OscConfig+0x530>
 8002f86:	e05e      	b.n	8003046 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f88:	4b31      	ldr	r3, [pc, #196]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a30      	ldr	r2, [pc, #192]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002f8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f94:	f7fe fc22 	bl	80017dc <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f9c:	f7fe fc1e 	bl	80017dc <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e04c      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fae:	4b28      	ldr	r3, [pc, #160]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f0      	bne.n	8002f9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002fba:	4b25      	ldr	r3, [pc, #148]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002fbc:	68da      	ldr	r2, [r3, #12]
 8002fbe:	4924      	ldr	r1, [pc, #144]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002fc0:	4b25      	ldr	r3, [pc, #148]	@ (8003058 <HAL_RCC_OscConfig+0x620>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	60cb      	str	r3, [r1, #12]
 8002fc6:	e03e      	b.n	8003046 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e039      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003050 <HAL_RCC_OscConfig+0x618>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f003 0203 	and.w	r2, r3, #3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d12c      	bne.n	8003042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d123      	bne.n	8003042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003004:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003006:	429a      	cmp	r2, r3
 8003008:	d11b      	bne.n	8003042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003014:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003016:	429a      	cmp	r2, r3
 8003018:	d113      	bne.n	8003042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003024:	085b      	lsrs	r3, r3, #1
 8003026:	3b01      	subs	r3, #1
 8003028:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800302a:	429a      	cmp	r2, r3
 800302c:	d109      	bne.n	8003042 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003038:	085b      	lsrs	r3, r3, #1
 800303a:	3b01      	subs	r3, #1
 800303c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800303e:	429a      	cmp	r2, r3
 8003040:	d001      	beq.n	8003046 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e000      	b.n	8003048 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3720      	adds	r7, #32
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40021000 	.word	0x40021000
 8003054:	019f800c 	.word	0x019f800c
 8003058:	feeefffc 	.word	0xfeeefffc

0800305c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003066:	2300      	movs	r3, #0
 8003068:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e11e      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003074:	4b91      	ldr	r3, [pc, #580]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 030f 	and.w	r3, r3, #15
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d910      	bls.n	80030a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003082:	4b8e      	ldr	r3, [pc, #568]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 020f 	bic.w	r2, r3, #15
 800308a:	498c      	ldr	r1, [pc, #560]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	4313      	orrs	r3, r2
 8003090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003092:	4b8a      	ldr	r3, [pc, #552]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	429a      	cmp	r2, r3
 800309e:	d001      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e106      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d073      	beq.n	8003198 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d129      	bne.n	800310c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030b8:	4b81      	ldr	r3, [pc, #516]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e0f4      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80030c8:	f000 f99e 	bl	8003408 <RCC_GetSysClockFreqFromPLLSource>
 80030cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	4a7c      	ldr	r2, [pc, #496]	@ (80032c4 <HAL_RCC_ClockConfig+0x268>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d93f      	bls.n	8003156 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80030d6:	4b7a      	ldr	r3, [pc, #488]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d009      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d033      	beq.n	8003156 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d12f      	bne.n	8003156 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80030f6:	4b72      	ldr	r3, [pc, #456]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030fe:	4a70      	ldr	r2, [pc, #448]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003104:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003106:	2380      	movs	r3, #128	@ 0x80
 8003108:	617b      	str	r3, [r7, #20]
 800310a:	e024      	b.n	8003156 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b02      	cmp	r3, #2
 8003112:	d107      	bne.n	8003124 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003114:	4b6a      	ldr	r3, [pc, #424]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d109      	bne.n	8003134 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0c6      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003124:	4b66      	ldr	r3, [pc, #408]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800312c:	2b00      	cmp	r3, #0
 800312e:	d101      	bne.n	8003134 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0be      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003134:	f000 f8ce 	bl	80032d4 <HAL_RCC_GetSysClockFreq>
 8003138:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4a61      	ldr	r2, [pc, #388]	@ (80032c4 <HAL_RCC_ClockConfig+0x268>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d909      	bls.n	8003156 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003142:	4b5f      	ldr	r3, [pc, #380]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800314a:	4a5d      	ldr	r2, [pc, #372]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 800314c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003150:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003152:	2380      	movs	r3, #128	@ 0x80
 8003154:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003156:	4b5a      	ldr	r3, [pc, #360]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f023 0203 	bic.w	r2, r3, #3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	4957      	ldr	r1, [pc, #348]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003164:	4313      	orrs	r3, r2
 8003166:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003168:	f7fe fb38 	bl	80017dc <HAL_GetTick>
 800316c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316e:	e00a      	b.n	8003186 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003170:	f7fe fb34 	bl	80017dc <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e095      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003186:	4b4e      	ldr	r3, [pc, #312]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 020c 	and.w	r2, r3, #12
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	429a      	cmp	r2, r3
 8003196:	d1eb      	bne.n	8003170 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d023      	beq.n	80031ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0304 	and.w	r3, r3, #4
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b0:	4b43      	ldr	r3, [pc, #268]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	4a42      	ldr	r2, [pc, #264]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0308 	and.w	r3, r3, #8
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d007      	beq.n	80031d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80031c8:	4b3d      	ldr	r3, [pc, #244]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80031d0:	4a3b      	ldr	r2, [pc, #236]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031d8:	4b39      	ldr	r3, [pc, #228]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4936      	ldr	r1, [pc, #216]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	608b      	str	r3, [r1, #8]
 80031ea:	e008      	b.n	80031fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	2b80      	cmp	r3, #128	@ 0x80
 80031f0:	d105      	bne.n	80031fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80031f2:	4b33      	ldr	r3, [pc, #204]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	4a32      	ldr	r2, [pc, #200]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 80031f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031fe:	4b2f      	ldr	r3, [pc, #188]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 030f 	and.w	r3, r3, #15
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	429a      	cmp	r2, r3
 800320a:	d21d      	bcs.n	8003248 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320c:	4b2b      	ldr	r3, [pc, #172]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f023 020f 	bic.w	r2, r3, #15
 8003214:	4929      	ldr	r1, [pc, #164]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	4313      	orrs	r3, r2
 800321a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800321c:	f7fe fade 	bl	80017dc <HAL_GetTick>
 8003220:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003222:	e00a      	b.n	800323a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003224:	f7fe fada 	bl	80017dc <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d901      	bls.n	800323a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e03b      	b.n	80032b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800323a:	4b20      	ldr	r3, [pc, #128]	@ (80032bc <HAL_RCC_ClockConfig+0x260>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d1ed      	bne.n	8003224 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b00      	cmp	r3, #0
 8003252:	d008      	beq.n	8003266 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003254:	4b1a      	ldr	r3, [pc, #104]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	4917      	ldr	r1, [pc, #92]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003262:	4313      	orrs	r3, r2
 8003264:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b00      	cmp	r3, #0
 8003270:	d009      	beq.n	8003286 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003272:	4b13      	ldr	r3, [pc, #76]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	490f      	ldr	r1, [pc, #60]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 8003282:	4313      	orrs	r3, r2
 8003284:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003286:	f000 f825 	bl	80032d4 <HAL_RCC_GetSysClockFreq>
 800328a:	4602      	mov	r2, r0
 800328c:	4b0c      	ldr	r3, [pc, #48]	@ (80032c0 <HAL_RCC_ClockConfig+0x264>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	490c      	ldr	r1, [pc, #48]	@ (80032c8 <HAL_RCC_ClockConfig+0x26c>)
 8003298:	5ccb      	ldrb	r3, [r1, r3]
 800329a:	f003 031f 	and.w	r3, r3, #31
 800329e:	fa22 f303 	lsr.w	r3, r2, r3
 80032a2:	4a0a      	ldr	r2, [pc, #40]	@ (80032cc <HAL_RCC_ClockConfig+0x270>)
 80032a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80032a6:	4b0a      	ldr	r3, [pc, #40]	@ (80032d0 <HAL_RCC_ClockConfig+0x274>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fe fa4a 	bl	8001744 <HAL_InitTick>
 80032b0:	4603      	mov	r3, r0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40022000 	.word	0x40022000
 80032c0:	40021000 	.word	0x40021000
 80032c4:	04c4b400 	.word	0x04c4b400
 80032c8:	080073f8 	.word	0x080073f8
 80032cc:	20000000 	.word	0x20000000
 80032d0:	20000004 	.word	0x20000004

080032d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b087      	sub	sp, #28
 80032d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032da:	4b2c      	ldr	r3, [pc, #176]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 030c 	and.w	r3, r3, #12
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	d102      	bne.n	80032ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003390 <HAL_RCC_GetSysClockFreq+0xbc>)
 80032e8:	613b      	str	r3, [r7, #16]
 80032ea:	e047      	b.n	800337c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80032ec:	4b27      	ldr	r3, [pc, #156]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 030c 	and.w	r3, r3, #12
 80032f4:	2b08      	cmp	r3, #8
 80032f6:	d102      	bne.n	80032fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032f8:	4b26      	ldr	r3, [pc, #152]	@ (8003394 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	e03e      	b.n	800337c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80032fe:	4b23      	ldr	r3, [pc, #140]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 030c 	and.w	r3, r3, #12
 8003306:	2b0c      	cmp	r3, #12
 8003308:	d136      	bne.n	8003378 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800330a:	4b20      	ldr	r3, [pc, #128]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003314:	4b1d      	ldr	r3, [pc, #116]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 030f 	and.w	r3, r3, #15
 800331e:	3301      	adds	r3, #1
 8003320:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2b03      	cmp	r3, #3
 8003326:	d10c      	bne.n	8003342 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003328:	4a1a      	ldr	r2, [pc, #104]	@ (8003394 <HAL_RCC_GetSysClockFreq+0xc0>)
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003330:	4a16      	ldr	r2, [pc, #88]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003332:	68d2      	ldr	r2, [r2, #12]
 8003334:	0a12      	lsrs	r2, r2, #8
 8003336:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	617b      	str	r3, [r7, #20]
      break;
 8003340:	e00c      	b.n	800335c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003342:	4a13      	ldr	r2, [pc, #76]	@ (8003390 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	fbb2 f3f3 	udiv	r3, r2, r3
 800334a:	4a10      	ldr	r2, [pc, #64]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 800334c:	68d2      	ldr	r2, [r2, #12]
 800334e:	0a12      	lsrs	r2, r2, #8
 8003350:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003354:	fb02 f303 	mul.w	r3, r2, r3
 8003358:	617b      	str	r3, [r7, #20]
      break;
 800335a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800335c:	4b0b      	ldr	r3, [pc, #44]	@ (800338c <HAL_RCC_GetSysClockFreq+0xb8>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	0e5b      	lsrs	r3, r3, #25
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	3301      	adds	r3, #1
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	fbb2 f3f3 	udiv	r3, r2, r3
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	e001      	b.n	800337c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003378:	2300      	movs	r3, #0
 800337a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800337c:	693b      	ldr	r3, [r7, #16]
}
 800337e:	4618      	mov	r0, r3
 8003380:	371c      	adds	r7, #28
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000
 8003390:	00f42400 	.word	0x00f42400
 8003394:	016e3600 	.word	0x016e3600

08003398 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800339c:	4b03      	ldr	r3, [pc, #12]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x14>)
 800339e:	681b      	ldr	r3, [r3, #0]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	20000000 	.word	0x20000000

080033b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033b4:	f7ff fff0 	bl	8003398 <HAL_RCC_GetHCLKFreq>
 80033b8:	4602      	mov	r2, r0
 80033ba:	4b06      	ldr	r3, [pc, #24]	@ (80033d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	0a1b      	lsrs	r3, r3, #8
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	4904      	ldr	r1, [pc, #16]	@ (80033d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033c6:	5ccb      	ldrb	r3, [r1, r3]
 80033c8:	f003 031f 	and.w	r3, r3, #31
 80033cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40021000 	.word	0x40021000
 80033d8:	08007408 	.word	0x08007408

080033dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033e0:	f7ff ffda 	bl	8003398 <HAL_RCC_GetHCLKFreq>
 80033e4:	4602      	mov	r2, r0
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	0adb      	lsrs	r3, r3, #11
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	4904      	ldr	r1, [pc, #16]	@ (8003404 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033f2:	5ccb      	ldrb	r3, [r1, r3]
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40021000 	.word	0x40021000
 8003404:	08007408 	.word	0x08007408

08003408 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003408:	b480      	push	{r7}
 800340a:	b087      	sub	sp, #28
 800340c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800340e:	4b1e      	ldr	r3, [pc, #120]	@ (8003488 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003418:	4b1b      	ldr	r3, [pc, #108]	@ (8003488 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	091b      	lsrs	r3, r3, #4
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	3301      	adds	r3, #1
 8003424:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	2b03      	cmp	r3, #3
 800342a:	d10c      	bne.n	8003446 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800342c:	4a17      	ldr	r2, [pc, #92]	@ (800348c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	fbb2 f3f3 	udiv	r3, r2, r3
 8003434:	4a14      	ldr	r2, [pc, #80]	@ (8003488 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003436:	68d2      	ldr	r2, [r2, #12]
 8003438:	0a12      	lsrs	r2, r2, #8
 800343a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800343e:	fb02 f303 	mul.w	r3, r2, r3
 8003442:	617b      	str	r3, [r7, #20]
    break;
 8003444:	e00c      	b.n	8003460 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003446:	4a12      	ldr	r2, [pc, #72]	@ (8003490 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	fbb2 f3f3 	udiv	r3, r2, r3
 800344e:	4a0e      	ldr	r2, [pc, #56]	@ (8003488 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003450:	68d2      	ldr	r2, [r2, #12]
 8003452:	0a12      	lsrs	r2, r2, #8
 8003454:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003458:	fb02 f303 	mul.w	r3, r2, r3
 800345c:	617b      	str	r3, [r7, #20]
    break;
 800345e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003460:	4b09      	ldr	r3, [pc, #36]	@ (8003488 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	0e5b      	lsrs	r3, r3, #25
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	3301      	adds	r3, #1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	fbb2 f3f3 	udiv	r3, r2, r3
 8003478:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800347a:	687b      	ldr	r3, [r7, #4]
}
 800347c:	4618      	mov	r0, r3
 800347e:	371c      	adds	r7, #28
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	40021000 	.word	0x40021000
 800348c:	016e3600 	.word	0x016e3600
 8003490:	00f42400 	.word	0x00f42400

08003494 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800349c:	2300      	movs	r3, #0
 800349e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034a0:	2300      	movs	r3, #0
 80034a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 8098 	beq.w	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034b2:	2300      	movs	r3, #0
 80034b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b6:	4b43      	ldr	r3, [pc, #268]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10d      	bne.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c2:	4b40      	ldr	r3, [pc, #256]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	4a3f      	ldr	r2, [pc, #252]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ce:	4b3d      	ldr	r3, [pc, #244]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034da:	2301      	movs	r3, #1
 80034dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034de:	4b3a      	ldr	r3, [pc, #232]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a39      	ldr	r2, [pc, #228]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80034e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034ea:	f7fe f977 	bl	80017dc <HAL_GetTick>
 80034ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034f0:	e009      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f2:	f7fe f973 	bl	80017dc <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d902      	bls.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	74fb      	strb	r3, [r7, #19]
        break;
 8003504:	e005      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003506:	4b30      	ldr	r3, [pc, #192]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0ef      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003512:	7cfb      	ldrb	r3, [r7, #19]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d159      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003518:	4b2a      	ldr	r3, [pc, #168]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800351a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003522:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d01e      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	429a      	cmp	r2, r3
 8003532:	d019      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003534:	4b23      	ldr	r3, [pc, #140]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800353a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800353e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003540:	4b20      	ldr	r3, [pc, #128]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003546:	4a1f      	ldr	r2, [pc, #124]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003550:	4b1c      	ldr	r3, [pc, #112]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003556:	4a1b      	ldr	r2, [pc, #108]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003558:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800355c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003560:	4a18      	ldr	r2, [pc, #96]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d016      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003572:	f7fe f933 	bl	80017dc <HAL_GetTick>
 8003576:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003578:	e00b      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800357a:	f7fe f92f 	bl	80017dc <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003588:	4293      	cmp	r3, r2
 800358a:	d902      	bls.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	74fb      	strb	r3, [r7, #19]
            break;
 8003590:	e006      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003592:	4b0c      	ldr	r3, [pc, #48]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0ec      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80035a0:	7cfb      	ldrb	r3, [r7, #19]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10b      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035a6:	4b07      	ldr	r3, [pc, #28]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b4:	4903      	ldr	r1, [pc, #12]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80035bc:	e008      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035be:	7cfb      	ldrb	r3, [r7, #19]
 80035c0:	74bb      	strb	r3, [r7, #18]
 80035c2:	e005      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80035c4:	40021000 	.word	0x40021000
 80035c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035cc:	7cfb      	ldrb	r3, [r7, #19]
 80035ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035d0:	7c7b      	ldrb	r3, [r7, #17]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d105      	bne.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035d6:	4ba7      	ldr	r3, [pc, #668]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035da:	4aa6      	ldr	r2, [pc, #664]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035ee:	4ba1      	ldr	r3, [pc, #644]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f4:	f023 0203 	bic.w	r2, r3, #3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	499d      	ldr	r1, [pc, #628]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003610:	4b98      	ldr	r3, [pc, #608]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003616:	f023 020c 	bic.w	r2, r3, #12
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	4995      	ldr	r1, [pc, #596]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0304 	and.w	r3, r3, #4
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003632:	4b90      	ldr	r3, [pc, #576]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003638:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	498c      	ldr	r1, [pc, #560]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0308 	and.w	r3, r3, #8
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00a      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003654:	4b87      	ldr	r3, [pc, #540]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800365a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	4984      	ldr	r1, [pc, #528]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0310 	and.w	r3, r3, #16
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003676:	4b7f      	ldr	r3, [pc, #508]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	497b      	ldr	r1, [pc, #492]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003686:	4313      	orrs	r3, r2
 8003688:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0320 	and.w	r3, r3, #32
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00a      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003698:	4b76      	ldr	r3, [pc, #472]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	4973      	ldr	r1, [pc, #460]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036ba:	4b6e      	ldr	r3, [pc, #440]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	496a      	ldr	r1, [pc, #424]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036dc:	4b65      	ldr	r3, [pc, #404]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	4962      	ldr	r1, [pc, #392]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003704:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	4959      	ldr	r1, [pc, #356]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800370e:	4313      	orrs	r3, r2
 8003710:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00a      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003720:	4b54      	ldr	r3, [pc, #336]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003722:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003726:	f023 0203 	bic.w	r2, r3, #3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372e:	4951      	ldr	r1, [pc, #324]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003730:	4313      	orrs	r3, r2
 8003732:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003742:	4b4c      	ldr	r3, [pc, #304]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003748:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003750:	4948      	ldr	r1, [pc, #288]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003752:	4313      	orrs	r3, r2
 8003754:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003760:	2b00      	cmp	r3, #0
 8003762:	d015      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003764:	4b43      	ldr	r3, [pc, #268]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003772:	4940      	ldr	r1, [pc, #256]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003774:	4313      	orrs	r3, r2
 8003776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003782:	d105      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003784:	4b3b      	ldr	r3, [pc, #236]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4a3a      	ldr	r2, [pc, #232]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800378a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800378e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003798:	2b00      	cmp	r3, #0
 800379a:	d015      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800379c:	4b35      	ldr	r3, [pc, #212]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037aa:	4932      	ldr	r1, [pc, #200]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037ba:	d105      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037c6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d015      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037d4:	4b27      	ldr	r3, [pc, #156]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e2:	4924      	ldr	r1, [pc, #144]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037f2:	d105      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d015      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800380c:	4b19      	ldr	r3, [pc, #100]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800380e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003812:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800381a:	4916      	ldr	r1, [pc, #88]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800381c:	4313      	orrs	r3, r2
 800381e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003826:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800382a:	d105      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800382c:	4b11      	ldr	r3, [pc, #68]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	4a10      	ldr	r2, [pc, #64]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003832:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003836:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d019      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003844:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003852:	4908      	ldr	r1, [pc, #32]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003854:	4313      	orrs	r3, r2
 8003856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003862:	d109      	bne.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003864:	4b03      	ldr	r3, [pc, #12]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	4a02      	ldr	r2, [pc, #8]	@ (8003874 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800386a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800386e:	60d3      	str	r3, [r2, #12]
 8003870:	e002      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003872:	bf00      	nop
 8003874:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d015      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003884:	4b29      	ldr	r3, [pc, #164]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003892:	4926      	ldr	r1, [pc, #152]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003894:	4313      	orrs	r3, r2
 8003896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038a2:	d105      	bne.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038a4:	4b21      	ldr	r3, [pc, #132]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	4a20      	ldr	r2, [pc, #128]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d015      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80038bc:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ca:	4918      	ldr	r1, [pc, #96]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038da:	d105      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038dc:	4b13      	ldr	r3, [pc, #76]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	4a12      	ldr	r2, [pc, #72]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038e6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d015      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80038f4:	4b0d      	ldr	r3, [pc, #52]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80038f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003902:	490a      	ldr	r1, [pc, #40]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800390e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003912:	d105      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003914:	4b05      	ldr	r3, [pc, #20]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	4a04      	ldr	r2, [pc, #16]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800391a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800391e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003920:	7cbb      	ldrb	r3, [r7, #18]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3718      	adds	r7, #24
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40021000 	.word	0x40021000

08003930 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e042      	b.n	80039c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003948:	2b00      	cmp	r3, #0
 800394a:	d106      	bne.n	800395a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7fd fd3f 	bl	80013d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2224      	movs	r2, #36	@ 0x24
 800395e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0201 	bic.w	r2, r2, #1
 8003970:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 fbb2 	bl	80040e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f8b3 	bl	8003aec <UART_SetConfig>
 8003986:	4603      	mov	r3, r0
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e01b      	b.n	80039c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800399e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 fc31 	bl	8004228 <UART_CheckIdleState>
 80039c6:	4603      	mov	r3, r0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	@ 0x28
 80039d4:	af02      	add	r7, sp, #8
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039e6:	2b20      	cmp	r3, #32
 80039e8:	d17b      	bne.n	8003ae2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_UART_Transmit+0x26>
 80039f0:	88fb      	ldrh	r3, [r7, #6]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e074      	b.n	8003ae4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2221      	movs	r2, #33	@ 0x21
 8003a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a0a:	f7fd fee7 	bl	80017dc <HAL_GetTick>
 8003a0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	88fa      	ldrh	r2, [r7, #6]
 8003a14:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	88fa      	ldrh	r2, [r7, #6]
 8003a1c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a28:	d108      	bne.n	8003a3c <HAL_UART_Transmit+0x6c>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d104      	bne.n	8003a3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	61bb      	str	r3, [r7, #24]
 8003a3a:	e003      	b.n	8003a44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a44:	e030      	b.n	8003aa8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2180      	movs	r1, #128	@ 0x80
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 fc93 	bl	800437c <UART_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e03d      	b.n	8003ae4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10b      	bne.n	8003a86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a7c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	3302      	adds	r3, #2
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	e007      	b.n	8003a96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	781a      	ldrb	r2, [r3, #0]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	3301      	adds	r3, #1
 8003a94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1c8      	bne.n	8003a46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	2200      	movs	r2, #0
 8003abc:	2140      	movs	r1, #64	@ 0x40
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 fc5c 	bl	800437c <UART_WaitOnFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d005      	beq.n	8003ad6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2220      	movs	r2, #32
 8003ace:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e006      	b.n	8003ae4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	e000      	b.n	8003ae4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003ae2:	2302      	movs	r3, #2
  }
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3720      	adds	r7, #32
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003af0:	b08c      	sub	sp, #48	@ 0x30
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	431a      	orrs	r2, r3
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	69db      	ldr	r3, [r3, #28]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	4baa      	ldr	r3, [pc, #680]	@ (8003dc4 <UART_SetConfig+0x2d8>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b24:	430b      	orrs	r3, r1
 8003b26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a9f      	ldr	r2, [pc, #636]	@ (8003dc8 <UART_SetConfig+0x2dc>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d004      	beq.n	8003b58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b54:	4313      	orrs	r3, r2
 8003b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003b62:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b6c:	430b      	orrs	r3, r1
 8003b6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b76:	f023 010f 	bic.w	r1, r3, #15
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a90      	ldr	r2, [pc, #576]	@ (8003dcc <UART_SetConfig+0x2e0>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d125      	bne.n	8003bdc <UART_SetConfig+0xf0>
 8003b90:	4b8f      	ldr	r3, [pc, #572]	@ (8003dd0 <UART_SetConfig+0x2e4>)
 8003b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d81a      	bhi.n	8003bd4 <UART_SetConfig+0xe8>
 8003b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba4 <UART_SetConfig+0xb8>)
 8003ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba4:	08003bb5 	.word	0x08003bb5
 8003ba8:	08003bc5 	.word	0x08003bc5
 8003bac:	08003bbd 	.word	0x08003bbd
 8003bb0:	08003bcd 	.word	0x08003bcd
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bba:	e116      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bc2:	e112      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bca:	e10e      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003bcc:	2308      	movs	r3, #8
 8003bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bd2:	e10a      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003bd4:	2310      	movs	r3, #16
 8003bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bda:	e106      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a7c      	ldr	r2, [pc, #496]	@ (8003dd4 <UART_SetConfig+0x2e8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d138      	bne.n	8003c58 <UART_SetConfig+0x16c>
 8003be6:	4b7a      	ldr	r3, [pc, #488]	@ (8003dd0 <UART_SetConfig+0x2e4>)
 8003be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bec:	f003 030c 	and.w	r3, r3, #12
 8003bf0:	2b0c      	cmp	r3, #12
 8003bf2:	d82d      	bhi.n	8003c50 <UART_SetConfig+0x164>
 8003bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bfc <UART_SetConfig+0x110>)
 8003bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfa:	bf00      	nop
 8003bfc:	08003c31 	.word	0x08003c31
 8003c00:	08003c51 	.word	0x08003c51
 8003c04:	08003c51 	.word	0x08003c51
 8003c08:	08003c51 	.word	0x08003c51
 8003c0c:	08003c41 	.word	0x08003c41
 8003c10:	08003c51 	.word	0x08003c51
 8003c14:	08003c51 	.word	0x08003c51
 8003c18:	08003c51 	.word	0x08003c51
 8003c1c:	08003c39 	.word	0x08003c39
 8003c20:	08003c51 	.word	0x08003c51
 8003c24:	08003c51 	.word	0x08003c51
 8003c28:	08003c51 	.word	0x08003c51
 8003c2c:	08003c49 	.word	0x08003c49
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c36:	e0d8      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c3e:	e0d4      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c40:	2304      	movs	r3, #4
 8003c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c46:	e0d0      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c48:	2308      	movs	r3, #8
 8003c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c4e:	e0cc      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c50:	2310      	movs	r3, #16
 8003c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c56:	e0c8      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8003dd8 <UART_SetConfig+0x2ec>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d125      	bne.n	8003cae <UART_SetConfig+0x1c2>
 8003c62:	4b5b      	ldr	r3, [pc, #364]	@ (8003dd0 <UART_SetConfig+0x2e4>)
 8003c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c6c:	2b30      	cmp	r3, #48	@ 0x30
 8003c6e:	d016      	beq.n	8003c9e <UART_SetConfig+0x1b2>
 8003c70:	2b30      	cmp	r3, #48	@ 0x30
 8003c72:	d818      	bhi.n	8003ca6 <UART_SetConfig+0x1ba>
 8003c74:	2b20      	cmp	r3, #32
 8003c76:	d00a      	beq.n	8003c8e <UART_SetConfig+0x1a2>
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d814      	bhi.n	8003ca6 <UART_SetConfig+0x1ba>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <UART_SetConfig+0x19a>
 8003c80:	2b10      	cmp	r3, #16
 8003c82:	d008      	beq.n	8003c96 <UART_SetConfig+0x1aa>
 8003c84:	e00f      	b.n	8003ca6 <UART_SetConfig+0x1ba>
 8003c86:	2300      	movs	r3, #0
 8003c88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c8c:	e0ad      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c94:	e0a9      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c96:	2304      	movs	r3, #4
 8003c98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c9c:	e0a5      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003c9e:	2308      	movs	r3, #8
 8003ca0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ca4:	e0a1      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003ca6:	2310      	movs	r3, #16
 8003ca8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cac:	e09d      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a4a      	ldr	r2, [pc, #296]	@ (8003ddc <UART_SetConfig+0x2f0>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d125      	bne.n	8003d04 <UART_SetConfig+0x218>
 8003cb8:	4b45      	ldr	r3, [pc, #276]	@ (8003dd0 <UART_SetConfig+0x2e4>)
 8003cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cbe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003cc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cc4:	d016      	beq.n	8003cf4 <UART_SetConfig+0x208>
 8003cc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cc8:	d818      	bhi.n	8003cfc <UART_SetConfig+0x210>
 8003cca:	2b80      	cmp	r3, #128	@ 0x80
 8003ccc:	d00a      	beq.n	8003ce4 <UART_SetConfig+0x1f8>
 8003cce:	2b80      	cmp	r3, #128	@ 0x80
 8003cd0:	d814      	bhi.n	8003cfc <UART_SetConfig+0x210>
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d002      	beq.n	8003cdc <UART_SetConfig+0x1f0>
 8003cd6:	2b40      	cmp	r3, #64	@ 0x40
 8003cd8:	d008      	beq.n	8003cec <UART_SetConfig+0x200>
 8003cda:	e00f      	b.n	8003cfc <UART_SetConfig+0x210>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ce2:	e082      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cea:	e07e      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003cec:	2304      	movs	r3, #4
 8003cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cf2:	e07a      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003cf4:	2308      	movs	r3, #8
 8003cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cfa:	e076      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003cfc:	2310      	movs	r3, #16
 8003cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d02:	e072      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a35      	ldr	r2, [pc, #212]	@ (8003de0 <UART_SetConfig+0x2f4>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d12a      	bne.n	8003d64 <UART_SetConfig+0x278>
 8003d0e:	4b30      	ldr	r3, [pc, #192]	@ (8003dd0 <UART_SetConfig+0x2e4>)
 8003d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d1c:	d01a      	beq.n	8003d54 <UART_SetConfig+0x268>
 8003d1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d22:	d81b      	bhi.n	8003d5c <UART_SetConfig+0x270>
 8003d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d28:	d00c      	beq.n	8003d44 <UART_SetConfig+0x258>
 8003d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d2e:	d815      	bhi.n	8003d5c <UART_SetConfig+0x270>
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d003      	beq.n	8003d3c <UART_SetConfig+0x250>
 8003d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d38:	d008      	beq.n	8003d4c <UART_SetConfig+0x260>
 8003d3a:	e00f      	b.n	8003d5c <UART_SetConfig+0x270>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d42:	e052      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003d44:	2302      	movs	r3, #2
 8003d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d4a:	e04e      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003d4c:	2304      	movs	r3, #4
 8003d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d52:	e04a      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003d54:	2308      	movs	r3, #8
 8003d56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d5a:	e046      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003d5c:	2310      	movs	r3, #16
 8003d5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d62:	e042      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a17      	ldr	r2, [pc, #92]	@ (8003dc8 <UART_SetConfig+0x2dc>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d13a      	bne.n	8003de4 <UART_SetConfig+0x2f8>
 8003d6e:	4b18      	ldr	r3, [pc, #96]	@ (8003dd0 <UART_SetConfig+0x2e4>)
 8003d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d7c:	d01a      	beq.n	8003db4 <UART_SetConfig+0x2c8>
 8003d7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d82:	d81b      	bhi.n	8003dbc <UART_SetConfig+0x2d0>
 8003d84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d88:	d00c      	beq.n	8003da4 <UART_SetConfig+0x2b8>
 8003d8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d8e:	d815      	bhi.n	8003dbc <UART_SetConfig+0x2d0>
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <UART_SetConfig+0x2b0>
 8003d94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d98:	d008      	beq.n	8003dac <UART_SetConfig+0x2c0>
 8003d9a:	e00f      	b.n	8003dbc <UART_SetConfig+0x2d0>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003da2:	e022      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003da4:	2302      	movs	r3, #2
 8003da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003daa:	e01e      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003dac:	2304      	movs	r3, #4
 8003dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003db2:	e01a      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003db4:	2308      	movs	r3, #8
 8003db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dba:	e016      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003dbc:	2310      	movs	r3, #16
 8003dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dc2:	e012      	b.n	8003dea <UART_SetConfig+0x2fe>
 8003dc4:	cfff69f3 	.word	0xcfff69f3
 8003dc8:	40008000 	.word	0x40008000
 8003dcc:	40013800 	.word	0x40013800
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	40004400 	.word	0x40004400
 8003dd8:	40004800 	.word	0x40004800
 8003ddc:	40004c00 	.word	0x40004c00
 8003de0:	40005000 	.word	0x40005000
 8003de4:	2310      	movs	r3, #16
 8003de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4aae      	ldr	r2, [pc, #696]	@ (80040a8 <UART_SetConfig+0x5bc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	f040 8097 	bne.w	8003f24 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003df6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003dfa:	2b08      	cmp	r3, #8
 8003dfc:	d823      	bhi.n	8003e46 <UART_SetConfig+0x35a>
 8003dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8003e04 <UART_SetConfig+0x318>)
 8003e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e04:	08003e29 	.word	0x08003e29
 8003e08:	08003e47 	.word	0x08003e47
 8003e0c:	08003e31 	.word	0x08003e31
 8003e10:	08003e47 	.word	0x08003e47
 8003e14:	08003e37 	.word	0x08003e37
 8003e18:	08003e47 	.word	0x08003e47
 8003e1c:	08003e47 	.word	0x08003e47
 8003e20:	08003e47 	.word	0x08003e47
 8003e24:	08003e3f 	.word	0x08003e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e28:	f7ff fac2 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8003e2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e2e:	e010      	b.n	8003e52 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e30:	4b9e      	ldr	r3, [pc, #632]	@ (80040ac <UART_SetConfig+0x5c0>)
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e34:	e00d      	b.n	8003e52 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e36:	f7ff fa4d 	bl	80032d4 <HAL_RCC_GetSysClockFreq>
 8003e3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e3c:	e009      	b.n	8003e52 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e44:	e005      	b.n	8003e52 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003e46:	2300      	movs	r3, #0
 8003e48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8130 	beq.w	80040ba <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	4a94      	ldr	r2, [pc, #592]	@ (80040b0 <UART_SetConfig+0x5c4>)
 8003e60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e64:	461a      	mov	r2, r3
 8003e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e68:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	4613      	mov	r3, r2
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	4413      	add	r3, r2
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d305      	bcc.n	8003e8a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d903      	bls.n	8003e92 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e90:	e113      	b.n	80040ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	2200      	movs	r2, #0
 8003e96:	60bb      	str	r3, [r7, #8]
 8003e98:	60fa      	str	r2, [r7, #12]
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9e:	4a84      	ldr	r2, [pc, #528]	@ (80040b0 <UART_SetConfig+0x5c4>)
 8003ea0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	603b      	str	r3, [r7, #0]
 8003eaa:	607a      	str	r2, [r7, #4]
 8003eac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003eb0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003eb4:	f7fc fea0 	bl	8000bf8 <__aeabi_uldivmod>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	460b      	mov	r3, r1
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	f04f 0300 	mov.w	r3, #0
 8003ec8:	020b      	lsls	r3, r1, #8
 8003eca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003ece:	0202      	lsls	r2, r0, #8
 8003ed0:	6979      	ldr	r1, [r7, #20]
 8003ed2:	6849      	ldr	r1, [r1, #4]
 8003ed4:	0849      	lsrs	r1, r1, #1
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	460c      	mov	r4, r1
 8003eda:	4605      	mov	r5, r0
 8003edc:	eb12 0804 	adds.w	r8, r2, r4
 8003ee0:	eb43 0905 	adc.w	r9, r3, r5
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	469a      	mov	sl, r3
 8003eec:	4693      	mov	fp, r2
 8003eee:	4652      	mov	r2, sl
 8003ef0:	465b      	mov	r3, fp
 8003ef2:	4640      	mov	r0, r8
 8003ef4:	4649      	mov	r1, r9
 8003ef6:	f7fc fe7f 	bl	8000bf8 <__aeabi_uldivmod>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4613      	mov	r3, r2
 8003f00:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f02:	6a3b      	ldr	r3, [r7, #32]
 8003f04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f08:	d308      	bcc.n	8003f1c <UART_SetConfig+0x430>
 8003f0a:	6a3b      	ldr	r3, [r7, #32]
 8003f0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f10:	d204      	bcs.n	8003f1c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6a3a      	ldr	r2, [r7, #32]
 8003f18:	60da      	str	r2, [r3, #12]
 8003f1a:	e0ce      	b.n	80040ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003f22:	e0ca      	b.n	80040ba <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f2c:	d166      	bne.n	8003ffc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003f2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f32:	2b08      	cmp	r3, #8
 8003f34:	d827      	bhi.n	8003f86 <UART_SetConfig+0x49a>
 8003f36:	a201      	add	r2, pc, #4	@ (adr r2, 8003f3c <UART_SetConfig+0x450>)
 8003f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3c:	08003f61 	.word	0x08003f61
 8003f40:	08003f69 	.word	0x08003f69
 8003f44:	08003f71 	.word	0x08003f71
 8003f48:	08003f87 	.word	0x08003f87
 8003f4c:	08003f77 	.word	0x08003f77
 8003f50:	08003f87 	.word	0x08003f87
 8003f54:	08003f87 	.word	0x08003f87
 8003f58:	08003f87 	.word	0x08003f87
 8003f5c:	08003f7f 	.word	0x08003f7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f60:	f7ff fa26 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8003f64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f66:	e014      	b.n	8003f92 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f68:	f7ff fa38 	bl	80033dc <HAL_RCC_GetPCLK2Freq>
 8003f6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f6e:	e010      	b.n	8003f92 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f70:	4b4e      	ldr	r3, [pc, #312]	@ (80040ac <UART_SetConfig+0x5c0>)
 8003f72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f74:	e00d      	b.n	8003f92 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f76:	f7ff f9ad 	bl	80032d4 <HAL_RCC_GetSysClockFreq>
 8003f7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f7c:	e009      	b.n	8003f92 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f84:	e005      	b.n	8003f92 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003f90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 8090 	beq.w	80040ba <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9e:	4a44      	ldr	r2, [pc, #272]	@ (80040b0 <UART_SetConfig+0x5c4>)
 8003fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fac:	005a      	lsls	r2, r3, #1
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	085b      	lsrs	r3, r3, #1
 8003fb4:	441a      	add	r2, r3
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	2b0f      	cmp	r3, #15
 8003fc4:	d916      	bls.n	8003ff4 <UART_SetConfig+0x508>
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fcc:	d212      	bcs.n	8003ff4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	f023 030f 	bic.w	r3, r3, #15
 8003fd6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fd8:	6a3b      	ldr	r3, [r7, #32]
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	8bfb      	ldrh	r3, [r7, #30]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	8bfa      	ldrh	r2, [r7, #30]
 8003ff0:	60da      	str	r2, [r3, #12]
 8003ff2:	e062      	b.n	80040ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ffa:	e05e      	b.n	80040ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004000:	2b08      	cmp	r3, #8
 8004002:	d828      	bhi.n	8004056 <UART_SetConfig+0x56a>
 8004004:	a201      	add	r2, pc, #4	@ (adr r2, 800400c <UART_SetConfig+0x520>)
 8004006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800400a:	bf00      	nop
 800400c:	08004031 	.word	0x08004031
 8004010:	08004039 	.word	0x08004039
 8004014:	08004041 	.word	0x08004041
 8004018:	08004057 	.word	0x08004057
 800401c:	08004047 	.word	0x08004047
 8004020:	08004057 	.word	0x08004057
 8004024:	08004057 	.word	0x08004057
 8004028:	08004057 	.word	0x08004057
 800402c:	0800404f 	.word	0x0800404f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004030:	f7ff f9be 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8004034:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004036:	e014      	b.n	8004062 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004038:	f7ff f9d0 	bl	80033dc <HAL_RCC_GetPCLK2Freq>
 800403c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800403e:	e010      	b.n	8004062 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004040:	4b1a      	ldr	r3, [pc, #104]	@ (80040ac <UART_SetConfig+0x5c0>)
 8004042:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004044:	e00d      	b.n	8004062 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004046:	f7ff f945 	bl	80032d4 <HAL_RCC_GetSysClockFreq>
 800404a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800404c:	e009      	b.n	8004062 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800404e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004052:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004054:	e005      	b.n	8004062 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004056:	2300      	movs	r3, #0
 8004058:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004060:	bf00      	nop
    }

    if (pclk != 0U)
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	2b00      	cmp	r3, #0
 8004066:	d028      	beq.n	80040ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	4a10      	ldr	r2, [pc, #64]	@ (80040b0 <UART_SetConfig+0x5c4>)
 800406e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004072:	461a      	mov	r2, r3
 8004074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004076:	fbb3 f2f2 	udiv	r2, r3, r2
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	085b      	lsrs	r3, r3, #1
 8004080:	441a      	add	r2, r3
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800408c:	6a3b      	ldr	r3, [r7, #32]
 800408e:	2b0f      	cmp	r3, #15
 8004090:	d910      	bls.n	80040b4 <UART_SetConfig+0x5c8>
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004098:	d20c      	bcs.n	80040b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800409a:	6a3b      	ldr	r3, [r7, #32]
 800409c:	b29a      	uxth	r2, r3
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	60da      	str	r2, [r3, #12]
 80040a4:	e009      	b.n	80040ba <UART_SetConfig+0x5ce>
 80040a6:	bf00      	nop
 80040a8:	40008000 	.word	0x40008000
 80040ac:	00f42400 	.word	0x00f42400
 80040b0:	08007420 	.word	0x08007420
      }
      else
      {
        ret = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	2201      	movs	r2, #1
 80040be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2200      	movs	r2, #0
 80040ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	2200      	movs	r2, #0
 80040d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80040d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3730      	adds	r7, #48	@ 0x30
 80040de:	46bd      	mov	sp, r7
 80040e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080040e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f0:	f003 0308 	and.w	r3, r3, #8
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00a      	beq.n	800410e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00a      	beq.n	8004130 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	430a      	orrs	r2, r1
 800412e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00a      	beq.n	8004152 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00a      	beq.n	8004196 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	430a      	orrs	r2, r1
 8004194:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419a:	f003 0320 	and.w	r3, r3, #32
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00a      	beq.n	80041b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d01a      	beq.n	80041fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	430a      	orrs	r2, r1
 80041d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041e2:	d10a      	bne.n	80041fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00a      	beq.n	800421c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	605a      	str	r2, [r3, #4]
  }
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b098      	sub	sp, #96	@ 0x60
 800422c:	af02      	add	r7, sp, #8
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004238:	f7fd fad0 	bl	80017dc <HAL_GetTick>
 800423c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0308 	and.w	r3, r3, #8
 8004248:	2b08      	cmp	r3, #8
 800424a:	d12f      	bne.n	80042ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800424c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004254:	2200      	movs	r2, #0
 8004256:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 f88e 	bl	800437c <UART_WaitOnFlagUntilTimeout>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d022      	beq.n	80042ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800426c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426e:	e853 3f00 	ldrex	r3, [r3]
 8004272:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800427a:	653b      	str	r3, [r7, #80]	@ 0x50
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	461a      	mov	r2, r3
 8004282:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004284:	647b      	str	r3, [r7, #68]	@ 0x44
 8004286:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004288:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800428a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800428c:	e841 2300 	strex	r3, r2, [r1]
 8004290:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1e6      	bne.n	8004266 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e063      	b.n	8004374 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d149      	bne.n	800434e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042c2:	2200      	movs	r2, #0
 80042c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f857 	bl	800437c <UART_WaitOnFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d03c      	beq.n	800434e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	e853 3f00 	ldrex	r3, [r3]
 80042e0:	623b      	str	r3, [r7, #32]
   return(result);
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	461a      	mov	r2, r3
 80042f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80042f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042fa:	e841 2300 	strex	r3, r2, [r1]
 80042fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1e6      	bne.n	80042d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	3308      	adds	r3, #8
 800430c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	e853 3f00 	ldrex	r3, [r3]
 8004314:	60fb      	str	r3, [r7, #12]
   return(result);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f023 0301 	bic.w	r3, r3, #1
 800431c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	3308      	adds	r3, #8
 8004324:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004326:	61fa      	str	r2, [r7, #28]
 8004328:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432a:	69b9      	ldr	r1, [r7, #24]
 800432c:	69fa      	ldr	r2, [r7, #28]
 800432e:	e841 2300 	strex	r3, r2, [r1]
 8004332:	617b      	str	r3, [r7, #20]
   return(result);
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1e5      	bne.n	8004306 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2220      	movs	r2, #32
 800433e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e012      	b.n	8004374 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2220      	movs	r2, #32
 8004352:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2220      	movs	r2, #32
 800435a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3758      	adds	r7, #88	@ 0x58
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4613      	mov	r3, r2
 800438a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800438c:	e04f      	b.n	800442e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004394:	d04b      	beq.n	800442e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004396:	f7fd fa21 	bl	80017dc <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d302      	bcc.n	80043ac <UART_WaitOnFlagUntilTimeout+0x30>
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e04e      	b.n	800444e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0304 	and.w	r3, r3, #4
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d037      	beq.n	800442e <UART_WaitOnFlagUntilTimeout+0xb2>
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2b80      	cmp	r3, #128	@ 0x80
 80043c2:	d034      	beq.n	800442e <UART_WaitOnFlagUntilTimeout+0xb2>
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b40      	cmp	r3, #64	@ 0x40
 80043c8:	d031      	beq.n	800442e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b08      	cmp	r3, #8
 80043d6:	d110      	bne.n	80043fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2208      	movs	r2, #8
 80043de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f838 	bl	8004456 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2208      	movs	r2, #8
 80043ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e029      	b.n	800444e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004404:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004408:	d111      	bne.n	800442e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f81e 	bl	8004456 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2220      	movs	r2, #32
 800441e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e00f      	b.n	800444e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69da      	ldr	r2, [r3, #28]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4013      	ands	r3, r2
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	429a      	cmp	r2, r3
 800443c:	bf0c      	ite	eq
 800443e:	2301      	moveq	r3, #1
 8004440:	2300      	movne	r3, #0
 8004442:	b2db      	uxtb	r3, r3
 8004444:	461a      	mov	r2, r3
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	429a      	cmp	r2, r3
 800444a:	d0a0      	beq.n	800438e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004456:	b480      	push	{r7}
 8004458:	b095      	sub	sp, #84	@ 0x54
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800446c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004472:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	461a      	mov	r2, r3
 800447a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800447c:	643b      	str	r3, [r7, #64]	@ 0x40
 800447e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004480:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004482:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004484:	e841 2300 	strex	r3, r2, [r1]
 8004488:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800448a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1e6      	bne.n	800445e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	3308      	adds	r3, #8
 8004496:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	e853 3f00 	ldrex	r3, [r3]
 800449e:	61fb      	str	r3, [r7, #28]
   return(result);
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044a6:	f023 0301 	bic.w	r3, r3, #1
 80044aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3308      	adds	r3, #8
 80044b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1e3      	bne.n	8004490 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d118      	bne.n	8004502 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	e853 3f00 	ldrex	r3, [r3]
 80044dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f023 0310 	bic.w	r3, r3, #16
 80044e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	461a      	mov	r2, r3
 80044ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f2:	6979      	ldr	r1, [r7, #20]
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	e841 2300 	strex	r3, r2, [r1]
 80044fa:	613b      	str	r3, [r7, #16]
   return(result);
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1e6      	bne.n	80044d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2220      	movs	r2, #32
 8004506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004516:	bf00      	nop
 8004518:	3754      	adds	r7, #84	@ 0x54
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004522:	b480      	push	{r7}
 8004524:	b085      	sub	sp, #20
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004530:	2b01      	cmp	r3, #1
 8004532:	d101      	bne.n	8004538 <HAL_UARTEx_DisableFifoMode+0x16>
 8004534:	2302      	movs	r3, #2
 8004536:	e027      	b.n	8004588 <HAL_UARTEx_DisableFifoMode+0x66>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2224      	movs	r2, #36	@ 0x24
 8004544:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004566:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2220      	movs	r2, #32
 800457a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d101      	bne.n	80045ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80045a8:	2302      	movs	r3, #2
 80045aa:	e02d      	b.n	8004608 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2224      	movs	r2, #36	@ 0x24
 80045b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0201 	bic.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f84f 	bl	800468c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004620:	2b01      	cmp	r3, #1
 8004622:	d101      	bne.n	8004628 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004624:	2302      	movs	r3, #2
 8004626:	e02d      	b.n	8004684 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2224      	movs	r2, #36	@ 0x24
 8004634:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f022 0201 	bic.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f811 	bl	800468c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2220      	movs	r2, #32
 8004676:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004698:	2b00      	cmp	r3, #0
 800469a:	d108      	bne.n	80046ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80046ac:	e031      	b.n	8004712 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80046ae:	2308      	movs	r3, #8
 80046b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80046b2:	2308      	movs	r3, #8
 80046b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	0e5b      	lsrs	r3, r3, #25
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	0f5b      	lsrs	r3, r3, #29
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046d6:	7bbb      	ldrb	r3, [r7, #14]
 80046d8:	7b3a      	ldrb	r2, [r7, #12]
 80046da:	4911      	ldr	r1, [pc, #68]	@ (8004720 <UARTEx_SetNbDataToProcess+0x94>)
 80046dc:	5c8a      	ldrb	r2, [r1, r2]
 80046de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80046e2:	7b3a      	ldrb	r2, [r7, #12]
 80046e4:	490f      	ldr	r1, [pc, #60]	@ (8004724 <UARTEx_SetNbDataToProcess+0x98>)
 80046e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	7b7a      	ldrb	r2, [r7, #13]
 80046f8:	4909      	ldr	r1, [pc, #36]	@ (8004720 <UARTEx_SetNbDataToProcess+0x94>)
 80046fa:	5c8a      	ldrb	r2, [r1, r2]
 80046fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004700:	7b7a      	ldrb	r2, [r7, #13]
 8004702:	4908      	ldr	r1, [pc, #32]	@ (8004724 <UARTEx_SetNbDataToProcess+0x98>)
 8004704:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004706:	fb93 f3f2 	sdiv	r3, r3, r2
 800470a:	b29a      	uxth	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004712:	bf00      	nop
 8004714:	3714      	adds	r7, #20
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	08007438 	.word	0x08007438
 8004724:	08007440 	.word	0x08007440

08004728 <__cvt>:
 8004728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800472c:	ec57 6b10 	vmov	r6, r7, d0
 8004730:	2f00      	cmp	r7, #0
 8004732:	460c      	mov	r4, r1
 8004734:	4619      	mov	r1, r3
 8004736:	463b      	mov	r3, r7
 8004738:	bfbb      	ittet	lt
 800473a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800473e:	461f      	movlt	r7, r3
 8004740:	2300      	movge	r3, #0
 8004742:	232d      	movlt	r3, #45	@ 0x2d
 8004744:	700b      	strb	r3, [r1, #0]
 8004746:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004748:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800474c:	4691      	mov	r9, r2
 800474e:	f023 0820 	bic.w	r8, r3, #32
 8004752:	bfbc      	itt	lt
 8004754:	4632      	movlt	r2, r6
 8004756:	4616      	movlt	r6, r2
 8004758:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800475c:	d005      	beq.n	800476a <__cvt+0x42>
 800475e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004762:	d100      	bne.n	8004766 <__cvt+0x3e>
 8004764:	3401      	adds	r4, #1
 8004766:	2102      	movs	r1, #2
 8004768:	e000      	b.n	800476c <__cvt+0x44>
 800476a:	2103      	movs	r1, #3
 800476c:	ab03      	add	r3, sp, #12
 800476e:	9301      	str	r3, [sp, #4]
 8004770:	ab02      	add	r3, sp, #8
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	ec47 6b10 	vmov	d0, r6, r7
 8004778:	4653      	mov	r3, sl
 800477a:	4622      	mov	r2, r4
 800477c:	f000 fe5c 	bl	8005438 <_dtoa_r>
 8004780:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004784:	4605      	mov	r5, r0
 8004786:	d119      	bne.n	80047bc <__cvt+0x94>
 8004788:	f019 0f01 	tst.w	r9, #1
 800478c:	d00e      	beq.n	80047ac <__cvt+0x84>
 800478e:	eb00 0904 	add.w	r9, r0, r4
 8004792:	2200      	movs	r2, #0
 8004794:	2300      	movs	r3, #0
 8004796:	4630      	mov	r0, r6
 8004798:	4639      	mov	r1, r7
 800479a:	f7fc f9bd 	bl	8000b18 <__aeabi_dcmpeq>
 800479e:	b108      	cbz	r0, 80047a4 <__cvt+0x7c>
 80047a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80047a4:	2230      	movs	r2, #48	@ 0x30
 80047a6:	9b03      	ldr	r3, [sp, #12]
 80047a8:	454b      	cmp	r3, r9
 80047aa:	d31e      	bcc.n	80047ea <__cvt+0xc2>
 80047ac:	9b03      	ldr	r3, [sp, #12]
 80047ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80047b0:	1b5b      	subs	r3, r3, r5
 80047b2:	4628      	mov	r0, r5
 80047b4:	6013      	str	r3, [r2, #0]
 80047b6:	b004      	add	sp, #16
 80047b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047c0:	eb00 0904 	add.w	r9, r0, r4
 80047c4:	d1e5      	bne.n	8004792 <__cvt+0x6a>
 80047c6:	7803      	ldrb	r3, [r0, #0]
 80047c8:	2b30      	cmp	r3, #48	@ 0x30
 80047ca:	d10a      	bne.n	80047e2 <__cvt+0xba>
 80047cc:	2200      	movs	r2, #0
 80047ce:	2300      	movs	r3, #0
 80047d0:	4630      	mov	r0, r6
 80047d2:	4639      	mov	r1, r7
 80047d4:	f7fc f9a0 	bl	8000b18 <__aeabi_dcmpeq>
 80047d8:	b918      	cbnz	r0, 80047e2 <__cvt+0xba>
 80047da:	f1c4 0401 	rsb	r4, r4, #1
 80047de:	f8ca 4000 	str.w	r4, [sl]
 80047e2:	f8da 3000 	ldr.w	r3, [sl]
 80047e6:	4499      	add	r9, r3
 80047e8:	e7d3      	b.n	8004792 <__cvt+0x6a>
 80047ea:	1c59      	adds	r1, r3, #1
 80047ec:	9103      	str	r1, [sp, #12]
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e7d9      	b.n	80047a6 <__cvt+0x7e>

080047f2 <__exponent>:
 80047f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047f4:	2900      	cmp	r1, #0
 80047f6:	bfba      	itte	lt
 80047f8:	4249      	neglt	r1, r1
 80047fa:	232d      	movlt	r3, #45	@ 0x2d
 80047fc:	232b      	movge	r3, #43	@ 0x2b
 80047fe:	2909      	cmp	r1, #9
 8004800:	7002      	strb	r2, [r0, #0]
 8004802:	7043      	strb	r3, [r0, #1]
 8004804:	dd29      	ble.n	800485a <__exponent+0x68>
 8004806:	f10d 0307 	add.w	r3, sp, #7
 800480a:	461d      	mov	r5, r3
 800480c:	270a      	movs	r7, #10
 800480e:	461a      	mov	r2, r3
 8004810:	fbb1 f6f7 	udiv	r6, r1, r7
 8004814:	fb07 1416 	mls	r4, r7, r6, r1
 8004818:	3430      	adds	r4, #48	@ 0x30
 800481a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800481e:	460c      	mov	r4, r1
 8004820:	2c63      	cmp	r4, #99	@ 0x63
 8004822:	f103 33ff 	add.w	r3, r3, #4294967295
 8004826:	4631      	mov	r1, r6
 8004828:	dcf1      	bgt.n	800480e <__exponent+0x1c>
 800482a:	3130      	adds	r1, #48	@ 0x30
 800482c:	1e94      	subs	r4, r2, #2
 800482e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004832:	1c41      	adds	r1, r0, #1
 8004834:	4623      	mov	r3, r4
 8004836:	42ab      	cmp	r3, r5
 8004838:	d30a      	bcc.n	8004850 <__exponent+0x5e>
 800483a:	f10d 0309 	add.w	r3, sp, #9
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	42ac      	cmp	r4, r5
 8004842:	bf88      	it	hi
 8004844:	2300      	movhi	r3, #0
 8004846:	3302      	adds	r3, #2
 8004848:	4403      	add	r3, r0
 800484a:	1a18      	subs	r0, r3, r0
 800484c:	b003      	add	sp, #12
 800484e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004850:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004854:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004858:	e7ed      	b.n	8004836 <__exponent+0x44>
 800485a:	2330      	movs	r3, #48	@ 0x30
 800485c:	3130      	adds	r1, #48	@ 0x30
 800485e:	7083      	strb	r3, [r0, #2]
 8004860:	70c1      	strb	r1, [r0, #3]
 8004862:	1d03      	adds	r3, r0, #4
 8004864:	e7f1      	b.n	800484a <__exponent+0x58>
	...

08004868 <_printf_float>:
 8004868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800486c:	b08d      	sub	sp, #52	@ 0x34
 800486e:	460c      	mov	r4, r1
 8004870:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004874:	4616      	mov	r6, r2
 8004876:	461f      	mov	r7, r3
 8004878:	4605      	mov	r5, r0
 800487a:	f000 fcdb 	bl	8005234 <_localeconv_r>
 800487e:	6803      	ldr	r3, [r0, #0]
 8004880:	9304      	str	r3, [sp, #16]
 8004882:	4618      	mov	r0, r3
 8004884:	f7fb fd1c 	bl	80002c0 <strlen>
 8004888:	2300      	movs	r3, #0
 800488a:	930a      	str	r3, [sp, #40]	@ 0x28
 800488c:	f8d8 3000 	ldr.w	r3, [r8]
 8004890:	9005      	str	r0, [sp, #20]
 8004892:	3307      	adds	r3, #7
 8004894:	f023 0307 	bic.w	r3, r3, #7
 8004898:	f103 0208 	add.w	r2, r3, #8
 800489c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048a0:	f8d4 b000 	ldr.w	fp, [r4]
 80048a4:	f8c8 2000 	str.w	r2, [r8]
 80048a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80048ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80048b0:	9307      	str	r3, [sp, #28]
 80048b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80048b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80048ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048be:	4b9c      	ldr	r3, [pc, #624]	@ (8004b30 <_printf_float+0x2c8>)
 80048c0:	f04f 32ff 	mov.w	r2, #4294967295
 80048c4:	f7fc f95a 	bl	8000b7c <__aeabi_dcmpun>
 80048c8:	bb70      	cbnz	r0, 8004928 <_printf_float+0xc0>
 80048ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048ce:	4b98      	ldr	r3, [pc, #608]	@ (8004b30 <_printf_float+0x2c8>)
 80048d0:	f04f 32ff 	mov.w	r2, #4294967295
 80048d4:	f7fc f934 	bl	8000b40 <__aeabi_dcmple>
 80048d8:	bb30      	cbnz	r0, 8004928 <_printf_float+0xc0>
 80048da:	2200      	movs	r2, #0
 80048dc:	2300      	movs	r3, #0
 80048de:	4640      	mov	r0, r8
 80048e0:	4649      	mov	r1, r9
 80048e2:	f7fc f923 	bl	8000b2c <__aeabi_dcmplt>
 80048e6:	b110      	cbz	r0, 80048ee <_printf_float+0x86>
 80048e8:	232d      	movs	r3, #45	@ 0x2d
 80048ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048ee:	4a91      	ldr	r2, [pc, #580]	@ (8004b34 <_printf_float+0x2cc>)
 80048f0:	4b91      	ldr	r3, [pc, #580]	@ (8004b38 <_printf_float+0x2d0>)
 80048f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80048f6:	bf94      	ite	ls
 80048f8:	4690      	movls	r8, r2
 80048fa:	4698      	movhi	r8, r3
 80048fc:	2303      	movs	r3, #3
 80048fe:	6123      	str	r3, [r4, #16]
 8004900:	f02b 0304 	bic.w	r3, fp, #4
 8004904:	6023      	str	r3, [r4, #0]
 8004906:	f04f 0900 	mov.w	r9, #0
 800490a:	9700      	str	r7, [sp, #0]
 800490c:	4633      	mov	r3, r6
 800490e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004910:	4621      	mov	r1, r4
 8004912:	4628      	mov	r0, r5
 8004914:	f000 f9d2 	bl	8004cbc <_printf_common>
 8004918:	3001      	adds	r0, #1
 800491a:	f040 808d 	bne.w	8004a38 <_printf_float+0x1d0>
 800491e:	f04f 30ff 	mov.w	r0, #4294967295
 8004922:	b00d      	add	sp, #52	@ 0x34
 8004924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004928:	4642      	mov	r2, r8
 800492a:	464b      	mov	r3, r9
 800492c:	4640      	mov	r0, r8
 800492e:	4649      	mov	r1, r9
 8004930:	f7fc f924 	bl	8000b7c <__aeabi_dcmpun>
 8004934:	b140      	cbz	r0, 8004948 <_printf_float+0xe0>
 8004936:	464b      	mov	r3, r9
 8004938:	2b00      	cmp	r3, #0
 800493a:	bfbc      	itt	lt
 800493c:	232d      	movlt	r3, #45	@ 0x2d
 800493e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004942:	4a7e      	ldr	r2, [pc, #504]	@ (8004b3c <_printf_float+0x2d4>)
 8004944:	4b7e      	ldr	r3, [pc, #504]	@ (8004b40 <_printf_float+0x2d8>)
 8004946:	e7d4      	b.n	80048f2 <_printf_float+0x8a>
 8004948:	6863      	ldr	r3, [r4, #4]
 800494a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800494e:	9206      	str	r2, [sp, #24]
 8004950:	1c5a      	adds	r2, r3, #1
 8004952:	d13b      	bne.n	80049cc <_printf_float+0x164>
 8004954:	2306      	movs	r3, #6
 8004956:	6063      	str	r3, [r4, #4]
 8004958:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800495c:	2300      	movs	r3, #0
 800495e:	6022      	str	r2, [r4, #0]
 8004960:	9303      	str	r3, [sp, #12]
 8004962:	ab0a      	add	r3, sp, #40	@ 0x28
 8004964:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004968:	ab09      	add	r3, sp, #36	@ 0x24
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	6861      	ldr	r1, [r4, #4]
 800496e:	ec49 8b10 	vmov	d0, r8, r9
 8004972:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004976:	4628      	mov	r0, r5
 8004978:	f7ff fed6 	bl	8004728 <__cvt>
 800497c:	9b06      	ldr	r3, [sp, #24]
 800497e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004980:	2b47      	cmp	r3, #71	@ 0x47
 8004982:	4680      	mov	r8, r0
 8004984:	d129      	bne.n	80049da <_printf_float+0x172>
 8004986:	1cc8      	adds	r0, r1, #3
 8004988:	db02      	blt.n	8004990 <_printf_float+0x128>
 800498a:	6863      	ldr	r3, [r4, #4]
 800498c:	4299      	cmp	r1, r3
 800498e:	dd41      	ble.n	8004a14 <_printf_float+0x1ac>
 8004990:	f1aa 0a02 	sub.w	sl, sl, #2
 8004994:	fa5f fa8a 	uxtb.w	sl, sl
 8004998:	3901      	subs	r1, #1
 800499a:	4652      	mov	r2, sl
 800499c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80049a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80049a2:	f7ff ff26 	bl	80047f2 <__exponent>
 80049a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80049a8:	1813      	adds	r3, r2, r0
 80049aa:	2a01      	cmp	r2, #1
 80049ac:	4681      	mov	r9, r0
 80049ae:	6123      	str	r3, [r4, #16]
 80049b0:	dc02      	bgt.n	80049b8 <_printf_float+0x150>
 80049b2:	6822      	ldr	r2, [r4, #0]
 80049b4:	07d2      	lsls	r2, r2, #31
 80049b6:	d501      	bpl.n	80049bc <_printf_float+0x154>
 80049b8:	3301      	adds	r3, #1
 80049ba:	6123      	str	r3, [r4, #16]
 80049bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0a2      	beq.n	800490a <_printf_float+0xa2>
 80049c4:	232d      	movs	r3, #45	@ 0x2d
 80049c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049ca:	e79e      	b.n	800490a <_printf_float+0xa2>
 80049cc:	9a06      	ldr	r2, [sp, #24]
 80049ce:	2a47      	cmp	r2, #71	@ 0x47
 80049d0:	d1c2      	bne.n	8004958 <_printf_float+0xf0>
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1c0      	bne.n	8004958 <_printf_float+0xf0>
 80049d6:	2301      	movs	r3, #1
 80049d8:	e7bd      	b.n	8004956 <_printf_float+0xee>
 80049da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049de:	d9db      	bls.n	8004998 <_printf_float+0x130>
 80049e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80049e4:	d118      	bne.n	8004a18 <_printf_float+0x1b0>
 80049e6:	2900      	cmp	r1, #0
 80049e8:	6863      	ldr	r3, [r4, #4]
 80049ea:	dd0b      	ble.n	8004a04 <_printf_float+0x19c>
 80049ec:	6121      	str	r1, [r4, #16]
 80049ee:	b913      	cbnz	r3, 80049f6 <_printf_float+0x18e>
 80049f0:	6822      	ldr	r2, [r4, #0]
 80049f2:	07d0      	lsls	r0, r2, #31
 80049f4:	d502      	bpl.n	80049fc <_printf_float+0x194>
 80049f6:	3301      	adds	r3, #1
 80049f8:	440b      	add	r3, r1
 80049fa:	6123      	str	r3, [r4, #16]
 80049fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80049fe:	f04f 0900 	mov.w	r9, #0
 8004a02:	e7db      	b.n	80049bc <_printf_float+0x154>
 8004a04:	b913      	cbnz	r3, 8004a0c <_printf_float+0x1a4>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	07d2      	lsls	r2, r2, #31
 8004a0a:	d501      	bpl.n	8004a10 <_printf_float+0x1a8>
 8004a0c:	3302      	adds	r3, #2
 8004a0e:	e7f4      	b.n	80049fa <_printf_float+0x192>
 8004a10:	2301      	movs	r3, #1
 8004a12:	e7f2      	b.n	80049fa <_printf_float+0x192>
 8004a14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004a18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a1a:	4299      	cmp	r1, r3
 8004a1c:	db05      	blt.n	8004a2a <_printf_float+0x1c2>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	6121      	str	r1, [r4, #16]
 8004a22:	07d8      	lsls	r0, r3, #31
 8004a24:	d5ea      	bpl.n	80049fc <_printf_float+0x194>
 8004a26:	1c4b      	adds	r3, r1, #1
 8004a28:	e7e7      	b.n	80049fa <_printf_float+0x192>
 8004a2a:	2900      	cmp	r1, #0
 8004a2c:	bfd4      	ite	le
 8004a2e:	f1c1 0202 	rsble	r2, r1, #2
 8004a32:	2201      	movgt	r2, #1
 8004a34:	4413      	add	r3, r2
 8004a36:	e7e0      	b.n	80049fa <_printf_float+0x192>
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	055a      	lsls	r2, r3, #21
 8004a3c:	d407      	bmi.n	8004a4e <_printf_float+0x1e6>
 8004a3e:	6923      	ldr	r3, [r4, #16]
 8004a40:	4642      	mov	r2, r8
 8004a42:	4631      	mov	r1, r6
 8004a44:	4628      	mov	r0, r5
 8004a46:	47b8      	blx	r7
 8004a48:	3001      	adds	r0, #1
 8004a4a:	d12b      	bne.n	8004aa4 <_printf_float+0x23c>
 8004a4c:	e767      	b.n	800491e <_printf_float+0xb6>
 8004a4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a52:	f240 80dd 	bls.w	8004c10 <_printf_float+0x3a8>
 8004a56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	f7fc f85b 	bl	8000b18 <__aeabi_dcmpeq>
 8004a62:	2800      	cmp	r0, #0
 8004a64:	d033      	beq.n	8004ace <_printf_float+0x266>
 8004a66:	4a37      	ldr	r2, [pc, #220]	@ (8004b44 <_printf_float+0x2dc>)
 8004a68:	2301      	movs	r3, #1
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	f43f af54 	beq.w	800491e <_printf_float+0xb6>
 8004a76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004a7a:	4543      	cmp	r3, r8
 8004a7c:	db02      	blt.n	8004a84 <_printf_float+0x21c>
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	07d8      	lsls	r0, r3, #31
 8004a82:	d50f      	bpl.n	8004aa4 <_printf_float+0x23c>
 8004a84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a88:	4631      	mov	r1, r6
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	47b8      	blx	r7
 8004a8e:	3001      	adds	r0, #1
 8004a90:	f43f af45 	beq.w	800491e <_printf_float+0xb6>
 8004a94:	f04f 0900 	mov.w	r9, #0
 8004a98:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a9c:	f104 0a1a 	add.w	sl, r4, #26
 8004aa0:	45c8      	cmp	r8, r9
 8004aa2:	dc09      	bgt.n	8004ab8 <_printf_float+0x250>
 8004aa4:	6823      	ldr	r3, [r4, #0]
 8004aa6:	079b      	lsls	r3, r3, #30
 8004aa8:	f100 8103 	bmi.w	8004cb2 <_printf_float+0x44a>
 8004aac:	68e0      	ldr	r0, [r4, #12]
 8004aae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ab0:	4298      	cmp	r0, r3
 8004ab2:	bfb8      	it	lt
 8004ab4:	4618      	movlt	r0, r3
 8004ab6:	e734      	b.n	8004922 <_printf_float+0xba>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	4652      	mov	r2, sl
 8004abc:	4631      	mov	r1, r6
 8004abe:	4628      	mov	r0, r5
 8004ac0:	47b8      	blx	r7
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	f43f af2b 	beq.w	800491e <_printf_float+0xb6>
 8004ac8:	f109 0901 	add.w	r9, r9, #1
 8004acc:	e7e8      	b.n	8004aa0 <_printf_float+0x238>
 8004ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	dc39      	bgt.n	8004b48 <_printf_float+0x2e0>
 8004ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b44 <_printf_float+0x2dc>)
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	4631      	mov	r1, r6
 8004ada:	4628      	mov	r0, r5
 8004adc:	47b8      	blx	r7
 8004ade:	3001      	adds	r0, #1
 8004ae0:	f43f af1d 	beq.w	800491e <_printf_float+0xb6>
 8004ae4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004ae8:	ea59 0303 	orrs.w	r3, r9, r3
 8004aec:	d102      	bne.n	8004af4 <_printf_float+0x28c>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	07d9      	lsls	r1, r3, #31
 8004af2:	d5d7      	bpl.n	8004aa4 <_printf_float+0x23c>
 8004af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004af8:	4631      	mov	r1, r6
 8004afa:	4628      	mov	r0, r5
 8004afc:	47b8      	blx	r7
 8004afe:	3001      	adds	r0, #1
 8004b00:	f43f af0d 	beq.w	800491e <_printf_float+0xb6>
 8004b04:	f04f 0a00 	mov.w	sl, #0
 8004b08:	f104 0b1a 	add.w	fp, r4, #26
 8004b0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b0e:	425b      	negs	r3, r3
 8004b10:	4553      	cmp	r3, sl
 8004b12:	dc01      	bgt.n	8004b18 <_printf_float+0x2b0>
 8004b14:	464b      	mov	r3, r9
 8004b16:	e793      	b.n	8004a40 <_printf_float+0x1d8>
 8004b18:	2301      	movs	r3, #1
 8004b1a:	465a      	mov	r2, fp
 8004b1c:	4631      	mov	r1, r6
 8004b1e:	4628      	mov	r0, r5
 8004b20:	47b8      	blx	r7
 8004b22:	3001      	adds	r0, #1
 8004b24:	f43f aefb 	beq.w	800491e <_printf_float+0xb6>
 8004b28:	f10a 0a01 	add.w	sl, sl, #1
 8004b2c:	e7ee      	b.n	8004b0c <_printf_float+0x2a4>
 8004b2e:	bf00      	nop
 8004b30:	7fefffff 	.word	0x7fefffff
 8004b34:	08007448 	.word	0x08007448
 8004b38:	0800744c 	.word	0x0800744c
 8004b3c:	08007450 	.word	0x08007450
 8004b40:	08007454 	.word	0x08007454
 8004b44:	08007458 	.word	0x08007458
 8004b48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b4e:	4553      	cmp	r3, sl
 8004b50:	bfa8      	it	ge
 8004b52:	4653      	movge	r3, sl
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	4699      	mov	r9, r3
 8004b58:	dc36      	bgt.n	8004bc8 <_printf_float+0x360>
 8004b5a:	f04f 0b00 	mov.w	fp, #0
 8004b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b62:	f104 021a 	add.w	r2, r4, #26
 8004b66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b68:	9306      	str	r3, [sp, #24]
 8004b6a:	eba3 0309 	sub.w	r3, r3, r9
 8004b6e:	455b      	cmp	r3, fp
 8004b70:	dc31      	bgt.n	8004bd6 <_printf_float+0x36e>
 8004b72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b74:	459a      	cmp	sl, r3
 8004b76:	dc3a      	bgt.n	8004bee <_printf_float+0x386>
 8004b78:	6823      	ldr	r3, [r4, #0]
 8004b7a:	07da      	lsls	r2, r3, #31
 8004b7c:	d437      	bmi.n	8004bee <_printf_float+0x386>
 8004b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b80:	ebaa 0903 	sub.w	r9, sl, r3
 8004b84:	9b06      	ldr	r3, [sp, #24]
 8004b86:	ebaa 0303 	sub.w	r3, sl, r3
 8004b8a:	4599      	cmp	r9, r3
 8004b8c:	bfa8      	it	ge
 8004b8e:	4699      	movge	r9, r3
 8004b90:	f1b9 0f00 	cmp.w	r9, #0
 8004b94:	dc33      	bgt.n	8004bfe <_printf_float+0x396>
 8004b96:	f04f 0800 	mov.w	r8, #0
 8004b9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b9e:	f104 0b1a 	add.w	fp, r4, #26
 8004ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ba4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ba8:	eba3 0309 	sub.w	r3, r3, r9
 8004bac:	4543      	cmp	r3, r8
 8004bae:	f77f af79 	ble.w	8004aa4 <_printf_float+0x23c>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	465a      	mov	r2, fp
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4628      	mov	r0, r5
 8004bba:	47b8      	blx	r7
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	f43f aeae 	beq.w	800491e <_printf_float+0xb6>
 8004bc2:	f108 0801 	add.w	r8, r8, #1
 8004bc6:	e7ec      	b.n	8004ba2 <_printf_float+0x33a>
 8004bc8:	4642      	mov	r2, r8
 8004bca:	4631      	mov	r1, r6
 8004bcc:	4628      	mov	r0, r5
 8004bce:	47b8      	blx	r7
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d1c2      	bne.n	8004b5a <_printf_float+0x2f2>
 8004bd4:	e6a3      	b.n	800491e <_printf_float+0xb6>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	4631      	mov	r1, r6
 8004bda:	4628      	mov	r0, r5
 8004bdc:	9206      	str	r2, [sp, #24]
 8004bde:	47b8      	blx	r7
 8004be0:	3001      	adds	r0, #1
 8004be2:	f43f ae9c 	beq.w	800491e <_printf_float+0xb6>
 8004be6:	9a06      	ldr	r2, [sp, #24]
 8004be8:	f10b 0b01 	add.w	fp, fp, #1
 8004bec:	e7bb      	b.n	8004b66 <_printf_float+0x2fe>
 8004bee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	47b8      	blx	r7
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d1c0      	bne.n	8004b7e <_printf_float+0x316>
 8004bfc:	e68f      	b.n	800491e <_printf_float+0xb6>
 8004bfe:	9a06      	ldr	r2, [sp, #24]
 8004c00:	464b      	mov	r3, r9
 8004c02:	4442      	add	r2, r8
 8004c04:	4631      	mov	r1, r6
 8004c06:	4628      	mov	r0, r5
 8004c08:	47b8      	blx	r7
 8004c0a:	3001      	adds	r0, #1
 8004c0c:	d1c3      	bne.n	8004b96 <_printf_float+0x32e>
 8004c0e:	e686      	b.n	800491e <_printf_float+0xb6>
 8004c10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004c14:	f1ba 0f01 	cmp.w	sl, #1
 8004c18:	dc01      	bgt.n	8004c1e <_printf_float+0x3b6>
 8004c1a:	07db      	lsls	r3, r3, #31
 8004c1c:	d536      	bpl.n	8004c8c <_printf_float+0x424>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	4642      	mov	r2, r8
 8004c22:	4631      	mov	r1, r6
 8004c24:	4628      	mov	r0, r5
 8004c26:	47b8      	blx	r7
 8004c28:	3001      	adds	r0, #1
 8004c2a:	f43f ae78 	beq.w	800491e <_printf_float+0xb6>
 8004c2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c32:	4631      	mov	r1, r6
 8004c34:	4628      	mov	r0, r5
 8004c36:	47b8      	blx	r7
 8004c38:	3001      	adds	r0, #1
 8004c3a:	f43f ae70 	beq.w	800491e <_printf_float+0xb6>
 8004c3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c42:	2200      	movs	r2, #0
 8004c44:	2300      	movs	r3, #0
 8004c46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c4a:	f7fb ff65 	bl	8000b18 <__aeabi_dcmpeq>
 8004c4e:	b9c0      	cbnz	r0, 8004c82 <_printf_float+0x41a>
 8004c50:	4653      	mov	r3, sl
 8004c52:	f108 0201 	add.w	r2, r8, #1
 8004c56:	4631      	mov	r1, r6
 8004c58:	4628      	mov	r0, r5
 8004c5a:	47b8      	blx	r7
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	d10c      	bne.n	8004c7a <_printf_float+0x412>
 8004c60:	e65d      	b.n	800491e <_printf_float+0xb6>
 8004c62:	2301      	movs	r3, #1
 8004c64:	465a      	mov	r2, fp
 8004c66:	4631      	mov	r1, r6
 8004c68:	4628      	mov	r0, r5
 8004c6a:	47b8      	blx	r7
 8004c6c:	3001      	adds	r0, #1
 8004c6e:	f43f ae56 	beq.w	800491e <_printf_float+0xb6>
 8004c72:	f108 0801 	add.w	r8, r8, #1
 8004c76:	45d0      	cmp	r8, sl
 8004c78:	dbf3      	blt.n	8004c62 <_printf_float+0x3fa>
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004c80:	e6df      	b.n	8004a42 <_printf_float+0x1da>
 8004c82:	f04f 0800 	mov.w	r8, #0
 8004c86:	f104 0b1a 	add.w	fp, r4, #26
 8004c8a:	e7f4      	b.n	8004c76 <_printf_float+0x40e>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	4642      	mov	r2, r8
 8004c90:	e7e1      	b.n	8004c56 <_printf_float+0x3ee>
 8004c92:	2301      	movs	r3, #1
 8004c94:	464a      	mov	r2, r9
 8004c96:	4631      	mov	r1, r6
 8004c98:	4628      	mov	r0, r5
 8004c9a:	47b8      	blx	r7
 8004c9c:	3001      	adds	r0, #1
 8004c9e:	f43f ae3e 	beq.w	800491e <_printf_float+0xb6>
 8004ca2:	f108 0801 	add.w	r8, r8, #1
 8004ca6:	68e3      	ldr	r3, [r4, #12]
 8004ca8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004caa:	1a5b      	subs	r3, r3, r1
 8004cac:	4543      	cmp	r3, r8
 8004cae:	dcf0      	bgt.n	8004c92 <_printf_float+0x42a>
 8004cb0:	e6fc      	b.n	8004aac <_printf_float+0x244>
 8004cb2:	f04f 0800 	mov.w	r8, #0
 8004cb6:	f104 0919 	add.w	r9, r4, #25
 8004cba:	e7f4      	b.n	8004ca6 <_printf_float+0x43e>

08004cbc <_printf_common>:
 8004cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc0:	4616      	mov	r6, r2
 8004cc2:	4698      	mov	r8, r3
 8004cc4:	688a      	ldr	r2, [r1, #8]
 8004cc6:	690b      	ldr	r3, [r1, #16]
 8004cc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	bfb8      	it	lt
 8004cd0:	4613      	movlt	r3, r2
 8004cd2:	6033      	str	r3, [r6, #0]
 8004cd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004cd8:	4607      	mov	r7, r0
 8004cda:	460c      	mov	r4, r1
 8004cdc:	b10a      	cbz	r2, 8004ce2 <_printf_common+0x26>
 8004cde:	3301      	adds	r3, #1
 8004ce0:	6033      	str	r3, [r6, #0]
 8004ce2:	6823      	ldr	r3, [r4, #0]
 8004ce4:	0699      	lsls	r1, r3, #26
 8004ce6:	bf42      	ittt	mi
 8004ce8:	6833      	ldrmi	r3, [r6, #0]
 8004cea:	3302      	addmi	r3, #2
 8004cec:	6033      	strmi	r3, [r6, #0]
 8004cee:	6825      	ldr	r5, [r4, #0]
 8004cf0:	f015 0506 	ands.w	r5, r5, #6
 8004cf4:	d106      	bne.n	8004d04 <_printf_common+0x48>
 8004cf6:	f104 0a19 	add.w	sl, r4, #25
 8004cfa:	68e3      	ldr	r3, [r4, #12]
 8004cfc:	6832      	ldr	r2, [r6, #0]
 8004cfe:	1a9b      	subs	r3, r3, r2
 8004d00:	42ab      	cmp	r3, r5
 8004d02:	dc26      	bgt.n	8004d52 <_printf_common+0x96>
 8004d04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d08:	6822      	ldr	r2, [r4, #0]
 8004d0a:	3b00      	subs	r3, #0
 8004d0c:	bf18      	it	ne
 8004d0e:	2301      	movne	r3, #1
 8004d10:	0692      	lsls	r2, r2, #26
 8004d12:	d42b      	bmi.n	8004d6c <_printf_common+0xb0>
 8004d14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d18:	4641      	mov	r1, r8
 8004d1a:	4638      	mov	r0, r7
 8004d1c:	47c8      	blx	r9
 8004d1e:	3001      	adds	r0, #1
 8004d20:	d01e      	beq.n	8004d60 <_printf_common+0xa4>
 8004d22:	6823      	ldr	r3, [r4, #0]
 8004d24:	6922      	ldr	r2, [r4, #16]
 8004d26:	f003 0306 	and.w	r3, r3, #6
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	bf02      	ittt	eq
 8004d2e:	68e5      	ldreq	r5, [r4, #12]
 8004d30:	6833      	ldreq	r3, [r6, #0]
 8004d32:	1aed      	subeq	r5, r5, r3
 8004d34:	68a3      	ldr	r3, [r4, #8]
 8004d36:	bf0c      	ite	eq
 8004d38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d3c:	2500      	movne	r5, #0
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	bfc4      	itt	gt
 8004d42:	1a9b      	subgt	r3, r3, r2
 8004d44:	18ed      	addgt	r5, r5, r3
 8004d46:	2600      	movs	r6, #0
 8004d48:	341a      	adds	r4, #26
 8004d4a:	42b5      	cmp	r5, r6
 8004d4c:	d11a      	bne.n	8004d84 <_printf_common+0xc8>
 8004d4e:	2000      	movs	r0, #0
 8004d50:	e008      	b.n	8004d64 <_printf_common+0xa8>
 8004d52:	2301      	movs	r3, #1
 8004d54:	4652      	mov	r2, sl
 8004d56:	4641      	mov	r1, r8
 8004d58:	4638      	mov	r0, r7
 8004d5a:	47c8      	blx	r9
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	d103      	bne.n	8004d68 <_printf_common+0xac>
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295
 8004d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d68:	3501      	adds	r5, #1
 8004d6a:	e7c6      	b.n	8004cfa <_printf_common+0x3e>
 8004d6c:	18e1      	adds	r1, r4, r3
 8004d6e:	1c5a      	adds	r2, r3, #1
 8004d70:	2030      	movs	r0, #48	@ 0x30
 8004d72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d76:	4422      	add	r2, r4
 8004d78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d80:	3302      	adds	r3, #2
 8004d82:	e7c7      	b.n	8004d14 <_printf_common+0x58>
 8004d84:	2301      	movs	r3, #1
 8004d86:	4622      	mov	r2, r4
 8004d88:	4641      	mov	r1, r8
 8004d8a:	4638      	mov	r0, r7
 8004d8c:	47c8      	blx	r9
 8004d8e:	3001      	adds	r0, #1
 8004d90:	d0e6      	beq.n	8004d60 <_printf_common+0xa4>
 8004d92:	3601      	adds	r6, #1
 8004d94:	e7d9      	b.n	8004d4a <_printf_common+0x8e>
	...

08004d98 <_printf_i>:
 8004d98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d9c:	7e0f      	ldrb	r7, [r1, #24]
 8004d9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004da0:	2f78      	cmp	r7, #120	@ 0x78
 8004da2:	4691      	mov	r9, r2
 8004da4:	4680      	mov	r8, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	469a      	mov	sl, r3
 8004daa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004dae:	d807      	bhi.n	8004dc0 <_printf_i+0x28>
 8004db0:	2f62      	cmp	r7, #98	@ 0x62
 8004db2:	d80a      	bhi.n	8004dca <_printf_i+0x32>
 8004db4:	2f00      	cmp	r7, #0
 8004db6:	f000 80d2 	beq.w	8004f5e <_printf_i+0x1c6>
 8004dba:	2f58      	cmp	r7, #88	@ 0x58
 8004dbc:	f000 80b9 	beq.w	8004f32 <_printf_i+0x19a>
 8004dc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004dc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004dc8:	e03a      	b.n	8004e40 <_printf_i+0xa8>
 8004dca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004dce:	2b15      	cmp	r3, #21
 8004dd0:	d8f6      	bhi.n	8004dc0 <_printf_i+0x28>
 8004dd2:	a101      	add	r1, pc, #4	@ (adr r1, 8004dd8 <_printf_i+0x40>)
 8004dd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004dd8:	08004e31 	.word	0x08004e31
 8004ddc:	08004e45 	.word	0x08004e45
 8004de0:	08004dc1 	.word	0x08004dc1
 8004de4:	08004dc1 	.word	0x08004dc1
 8004de8:	08004dc1 	.word	0x08004dc1
 8004dec:	08004dc1 	.word	0x08004dc1
 8004df0:	08004e45 	.word	0x08004e45
 8004df4:	08004dc1 	.word	0x08004dc1
 8004df8:	08004dc1 	.word	0x08004dc1
 8004dfc:	08004dc1 	.word	0x08004dc1
 8004e00:	08004dc1 	.word	0x08004dc1
 8004e04:	08004f45 	.word	0x08004f45
 8004e08:	08004e6f 	.word	0x08004e6f
 8004e0c:	08004eff 	.word	0x08004eff
 8004e10:	08004dc1 	.word	0x08004dc1
 8004e14:	08004dc1 	.word	0x08004dc1
 8004e18:	08004f67 	.word	0x08004f67
 8004e1c:	08004dc1 	.word	0x08004dc1
 8004e20:	08004e6f 	.word	0x08004e6f
 8004e24:	08004dc1 	.word	0x08004dc1
 8004e28:	08004dc1 	.word	0x08004dc1
 8004e2c:	08004f07 	.word	0x08004f07
 8004e30:	6833      	ldr	r3, [r6, #0]
 8004e32:	1d1a      	adds	r2, r3, #4
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6032      	str	r2, [r6, #0]
 8004e38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e40:	2301      	movs	r3, #1
 8004e42:	e09d      	b.n	8004f80 <_printf_i+0x1e8>
 8004e44:	6833      	ldr	r3, [r6, #0]
 8004e46:	6820      	ldr	r0, [r4, #0]
 8004e48:	1d19      	adds	r1, r3, #4
 8004e4a:	6031      	str	r1, [r6, #0]
 8004e4c:	0606      	lsls	r6, r0, #24
 8004e4e:	d501      	bpl.n	8004e54 <_printf_i+0xbc>
 8004e50:	681d      	ldr	r5, [r3, #0]
 8004e52:	e003      	b.n	8004e5c <_printf_i+0xc4>
 8004e54:	0645      	lsls	r5, r0, #25
 8004e56:	d5fb      	bpl.n	8004e50 <_printf_i+0xb8>
 8004e58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e5c:	2d00      	cmp	r5, #0
 8004e5e:	da03      	bge.n	8004e68 <_printf_i+0xd0>
 8004e60:	232d      	movs	r3, #45	@ 0x2d
 8004e62:	426d      	negs	r5, r5
 8004e64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e68:	4859      	ldr	r0, [pc, #356]	@ (8004fd0 <_printf_i+0x238>)
 8004e6a:	230a      	movs	r3, #10
 8004e6c:	e011      	b.n	8004e92 <_printf_i+0xfa>
 8004e6e:	6821      	ldr	r1, [r4, #0]
 8004e70:	6833      	ldr	r3, [r6, #0]
 8004e72:	0608      	lsls	r0, r1, #24
 8004e74:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e78:	d402      	bmi.n	8004e80 <_printf_i+0xe8>
 8004e7a:	0649      	lsls	r1, r1, #25
 8004e7c:	bf48      	it	mi
 8004e7e:	b2ad      	uxthmi	r5, r5
 8004e80:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e82:	4853      	ldr	r0, [pc, #332]	@ (8004fd0 <_printf_i+0x238>)
 8004e84:	6033      	str	r3, [r6, #0]
 8004e86:	bf14      	ite	ne
 8004e88:	230a      	movne	r3, #10
 8004e8a:	2308      	moveq	r3, #8
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e92:	6866      	ldr	r6, [r4, #4]
 8004e94:	60a6      	str	r6, [r4, #8]
 8004e96:	2e00      	cmp	r6, #0
 8004e98:	bfa2      	ittt	ge
 8004e9a:	6821      	ldrge	r1, [r4, #0]
 8004e9c:	f021 0104 	bicge.w	r1, r1, #4
 8004ea0:	6021      	strge	r1, [r4, #0]
 8004ea2:	b90d      	cbnz	r5, 8004ea8 <_printf_i+0x110>
 8004ea4:	2e00      	cmp	r6, #0
 8004ea6:	d04b      	beq.n	8004f40 <_printf_i+0x1a8>
 8004ea8:	4616      	mov	r6, r2
 8004eaa:	fbb5 f1f3 	udiv	r1, r5, r3
 8004eae:	fb03 5711 	mls	r7, r3, r1, r5
 8004eb2:	5dc7      	ldrb	r7, [r0, r7]
 8004eb4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004eb8:	462f      	mov	r7, r5
 8004eba:	42bb      	cmp	r3, r7
 8004ebc:	460d      	mov	r5, r1
 8004ebe:	d9f4      	bls.n	8004eaa <_printf_i+0x112>
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	d10b      	bne.n	8004edc <_printf_i+0x144>
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	07df      	lsls	r7, r3, #31
 8004ec8:	d508      	bpl.n	8004edc <_printf_i+0x144>
 8004eca:	6923      	ldr	r3, [r4, #16]
 8004ecc:	6861      	ldr	r1, [r4, #4]
 8004ece:	4299      	cmp	r1, r3
 8004ed0:	bfde      	ittt	le
 8004ed2:	2330      	movle	r3, #48	@ 0x30
 8004ed4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ed8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004edc:	1b92      	subs	r2, r2, r6
 8004ede:	6122      	str	r2, [r4, #16]
 8004ee0:	f8cd a000 	str.w	sl, [sp]
 8004ee4:	464b      	mov	r3, r9
 8004ee6:	aa03      	add	r2, sp, #12
 8004ee8:	4621      	mov	r1, r4
 8004eea:	4640      	mov	r0, r8
 8004eec:	f7ff fee6 	bl	8004cbc <_printf_common>
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d14a      	bne.n	8004f8a <_printf_i+0x1f2>
 8004ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef8:	b004      	add	sp, #16
 8004efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	f043 0320 	orr.w	r3, r3, #32
 8004f04:	6023      	str	r3, [r4, #0]
 8004f06:	4833      	ldr	r0, [pc, #204]	@ (8004fd4 <_printf_i+0x23c>)
 8004f08:	2778      	movs	r7, #120	@ 0x78
 8004f0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f0e:	6823      	ldr	r3, [r4, #0]
 8004f10:	6831      	ldr	r1, [r6, #0]
 8004f12:	061f      	lsls	r7, r3, #24
 8004f14:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f18:	d402      	bmi.n	8004f20 <_printf_i+0x188>
 8004f1a:	065f      	lsls	r7, r3, #25
 8004f1c:	bf48      	it	mi
 8004f1e:	b2ad      	uxthmi	r5, r5
 8004f20:	6031      	str	r1, [r6, #0]
 8004f22:	07d9      	lsls	r1, r3, #31
 8004f24:	bf44      	itt	mi
 8004f26:	f043 0320 	orrmi.w	r3, r3, #32
 8004f2a:	6023      	strmi	r3, [r4, #0]
 8004f2c:	b11d      	cbz	r5, 8004f36 <_printf_i+0x19e>
 8004f2e:	2310      	movs	r3, #16
 8004f30:	e7ac      	b.n	8004e8c <_printf_i+0xf4>
 8004f32:	4827      	ldr	r0, [pc, #156]	@ (8004fd0 <_printf_i+0x238>)
 8004f34:	e7e9      	b.n	8004f0a <_printf_i+0x172>
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	f023 0320 	bic.w	r3, r3, #32
 8004f3c:	6023      	str	r3, [r4, #0]
 8004f3e:	e7f6      	b.n	8004f2e <_printf_i+0x196>
 8004f40:	4616      	mov	r6, r2
 8004f42:	e7bd      	b.n	8004ec0 <_printf_i+0x128>
 8004f44:	6833      	ldr	r3, [r6, #0]
 8004f46:	6825      	ldr	r5, [r4, #0]
 8004f48:	6961      	ldr	r1, [r4, #20]
 8004f4a:	1d18      	adds	r0, r3, #4
 8004f4c:	6030      	str	r0, [r6, #0]
 8004f4e:	062e      	lsls	r6, r5, #24
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	d501      	bpl.n	8004f58 <_printf_i+0x1c0>
 8004f54:	6019      	str	r1, [r3, #0]
 8004f56:	e002      	b.n	8004f5e <_printf_i+0x1c6>
 8004f58:	0668      	lsls	r0, r5, #25
 8004f5a:	d5fb      	bpl.n	8004f54 <_printf_i+0x1bc>
 8004f5c:	8019      	strh	r1, [r3, #0]
 8004f5e:	2300      	movs	r3, #0
 8004f60:	6123      	str	r3, [r4, #16]
 8004f62:	4616      	mov	r6, r2
 8004f64:	e7bc      	b.n	8004ee0 <_printf_i+0x148>
 8004f66:	6833      	ldr	r3, [r6, #0]
 8004f68:	1d1a      	adds	r2, r3, #4
 8004f6a:	6032      	str	r2, [r6, #0]
 8004f6c:	681e      	ldr	r6, [r3, #0]
 8004f6e:	6862      	ldr	r2, [r4, #4]
 8004f70:	2100      	movs	r1, #0
 8004f72:	4630      	mov	r0, r6
 8004f74:	f7fb f954 	bl	8000220 <memchr>
 8004f78:	b108      	cbz	r0, 8004f7e <_printf_i+0x1e6>
 8004f7a:	1b80      	subs	r0, r0, r6
 8004f7c:	6060      	str	r0, [r4, #4]
 8004f7e:	6863      	ldr	r3, [r4, #4]
 8004f80:	6123      	str	r3, [r4, #16]
 8004f82:	2300      	movs	r3, #0
 8004f84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f88:	e7aa      	b.n	8004ee0 <_printf_i+0x148>
 8004f8a:	6923      	ldr	r3, [r4, #16]
 8004f8c:	4632      	mov	r2, r6
 8004f8e:	4649      	mov	r1, r9
 8004f90:	4640      	mov	r0, r8
 8004f92:	47d0      	blx	sl
 8004f94:	3001      	adds	r0, #1
 8004f96:	d0ad      	beq.n	8004ef4 <_printf_i+0x15c>
 8004f98:	6823      	ldr	r3, [r4, #0]
 8004f9a:	079b      	lsls	r3, r3, #30
 8004f9c:	d413      	bmi.n	8004fc6 <_printf_i+0x22e>
 8004f9e:	68e0      	ldr	r0, [r4, #12]
 8004fa0:	9b03      	ldr	r3, [sp, #12]
 8004fa2:	4298      	cmp	r0, r3
 8004fa4:	bfb8      	it	lt
 8004fa6:	4618      	movlt	r0, r3
 8004fa8:	e7a6      	b.n	8004ef8 <_printf_i+0x160>
 8004faa:	2301      	movs	r3, #1
 8004fac:	4632      	mov	r2, r6
 8004fae:	4649      	mov	r1, r9
 8004fb0:	4640      	mov	r0, r8
 8004fb2:	47d0      	blx	sl
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	d09d      	beq.n	8004ef4 <_printf_i+0x15c>
 8004fb8:	3501      	adds	r5, #1
 8004fba:	68e3      	ldr	r3, [r4, #12]
 8004fbc:	9903      	ldr	r1, [sp, #12]
 8004fbe:	1a5b      	subs	r3, r3, r1
 8004fc0:	42ab      	cmp	r3, r5
 8004fc2:	dcf2      	bgt.n	8004faa <_printf_i+0x212>
 8004fc4:	e7eb      	b.n	8004f9e <_printf_i+0x206>
 8004fc6:	2500      	movs	r5, #0
 8004fc8:	f104 0619 	add.w	r6, r4, #25
 8004fcc:	e7f5      	b.n	8004fba <_printf_i+0x222>
 8004fce:	bf00      	nop
 8004fd0:	0800745a 	.word	0x0800745a
 8004fd4:	0800746b 	.word	0x0800746b

08004fd8 <std>:
 8004fd8:	2300      	movs	r3, #0
 8004fda:	b510      	push	{r4, lr}
 8004fdc:	4604      	mov	r4, r0
 8004fde:	e9c0 3300 	strd	r3, r3, [r0]
 8004fe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fe6:	6083      	str	r3, [r0, #8]
 8004fe8:	8181      	strh	r1, [r0, #12]
 8004fea:	6643      	str	r3, [r0, #100]	@ 0x64
 8004fec:	81c2      	strh	r2, [r0, #14]
 8004fee:	6183      	str	r3, [r0, #24]
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	2208      	movs	r2, #8
 8004ff4:	305c      	adds	r0, #92	@ 0x5c
 8004ff6:	f000 f914 	bl	8005222 <memset>
 8004ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8005030 <std+0x58>)
 8004ffc:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8005034 <std+0x5c>)
 8005000:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005002:	4b0d      	ldr	r3, [pc, #52]	@ (8005038 <std+0x60>)
 8005004:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005006:	4b0d      	ldr	r3, [pc, #52]	@ (800503c <std+0x64>)
 8005008:	6323      	str	r3, [r4, #48]	@ 0x30
 800500a:	4b0d      	ldr	r3, [pc, #52]	@ (8005040 <std+0x68>)
 800500c:	6224      	str	r4, [r4, #32]
 800500e:	429c      	cmp	r4, r3
 8005010:	d006      	beq.n	8005020 <std+0x48>
 8005012:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005016:	4294      	cmp	r4, r2
 8005018:	d002      	beq.n	8005020 <std+0x48>
 800501a:	33d0      	adds	r3, #208	@ 0xd0
 800501c:	429c      	cmp	r4, r3
 800501e:	d105      	bne.n	800502c <std+0x54>
 8005020:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005028:	f000 b978 	b.w	800531c <__retarget_lock_init_recursive>
 800502c:	bd10      	pop	{r4, pc}
 800502e:	bf00      	nop
 8005030:	0800519d 	.word	0x0800519d
 8005034:	080051bf 	.word	0x080051bf
 8005038:	080051f7 	.word	0x080051f7
 800503c:	0800521b 	.word	0x0800521b
 8005040:	2000038c 	.word	0x2000038c

08005044 <stdio_exit_handler>:
 8005044:	4a02      	ldr	r2, [pc, #8]	@ (8005050 <stdio_exit_handler+0xc>)
 8005046:	4903      	ldr	r1, [pc, #12]	@ (8005054 <stdio_exit_handler+0x10>)
 8005048:	4803      	ldr	r0, [pc, #12]	@ (8005058 <stdio_exit_handler+0x14>)
 800504a:	f000 b869 	b.w	8005120 <_fwalk_sglue>
 800504e:	bf00      	nop
 8005050:	2000000c 	.word	0x2000000c
 8005054:	08006c7d 	.word	0x08006c7d
 8005058:	2000001c 	.word	0x2000001c

0800505c <cleanup_stdio>:
 800505c:	6841      	ldr	r1, [r0, #4]
 800505e:	4b0c      	ldr	r3, [pc, #48]	@ (8005090 <cleanup_stdio+0x34>)
 8005060:	4299      	cmp	r1, r3
 8005062:	b510      	push	{r4, lr}
 8005064:	4604      	mov	r4, r0
 8005066:	d001      	beq.n	800506c <cleanup_stdio+0x10>
 8005068:	f001 fe08 	bl	8006c7c <_fflush_r>
 800506c:	68a1      	ldr	r1, [r4, #8]
 800506e:	4b09      	ldr	r3, [pc, #36]	@ (8005094 <cleanup_stdio+0x38>)
 8005070:	4299      	cmp	r1, r3
 8005072:	d002      	beq.n	800507a <cleanup_stdio+0x1e>
 8005074:	4620      	mov	r0, r4
 8005076:	f001 fe01 	bl	8006c7c <_fflush_r>
 800507a:	68e1      	ldr	r1, [r4, #12]
 800507c:	4b06      	ldr	r3, [pc, #24]	@ (8005098 <cleanup_stdio+0x3c>)
 800507e:	4299      	cmp	r1, r3
 8005080:	d004      	beq.n	800508c <cleanup_stdio+0x30>
 8005082:	4620      	mov	r0, r4
 8005084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005088:	f001 bdf8 	b.w	8006c7c <_fflush_r>
 800508c:	bd10      	pop	{r4, pc}
 800508e:	bf00      	nop
 8005090:	2000038c 	.word	0x2000038c
 8005094:	200003f4 	.word	0x200003f4
 8005098:	2000045c 	.word	0x2000045c

0800509c <global_stdio_init.part.0>:
 800509c:	b510      	push	{r4, lr}
 800509e:	4b0b      	ldr	r3, [pc, #44]	@ (80050cc <global_stdio_init.part.0+0x30>)
 80050a0:	4c0b      	ldr	r4, [pc, #44]	@ (80050d0 <global_stdio_init.part.0+0x34>)
 80050a2:	4a0c      	ldr	r2, [pc, #48]	@ (80050d4 <global_stdio_init.part.0+0x38>)
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	4620      	mov	r0, r4
 80050a8:	2200      	movs	r2, #0
 80050aa:	2104      	movs	r1, #4
 80050ac:	f7ff ff94 	bl	8004fd8 <std>
 80050b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050b4:	2201      	movs	r2, #1
 80050b6:	2109      	movs	r1, #9
 80050b8:	f7ff ff8e 	bl	8004fd8 <std>
 80050bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050c0:	2202      	movs	r2, #2
 80050c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050c6:	2112      	movs	r1, #18
 80050c8:	f7ff bf86 	b.w	8004fd8 <std>
 80050cc:	200004c4 	.word	0x200004c4
 80050d0:	2000038c 	.word	0x2000038c
 80050d4:	08005045 	.word	0x08005045

080050d8 <__sfp_lock_acquire>:
 80050d8:	4801      	ldr	r0, [pc, #4]	@ (80050e0 <__sfp_lock_acquire+0x8>)
 80050da:	f000 b920 	b.w	800531e <__retarget_lock_acquire_recursive>
 80050de:	bf00      	nop
 80050e0:	200004cd 	.word	0x200004cd

080050e4 <__sfp_lock_release>:
 80050e4:	4801      	ldr	r0, [pc, #4]	@ (80050ec <__sfp_lock_release+0x8>)
 80050e6:	f000 b91b 	b.w	8005320 <__retarget_lock_release_recursive>
 80050ea:	bf00      	nop
 80050ec:	200004cd 	.word	0x200004cd

080050f0 <__sinit>:
 80050f0:	b510      	push	{r4, lr}
 80050f2:	4604      	mov	r4, r0
 80050f4:	f7ff fff0 	bl	80050d8 <__sfp_lock_acquire>
 80050f8:	6a23      	ldr	r3, [r4, #32]
 80050fa:	b11b      	cbz	r3, 8005104 <__sinit+0x14>
 80050fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005100:	f7ff bff0 	b.w	80050e4 <__sfp_lock_release>
 8005104:	4b04      	ldr	r3, [pc, #16]	@ (8005118 <__sinit+0x28>)
 8005106:	6223      	str	r3, [r4, #32]
 8005108:	4b04      	ldr	r3, [pc, #16]	@ (800511c <__sinit+0x2c>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1f5      	bne.n	80050fc <__sinit+0xc>
 8005110:	f7ff ffc4 	bl	800509c <global_stdio_init.part.0>
 8005114:	e7f2      	b.n	80050fc <__sinit+0xc>
 8005116:	bf00      	nop
 8005118:	0800505d 	.word	0x0800505d
 800511c:	200004c4 	.word	0x200004c4

08005120 <_fwalk_sglue>:
 8005120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005124:	4607      	mov	r7, r0
 8005126:	4688      	mov	r8, r1
 8005128:	4614      	mov	r4, r2
 800512a:	2600      	movs	r6, #0
 800512c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005130:	f1b9 0901 	subs.w	r9, r9, #1
 8005134:	d505      	bpl.n	8005142 <_fwalk_sglue+0x22>
 8005136:	6824      	ldr	r4, [r4, #0]
 8005138:	2c00      	cmp	r4, #0
 800513a:	d1f7      	bne.n	800512c <_fwalk_sglue+0xc>
 800513c:	4630      	mov	r0, r6
 800513e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005142:	89ab      	ldrh	r3, [r5, #12]
 8005144:	2b01      	cmp	r3, #1
 8005146:	d907      	bls.n	8005158 <_fwalk_sglue+0x38>
 8005148:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800514c:	3301      	adds	r3, #1
 800514e:	d003      	beq.n	8005158 <_fwalk_sglue+0x38>
 8005150:	4629      	mov	r1, r5
 8005152:	4638      	mov	r0, r7
 8005154:	47c0      	blx	r8
 8005156:	4306      	orrs	r6, r0
 8005158:	3568      	adds	r5, #104	@ 0x68
 800515a:	e7e9      	b.n	8005130 <_fwalk_sglue+0x10>

0800515c <siprintf>:
 800515c:	b40e      	push	{r1, r2, r3}
 800515e:	b500      	push	{lr}
 8005160:	b09c      	sub	sp, #112	@ 0x70
 8005162:	ab1d      	add	r3, sp, #116	@ 0x74
 8005164:	9002      	str	r0, [sp, #8]
 8005166:	9006      	str	r0, [sp, #24]
 8005168:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800516c:	4809      	ldr	r0, [pc, #36]	@ (8005194 <siprintf+0x38>)
 800516e:	9107      	str	r1, [sp, #28]
 8005170:	9104      	str	r1, [sp, #16]
 8005172:	4909      	ldr	r1, [pc, #36]	@ (8005198 <siprintf+0x3c>)
 8005174:	f853 2b04 	ldr.w	r2, [r3], #4
 8005178:	9105      	str	r1, [sp, #20]
 800517a:	6800      	ldr	r0, [r0, #0]
 800517c:	9301      	str	r3, [sp, #4]
 800517e:	a902      	add	r1, sp, #8
 8005180:	f001 fbfc 	bl	800697c <_svfiprintf_r>
 8005184:	9b02      	ldr	r3, [sp, #8]
 8005186:	2200      	movs	r2, #0
 8005188:	701a      	strb	r2, [r3, #0]
 800518a:	b01c      	add	sp, #112	@ 0x70
 800518c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005190:	b003      	add	sp, #12
 8005192:	4770      	bx	lr
 8005194:	20000018 	.word	0x20000018
 8005198:	ffff0208 	.word	0xffff0208

0800519c <__sread>:
 800519c:	b510      	push	{r4, lr}
 800519e:	460c      	mov	r4, r1
 80051a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051a4:	f000 f86c 	bl	8005280 <_read_r>
 80051a8:	2800      	cmp	r0, #0
 80051aa:	bfab      	itete	ge
 80051ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80051ae:	89a3      	ldrhlt	r3, [r4, #12]
 80051b0:	181b      	addge	r3, r3, r0
 80051b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80051b6:	bfac      	ite	ge
 80051b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80051ba:	81a3      	strhlt	r3, [r4, #12]
 80051bc:	bd10      	pop	{r4, pc}

080051be <__swrite>:
 80051be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051c2:	461f      	mov	r7, r3
 80051c4:	898b      	ldrh	r3, [r1, #12]
 80051c6:	05db      	lsls	r3, r3, #23
 80051c8:	4605      	mov	r5, r0
 80051ca:	460c      	mov	r4, r1
 80051cc:	4616      	mov	r6, r2
 80051ce:	d505      	bpl.n	80051dc <__swrite+0x1e>
 80051d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051d4:	2302      	movs	r3, #2
 80051d6:	2200      	movs	r2, #0
 80051d8:	f000 f840 	bl	800525c <_lseek_r>
 80051dc:	89a3      	ldrh	r3, [r4, #12]
 80051de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051e6:	81a3      	strh	r3, [r4, #12]
 80051e8:	4632      	mov	r2, r6
 80051ea:	463b      	mov	r3, r7
 80051ec:	4628      	mov	r0, r5
 80051ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051f2:	f000 b857 	b.w	80052a4 <_write_r>

080051f6 <__sseek>:
 80051f6:	b510      	push	{r4, lr}
 80051f8:	460c      	mov	r4, r1
 80051fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051fe:	f000 f82d 	bl	800525c <_lseek_r>
 8005202:	1c43      	adds	r3, r0, #1
 8005204:	89a3      	ldrh	r3, [r4, #12]
 8005206:	bf15      	itete	ne
 8005208:	6560      	strne	r0, [r4, #84]	@ 0x54
 800520a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800520e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005212:	81a3      	strheq	r3, [r4, #12]
 8005214:	bf18      	it	ne
 8005216:	81a3      	strhne	r3, [r4, #12]
 8005218:	bd10      	pop	{r4, pc}

0800521a <__sclose>:
 800521a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800521e:	f000 b80d 	b.w	800523c <_close_r>

08005222 <memset>:
 8005222:	4402      	add	r2, r0
 8005224:	4603      	mov	r3, r0
 8005226:	4293      	cmp	r3, r2
 8005228:	d100      	bne.n	800522c <memset+0xa>
 800522a:	4770      	bx	lr
 800522c:	f803 1b01 	strb.w	r1, [r3], #1
 8005230:	e7f9      	b.n	8005226 <memset+0x4>
	...

08005234 <_localeconv_r>:
 8005234:	4800      	ldr	r0, [pc, #0]	@ (8005238 <_localeconv_r+0x4>)
 8005236:	4770      	bx	lr
 8005238:	20000158 	.word	0x20000158

0800523c <_close_r>:
 800523c:	b538      	push	{r3, r4, r5, lr}
 800523e:	4d06      	ldr	r5, [pc, #24]	@ (8005258 <_close_r+0x1c>)
 8005240:	2300      	movs	r3, #0
 8005242:	4604      	mov	r4, r0
 8005244:	4608      	mov	r0, r1
 8005246:	602b      	str	r3, [r5, #0]
 8005248:	f7fc f9be 	bl	80015c8 <_close>
 800524c:	1c43      	adds	r3, r0, #1
 800524e:	d102      	bne.n	8005256 <_close_r+0x1a>
 8005250:	682b      	ldr	r3, [r5, #0]
 8005252:	b103      	cbz	r3, 8005256 <_close_r+0x1a>
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	200004c8 	.word	0x200004c8

0800525c <_lseek_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	4d07      	ldr	r5, [pc, #28]	@ (800527c <_lseek_r+0x20>)
 8005260:	4604      	mov	r4, r0
 8005262:	4608      	mov	r0, r1
 8005264:	4611      	mov	r1, r2
 8005266:	2200      	movs	r2, #0
 8005268:	602a      	str	r2, [r5, #0]
 800526a:	461a      	mov	r2, r3
 800526c:	f7fc f9d3 	bl	8001616 <_lseek>
 8005270:	1c43      	adds	r3, r0, #1
 8005272:	d102      	bne.n	800527a <_lseek_r+0x1e>
 8005274:	682b      	ldr	r3, [r5, #0]
 8005276:	b103      	cbz	r3, 800527a <_lseek_r+0x1e>
 8005278:	6023      	str	r3, [r4, #0]
 800527a:	bd38      	pop	{r3, r4, r5, pc}
 800527c:	200004c8 	.word	0x200004c8

08005280 <_read_r>:
 8005280:	b538      	push	{r3, r4, r5, lr}
 8005282:	4d07      	ldr	r5, [pc, #28]	@ (80052a0 <_read_r+0x20>)
 8005284:	4604      	mov	r4, r0
 8005286:	4608      	mov	r0, r1
 8005288:	4611      	mov	r1, r2
 800528a:	2200      	movs	r2, #0
 800528c:	602a      	str	r2, [r5, #0]
 800528e:	461a      	mov	r2, r3
 8005290:	f7fc f961 	bl	8001556 <_read>
 8005294:	1c43      	adds	r3, r0, #1
 8005296:	d102      	bne.n	800529e <_read_r+0x1e>
 8005298:	682b      	ldr	r3, [r5, #0]
 800529a:	b103      	cbz	r3, 800529e <_read_r+0x1e>
 800529c:	6023      	str	r3, [r4, #0]
 800529e:	bd38      	pop	{r3, r4, r5, pc}
 80052a0:	200004c8 	.word	0x200004c8

080052a4 <_write_r>:
 80052a4:	b538      	push	{r3, r4, r5, lr}
 80052a6:	4d07      	ldr	r5, [pc, #28]	@ (80052c4 <_write_r+0x20>)
 80052a8:	4604      	mov	r4, r0
 80052aa:	4608      	mov	r0, r1
 80052ac:	4611      	mov	r1, r2
 80052ae:	2200      	movs	r2, #0
 80052b0:	602a      	str	r2, [r5, #0]
 80052b2:	461a      	mov	r2, r3
 80052b4:	f7fc f96c 	bl	8001590 <_write>
 80052b8:	1c43      	adds	r3, r0, #1
 80052ba:	d102      	bne.n	80052c2 <_write_r+0x1e>
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	b103      	cbz	r3, 80052c2 <_write_r+0x1e>
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	bd38      	pop	{r3, r4, r5, pc}
 80052c4:	200004c8 	.word	0x200004c8

080052c8 <__errno>:
 80052c8:	4b01      	ldr	r3, [pc, #4]	@ (80052d0 <__errno+0x8>)
 80052ca:	6818      	ldr	r0, [r3, #0]
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	20000018 	.word	0x20000018

080052d4 <__libc_init_array>:
 80052d4:	b570      	push	{r4, r5, r6, lr}
 80052d6:	4d0d      	ldr	r5, [pc, #52]	@ (800530c <__libc_init_array+0x38>)
 80052d8:	4c0d      	ldr	r4, [pc, #52]	@ (8005310 <__libc_init_array+0x3c>)
 80052da:	1b64      	subs	r4, r4, r5
 80052dc:	10a4      	asrs	r4, r4, #2
 80052de:	2600      	movs	r6, #0
 80052e0:	42a6      	cmp	r6, r4
 80052e2:	d109      	bne.n	80052f8 <__libc_init_array+0x24>
 80052e4:	4d0b      	ldr	r5, [pc, #44]	@ (8005314 <__libc_init_array+0x40>)
 80052e6:	4c0c      	ldr	r4, [pc, #48]	@ (8005318 <__libc_init_array+0x44>)
 80052e8:	f002 f866 	bl	80073b8 <_init>
 80052ec:	1b64      	subs	r4, r4, r5
 80052ee:	10a4      	asrs	r4, r4, #2
 80052f0:	2600      	movs	r6, #0
 80052f2:	42a6      	cmp	r6, r4
 80052f4:	d105      	bne.n	8005302 <__libc_init_array+0x2e>
 80052f6:	bd70      	pop	{r4, r5, r6, pc}
 80052f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80052fc:	4798      	blx	r3
 80052fe:	3601      	adds	r6, #1
 8005300:	e7ee      	b.n	80052e0 <__libc_init_array+0xc>
 8005302:	f855 3b04 	ldr.w	r3, [r5], #4
 8005306:	4798      	blx	r3
 8005308:	3601      	adds	r6, #1
 800530a:	e7f2      	b.n	80052f2 <__libc_init_array+0x1e>
 800530c:	080077c0 	.word	0x080077c0
 8005310:	080077c0 	.word	0x080077c0
 8005314:	080077c0 	.word	0x080077c0
 8005318:	080077c4 	.word	0x080077c4

0800531c <__retarget_lock_init_recursive>:
 800531c:	4770      	bx	lr

0800531e <__retarget_lock_acquire_recursive>:
 800531e:	4770      	bx	lr

08005320 <__retarget_lock_release_recursive>:
 8005320:	4770      	bx	lr

08005322 <quorem>:
 8005322:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005326:	6903      	ldr	r3, [r0, #16]
 8005328:	690c      	ldr	r4, [r1, #16]
 800532a:	42a3      	cmp	r3, r4
 800532c:	4607      	mov	r7, r0
 800532e:	db7e      	blt.n	800542e <quorem+0x10c>
 8005330:	3c01      	subs	r4, #1
 8005332:	f101 0814 	add.w	r8, r1, #20
 8005336:	00a3      	lsls	r3, r4, #2
 8005338:	f100 0514 	add.w	r5, r0, #20
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005342:	9301      	str	r3, [sp, #4]
 8005344:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005348:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800534c:	3301      	adds	r3, #1
 800534e:	429a      	cmp	r2, r3
 8005350:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005354:	fbb2 f6f3 	udiv	r6, r2, r3
 8005358:	d32e      	bcc.n	80053b8 <quorem+0x96>
 800535a:	f04f 0a00 	mov.w	sl, #0
 800535e:	46c4      	mov	ip, r8
 8005360:	46ae      	mov	lr, r5
 8005362:	46d3      	mov	fp, sl
 8005364:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005368:	b298      	uxth	r0, r3
 800536a:	fb06 a000 	mla	r0, r6, r0, sl
 800536e:	0c02      	lsrs	r2, r0, #16
 8005370:	0c1b      	lsrs	r3, r3, #16
 8005372:	fb06 2303 	mla	r3, r6, r3, r2
 8005376:	f8de 2000 	ldr.w	r2, [lr]
 800537a:	b280      	uxth	r0, r0
 800537c:	b292      	uxth	r2, r2
 800537e:	1a12      	subs	r2, r2, r0
 8005380:	445a      	add	r2, fp
 8005382:	f8de 0000 	ldr.w	r0, [lr]
 8005386:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800538a:	b29b      	uxth	r3, r3
 800538c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005390:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005394:	b292      	uxth	r2, r2
 8005396:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800539a:	45e1      	cmp	r9, ip
 800539c:	f84e 2b04 	str.w	r2, [lr], #4
 80053a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80053a4:	d2de      	bcs.n	8005364 <quorem+0x42>
 80053a6:	9b00      	ldr	r3, [sp, #0]
 80053a8:	58eb      	ldr	r3, [r5, r3]
 80053aa:	b92b      	cbnz	r3, 80053b8 <quorem+0x96>
 80053ac:	9b01      	ldr	r3, [sp, #4]
 80053ae:	3b04      	subs	r3, #4
 80053b0:	429d      	cmp	r5, r3
 80053b2:	461a      	mov	r2, r3
 80053b4:	d32f      	bcc.n	8005416 <quorem+0xf4>
 80053b6:	613c      	str	r4, [r7, #16]
 80053b8:	4638      	mov	r0, r7
 80053ba:	f001 f97b 	bl	80066b4 <__mcmp>
 80053be:	2800      	cmp	r0, #0
 80053c0:	db25      	blt.n	800540e <quorem+0xec>
 80053c2:	4629      	mov	r1, r5
 80053c4:	2000      	movs	r0, #0
 80053c6:	f858 2b04 	ldr.w	r2, [r8], #4
 80053ca:	f8d1 c000 	ldr.w	ip, [r1]
 80053ce:	fa1f fe82 	uxth.w	lr, r2
 80053d2:	fa1f f38c 	uxth.w	r3, ip
 80053d6:	eba3 030e 	sub.w	r3, r3, lr
 80053da:	4403      	add	r3, r0
 80053dc:	0c12      	lsrs	r2, r2, #16
 80053de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80053e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053ec:	45c1      	cmp	r9, r8
 80053ee:	f841 3b04 	str.w	r3, [r1], #4
 80053f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80053f6:	d2e6      	bcs.n	80053c6 <quorem+0xa4>
 80053f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005400:	b922      	cbnz	r2, 800540c <quorem+0xea>
 8005402:	3b04      	subs	r3, #4
 8005404:	429d      	cmp	r5, r3
 8005406:	461a      	mov	r2, r3
 8005408:	d30b      	bcc.n	8005422 <quorem+0x100>
 800540a:	613c      	str	r4, [r7, #16]
 800540c:	3601      	adds	r6, #1
 800540e:	4630      	mov	r0, r6
 8005410:	b003      	add	sp, #12
 8005412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005416:	6812      	ldr	r2, [r2, #0]
 8005418:	3b04      	subs	r3, #4
 800541a:	2a00      	cmp	r2, #0
 800541c:	d1cb      	bne.n	80053b6 <quorem+0x94>
 800541e:	3c01      	subs	r4, #1
 8005420:	e7c6      	b.n	80053b0 <quorem+0x8e>
 8005422:	6812      	ldr	r2, [r2, #0]
 8005424:	3b04      	subs	r3, #4
 8005426:	2a00      	cmp	r2, #0
 8005428:	d1ef      	bne.n	800540a <quorem+0xe8>
 800542a:	3c01      	subs	r4, #1
 800542c:	e7ea      	b.n	8005404 <quorem+0xe2>
 800542e:	2000      	movs	r0, #0
 8005430:	e7ee      	b.n	8005410 <quorem+0xee>
 8005432:	0000      	movs	r0, r0
 8005434:	0000      	movs	r0, r0
	...

08005438 <_dtoa_r>:
 8005438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800543c:	69c7      	ldr	r7, [r0, #28]
 800543e:	b099      	sub	sp, #100	@ 0x64
 8005440:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005444:	ec55 4b10 	vmov	r4, r5, d0
 8005448:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800544a:	9109      	str	r1, [sp, #36]	@ 0x24
 800544c:	4683      	mov	fp, r0
 800544e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005450:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005452:	b97f      	cbnz	r7, 8005474 <_dtoa_r+0x3c>
 8005454:	2010      	movs	r0, #16
 8005456:	f000 fdfd 	bl	8006054 <malloc>
 800545a:	4602      	mov	r2, r0
 800545c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005460:	b920      	cbnz	r0, 800546c <_dtoa_r+0x34>
 8005462:	4ba7      	ldr	r3, [pc, #668]	@ (8005700 <_dtoa_r+0x2c8>)
 8005464:	21ef      	movs	r1, #239	@ 0xef
 8005466:	48a7      	ldr	r0, [pc, #668]	@ (8005704 <_dtoa_r+0x2cc>)
 8005468:	f001 fc68 	bl	8006d3c <__assert_func>
 800546c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005470:	6007      	str	r7, [r0, #0]
 8005472:	60c7      	str	r7, [r0, #12]
 8005474:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005478:	6819      	ldr	r1, [r3, #0]
 800547a:	b159      	cbz	r1, 8005494 <_dtoa_r+0x5c>
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	604a      	str	r2, [r1, #4]
 8005480:	2301      	movs	r3, #1
 8005482:	4093      	lsls	r3, r2
 8005484:	608b      	str	r3, [r1, #8]
 8005486:	4658      	mov	r0, fp
 8005488:	f000 feda 	bl	8006240 <_Bfree>
 800548c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005490:	2200      	movs	r2, #0
 8005492:	601a      	str	r2, [r3, #0]
 8005494:	1e2b      	subs	r3, r5, #0
 8005496:	bfb9      	ittee	lt
 8005498:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800549c:	9303      	strlt	r3, [sp, #12]
 800549e:	2300      	movge	r3, #0
 80054a0:	6033      	strge	r3, [r6, #0]
 80054a2:	9f03      	ldr	r7, [sp, #12]
 80054a4:	4b98      	ldr	r3, [pc, #608]	@ (8005708 <_dtoa_r+0x2d0>)
 80054a6:	bfbc      	itt	lt
 80054a8:	2201      	movlt	r2, #1
 80054aa:	6032      	strlt	r2, [r6, #0]
 80054ac:	43bb      	bics	r3, r7
 80054ae:	d112      	bne.n	80054d6 <_dtoa_r+0x9e>
 80054b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80054b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80054b6:	6013      	str	r3, [r2, #0]
 80054b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80054bc:	4323      	orrs	r3, r4
 80054be:	f000 854d 	beq.w	8005f5c <_dtoa_r+0xb24>
 80054c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800571c <_dtoa_r+0x2e4>
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 854f 	beq.w	8005f6c <_dtoa_r+0xb34>
 80054ce:	f10a 0303 	add.w	r3, sl, #3
 80054d2:	f000 bd49 	b.w	8005f68 <_dtoa_r+0xb30>
 80054d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80054da:	2200      	movs	r2, #0
 80054dc:	ec51 0b17 	vmov	r0, r1, d7
 80054e0:	2300      	movs	r3, #0
 80054e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80054e6:	f7fb fb17 	bl	8000b18 <__aeabi_dcmpeq>
 80054ea:	4680      	mov	r8, r0
 80054ec:	b158      	cbz	r0, 8005506 <_dtoa_r+0xce>
 80054ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80054f0:	2301      	movs	r3, #1
 80054f2:	6013      	str	r3, [r2, #0]
 80054f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054f6:	b113      	cbz	r3, 80054fe <_dtoa_r+0xc6>
 80054f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80054fa:	4b84      	ldr	r3, [pc, #528]	@ (800570c <_dtoa_r+0x2d4>)
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005720 <_dtoa_r+0x2e8>
 8005502:	f000 bd33 	b.w	8005f6c <_dtoa_r+0xb34>
 8005506:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800550a:	aa16      	add	r2, sp, #88	@ 0x58
 800550c:	a917      	add	r1, sp, #92	@ 0x5c
 800550e:	4658      	mov	r0, fp
 8005510:	f001 f980 	bl	8006814 <__d2b>
 8005514:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005518:	4681      	mov	r9, r0
 800551a:	2e00      	cmp	r6, #0
 800551c:	d077      	beq.n	800560e <_dtoa_r+0x1d6>
 800551e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005520:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005524:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005528:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800552c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005530:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005534:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005538:	4619      	mov	r1, r3
 800553a:	2200      	movs	r2, #0
 800553c:	4b74      	ldr	r3, [pc, #464]	@ (8005710 <_dtoa_r+0x2d8>)
 800553e:	f7fa fecb 	bl	80002d8 <__aeabi_dsub>
 8005542:	a369      	add	r3, pc, #420	@ (adr r3, 80056e8 <_dtoa_r+0x2b0>)
 8005544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005548:	f7fb f87e 	bl	8000648 <__aeabi_dmul>
 800554c:	a368      	add	r3, pc, #416	@ (adr r3, 80056f0 <_dtoa_r+0x2b8>)
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	f7fa fec3 	bl	80002dc <__adddf3>
 8005556:	4604      	mov	r4, r0
 8005558:	4630      	mov	r0, r6
 800555a:	460d      	mov	r5, r1
 800555c:	f7fb f80a 	bl	8000574 <__aeabi_i2d>
 8005560:	a365      	add	r3, pc, #404	@ (adr r3, 80056f8 <_dtoa_r+0x2c0>)
 8005562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005566:	f7fb f86f 	bl	8000648 <__aeabi_dmul>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	4620      	mov	r0, r4
 8005570:	4629      	mov	r1, r5
 8005572:	f7fa feb3 	bl	80002dc <__adddf3>
 8005576:	4604      	mov	r4, r0
 8005578:	460d      	mov	r5, r1
 800557a:	f7fb fb15 	bl	8000ba8 <__aeabi_d2iz>
 800557e:	2200      	movs	r2, #0
 8005580:	4607      	mov	r7, r0
 8005582:	2300      	movs	r3, #0
 8005584:	4620      	mov	r0, r4
 8005586:	4629      	mov	r1, r5
 8005588:	f7fb fad0 	bl	8000b2c <__aeabi_dcmplt>
 800558c:	b140      	cbz	r0, 80055a0 <_dtoa_r+0x168>
 800558e:	4638      	mov	r0, r7
 8005590:	f7fa fff0 	bl	8000574 <__aeabi_i2d>
 8005594:	4622      	mov	r2, r4
 8005596:	462b      	mov	r3, r5
 8005598:	f7fb fabe 	bl	8000b18 <__aeabi_dcmpeq>
 800559c:	b900      	cbnz	r0, 80055a0 <_dtoa_r+0x168>
 800559e:	3f01      	subs	r7, #1
 80055a0:	2f16      	cmp	r7, #22
 80055a2:	d851      	bhi.n	8005648 <_dtoa_r+0x210>
 80055a4:	4b5b      	ldr	r3, [pc, #364]	@ (8005714 <_dtoa_r+0x2dc>)
 80055a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80055aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055b2:	f7fb fabb 	bl	8000b2c <__aeabi_dcmplt>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d048      	beq.n	800564c <_dtoa_r+0x214>
 80055ba:	3f01      	subs	r7, #1
 80055bc:	2300      	movs	r3, #0
 80055be:	9312      	str	r3, [sp, #72]	@ 0x48
 80055c0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80055c2:	1b9b      	subs	r3, r3, r6
 80055c4:	1e5a      	subs	r2, r3, #1
 80055c6:	bf44      	itt	mi
 80055c8:	f1c3 0801 	rsbmi	r8, r3, #1
 80055cc:	2300      	movmi	r3, #0
 80055ce:	9208      	str	r2, [sp, #32]
 80055d0:	bf54      	ite	pl
 80055d2:	f04f 0800 	movpl.w	r8, #0
 80055d6:	9308      	strmi	r3, [sp, #32]
 80055d8:	2f00      	cmp	r7, #0
 80055da:	db39      	blt.n	8005650 <_dtoa_r+0x218>
 80055dc:	9b08      	ldr	r3, [sp, #32]
 80055de:	970f      	str	r7, [sp, #60]	@ 0x3c
 80055e0:	443b      	add	r3, r7
 80055e2:	9308      	str	r3, [sp, #32]
 80055e4:	2300      	movs	r3, #0
 80055e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80055e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055ea:	2b09      	cmp	r3, #9
 80055ec:	d864      	bhi.n	80056b8 <_dtoa_r+0x280>
 80055ee:	2b05      	cmp	r3, #5
 80055f0:	bfc4      	itt	gt
 80055f2:	3b04      	subgt	r3, #4
 80055f4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80055f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055f8:	f1a3 0302 	sub.w	r3, r3, #2
 80055fc:	bfcc      	ite	gt
 80055fe:	2400      	movgt	r4, #0
 8005600:	2401      	movle	r4, #1
 8005602:	2b03      	cmp	r3, #3
 8005604:	d863      	bhi.n	80056ce <_dtoa_r+0x296>
 8005606:	e8df f003 	tbb	[pc, r3]
 800560a:	372a      	.short	0x372a
 800560c:	5535      	.short	0x5535
 800560e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005612:	441e      	add	r6, r3
 8005614:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005618:	2b20      	cmp	r3, #32
 800561a:	bfc1      	itttt	gt
 800561c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005620:	409f      	lslgt	r7, r3
 8005622:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005626:	fa24 f303 	lsrgt.w	r3, r4, r3
 800562a:	bfd6      	itet	le
 800562c:	f1c3 0320 	rsble	r3, r3, #32
 8005630:	ea47 0003 	orrgt.w	r0, r7, r3
 8005634:	fa04 f003 	lslle.w	r0, r4, r3
 8005638:	f7fa ff8c 	bl	8000554 <__aeabi_ui2d>
 800563c:	2201      	movs	r2, #1
 800563e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005642:	3e01      	subs	r6, #1
 8005644:	9214      	str	r2, [sp, #80]	@ 0x50
 8005646:	e777      	b.n	8005538 <_dtoa_r+0x100>
 8005648:	2301      	movs	r3, #1
 800564a:	e7b8      	b.n	80055be <_dtoa_r+0x186>
 800564c:	9012      	str	r0, [sp, #72]	@ 0x48
 800564e:	e7b7      	b.n	80055c0 <_dtoa_r+0x188>
 8005650:	427b      	negs	r3, r7
 8005652:	930a      	str	r3, [sp, #40]	@ 0x28
 8005654:	2300      	movs	r3, #0
 8005656:	eba8 0807 	sub.w	r8, r8, r7
 800565a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800565c:	e7c4      	b.n	80055e8 <_dtoa_r+0x1b0>
 800565e:	2300      	movs	r3, #0
 8005660:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005662:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005664:	2b00      	cmp	r3, #0
 8005666:	dc35      	bgt.n	80056d4 <_dtoa_r+0x29c>
 8005668:	2301      	movs	r3, #1
 800566a:	9300      	str	r3, [sp, #0]
 800566c:	9307      	str	r3, [sp, #28]
 800566e:	461a      	mov	r2, r3
 8005670:	920e      	str	r2, [sp, #56]	@ 0x38
 8005672:	e00b      	b.n	800568c <_dtoa_r+0x254>
 8005674:	2301      	movs	r3, #1
 8005676:	e7f3      	b.n	8005660 <_dtoa_r+0x228>
 8005678:	2300      	movs	r3, #0
 800567a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800567c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800567e:	18fb      	adds	r3, r7, r3
 8005680:	9300      	str	r3, [sp, #0]
 8005682:	3301      	adds	r3, #1
 8005684:	2b01      	cmp	r3, #1
 8005686:	9307      	str	r3, [sp, #28]
 8005688:	bfb8      	it	lt
 800568a:	2301      	movlt	r3, #1
 800568c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005690:	2100      	movs	r1, #0
 8005692:	2204      	movs	r2, #4
 8005694:	f102 0514 	add.w	r5, r2, #20
 8005698:	429d      	cmp	r5, r3
 800569a:	d91f      	bls.n	80056dc <_dtoa_r+0x2a4>
 800569c:	6041      	str	r1, [r0, #4]
 800569e:	4658      	mov	r0, fp
 80056a0:	f000 fd8e 	bl	80061c0 <_Balloc>
 80056a4:	4682      	mov	sl, r0
 80056a6:	2800      	cmp	r0, #0
 80056a8:	d13c      	bne.n	8005724 <_dtoa_r+0x2ec>
 80056aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005718 <_dtoa_r+0x2e0>)
 80056ac:	4602      	mov	r2, r0
 80056ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80056b2:	e6d8      	b.n	8005466 <_dtoa_r+0x2e>
 80056b4:	2301      	movs	r3, #1
 80056b6:	e7e0      	b.n	800567a <_dtoa_r+0x242>
 80056b8:	2401      	movs	r4, #1
 80056ba:	2300      	movs	r3, #0
 80056bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80056be:	940b      	str	r4, [sp, #44]	@ 0x2c
 80056c0:	f04f 33ff 	mov.w	r3, #4294967295
 80056c4:	9300      	str	r3, [sp, #0]
 80056c6:	9307      	str	r3, [sp, #28]
 80056c8:	2200      	movs	r2, #0
 80056ca:	2312      	movs	r3, #18
 80056cc:	e7d0      	b.n	8005670 <_dtoa_r+0x238>
 80056ce:	2301      	movs	r3, #1
 80056d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056d2:	e7f5      	b.n	80056c0 <_dtoa_r+0x288>
 80056d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	9307      	str	r3, [sp, #28]
 80056da:	e7d7      	b.n	800568c <_dtoa_r+0x254>
 80056dc:	3101      	adds	r1, #1
 80056de:	0052      	lsls	r2, r2, #1
 80056e0:	e7d8      	b.n	8005694 <_dtoa_r+0x25c>
 80056e2:	bf00      	nop
 80056e4:	f3af 8000 	nop.w
 80056e8:	636f4361 	.word	0x636f4361
 80056ec:	3fd287a7 	.word	0x3fd287a7
 80056f0:	8b60c8b3 	.word	0x8b60c8b3
 80056f4:	3fc68a28 	.word	0x3fc68a28
 80056f8:	509f79fb 	.word	0x509f79fb
 80056fc:	3fd34413 	.word	0x3fd34413
 8005700:	08007489 	.word	0x08007489
 8005704:	080074a0 	.word	0x080074a0
 8005708:	7ff00000 	.word	0x7ff00000
 800570c:	08007459 	.word	0x08007459
 8005710:	3ff80000 	.word	0x3ff80000
 8005714:	08007598 	.word	0x08007598
 8005718:	080074f8 	.word	0x080074f8
 800571c:	08007485 	.word	0x08007485
 8005720:	08007458 	.word	0x08007458
 8005724:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005728:	6018      	str	r0, [r3, #0]
 800572a:	9b07      	ldr	r3, [sp, #28]
 800572c:	2b0e      	cmp	r3, #14
 800572e:	f200 80a4 	bhi.w	800587a <_dtoa_r+0x442>
 8005732:	2c00      	cmp	r4, #0
 8005734:	f000 80a1 	beq.w	800587a <_dtoa_r+0x442>
 8005738:	2f00      	cmp	r7, #0
 800573a:	dd33      	ble.n	80057a4 <_dtoa_r+0x36c>
 800573c:	4bad      	ldr	r3, [pc, #692]	@ (80059f4 <_dtoa_r+0x5bc>)
 800573e:	f007 020f 	and.w	r2, r7, #15
 8005742:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005746:	ed93 7b00 	vldr	d7, [r3]
 800574a:	05f8      	lsls	r0, r7, #23
 800574c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005750:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005754:	d516      	bpl.n	8005784 <_dtoa_r+0x34c>
 8005756:	4ba8      	ldr	r3, [pc, #672]	@ (80059f8 <_dtoa_r+0x5c0>)
 8005758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800575c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005760:	f7fb f89c 	bl	800089c <__aeabi_ddiv>
 8005764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005768:	f004 040f 	and.w	r4, r4, #15
 800576c:	2603      	movs	r6, #3
 800576e:	4da2      	ldr	r5, [pc, #648]	@ (80059f8 <_dtoa_r+0x5c0>)
 8005770:	b954      	cbnz	r4, 8005788 <_dtoa_r+0x350>
 8005772:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800577a:	f7fb f88f 	bl	800089c <__aeabi_ddiv>
 800577e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005782:	e028      	b.n	80057d6 <_dtoa_r+0x39e>
 8005784:	2602      	movs	r6, #2
 8005786:	e7f2      	b.n	800576e <_dtoa_r+0x336>
 8005788:	07e1      	lsls	r1, r4, #31
 800578a:	d508      	bpl.n	800579e <_dtoa_r+0x366>
 800578c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005790:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005794:	f7fa ff58 	bl	8000648 <__aeabi_dmul>
 8005798:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800579c:	3601      	adds	r6, #1
 800579e:	1064      	asrs	r4, r4, #1
 80057a0:	3508      	adds	r5, #8
 80057a2:	e7e5      	b.n	8005770 <_dtoa_r+0x338>
 80057a4:	f000 80d2 	beq.w	800594c <_dtoa_r+0x514>
 80057a8:	427c      	negs	r4, r7
 80057aa:	4b92      	ldr	r3, [pc, #584]	@ (80059f4 <_dtoa_r+0x5bc>)
 80057ac:	4d92      	ldr	r5, [pc, #584]	@ (80059f8 <_dtoa_r+0x5c0>)
 80057ae:	f004 020f 	and.w	r2, r4, #15
 80057b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057be:	f7fa ff43 	bl	8000648 <__aeabi_dmul>
 80057c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057c6:	1124      	asrs	r4, r4, #4
 80057c8:	2300      	movs	r3, #0
 80057ca:	2602      	movs	r6, #2
 80057cc:	2c00      	cmp	r4, #0
 80057ce:	f040 80b2 	bne.w	8005936 <_dtoa_r+0x4fe>
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1d3      	bne.n	800577e <_dtoa_r+0x346>
 80057d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80057d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 80b7 	beq.w	8005950 <_dtoa_r+0x518>
 80057e2:	4b86      	ldr	r3, [pc, #536]	@ (80059fc <_dtoa_r+0x5c4>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	4620      	mov	r0, r4
 80057e8:	4629      	mov	r1, r5
 80057ea:	f7fb f99f 	bl	8000b2c <__aeabi_dcmplt>
 80057ee:	2800      	cmp	r0, #0
 80057f0:	f000 80ae 	beq.w	8005950 <_dtoa_r+0x518>
 80057f4:	9b07      	ldr	r3, [sp, #28]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 80aa 	beq.w	8005950 <_dtoa_r+0x518>
 80057fc:	9b00      	ldr	r3, [sp, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	dd37      	ble.n	8005872 <_dtoa_r+0x43a>
 8005802:	1e7b      	subs	r3, r7, #1
 8005804:	9304      	str	r3, [sp, #16]
 8005806:	4620      	mov	r0, r4
 8005808:	4b7d      	ldr	r3, [pc, #500]	@ (8005a00 <_dtoa_r+0x5c8>)
 800580a:	2200      	movs	r2, #0
 800580c:	4629      	mov	r1, r5
 800580e:	f7fa ff1b 	bl	8000648 <__aeabi_dmul>
 8005812:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005816:	9c00      	ldr	r4, [sp, #0]
 8005818:	3601      	adds	r6, #1
 800581a:	4630      	mov	r0, r6
 800581c:	f7fa feaa 	bl	8000574 <__aeabi_i2d>
 8005820:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005824:	f7fa ff10 	bl	8000648 <__aeabi_dmul>
 8005828:	4b76      	ldr	r3, [pc, #472]	@ (8005a04 <_dtoa_r+0x5cc>)
 800582a:	2200      	movs	r2, #0
 800582c:	f7fa fd56 	bl	80002dc <__adddf3>
 8005830:	4605      	mov	r5, r0
 8005832:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005836:	2c00      	cmp	r4, #0
 8005838:	f040 808d 	bne.w	8005956 <_dtoa_r+0x51e>
 800583c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005840:	4b71      	ldr	r3, [pc, #452]	@ (8005a08 <_dtoa_r+0x5d0>)
 8005842:	2200      	movs	r2, #0
 8005844:	f7fa fd48 	bl	80002d8 <__aeabi_dsub>
 8005848:	4602      	mov	r2, r0
 800584a:	460b      	mov	r3, r1
 800584c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005850:	462a      	mov	r2, r5
 8005852:	4633      	mov	r3, r6
 8005854:	f7fb f988 	bl	8000b68 <__aeabi_dcmpgt>
 8005858:	2800      	cmp	r0, #0
 800585a:	f040 828b 	bne.w	8005d74 <_dtoa_r+0x93c>
 800585e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005862:	462a      	mov	r2, r5
 8005864:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005868:	f7fb f960 	bl	8000b2c <__aeabi_dcmplt>
 800586c:	2800      	cmp	r0, #0
 800586e:	f040 8128 	bne.w	8005ac2 <_dtoa_r+0x68a>
 8005872:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005876:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800587a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800587c:	2b00      	cmp	r3, #0
 800587e:	f2c0 815a 	blt.w	8005b36 <_dtoa_r+0x6fe>
 8005882:	2f0e      	cmp	r7, #14
 8005884:	f300 8157 	bgt.w	8005b36 <_dtoa_r+0x6fe>
 8005888:	4b5a      	ldr	r3, [pc, #360]	@ (80059f4 <_dtoa_r+0x5bc>)
 800588a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800588e:	ed93 7b00 	vldr	d7, [r3]
 8005892:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005894:	2b00      	cmp	r3, #0
 8005896:	ed8d 7b00 	vstr	d7, [sp]
 800589a:	da03      	bge.n	80058a4 <_dtoa_r+0x46c>
 800589c:	9b07      	ldr	r3, [sp, #28]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f340 8101 	ble.w	8005aa6 <_dtoa_r+0x66e>
 80058a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80058a8:	4656      	mov	r6, sl
 80058aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058ae:	4620      	mov	r0, r4
 80058b0:	4629      	mov	r1, r5
 80058b2:	f7fa fff3 	bl	800089c <__aeabi_ddiv>
 80058b6:	f7fb f977 	bl	8000ba8 <__aeabi_d2iz>
 80058ba:	4680      	mov	r8, r0
 80058bc:	f7fa fe5a 	bl	8000574 <__aeabi_i2d>
 80058c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058c4:	f7fa fec0 	bl	8000648 <__aeabi_dmul>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	4620      	mov	r0, r4
 80058ce:	4629      	mov	r1, r5
 80058d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80058d4:	f7fa fd00 	bl	80002d8 <__aeabi_dsub>
 80058d8:	f806 4b01 	strb.w	r4, [r6], #1
 80058dc:	9d07      	ldr	r5, [sp, #28]
 80058de:	eba6 040a 	sub.w	r4, r6, sl
 80058e2:	42a5      	cmp	r5, r4
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	f040 8117 	bne.w	8005b1a <_dtoa_r+0x6e2>
 80058ec:	f7fa fcf6 	bl	80002dc <__adddf3>
 80058f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058f4:	4604      	mov	r4, r0
 80058f6:	460d      	mov	r5, r1
 80058f8:	f7fb f936 	bl	8000b68 <__aeabi_dcmpgt>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	f040 80f9 	bne.w	8005af4 <_dtoa_r+0x6bc>
 8005902:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005906:	4620      	mov	r0, r4
 8005908:	4629      	mov	r1, r5
 800590a:	f7fb f905 	bl	8000b18 <__aeabi_dcmpeq>
 800590e:	b118      	cbz	r0, 8005918 <_dtoa_r+0x4e0>
 8005910:	f018 0f01 	tst.w	r8, #1
 8005914:	f040 80ee 	bne.w	8005af4 <_dtoa_r+0x6bc>
 8005918:	4649      	mov	r1, r9
 800591a:	4658      	mov	r0, fp
 800591c:	f000 fc90 	bl	8006240 <_Bfree>
 8005920:	2300      	movs	r3, #0
 8005922:	7033      	strb	r3, [r6, #0]
 8005924:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005926:	3701      	adds	r7, #1
 8005928:	601f      	str	r7, [r3, #0]
 800592a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 831d 	beq.w	8005f6c <_dtoa_r+0xb34>
 8005932:	601e      	str	r6, [r3, #0]
 8005934:	e31a      	b.n	8005f6c <_dtoa_r+0xb34>
 8005936:	07e2      	lsls	r2, r4, #31
 8005938:	d505      	bpl.n	8005946 <_dtoa_r+0x50e>
 800593a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800593e:	f7fa fe83 	bl	8000648 <__aeabi_dmul>
 8005942:	3601      	adds	r6, #1
 8005944:	2301      	movs	r3, #1
 8005946:	1064      	asrs	r4, r4, #1
 8005948:	3508      	adds	r5, #8
 800594a:	e73f      	b.n	80057cc <_dtoa_r+0x394>
 800594c:	2602      	movs	r6, #2
 800594e:	e742      	b.n	80057d6 <_dtoa_r+0x39e>
 8005950:	9c07      	ldr	r4, [sp, #28]
 8005952:	9704      	str	r7, [sp, #16]
 8005954:	e761      	b.n	800581a <_dtoa_r+0x3e2>
 8005956:	4b27      	ldr	r3, [pc, #156]	@ (80059f4 <_dtoa_r+0x5bc>)
 8005958:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800595a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800595e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005962:	4454      	add	r4, sl
 8005964:	2900      	cmp	r1, #0
 8005966:	d053      	beq.n	8005a10 <_dtoa_r+0x5d8>
 8005968:	4928      	ldr	r1, [pc, #160]	@ (8005a0c <_dtoa_r+0x5d4>)
 800596a:	2000      	movs	r0, #0
 800596c:	f7fa ff96 	bl	800089c <__aeabi_ddiv>
 8005970:	4633      	mov	r3, r6
 8005972:	462a      	mov	r2, r5
 8005974:	f7fa fcb0 	bl	80002d8 <__aeabi_dsub>
 8005978:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800597c:	4656      	mov	r6, sl
 800597e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005982:	f7fb f911 	bl	8000ba8 <__aeabi_d2iz>
 8005986:	4605      	mov	r5, r0
 8005988:	f7fa fdf4 	bl	8000574 <__aeabi_i2d>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005994:	f7fa fca0 	bl	80002d8 <__aeabi_dsub>
 8005998:	3530      	adds	r5, #48	@ 0x30
 800599a:	4602      	mov	r2, r0
 800599c:	460b      	mov	r3, r1
 800599e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059a2:	f806 5b01 	strb.w	r5, [r6], #1
 80059a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059aa:	f7fb f8bf 	bl	8000b2c <__aeabi_dcmplt>
 80059ae:	2800      	cmp	r0, #0
 80059b0:	d171      	bne.n	8005a96 <_dtoa_r+0x65e>
 80059b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059b6:	4911      	ldr	r1, [pc, #68]	@ (80059fc <_dtoa_r+0x5c4>)
 80059b8:	2000      	movs	r0, #0
 80059ba:	f7fa fc8d 	bl	80002d8 <__aeabi_dsub>
 80059be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059c2:	f7fb f8b3 	bl	8000b2c <__aeabi_dcmplt>
 80059c6:	2800      	cmp	r0, #0
 80059c8:	f040 8095 	bne.w	8005af6 <_dtoa_r+0x6be>
 80059cc:	42a6      	cmp	r6, r4
 80059ce:	f43f af50 	beq.w	8005872 <_dtoa_r+0x43a>
 80059d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80059d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a00 <_dtoa_r+0x5c8>)
 80059d8:	2200      	movs	r2, #0
 80059da:	f7fa fe35 	bl	8000648 <__aeabi_dmul>
 80059de:	4b08      	ldr	r3, [pc, #32]	@ (8005a00 <_dtoa_r+0x5c8>)
 80059e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059e4:	2200      	movs	r2, #0
 80059e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059ea:	f7fa fe2d 	bl	8000648 <__aeabi_dmul>
 80059ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059f2:	e7c4      	b.n	800597e <_dtoa_r+0x546>
 80059f4:	08007598 	.word	0x08007598
 80059f8:	08007570 	.word	0x08007570
 80059fc:	3ff00000 	.word	0x3ff00000
 8005a00:	40240000 	.word	0x40240000
 8005a04:	401c0000 	.word	0x401c0000
 8005a08:	40140000 	.word	0x40140000
 8005a0c:	3fe00000 	.word	0x3fe00000
 8005a10:	4631      	mov	r1, r6
 8005a12:	4628      	mov	r0, r5
 8005a14:	f7fa fe18 	bl	8000648 <__aeabi_dmul>
 8005a18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a1c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005a1e:	4656      	mov	r6, sl
 8005a20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a24:	f7fb f8c0 	bl	8000ba8 <__aeabi_d2iz>
 8005a28:	4605      	mov	r5, r0
 8005a2a:	f7fa fda3 	bl	8000574 <__aeabi_i2d>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a36:	f7fa fc4f 	bl	80002d8 <__aeabi_dsub>
 8005a3a:	3530      	adds	r5, #48	@ 0x30
 8005a3c:	f806 5b01 	strb.w	r5, [r6], #1
 8005a40:	4602      	mov	r2, r0
 8005a42:	460b      	mov	r3, r1
 8005a44:	42a6      	cmp	r6, r4
 8005a46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a4a:	f04f 0200 	mov.w	r2, #0
 8005a4e:	d124      	bne.n	8005a9a <_dtoa_r+0x662>
 8005a50:	4bac      	ldr	r3, [pc, #688]	@ (8005d04 <_dtoa_r+0x8cc>)
 8005a52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a56:	f7fa fc41 	bl	80002dc <__adddf3>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a62:	f7fb f881 	bl	8000b68 <__aeabi_dcmpgt>
 8005a66:	2800      	cmp	r0, #0
 8005a68:	d145      	bne.n	8005af6 <_dtoa_r+0x6be>
 8005a6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a6e:	49a5      	ldr	r1, [pc, #660]	@ (8005d04 <_dtoa_r+0x8cc>)
 8005a70:	2000      	movs	r0, #0
 8005a72:	f7fa fc31 	bl	80002d8 <__aeabi_dsub>
 8005a76:	4602      	mov	r2, r0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a7e:	f7fb f855 	bl	8000b2c <__aeabi_dcmplt>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	f43f aef5 	beq.w	8005872 <_dtoa_r+0x43a>
 8005a88:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005a8a:	1e73      	subs	r3, r6, #1
 8005a8c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005a8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a92:	2b30      	cmp	r3, #48	@ 0x30
 8005a94:	d0f8      	beq.n	8005a88 <_dtoa_r+0x650>
 8005a96:	9f04      	ldr	r7, [sp, #16]
 8005a98:	e73e      	b.n	8005918 <_dtoa_r+0x4e0>
 8005a9a:	4b9b      	ldr	r3, [pc, #620]	@ (8005d08 <_dtoa_r+0x8d0>)
 8005a9c:	f7fa fdd4 	bl	8000648 <__aeabi_dmul>
 8005aa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005aa4:	e7bc      	b.n	8005a20 <_dtoa_r+0x5e8>
 8005aa6:	d10c      	bne.n	8005ac2 <_dtoa_r+0x68a>
 8005aa8:	4b98      	ldr	r3, [pc, #608]	@ (8005d0c <_dtoa_r+0x8d4>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ab0:	f7fa fdca 	bl	8000648 <__aeabi_dmul>
 8005ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ab8:	f7fb f84c 	bl	8000b54 <__aeabi_dcmpge>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	f000 8157 	beq.w	8005d70 <_dtoa_r+0x938>
 8005ac2:	2400      	movs	r4, #0
 8005ac4:	4625      	mov	r5, r4
 8005ac6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	9304      	str	r3, [sp, #16]
 8005acc:	4656      	mov	r6, sl
 8005ace:	2700      	movs	r7, #0
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	4658      	mov	r0, fp
 8005ad4:	f000 fbb4 	bl	8006240 <_Bfree>
 8005ad8:	2d00      	cmp	r5, #0
 8005ada:	d0dc      	beq.n	8005a96 <_dtoa_r+0x65e>
 8005adc:	b12f      	cbz	r7, 8005aea <_dtoa_r+0x6b2>
 8005ade:	42af      	cmp	r7, r5
 8005ae0:	d003      	beq.n	8005aea <_dtoa_r+0x6b2>
 8005ae2:	4639      	mov	r1, r7
 8005ae4:	4658      	mov	r0, fp
 8005ae6:	f000 fbab 	bl	8006240 <_Bfree>
 8005aea:	4629      	mov	r1, r5
 8005aec:	4658      	mov	r0, fp
 8005aee:	f000 fba7 	bl	8006240 <_Bfree>
 8005af2:	e7d0      	b.n	8005a96 <_dtoa_r+0x65e>
 8005af4:	9704      	str	r7, [sp, #16]
 8005af6:	4633      	mov	r3, r6
 8005af8:	461e      	mov	r6, r3
 8005afa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005afe:	2a39      	cmp	r2, #57	@ 0x39
 8005b00:	d107      	bne.n	8005b12 <_dtoa_r+0x6da>
 8005b02:	459a      	cmp	sl, r3
 8005b04:	d1f8      	bne.n	8005af8 <_dtoa_r+0x6c0>
 8005b06:	9a04      	ldr	r2, [sp, #16]
 8005b08:	3201      	adds	r2, #1
 8005b0a:	9204      	str	r2, [sp, #16]
 8005b0c:	2230      	movs	r2, #48	@ 0x30
 8005b0e:	f88a 2000 	strb.w	r2, [sl]
 8005b12:	781a      	ldrb	r2, [r3, #0]
 8005b14:	3201      	adds	r2, #1
 8005b16:	701a      	strb	r2, [r3, #0]
 8005b18:	e7bd      	b.n	8005a96 <_dtoa_r+0x65e>
 8005b1a:	4b7b      	ldr	r3, [pc, #492]	@ (8005d08 <_dtoa_r+0x8d0>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f7fa fd93 	bl	8000648 <__aeabi_dmul>
 8005b22:	2200      	movs	r2, #0
 8005b24:	2300      	movs	r3, #0
 8005b26:	4604      	mov	r4, r0
 8005b28:	460d      	mov	r5, r1
 8005b2a:	f7fa fff5 	bl	8000b18 <__aeabi_dcmpeq>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f43f aebb 	beq.w	80058aa <_dtoa_r+0x472>
 8005b34:	e6f0      	b.n	8005918 <_dtoa_r+0x4e0>
 8005b36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005b38:	2a00      	cmp	r2, #0
 8005b3a:	f000 80db 	beq.w	8005cf4 <_dtoa_r+0x8bc>
 8005b3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b40:	2a01      	cmp	r2, #1
 8005b42:	f300 80bf 	bgt.w	8005cc4 <_dtoa_r+0x88c>
 8005b46:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005b48:	2a00      	cmp	r2, #0
 8005b4a:	f000 80b7 	beq.w	8005cbc <_dtoa_r+0x884>
 8005b4e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005b52:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b54:	4646      	mov	r6, r8
 8005b56:	9a08      	ldr	r2, [sp, #32]
 8005b58:	2101      	movs	r1, #1
 8005b5a:	441a      	add	r2, r3
 8005b5c:	4658      	mov	r0, fp
 8005b5e:	4498      	add	r8, r3
 8005b60:	9208      	str	r2, [sp, #32]
 8005b62:	f000 fc21 	bl	80063a8 <__i2b>
 8005b66:	4605      	mov	r5, r0
 8005b68:	b15e      	cbz	r6, 8005b82 <_dtoa_r+0x74a>
 8005b6a:	9b08      	ldr	r3, [sp, #32]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	dd08      	ble.n	8005b82 <_dtoa_r+0x74a>
 8005b70:	42b3      	cmp	r3, r6
 8005b72:	9a08      	ldr	r2, [sp, #32]
 8005b74:	bfa8      	it	ge
 8005b76:	4633      	movge	r3, r6
 8005b78:	eba8 0803 	sub.w	r8, r8, r3
 8005b7c:	1af6      	subs	r6, r6, r3
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	9308      	str	r3, [sp, #32]
 8005b82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b84:	b1f3      	cbz	r3, 8005bc4 <_dtoa_r+0x78c>
 8005b86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 80b7 	beq.w	8005cfc <_dtoa_r+0x8c4>
 8005b8e:	b18c      	cbz	r4, 8005bb4 <_dtoa_r+0x77c>
 8005b90:	4629      	mov	r1, r5
 8005b92:	4622      	mov	r2, r4
 8005b94:	4658      	mov	r0, fp
 8005b96:	f000 fcc7 	bl	8006528 <__pow5mult>
 8005b9a:	464a      	mov	r2, r9
 8005b9c:	4601      	mov	r1, r0
 8005b9e:	4605      	mov	r5, r0
 8005ba0:	4658      	mov	r0, fp
 8005ba2:	f000 fc17 	bl	80063d4 <__multiply>
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	9004      	str	r0, [sp, #16]
 8005baa:	4658      	mov	r0, fp
 8005bac:	f000 fb48 	bl	8006240 <_Bfree>
 8005bb0:	9b04      	ldr	r3, [sp, #16]
 8005bb2:	4699      	mov	r9, r3
 8005bb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bb6:	1b1a      	subs	r2, r3, r4
 8005bb8:	d004      	beq.n	8005bc4 <_dtoa_r+0x78c>
 8005bba:	4649      	mov	r1, r9
 8005bbc:	4658      	mov	r0, fp
 8005bbe:	f000 fcb3 	bl	8006528 <__pow5mult>
 8005bc2:	4681      	mov	r9, r0
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	4658      	mov	r0, fp
 8005bc8:	f000 fbee 	bl	80063a8 <__i2b>
 8005bcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bce:	4604      	mov	r4, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 81cf 	beq.w	8005f74 <_dtoa_r+0xb3c>
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	4601      	mov	r1, r0
 8005bda:	4658      	mov	r0, fp
 8005bdc:	f000 fca4 	bl	8006528 <__pow5mult>
 8005be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	4604      	mov	r4, r0
 8005be6:	f300 8095 	bgt.w	8005d14 <_dtoa_r+0x8dc>
 8005bea:	9b02      	ldr	r3, [sp, #8]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f040 8087 	bne.w	8005d00 <_dtoa_r+0x8c8>
 8005bf2:	9b03      	ldr	r3, [sp, #12]
 8005bf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f040 8089 	bne.w	8005d10 <_dtoa_r+0x8d8>
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c04:	0d1b      	lsrs	r3, r3, #20
 8005c06:	051b      	lsls	r3, r3, #20
 8005c08:	b12b      	cbz	r3, 8005c16 <_dtoa_r+0x7de>
 8005c0a:	9b08      	ldr	r3, [sp, #32]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	9308      	str	r3, [sp, #32]
 8005c10:	f108 0801 	add.w	r8, r8, #1
 8005c14:	2301      	movs	r3, #1
 8005c16:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f000 81b0 	beq.w	8005f80 <_dtoa_r+0xb48>
 8005c20:	6923      	ldr	r3, [r4, #16]
 8005c22:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005c26:	6918      	ldr	r0, [r3, #16]
 8005c28:	f000 fb72 	bl	8006310 <__hi0bits>
 8005c2c:	f1c0 0020 	rsb	r0, r0, #32
 8005c30:	9b08      	ldr	r3, [sp, #32]
 8005c32:	4418      	add	r0, r3
 8005c34:	f010 001f 	ands.w	r0, r0, #31
 8005c38:	d077      	beq.n	8005d2a <_dtoa_r+0x8f2>
 8005c3a:	f1c0 0320 	rsb	r3, r0, #32
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	dd6b      	ble.n	8005d1a <_dtoa_r+0x8e2>
 8005c42:	9b08      	ldr	r3, [sp, #32]
 8005c44:	f1c0 001c 	rsb	r0, r0, #28
 8005c48:	4403      	add	r3, r0
 8005c4a:	4480      	add	r8, r0
 8005c4c:	4406      	add	r6, r0
 8005c4e:	9308      	str	r3, [sp, #32]
 8005c50:	f1b8 0f00 	cmp.w	r8, #0
 8005c54:	dd05      	ble.n	8005c62 <_dtoa_r+0x82a>
 8005c56:	4649      	mov	r1, r9
 8005c58:	4642      	mov	r2, r8
 8005c5a:	4658      	mov	r0, fp
 8005c5c:	f000 fcbe 	bl	80065dc <__lshift>
 8005c60:	4681      	mov	r9, r0
 8005c62:	9b08      	ldr	r3, [sp, #32]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	dd05      	ble.n	8005c74 <_dtoa_r+0x83c>
 8005c68:	4621      	mov	r1, r4
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	4658      	mov	r0, fp
 8005c6e:	f000 fcb5 	bl	80065dc <__lshift>
 8005c72:	4604      	mov	r4, r0
 8005c74:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d059      	beq.n	8005d2e <_dtoa_r+0x8f6>
 8005c7a:	4621      	mov	r1, r4
 8005c7c:	4648      	mov	r0, r9
 8005c7e:	f000 fd19 	bl	80066b4 <__mcmp>
 8005c82:	2800      	cmp	r0, #0
 8005c84:	da53      	bge.n	8005d2e <_dtoa_r+0x8f6>
 8005c86:	1e7b      	subs	r3, r7, #1
 8005c88:	9304      	str	r3, [sp, #16]
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	220a      	movs	r2, #10
 8005c90:	4658      	mov	r0, fp
 8005c92:	f000 faf7 	bl	8006284 <__multadd>
 8005c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c98:	4681      	mov	r9, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f000 8172 	beq.w	8005f84 <_dtoa_r+0xb4c>
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	4629      	mov	r1, r5
 8005ca4:	220a      	movs	r2, #10
 8005ca6:	4658      	mov	r0, fp
 8005ca8:	f000 faec 	bl	8006284 <__multadd>
 8005cac:	9b00      	ldr	r3, [sp, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	4605      	mov	r5, r0
 8005cb2:	dc67      	bgt.n	8005d84 <_dtoa_r+0x94c>
 8005cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	dc41      	bgt.n	8005d3e <_dtoa_r+0x906>
 8005cba:	e063      	b.n	8005d84 <_dtoa_r+0x94c>
 8005cbc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005cbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005cc2:	e746      	b.n	8005b52 <_dtoa_r+0x71a>
 8005cc4:	9b07      	ldr	r3, [sp, #28]
 8005cc6:	1e5c      	subs	r4, r3, #1
 8005cc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cca:	42a3      	cmp	r3, r4
 8005ccc:	bfbf      	itttt	lt
 8005cce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005cd0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005cd2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005cd4:	1ae3      	sublt	r3, r4, r3
 8005cd6:	bfb4      	ite	lt
 8005cd8:	18d2      	addlt	r2, r2, r3
 8005cda:	1b1c      	subge	r4, r3, r4
 8005cdc:	9b07      	ldr	r3, [sp, #28]
 8005cde:	bfbc      	itt	lt
 8005ce0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005ce2:	2400      	movlt	r4, #0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	bfb5      	itete	lt
 8005ce8:	eba8 0603 	sublt.w	r6, r8, r3
 8005cec:	9b07      	ldrge	r3, [sp, #28]
 8005cee:	2300      	movlt	r3, #0
 8005cf0:	4646      	movge	r6, r8
 8005cf2:	e730      	b.n	8005b56 <_dtoa_r+0x71e>
 8005cf4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005cf6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005cf8:	4646      	mov	r6, r8
 8005cfa:	e735      	b.n	8005b68 <_dtoa_r+0x730>
 8005cfc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cfe:	e75c      	b.n	8005bba <_dtoa_r+0x782>
 8005d00:	2300      	movs	r3, #0
 8005d02:	e788      	b.n	8005c16 <_dtoa_r+0x7de>
 8005d04:	3fe00000 	.word	0x3fe00000
 8005d08:	40240000 	.word	0x40240000
 8005d0c:	40140000 	.word	0x40140000
 8005d10:	9b02      	ldr	r3, [sp, #8]
 8005d12:	e780      	b.n	8005c16 <_dtoa_r+0x7de>
 8005d14:	2300      	movs	r3, #0
 8005d16:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d18:	e782      	b.n	8005c20 <_dtoa_r+0x7e8>
 8005d1a:	d099      	beq.n	8005c50 <_dtoa_r+0x818>
 8005d1c:	9a08      	ldr	r2, [sp, #32]
 8005d1e:	331c      	adds	r3, #28
 8005d20:	441a      	add	r2, r3
 8005d22:	4498      	add	r8, r3
 8005d24:	441e      	add	r6, r3
 8005d26:	9208      	str	r2, [sp, #32]
 8005d28:	e792      	b.n	8005c50 <_dtoa_r+0x818>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	e7f6      	b.n	8005d1c <_dtoa_r+0x8e4>
 8005d2e:	9b07      	ldr	r3, [sp, #28]
 8005d30:	9704      	str	r7, [sp, #16]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	dc20      	bgt.n	8005d78 <_dtoa_r+0x940>
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d3a:	2b02      	cmp	r3, #2
 8005d3c:	dd1e      	ble.n	8005d7c <_dtoa_r+0x944>
 8005d3e:	9b00      	ldr	r3, [sp, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f47f aec0 	bne.w	8005ac6 <_dtoa_r+0x68e>
 8005d46:	4621      	mov	r1, r4
 8005d48:	2205      	movs	r2, #5
 8005d4a:	4658      	mov	r0, fp
 8005d4c:	f000 fa9a 	bl	8006284 <__multadd>
 8005d50:	4601      	mov	r1, r0
 8005d52:	4604      	mov	r4, r0
 8005d54:	4648      	mov	r0, r9
 8005d56:	f000 fcad 	bl	80066b4 <__mcmp>
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	f77f aeb3 	ble.w	8005ac6 <_dtoa_r+0x68e>
 8005d60:	4656      	mov	r6, sl
 8005d62:	2331      	movs	r3, #49	@ 0x31
 8005d64:	f806 3b01 	strb.w	r3, [r6], #1
 8005d68:	9b04      	ldr	r3, [sp, #16]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	9304      	str	r3, [sp, #16]
 8005d6e:	e6ae      	b.n	8005ace <_dtoa_r+0x696>
 8005d70:	9c07      	ldr	r4, [sp, #28]
 8005d72:	9704      	str	r7, [sp, #16]
 8005d74:	4625      	mov	r5, r4
 8005d76:	e7f3      	b.n	8005d60 <_dtoa_r+0x928>
 8005d78:	9b07      	ldr	r3, [sp, #28]
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8104 	beq.w	8005f8c <_dtoa_r+0xb54>
 8005d84:	2e00      	cmp	r6, #0
 8005d86:	dd05      	ble.n	8005d94 <_dtoa_r+0x95c>
 8005d88:	4629      	mov	r1, r5
 8005d8a:	4632      	mov	r2, r6
 8005d8c:	4658      	mov	r0, fp
 8005d8e:	f000 fc25 	bl	80065dc <__lshift>
 8005d92:	4605      	mov	r5, r0
 8005d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d05a      	beq.n	8005e50 <_dtoa_r+0xa18>
 8005d9a:	6869      	ldr	r1, [r5, #4]
 8005d9c:	4658      	mov	r0, fp
 8005d9e:	f000 fa0f 	bl	80061c0 <_Balloc>
 8005da2:	4606      	mov	r6, r0
 8005da4:	b928      	cbnz	r0, 8005db2 <_dtoa_r+0x97a>
 8005da6:	4b84      	ldr	r3, [pc, #528]	@ (8005fb8 <_dtoa_r+0xb80>)
 8005da8:	4602      	mov	r2, r0
 8005daa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005dae:	f7ff bb5a 	b.w	8005466 <_dtoa_r+0x2e>
 8005db2:	692a      	ldr	r2, [r5, #16]
 8005db4:	3202      	adds	r2, #2
 8005db6:	0092      	lsls	r2, r2, #2
 8005db8:	f105 010c 	add.w	r1, r5, #12
 8005dbc:	300c      	adds	r0, #12
 8005dbe:	f000 ffaf 	bl	8006d20 <memcpy>
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	4631      	mov	r1, r6
 8005dc6:	4658      	mov	r0, fp
 8005dc8:	f000 fc08 	bl	80065dc <__lshift>
 8005dcc:	f10a 0301 	add.w	r3, sl, #1
 8005dd0:	9307      	str	r3, [sp, #28]
 8005dd2:	9b00      	ldr	r3, [sp, #0]
 8005dd4:	4453      	add	r3, sl
 8005dd6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dd8:	9b02      	ldr	r3, [sp, #8]
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	462f      	mov	r7, r5
 8005de0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005de2:	4605      	mov	r5, r0
 8005de4:	9b07      	ldr	r3, [sp, #28]
 8005de6:	4621      	mov	r1, r4
 8005de8:	3b01      	subs	r3, #1
 8005dea:	4648      	mov	r0, r9
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	f7ff fa98 	bl	8005322 <quorem>
 8005df2:	4639      	mov	r1, r7
 8005df4:	9002      	str	r0, [sp, #8]
 8005df6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005dfa:	4648      	mov	r0, r9
 8005dfc:	f000 fc5a 	bl	80066b4 <__mcmp>
 8005e00:	462a      	mov	r2, r5
 8005e02:	9008      	str	r0, [sp, #32]
 8005e04:	4621      	mov	r1, r4
 8005e06:	4658      	mov	r0, fp
 8005e08:	f000 fc70 	bl	80066ec <__mdiff>
 8005e0c:	68c2      	ldr	r2, [r0, #12]
 8005e0e:	4606      	mov	r6, r0
 8005e10:	bb02      	cbnz	r2, 8005e54 <_dtoa_r+0xa1c>
 8005e12:	4601      	mov	r1, r0
 8005e14:	4648      	mov	r0, r9
 8005e16:	f000 fc4d 	bl	80066b4 <__mcmp>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	4631      	mov	r1, r6
 8005e1e:	4658      	mov	r0, fp
 8005e20:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e22:	f000 fa0d 	bl	8006240 <_Bfree>
 8005e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e2a:	9e07      	ldr	r6, [sp, #28]
 8005e2c:	ea43 0102 	orr.w	r1, r3, r2
 8005e30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e32:	4319      	orrs	r1, r3
 8005e34:	d110      	bne.n	8005e58 <_dtoa_r+0xa20>
 8005e36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e3a:	d029      	beq.n	8005e90 <_dtoa_r+0xa58>
 8005e3c:	9b08      	ldr	r3, [sp, #32]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	dd02      	ble.n	8005e48 <_dtoa_r+0xa10>
 8005e42:	9b02      	ldr	r3, [sp, #8]
 8005e44:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005e48:	9b00      	ldr	r3, [sp, #0]
 8005e4a:	f883 8000 	strb.w	r8, [r3]
 8005e4e:	e63f      	b.n	8005ad0 <_dtoa_r+0x698>
 8005e50:	4628      	mov	r0, r5
 8005e52:	e7bb      	b.n	8005dcc <_dtoa_r+0x994>
 8005e54:	2201      	movs	r2, #1
 8005e56:	e7e1      	b.n	8005e1c <_dtoa_r+0x9e4>
 8005e58:	9b08      	ldr	r3, [sp, #32]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	db04      	blt.n	8005e68 <_dtoa_r+0xa30>
 8005e5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e60:	430b      	orrs	r3, r1
 8005e62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e64:	430b      	orrs	r3, r1
 8005e66:	d120      	bne.n	8005eaa <_dtoa_r+0xa72>
 8005e68:	2a00      	cmp	r2, #0
 8005e6a:	dded      	ble.n	8005e48 <_dtoa_r+0xa10>
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	2201      	movs	r2, #1
 8005e70:	4658      	mov	r0, fp
 8005e72:	f000 fbb3 	bl	80065dc <__lshift>
 8005e76:	4621      	mov	r1, r4
 8005e78:	4681      	mov	r9, r0
 8005e7a:	f000 fc1b 	bl	80066b4 <__mcmp>
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	dc03      	bgt.n	8005e8a <_dtoa_r+0xa52>
 8005e82:	d1e1      	bne.n	8005e48 <_dtoa_r+0xa10>
 8005e84:	f018 0f01 	tst.w	r8, #1
 8005e88:	d0de      	beq.n	8005e48 <_dtoa_r+0xa10>
 8005e8a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e8e:	d1d8      	bne.n	8005e42 <_dtoa_r+0xa0a>
 8005e90:	9a00      	ldr	r2, [sp, #0]
 8005e92:	2339      	movs	r3, #57	@ 0x39
 8005e94:	7013      	strb	r3, [r2, #0]
 8005e96:	4633      	mov	r3, r6
 8005e98:	461e      	mov	r6, r3
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ea0:	2a39      	cmp	r2, #57	@ 0x39
 8005ea2:	d052      	beq.n	8005f4a <_dtoa_r+0xb12>
 8005ea4:	3201      	adds	r2, #1
 8005ea6:	701a      	strb	r2, [r3, #0]
 8005ea8:	e612      	b.n	8005ad0 <_dtoa_r+0x698>
 8005eaa:	2a00      	cmp	r2, #0
 8005eac:	dd07      	ble.n	8005ebe <_dtoa_r+0xa86>
 8005eae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005eb2:	d0ed      	beq.n	8005e90 <_dtoa_r+0xa58>
 8005eb4:	9a00      	ldr	r2, [sp, #0]
 8005eb6:	f108 0301 	add.w	r3, r8, #1
 8005eba:	7013      	strb	r3, [r2, #0]
 8005ebc:	e608      	b.n	8005ad0 <_dtoa_r+0x698>
 8005ebe:	9b07      	ldr	r3, [sp, #28]
 8005ec0:	9a07      	ldr	r2, [sp, #28]
 8005ec2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005ec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d028      	beq.n	8005f1e <_dtoa_r+0xae6>
 8005ecc:	4649      	mov	r1, r9
 8005ece:	2300      	movs	r3, #0
 8005ed0:	220a      	movs	r2, #10
 8005ed2:	4658      	mov	r0, fp
 8005ed4:	f000 f9d6 	bl	8006284 <__multadd>
 8005ed8:	42af      	cmp	r7, r5
 8005eda:	4681      	mov	r9, r0
 8005edc:	f04f 0300 	mov.w	r3, #0
 8005ee0:	f04f 020a 	mov.w	r2, #10
 8005ee4:	4639      	mov	r1, r7
 8005ee6:	4658      	mov	r0, fp
 8005ee8:	d107      	bne.n	8005efa <_dtoa_r+0xac2>
 8005eea:	f000 f9cb 	bl	8006284 <__multadd>
 8005eee:	4607      	mov	r7, r0
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	9b07      	ldr	r3, [sp, #28]
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	9307      	str	r3, [sp, #28]
 8005ef8:	e774      	b.n	8005de4 <_dtoa_r+0x9ac>
 8005efa:	f000 f9c3 	bl	8006284 <__multadd>
 8005efe:	4629      	mov	r1, r5
 8005f00:	4607      	mov	r7, r0
 8005f02:	2300      	movs	r3, #0
 8005f04:	220a      	movs	r2, #10
 8005f06:	4658      	mov	r0, fp
 8005f08:	f000 f9bc 	bl	8006284 <__multadd>
 8005f0c:	4605      	mov	r5, r0
 8005f0e:	e7f0      	b.n	8005ef2 <_dtoa_r+0xaba>
 8005f10:	9b00      	ldr	r3, [sp, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	bfcc      	ite	gt
 8005f16:	461e      	movgt	r6, r3
 8005f18:	2601      	movle	r6, #1
 8005f1a:	4456      	add	r6, sl
 8005f1c:	2700      	movs	r7, #0
 8005f1e:	4649      	mov	r1, r9
 8005f20:	2201      	movs	r2, #1
 8005f22:	4658      	mov	r0, fp
 8005f24:	f000 fb5a 	bl	80065dc <__lshift>
 8005f28:	4621      	mov	r1, r4
 8005f2a:	4681      	mov	r9, r0
 8005f2c:	f000 fbc2 	bl	80066b4 <__mcmp>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	dcb0      	bgt.n	8005e96 <_dtoa_r+0xa5e>
 8005f34:	d102      	bne.n	8005f3c <_dtoa_r+0xb04>
 8005f36:	f018 0f01 	tst.w	r8, #1
 8005f3a:	d1ac      	bne.n	8005e96 <_dtoa_r+0xa5e>
 8005f3c:	4633      	mov	r3, r6
 8005f3e:	461e      	mov	r6, r3
 8005f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f44:	2a30      	cmp	r2, #48	@ 0x30
 8005f46:	d0fa      	beq.n	8005f3e <_dtoa_r+0xb06>
 8005f48:	e5c2      	b.n	8005ad0 <_dtoa_r+0x698>
 8005f4a:	459a      	cmp	sl, r3
 8005f4c:	d1a4      	bne.n	8005e98 <_dtoa_r+0xa60>
 8005f4e:	9b04      	ldr	r3, [sp, #16]
 8005f50:	3301      	adds	r3, #1
 8005f52:	9304      	str	r3, [sp, #16]
 8005f54:	2331      	movs	r3, #49	@ 0x31
 8005f56:	f88a 3000 	strb.w	r3, [sl]
 8005f5a:	e5b9      	b.n	8005ad0 <_dtoa_r+0x698>
 8005f5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f5e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005fbc <_dtoa_r+0xb84>
 8005f62:	b11b      	cbz	r3, 8005f6c <_dtoa_r+0xb34>
 8005f64:	f10a 0308 	add.w	r3, sl, #8
 8005f68:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005f6a:	6013      	str	r3, [r2, #0]
 8005f6c:	4650      	mov	r0, sl
 8005f6e:	b019      	add	sp, #100	@ 0x64
 8005f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	f77f ae37 	ble.w	8005bea <_dtoa_r+0x7b2>
 8005f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f80:	2001      	movs	r0, #1
 8005f82:	e655      	b.n	8005c30 <_dtoa_r+0x7f8>
 8005f84:	9b00      	ldr	r3, [sp, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f77f aed6 	ble.w	8005d38 <_dtoa_r+0x900>
 8005f8c:	4656      	mov	r6, sl
 8005f8e:	4621      	mov	r1, r4
 8005f90:	4648      	mov	r0, r9
 8005f92:	f7ff f9c6 	bl	8005322 <quorem>
 8005f96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f9a:	f806 8b01 	strb.w	r8, [r6], #1
 8005f9e:	9b00      	ldr	r3, [sp, #0]
 8005fa0:	eba6 020a 	sub.w	r2, r6, sl
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	ddb3      	ble.n	8005f10 <_dtoa_r+0xad8>
 8005fa8:	4649      	mov	r1, r9
 8005faa:	2300      	movs	r3, #0
 8005fac:	220a      	movs	r2, #10
 8005fae:	4658      	mov	r0, fp
 8005fb0:	f000 f968 	bl	8006284 <__multadd>
 8005fb4:	4681      	mov	r9, r0
 8005fb6:	e7ea      	b.n	8005f8e <_dtoa_r+0xb56>
 8005fb8:	080074f8 	.word	0x080074f8
 8005fbc:	0800747c 	.word	0x0800747c

08005fc0 <_free_r>:
 8005fc0:	b538      	push	{r3, r4, r5, lr}
 8005fc2:	4605      	mov	r5, r0
 8005fc4:	2900      	cmp	r1, #0
 8005fc6:	d041      	beq.n	800604c <_free_r+0x8c>
 8005fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fcc:	1f0c      	subs	r4, r1, #4
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	bfb8      	it	lt
 8005fd2:	18e4      	addlt	r4, r4, r3
 8005fd4:	f000 f8e8 	bl	80061a8 <__malloc_lock>
 8005fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8006050 <_free_r+0x90>)
 8005fda:	6813      	ldr	r3, [r2, #0]
 8005fdc:	b933      	cbnz	r3, 8005fec <_free_r+0x2c>
 8005fde:	6063      	str	r3, [r4, #4]
 8005fe0:	6014      	str	r4, [r2, #0]
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fe8:	f000 b8e4 	b.w	80061b4 <__malloc_unlock>
 8005fec:	42a3      	cmp	r3, r4
 8005fee:	d908      	bls.n	8006002 <_free_r+0x42>
 8005ff0:	6820      	ldr	r0, [r4, #0]
 8005ff2:	1821      	adds	r1, r4, r0
 8005ff4:	428b      	cmp	r3, r1
 8005ff6:	bf01      	itttt	eq
 8005ff8:	6819      	ldreq	r1, [r3, #0]
 8005ffa:	685b      	ldreq	r3, [r3, #4]
 8005ffc:	1809      	addeq	r1, r1, r0
 8005ffe:	6021      	streq	r1, [r4, #0]
 8006000:	e7ed      	b.n	8005fde <_free_r+0x1e>
 8006002:	461a      	mov	r2, r3
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	b10b      	cbz	r3, 800600c <_free_r+0x4c>
 8006008:	42a3      	cmp	r3, r4
 800600a:	d9fa      	bls.n	8006002 <_free_r+0x42>
 800600c:	6811      	ldr	r1, [r2, #0]
 800600e:	1850      	adds	r0, r2, r1
 8006010:	42a0      	cmp	r0, r4
 8006012:	d10b      	bne.n	800602c <_free_r+0x6c>
 8006014:	6820      	ldr	r0, [r4, #0]
 8006016:	4401      	add	r1, r0
 8006018:	1850      	adds	r0, r2, r1
 800601a:	4283      	cmp	r3, r0
 800601c:	6011      	str	r1, [r2, #0]
 800601e:	d1e0      	bne.n	8005fe2 <_free_r+0x22>
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	6053      	str	r3, [r2, #4]
 8006026:	4408      	add	r0, r1
 8006028:	6010      	str	r0, [r2, #0]
 800602a:	e7da      	b.n	8005fe2 <_free_r+0x22>
 800602c:	d902      	bls.n	8006034 <_free_r+0x74>
 800602e:	230c      	movs	r3, #12
 8006030:	602b      	str	r3, [r5, #0]
 8006032:	e7d6      	b.n	8005fe2 <_free_r+0x22>
 8006034:	6820      	ldr	r0, [r4, #0]
 8006036:	1821      	adds	r1, r4, r0
 8006038:	428b      	cmp	r3, r1
 800603a:	bf04      	itt	eq
 800603c:	6819      	ldreq	r1, [r3, #0]
 800603e:	685b      	ldreq	r3, [r3, #4]
 8006040:	6063      	str	r3, [r4, #4]
 8006042:	bf04      	itt	eq
 8006044:	1809      	addeq	r1, r1, r0
 8006046:	6021      	streq	r1, [r4, #0]
 8006048:	6054      	str	r4, [r2, #4]
 800604a:	e7ca      	b.n	8005fe2 <_free_r+0x22>
 800604c:	bd38      	pop	{r3, r4, r5, pc}
 800604e:	bf00      	nop
 8006050:	200004d4 	.word	0x200004d4

08006054 <malloc>:
 8006054:	4b02      	ldr	r3, [pc, #8]	@ (8006060 <malloc+0xc>)
 8006056:	4601      	mov	r1, r0
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	f000 b825 	b.w	80060a8 <_malloc_r>
 800605e:	bf00      	nop
 8006060:	20000018 	.word	0x20000018

08006064 <sbrk_aligned>:
 8006064:	b570      	push	{r4, r5, r6, lr}
 8006066:	4e0f      	ldr	r6, [pc, #60]	@ (80060a4 <sbrk_aligned+0x40>)
 8006068:	460c      	mov	r4, r1
 800606a:	6831      	ldr	r1, [r6, #0]
 800606c:	4605      	mov	r5, r0
 800606e:	b911      	cbnz	r1, 8006076 <sbrk_aligned+0x12>
 8006070:	f000 fe46 	bl	8006d00 <_sbrk_r>
 8006074:	6030      	str	r0, [r6, #0]
 8006076:	4621      	mov	r1, r4
 8006078:	4628      	mov	r0, r5
 800607a:	f000 fe41 	bl	8006d00 <_sbrk_r>
 800607e:	1c43      	adds	r3, r0, #1
 8006080:	d103      	bne.n	800608a <sbrk_aligned+0x26>
 8006082:	f04f 34ff 	mov.w	r4, #4294967295
 8006086:	4620      	mov	r0, r4
 8006088:	bd70      	pop	{r4, r5, r6, pc}
 800608a:	1cc4      	adds	r4, r0, #3
 800608c:	f024 0403 	bic.w	r4, r4, #3
 8006090:	42a0      	cmp	r0, r4
 8006092:	d0f8      	beq.n	8006086 <sbrk_aligned+0x22>
 8006094:	1a21      	subs	r1, r4, r0
 8006096:	4628      	mov	r0, r5
 8006098:	f000 fe32 	bl	8006d00 <_sbrk_r>
 800609c:	3001      	adds	r0, #1
 800609e:	d1f2      	bne.n	8006086 <sbrk_aligned+0x22>
 80060a0:	e7ef      	b.n	8006082 <sbrk_aligned+0x1e>
 80060a2:	bf00      	nop
 80060a4:	200004d0 	.word	0x200004d0

080060a8 <_malloc_r>:
 80060a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060ac:	1ccd      	adds	r5, r1, #3
 80060ae:	f025 0503 	bic.w	r5, r5, #3
 80060b2:	3508      	adds	r5, #8
 80060b4:	2d0c      	cmp	r5, #12
 80060b6:	bf38      	it	cc
 80060b8:	250c      	movcc	r5, #12
 80060ba:	2d00      	cmp	r5, #0
 80060bc:	4606      	mov	r6, r0
 80060be:	db01      	blt.n	80060c4 <_malloc_r+0x1c>
 80060c0:	42a9      	cmp	r1, r5
 80060c2:	d904      	bls.n	80060ce <_malloc_r+0x26>
 80060c4:	230c      	movs	r3, #12
 80060c6:	6033      	str	r3, [r6, #0]
 80060c8:	2000      	movs	r0, #0
 80060ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061a4 <_malloc_r+0xfc>
 80060d2:	f000 f869 	bl	80061a8 <__malloc_lock>
 80060d6:	f8d8 3000 	ldr.w	r3, [r8]
 80060da:	461c      	mov	r4, r3
 80060dc:	bb44      	cbnz	r4, 8006130 <_malloc_r+0x88>
 80060de:	4629      	mov	r1, r5
 80060e0:	4630      	mov	r0, r6
 80060e2:	f7ff ffbf 	bl	8006064 <sbrk_aligned>
 80060e6:	1c43      	adds	r3, r0, #1
 80060e8:	4604      	mov	r4, r0
 80060ea:	d158      	bne.n	800619e <_malloc_r+0xf6>
 80060ec:	f8d8 4000 	ldr.w	r4, [r8]
 80060f0:	4627      	mov	r7, r4
 80060f2:	2f00      	cmp	r7, #0
 80060f4:	d143      	bne.n	800617e <_malloc_r+0xd6>
 80060f6:	2c00      	cmp	r4, #0
 80060f8:	d04b      	beq.n	8006192 <_malloc_r+0xea>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	4639      	mov	r1, r7
 80060fe:	4630      	mov	r0, r6
 8006100:	eb04 0903 	add.w	r9, r4, r3
 8006104:	f000 fdfc 	bl	8006d00 <_sbrk_r>
 8006108:	4581      	cmp	r9, r0
 800610a:	d142      	bne.n	8006192 <_malloc_r+0xea>
 800610c:	6821      	ldr	r1, [r4, #0]
 800610e:	1a6d      	subs	r5, r5, r1
 8006110:	4629      	mov	r1, r5
 8006112:	4630      	mov	r0, r6
 8006114:	f7ff ffa6 	bl	8006064 <sbrk_aligned>
 8006118:	3001      	adds	r0, #1
 800611a:	d03a      	beq.n	8006192 <_malloc_r+0xea>
 800611c:	6823      	ldr	r3, [r4, #0]
 800611e:	442b      	add	r3, r5
 8006120:	6023      	str	r3, [r4, #0]
 8006122:	f8d8 3000 	ldr.w	r3, [r8]
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	bb62      	cbnz	r2, 8006184 <_malloc_r+0xdc>
 800612a:	f8c8 7000 	str.w	r7, [r8]
 800612e:	e00f      	b.n	8006150 <_malloc_r+0xa8>
 8006130:	6822      	ldr	r2, [r4, #0]
 8006132:	1b52      	subs	r2, r2, r5
 8006134:	d420      	bmi.n	8006178 <_malloc_r+0xd0>
 8006136:	2a0b      	cmp	r2, #11
 8006138:	d917      	bls.n	800616a <_malloc_r+0xc2>
 800613a:	1961      	adds	r1, r4, r5
 800613c:	42a3      	cmp	r3, r4
 800613e:	6025      	str	r5, [r4, #0]
 8006140:	bf18      	it	ne
 8006142:	6059      	strne	r1, [r3, #4]
 8006144:	6863      	ldr	r3, [r4, #4]
 8006146:	bf08      	it	eq
 8006148:	f8c8 1000 	streq.w	r1, [r8]
 800614c:	5162      	str	r2, [r4, r5]
 800614e:	604b      	str	r3, [r1, #4]
 8006150:	4630      	mov	r0, r6
 8006152:	f000 f82f 	bl	80061b4 <__malloc_unlock>
 8006156:	f104 000b 	add.w	r0, r4, #11
 800615a:	1d23      	adds	r3, r4, #4
 800615c:	f020 0007 	bic.w	r0, r0, #7
 8006160:	1ac2      	subs	r2, r0, r3
 8006162:	bf1c      	itt	ne
 8006164:	1a1b      	subne	r3, r3, r0
 8006166:	50a3      	strne	r3, [r4, r2]
 8006168:	e7af      	b.n	80060ca <_malloc_r+0x22>
 800616a:	6862      	ldr	r2, [r4, #4]
 800616c:	42a3      	cmp	r3, r4
 800616e:	bf0c      	ite	eq
 8006170:	f8c8 2000 	streq.w	r2, [r8]
 8006174:	605a      	strne	r2, [r3, #4]
 8006176:	e7eb      	b.n	8006150 <_malloc_r+0xa8>
 8006178:	4623      	mov	r3, r4
 800617a:	6864      	ldr	r4, [r4, #4]
 800617c:	e7ae      	b.n	80060dc <_malloc_r+0x34>
 800617e:	463c      	mov	r4, r7
 8006180:	687f      	ldr	r7, [r7, #4]
 8006182:	e7b6      	b.n	80060f2 <_malloc_r+0x4a>
 8006184:	461a      	mov	r2, r3
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	42a3      	cmp	r3, r4
 800618a:	d1fb      	bne.n	8006184 <_malloc_r+0xdc>
 800618c:	2300      	movs	r3, #0
 800618e:	6053      	str	r3, [r2, #4]
 8006190:	e7de      	b.n	8006150 <_malloc_r+0xa8>
 8006192:	230c      	movs	r3, #12
 8006194:	6033      	str	r3, [r6, #0]
 8006196:	4630      	mov	r0, r6
 8006198:	f000 f80c 	bl	80061b4 <__malloc_unlock>
 800619c:	e794      	b.n	80060c8 <_malloc_r+0x20>
 800619e:	6005      	str	r5, [r0, #0]
 80061a0:	e7d6      	b.n	8006150 <_malloc_r+0xa8>
 80061a2:	bf00      	nop
 80061a4:	200004d4 	.word	0x200004d4

080061a8 <__malloc_lock>:
 80061a8:	4801      	ldr	r0, [pc, #4]	@ (80061b0 <__malloc_lock+0x8>)
 80061aa:	f7ff b8b8 	b.w	800531e <__retarget_lock_acquire_recursive>
 80061ae:	bf00      	nop
 80061b0:	200004cc 	.word	0x200004cc

080061b4 <__malloc_unlock>:
 80061b4:	4801      	ldr	r0, [pc, #4]	@ (80061bc <__malloc_unlock+0x8>)
 80061b6:	f7ff b8b3 	b.w	8005320 <__retarget_lock_release_recursive>
 80061ba:	bf00      	nop
 80061bc:	200004cc 	.word	0x200004cc

080061c0 <_Balloc>:
 80061c0:	b570      	push	{r4, r5, r6, lr}
 80061c2:	69c6      	ldr	r6, [r0, #28]
 80061c4:	4604      	mov	r4, r0
 80061c6:	460d      	mov	r5, r1
 80061c8:	b976      	cbnz	r6, 80061e8 <_Balloc+0x28>
 80061ca:	2010      	movs	r0, #16
 80061cc:	f7ff ff42 	bl	8006054 <malloc>
 80061d0:	4602      	mov	r2, r0
 80061d2:	61e0      	str	r0, [r4, #28]
 80061d4:	b920      	cbnz	r0, 80061e0 <_Balloc+0x20>
 80061d6:	4b18      	ldr	r3, [pc, #96]	@ (8006238 <_Balloc+0x78>)
 80061d8:	4818      	ldr	r0, [pc, #96]	@ (800623c <_Balloc+0x7c>)
 80061da:	216b      	movs	r1, #107	@ 0x6b
 80061dc:	f000 fdae 	bl	8006d3c <__assert_func>
 80061e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061e4:	6006      	str	r6, [r0, #0]
 80061e6:	60c6      	str	r6, [r0, #12]
 80061e8:	69e6      	ldr	r6, [r4, #28]
 80061ea:	68f3      	ldr	r3, [r6, #12]
 80061ec:	b183      	cbz	r3, 8006210 <_Balloc+0x50>
 80061ee:	69e3      	ldr	r3, [r4, #28]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061f6:	b9b8      	cbnz	r0, 8006228 <_Balloc+0x68>
 80061f8:	2101      	movs	r1, #1
 80061fa:	fa01 f605 	lsl.w	r6, r1, r5
 80061fe:	1d72      	adds	r2, r6, #5
 8006200:	0092      	lsls	r2, r2, #2
 8006202:	4620      	mov	r0, r4
 8006204:	f000 fdb8 	bl	8006d78 <_calloc_r>
 8006208:	b160      	cbz	r0, 8006224 <_Balloc+0x64>
 800620a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800620e:	e00e      	b.n	800622e <_Balloc+0x6e>
 8006210:	2221      	movs	r2, #33	@ 0x21
 8006212:	2104      	movs	r1, #4
 8006214:	4620      	mov	r0, r4
 8006216:	f000 fdaf 	bl	8006d78 <_calloc_r>
 800621a:	69e3      	ldr	r3, [r4, #28]
 800621c:	60f0      	str	r0, [r6, #12]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1e4      	bne.n	80061ee <_Balloc+0x2e>
 8006224:	2000      	movs	r0, #0
 8006226:	bd70      	pop	{r4, r5, r6, pc}
 8006228:	6802      	ldr	r2, [r0, #0]
 800622a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800622e:	2300      	movs	r3, #0
 8006230:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006234:	e7f7      	b.n	8006226 <_Balloc+0x66>
 8006236:	bf00      	nop
 8006238:	08007489 	.word	0x08007489
 800623c:	08007509 	.word	0x08007509

08006240 <_Bfree>:
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	69c6      	ldr	r6, [r0, #28]
 8006244:	4605      	mov	r5, r0
 8006246:	460c      	mov	r4, r1
 8006248:	b976      	cbnz	r6, 8006268 <_Bfree+0x28>
 800624a:	2010      	movs	r0, #16
 800624c:	f7ff ff02 	bl	8006054 <malloc>
 8006250:	4602      	mov	r2, r0
 8006252:	61e8      	str	r0, [r5, #28]
 8006254:	b920      	cbnz	r0, 8006260 <_Bfree+0x20>
 8006256:	4b09      	ldr	r3, [pc, #36]	@ (800627c <_Bfree+0x3c>)
 8006258:	4809      	ldr	r0, [pc, #36]	@ (8006280 <_Bfree+0x40>)
 800625a:	218f      	movs	r1, #143	@ 0x8f
 800625c:	f000 fd6e 	bl	8006d3c <__assert_func>
 8006260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006264:	6006      	str	r6, [r0, #0]
 8006266:	60c6      	str	r6, [r0, #12]
 8006268:	b13c      	cbz	r4, 800627a <_Bfree+0x3a>
 800626a:	69eb      	ldr	r3, [r5, #28]
 800626c:	6862      	ldr	r2, [r4, #4]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006274:	6021      	str	r1, [r4, #0]
 8006276:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800627a:	bd70      	pop	{r4, r5, r6, pc}
 800627c:	08007489 	.word	0x08007489
 8006280:	08007509 	.word	0x08007509

08006284 <__multadd>:
 8006284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006288:	690d      	ldr	r5, [r1, #16]
 800628a:	4607      	mov	r7, r0
 800628c:	460c      	mov	r4, r1
 800628e:	461e      	mov	r6, r3
 8006290:	f101 0c14 	add.w	ip, r1, #20
 8006294:	2000      	movs	r0, #0
 8006296:	f8dc 3000 	ldr.w	r3, [ip]
 800629a:	b299      	uxth	r1, r3
 800629c:	fb02 6101 	mla	r1, r2, r1, r6
 80062a0:	0c1e      	lsrs	r6, r3, #16
 80062a2:	0c0b      	lsrs	r3, r1, #16
 80062a4:	fb02 3306 	mla	r3, r2, r6, r3
 80062a8:	b289      	uxth	r1, r1
 80062aa:	3001      	adds	r0, #1
 80062ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062b0:	4285      	cmp	r5, r0
 80062b2:	f84c 1b04 	str.w	r1, [ip], #4
 80062b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062ba:	dcec      	bgt.n	8006296 <__multadd+0x12>
 80062bc:	b30e      	cbz	r6, 8006302 <__multadd+0x7e>
 80062be:	68a3      	ldr	r3, [r4, #8]
 80062c0:	42ab      	cmp	r3, r5
 80062c2:	dc19      	bgt.n	80062f8 <__multadd+0x74>
 80062c4:	6861      	ldr	r1, [r4, #4]
 80062c6:	4638      	mov	r0, r7
 80062c8:	3101      	adds	r1, #1
 80062ca:	f7ff ff79 	bl	80061c0 <_Balloc>
 80062ce:	4680      	mov	r8, r0
 80062d0:	b928      	cbnz	r0, 80062de <__multadd+0x5a>
 80062d2:	4602      	mov	r2, r0
 80062d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006308 <__multadd+0x84>)
 80062d6:	480d      	ldr	r0, [pc, #52]	@ (800630c <__multadd+0x88>)
 80062d8:	21ba      	movs	r1, #186	@ 0xba
 80062da:	f000 fd2f 	bl	8006d3c <__assert_func>
 80062de:	6922      	ldr	r2, [r4, #16]
 80062e0:	3202      	adds	r2, #2
 80062e2:	f104 010c 	add.w	r1, r4, #12
 80062e6:	0092      	lsls	r2, r2, #2
 80062e8:	300c      	adds	r0, #12
 80062ea:	f000 fd19 	bl	8006d20 <memcpy>
 80062ee:	4621      	mov	r1, r4
 80062f0:	4638      	mov	r0, r7
 80062f2:	f7ff ffa5 	bl	8006240 <_Bfree>
 80062f6:	4644      	mov	r4, r8
 80062f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062fc:	3501      	adds	r5, #1
 80062fe:	615e      	str	r6, [r3, #20]
 8006300:	6125      	str	r5, [r4, #16]
 8006302:	4620      	mov	r0, r4
 8006304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006308:	080074f8 	.word	0x080074f8
 800630c:	08007509 	.word	0x08007509

08006310 <__hi0bits>:
 8006310:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006314:	4603      	mov	r3, r0
 8006316:	bf36      	itet	cc
 8006318:	0403      	lslcc	r3, r0, #16
 800631a:	2000      	movcs	r0, #0
 800631c:	2010      	movcc	r0, #16
 800631e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006322:	bf3c      	itt	cc
 8006324:	021b      	lslcc	r3, r3, #8
 8006326:	3008      	addcc	r0, #8
 8006328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800632c:	bf3c      	itt	cc
 800632e:	011b      	lslcc	r3, r3, #4
 8006330:	3004      	addcc	r0, #4
 8006332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006336:	bf3c      	itt	cc
 8006338:	009b      	lslcc	r3, r3, #2
 800633a:	3002      	addcc	r0, #2
 800633c:	2b00      	cmp	r3, #0
 800633e:	db05      	blt.n	800634c <__hi0bits+0x3c>
 8006340:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006344:	f100 0001 	add.w	r0, r0, #1
 8006348:	bf08      	it	eq
 800634a:	2020      	moveq	r0, #32
 800634c:	4770      	bx	lr

0800634e <__lo0bits>:
 800634e:	6803      	ldr	r3, [r0, #0]
 8006350:	4602      	mov	r2, r0
 8006352:	f013 0007 	ands.w	r0, r3, #7
 8006356:	d00b      	beq.n	8006370 <__lo0bits+0x22>
 8006358:	07d9      	lsls	r1, r3, #31
 800635a:	d421      	bmi.n	80063a0 <__lo0bits+0x52>
 800635c:	0798      	lsls	r0, r3, #30
 800635e:	bf49      	itett	mi
 8006360:	085b      	lsrmi	r3, r3, #1
 8006362:	089b      	lsrpl	r3, r3, #2
 8006364:	2001      	movmi	r0, #1
 8006366:	6013      	strmi	r3, [r2, #0]
 8006368:	bf5c      	itt	pl
 800636a:	6013      	strpl	r3, [r2, #0]
 800636c:	2002      	movpl	r0, #2
 800636e:	4770      	bx	lr
 8006370:	b299      	uxth	r1, r3
 8006372:	b909      	cbnz	r1, 8006378 <__lo0bits+0x2a>
 8006374:	0c1b      	lsrs	r3, r3, #16
 8006376:	2010      	movs	r0, #16
 8006378:	b2d9      	uxtb	r1, r3
 800637a:	b909      	cbnz	r1, 8006380 <__lo0bits+0x32>
 800637c:	3008      	adds	r0, #8
 800637e:	0a1b      	lsrs	r3, r3, #8
 8006380:	0719      	lsls	r1, r3, #28
 8006382:	bf04      	itt	eq
 8006384:	091b      	lsreq	r3, r3, #4
 8006386:	3004      	addeq	r0, #4
 8006388:	0799      	lsls	r1, r3, #30
 800638a:	bf04      	itt	eq
 800638c:	089b      	lsreq	r3, r3, #2
 800638e:	3002      	addeq	r0, #2
 8006390:	07d9      	lsls	r1, r3, #31
 8006392:	d403      	bmi.n	800639c <__lo0bits+0x4e>
 8006394:	085b      	lsrs	r3, r3, #1
 8006396:	f100 0001 	add.w	r0, r0, #1
 800639a:	d003      	beq.n	80063a4 <__lo0bits+0x56>
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	4770      	bx	lr
 80063a0:	2000      	movs	r0, #0
 80063a2:	4770      	bx	lr
 80063a4:	2020      	movs	r0, #32
 80063a6:	4770      	bx	lr

080063a8 <__i2b>:
 80063a8:	b510      	push	{r4, lr}
 80063aa:	460c      	mov	r4, r1
 80063ac:	2101      	movs	r1, #1
 80063ae:	f7ff ff07 	bl	80061c0 <_Balloc>
 80063b2:	4602      	mov	r2, r0
 80063b4:	b928      	cbnz	r0, 80063c2 <__i2b+0x1a>
 80063b6:	4b05      	ldr	r3, [pc, #20]	@ (80063cc <__i2b+0x24>)
 80063b8:	4805      	ldr	r0, [pc, #20]	@ (80063d0 <__i2b+0x28>)
 80063ba:	f240 1145 	movw	r1, #325	@ 0x145
 80063be:	f000 fcbd 	bl	8006d3c <__assert_func>
 80063c2:	2301      	movs	r3, #1
 80063c4:	6144      	str	r4, [r0, #20]
 80063c6:	6103      	str	r3, [r0, #16]
 80063c8:	bd10      	pop	{r4, pc}
 80063ca:	bf00      	nop
 80063cc:	080074f8 	.word	0x080074f8
 80063d0:	08007509 	.word	0x08007509

080063d4 <__multiply>:
 80063d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d8:	4614      	mov	r4, r2
 80063da:	690a      	ldr	r2, [r1, #16]
 80063dc:	6923      	ldr	r3, [r4, #16]
 80063de:	429a      	cmp	r2, r3
 80063e0:	bfa8      	it	ge
 80063e2:	4623      	movge	r3, r4
 80063e4:	460f      	mov	r7, r1
 80063e6:	bfa4      	itt	ge
 80063e8:	460c      	movge	r4, r1
 80063ea:	461f      	movge	r7, r3
 80063ec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80063f0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80063f4:	68a3      	ldr	r3, [r4, #8]
 80063f6:	6861      	ldr	r1, [r4, #4]
 80063f8:	eb0a 0609 	add.w	r6, sl, r9
 80063fc:	42b3      	cmp	r3, r6
 80063fe:	b085      	sub	sp, #20
 8006400:	bfb8      	it	lt
 8006402:	3101      	addlt	r1, #1
 8006404:	f7ff fedc 	bl	80061c0 <_Balloc>
 8006408:	b930      	cbnz	r0, 8006418 <__multiply+0x44>
 800640a:	4602      	mov	r2, r0
 800640c:	4b44      	ldr	r3, [pc, #272]	@ (8006520 <__multiply+0x14c>)
 800640e:	4845      	ldr	r0, [pc, #276]	@ (8006524 <__multiply+0x150>)
 8006410:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006414:	f000 fc92 	bl	8006d3c <__assert_func>
 8006418:	f100 0514 	add.w	r5, r0, #20
 800641c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006420:	462b      	mov	r3, r5
 8006422:	2200      	movs	r2, #0
 8006424:	4543      	cmp	r3, r8
 8006426:	d321      	bcc.n	800646c <__multiply+0x98>
 8006428:	f107 0114 	add.w	r1, r7, #20
 800642c:	f104 0214 	add.w	r2, r4, #20
 8006430:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006434:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006438:	9302      	str	r3, [sp, #8]
 800643a:	1b13      	subs	r3, r2, r4
 800643c:	3b15      	subs	r3, #21
 800643e:	f023 0303 	bic.w	r3, r3, #3
 8006442:	3304      	adds	r3, #4
 8006444:	f104 0715 	add.w	r7, r4, #21
 8006448:	42ba      	cmp	r2, r7
 800644a:	bf38      	it	cc
 800644c:	2304      	movcc	r3, #4
 800644e:	9301      	str	r3, [sp, #4]
 8006450:	9b02      	ldr	r3, [sp, #8]
 8006452:	9103      	str	r1, [sp, #12]
 8006454:	428b      	cmp	r3, r1
 8006456:	d80c      	bhi.n	8006472 <__multiply+0x9e>
 8006458:	2e00      	cmp	r6, #0
 800645a:	dd03      	ble.n	8006464 <__multiply+0x90>
 800645c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006460:	2b00      	cmp	r3, #0
 8006462:	d05b      	beq.n	800651c <__multiply+0x148>
 8006464:	6106      	str	r6, [r0, #16]
 8006466:	b005      	add	sp, #20
 8006468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800646c:	f843 2b04 	str.w	r2, [r3], #4
 8006470:	e7d8      	b.n	8006424 <__multiply+0x50>
 8006472:	f8b1 a000 	ldrh.w	sl, [r1]
 8006476:	f1ba 0f00 	cmp.w	sl, #0
 800647a:	d024      	beq.n	80064c6 <__multiply+0xf2>
 800647c:	f104 0e14 	add.w	lr, r4, #20
 8006480:	46a9      	mov	r9, r5
 8006482:	f04f 0c00 	mov.w	ip, #0
 8006486:	f85e 7b04 	ldr.w	r7, [lr], #4
 800648a:	f8d9 3000 	ldr.w	r3, [r9]
 800648e:	fa1f fb87 	uxth.w	fp, r7
 8006492:	b29b      	uxth	r3, r3
 8006494:	fb0a 330b 	mla	r3, sl, fp, r3
 8006498:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800649c:	f8d9 7000 	ldr.w	r7, [r9]
 80064a0:	4463      	add	r3, ip
 80064a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064a6:	fb0a c70b 	mla	r7, sl, fp, ip
 80064aa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064b4:	4572      	cmp	r2, lr
 80064b6:	f849 3b04 	str.w	r3, [r9], #4
 80064ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064be:	d8e2      	bhi.n	8006486 <__multiply+0xb2>
 80064c0:	9b01      	ldr	r3, [sp, #4]
 80064c2:	f845 c003 	str.w	ip, [r5, r3]
 80064c6:	9b03      	ldr	r3, [sp, #12]
 80064c8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80064cc:	3104      	adds	r1, #4
 80064ce:	f1b9 0f00 	cmp.w	r9, #0
 80064d2:	d021      	beq.n	8006518 <__multiply+0x144>
 80064d4:	682b      	ldr	r3, [r5, #0]
 80064d6:	f104 0c14 	add.w	ip, r4, #20
 80064da:	46ae      	mov	lr, r5
 80064dc:	f04f 0a00 	mov.w	sl, #0
 80064e0:	f8bc b000 	ldrh.w	fp, [ip]
 80064e4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80064e8:	fb09 770b 	mla	r7, r9, fp, r7
 80064ec:	4457      	add	r7, sl
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064f4:	f84e 3b04 	str.w	r3, [lr], #4
 80064f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80064fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006500:	f8be 3000 	ldrh.w	r3, [lr]
 8006504:	fb09 330a 	mla	r3, r9, sl, r3
 8006508:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800650c:	4562      	cmp	r2, ip
 800650e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006512:	d8e5      	bhi.n	80064e0 <__multiply+0x10c>
 8006514:	9f01      	ldr	r7, [sp, #4]
 8006516:	51eb      	str	r3, [r5, r7]
 8006518:	3504      	adds	r5, #4
 800651a:	e799      	b.n	8006450 <__multiply+0x7c>
 800651c:	3e01      	subs	r6, #1
 800651e:	e79b      	b.n	8006458 <__multiply+0x84>
 8006520:	080074f8 	.word	0x080074f8
 8006524:	08007509 	.word	0x08007509

08006528 <__pow5mult>:
 8006528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800652c:	4615      	mov	r5, r2
 800652e:	f012 0203 	ands.w	r2, r2, #3
 8006532:	4607      	mov	r7, r0
 8006534:	460e      	mov	r6, r1
 8006536:	d007      	beq.n	8006548 <__pow5mult+0x20>
 8006538:	4c25      	ldr	r4, [pc, #148]	@ (80065d0 <__pow5mult+0xa8>)
 800653a:	3a01      	subs	r2, #1
 800653c:	2300      	movs	r3, #0
 800653e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006542:	f7ff fe9f 	bl	8006284 <__multadd>
 8006546:	4606      	mov	r6, r0
 8006548:	10ad      	asrs	r5, r5, #2
 800654a:	d03d      	beq.n	80065c8 <__pow5mult+0xa0>
 800654c:	69fc      	ldr	r4, [r7, #28]
 800654e:	b97c      	cbnz	r4, 8006570 <__pow5mult+0x48>
 8006550:	2010      	movs	r0, #16
 8006552:	f7ff fd7f 	bl	8006054 <malloc>
 8006556:	4602      	mov	r2, r0
 8006558:	61f8      	str	r0, [r7, #28]
 800655a:	b928      	cbnz	r0, 8006568 <__pow5mult+0x40>
 800655c:	4b1d      	ldr	r3, [pc, #116]	@ (80065d4 <__pow5mult+0xac>)
 800655e:	481e      	ldr	r0, [pc, #120]	@ (80065d8 <__pow5mult+0xb0>)
 8006560:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006564:	f000 fbea 	bl	8006d3c <__assert_func>
 8006568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800656c:	6004      	str	r4, [r0, #0]
 800656e:	60c4      	str	r4, [r0, #12]
 8006570:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006574:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006578:	b94c      	cbnz	r4, 800658e <__pow5mult+0x66>
 800657a:	f240 2171 	movw	r1, #625	@ 0x271
 800657e:	4638      	mov	r0, r7
 8006580:	f7ff ff12 	bl	80063a8 <__i2b>
 8006584:	2300      	movs	r3, #0
 8006586:	f8c8 0008 	str.w	r0, [r8, #8]
 800658a:	4604      	mov	r4, r0
 800658c:	6003      	str	r3, [r0, #0]
 800658e:	f04f 0900 	mov.w	r9, #0
 8006592:	07eb      	lsls	r3, r5, #31
 8006594:	d50a      	bpl.n	80065ac <__pow5mult+0x84>
 8006596:	4631      	mov	r1, r6
 8006598:	4622      	mov	r2, r4
 800659a:	4638      	mov	r0, r7
 800659c:	f7ff ff1a 	bl	80063d4 <__multiply>
 80065a0:	4631      	mov	r1, r6
 80065a2:	4680      	mov	r8, r0
 80065a4:	4638      	mov	r0, r7
 80065a6:	f7ff fe4b 	bl	8006240 <_Bfree>
 80065aa:	4646      	mov	r6, r8
 80065ac:	106d      	asrs	r5, r5, #1
 80065ae:	d00b      	beq.n	80065c8 <__pow5mult+0xa0>
 80065b0:	6820      	ldr	r0, [r4, #0]
 80065b2:	b938      	cbnz	r0, 80065c4 <__pow5mult+0x9c>
 80065b4:	4622      	mov	r2, r4
 80065b6:	4621      	mov	r1, r4
 80065b8:	4638      	mov	r0, r7
 80065ba:	f7ff ff0b 	bl	80063d4 <__multiply>
 80065be:	6020      	str	r0, [r4, #0]
 80065c0:	f8c0 9000 	str.w	r9, [r0]
 80065c4:	4604      	mov	r4, r0
 80065c6:	e7e4      	b.n	8006592 <__pow5mult+0x6a>
 80065c8:	4630      	mov	r0, r6
 80065ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ce:	bf00      	nop
 80065d0:	08007564 	.word	0x08007564
 80065d4:	08007489 	.word	0x08007489
 80065d8:	08007509 	.word	0x08007509

080065dc <__lshift>:
 80065dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e0:	460c      	mov	r4, r1
 80065e2:	6849      	ldr	r1, [r1, #4]
 80065e4:	6923      	ldr	r3, [r4, #16]
 80065e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ea:	68a3      	ldr	r3, [r4, #8]
 80065ec:	4607      	mov	r7, r0
 80065ee:	4691      	mov	r9, r2
 80065f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065f4:	f108 0601 	add.w	r6, r8, #1
 80065f8:	42b3      	cmp	r3, r6
 80065fa:	db0b      	blt.n	8006614 <__lshift+0x38>
 80065fc:	4638      	mov	r0, r7
 80065fe:	f7ff fddf 	bl	80061c0 <_Balloc>
 8006602:	4605      	mov	r5, r0
 8006604:	b948      	cbnz	r0, 800661a <__lshift+0x3e>
 8006606:	4602      	mov	r2, r0
 8006608:	4b28      	ldr	r3, [pc, #160]	@ (80066ac <__lshift+0xd0>)
 800660a:	4829      	ldr	r0, [pc, #164]	@ (80066b0 <__lshift+0xd4>)
 800660c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006610:	f000 fb94 	bl	8006d3c <__assert_func>
 8006614:	3101      	adds	r1, #1
 8006616:	005b      	lsls	r3, r3, #1
 8006618:	e7ee      	b.n	80065f8 <__lshift+0x1c>
 800661a:	2300      	movs	r3, #0
 800661c:	f100 0114 	add.w	r1, r0, #20
 8006620:	f100 0210 	add.w	r2, r0, #16
 8006624:	4618      	mov	r0, r3
 8006626:	4553      	cmp	r3, sl
 8006628:	db33      	blt.n	8006692 <__lshift+0xb6>
 800662a:	6920      	ldr	r0, [r4, #16]
 800662c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006630:	f104 0314 	add.w	r3, r4, #20
 8006634:	f019 091f 	ands.w	r9, r9, #31
 8006638:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800663c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006640:	d02b      	beq.n	800669a <__lshift+0xbe>
 8006642:	f1c9 0e20 	rsb	lr, r9, #32
 8006646:	468a      	mov	sl, r1
 8006648:	2200      	movs	r2, #0
 800664a:	6818      	ldr	r0, [r3, #0]
 800664c:	fa00 f009 	lsl.w	r0, r0, r9
 8006650:	4310      	orrs	r0, r2
 8006652:	f84a 0b04 	str.w	r0, [sl], #4
 8006656:	f853 2b04 	ldr.w	r2, [r3], #4
 800665a:	459c      	cmp	ip, r3
 800665c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006660:	d8f3      	bhi.n	800664a <__lshift+0x6e>
 8006662:	ebac 0304 	sub.w	r3, ip, r4
 8006666:	3b15      	subs	r3, #21
 8006668:	f023 0303 	bic.w	r3, r3, #3
 800666c:	3304      	adds	r3, #4
 800666e:	f104 0015 	add.w	r0, r4, #21
 8006672:	4584      	cmp	ip, r0
 8006674:	bf38      	it	cc
 8006676:	2304      	movcc	r3, #4
 8006678:	50ca      	str	r2, [r1, r3]
 800667a:	b10a      	cbz	r2, 8006680 <__lshift+0xa4>
 800667c:	f108 0602 	add.w	r6, r8, #2
 8006680:	3e01      	subs	r6, #1
 8006682:	4638      	mov	r0, r7
 8006684:	612e      	str	r6, [r5, #16]
 8006686:	4621      	mov	r1, r4
 8006688:	f7ff fdda 	bl	8006240 <_Bfree>
 800668c:	4628      	mov	r0, r5
 800668e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006692:	f842 0f04 	str.w	r0, [r2, #4]!
 8006696:	3301      	adds	r3, #1
 8006698:	e7c5      	b.n	8006626 <__lshift+0x4a>
 800669a:	3904      	subs	r1, #4
 800669c:	f853 2b04 	ldr.w	r2, [r3], #4
 80066a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80066a4:	459c      	cmp	ip, r3
 80066a6:	d8f9      	bhi.n	800669c <__lshift+0xc0>
 80066a8:	e7ea      	b.n	8006680 <__lshift+0xa4>
 80066aa:	bf00      	nop
 80066ac:	080074f8 	.word	0x080074f8
 80066b0:	08007509 	.word	0x08007509

080066b4 <__mcmp>:
 80066b4:	690a      	ldr	r2, [r1, #16]
 80066b6:	4603      	mov	r3, r0
 80066b8:	6900      	ldr	r0, [r0, #16]
 80066ba:	1a80      	subs	r0, r0, r2
 80066bc:	b530      	push	{r4, r5, lr}
 80066be:	d10e      	bne.n	80066de <__mcmp+0x2a>
 80066c0:	3314      	adds	r3, #20
 80066c2:	3114      	adds	r1, #20
 80066c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80066cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066d4:	4295      	cmp	r5, r2
 80066d6:	d003      	beq.n	80066e0 <__mcmp+0x2c>
 80066d8:	d205      	bcs.n	80066e6 <__mcmp+0x32>
 80066da:	f04f 30ff 	mov.w	r0, #4294967295
 80066de:	bd30      	pop	{r4, r5, pc}
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d3f3      	bcc.n	80066cc <__mcmp+0x18>
 80066e4:	e7fb      	b.n	80066de <__mcmp+0x2a>
 80066e6:	2001      	movs	r0, #1
 80066e8:	e7f9      	b.n	80066de <__mcmp+0x2a>
	...

080066ec <__mdiff>:
 80066ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f0:	4689      	mov	r9, r1
 80066f2:	4606      	mov	r6, r0
 80066f4:	4611      	mov	r1, r2
 80066f6:	4648      	mov	r0, r9
 80066f8:	4614      	mov	r4, r2
 80066fa:	f7ff ffdb 	bl	80066b4 <__mcmp>
 80066fe:	1e05      	subs	r5, r0, #0
 8006700:	d112      	bne.n	8006728 <__mdiff+0x3c>
 8006702:	4629      	mov	r1, r5
 8006704:	4630      	mov	r0, r6
 8006706:	f7ff fd5b 	bl	80061c0 <_Balloc>
 800670a:	4602      	mov	r2, r0
 800670c:	b928      	cbnz	r0, 800671a <__mdiff+0x2e>
 800670e:	4b3f      	ldr	r3, [pc, #252]	@ (800680c <__mdiff+0x120>)
 8006710:	f240 2137 	movw	r1, #567	@ 0x237
 8006714:	483e      	ldr	r0, [pc, #248]	@ (8006810 <__mdiff+0x124>)
 8006716:	f000 fb11 	bl	8006d3c <__assert_func>
 800671a:	2301      	movs	r3, #1
 800671c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006720:	4610      	mov	r0, r2
 8006722:	b003      	add	sp, #12
 8006724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006728:	bfbc      	itt	lt
 800672a:	464b      	movlt	r3, r9
 800672c:	46a1      	movlt	r9, r4
 800672e:	4630      	mov	r0, r6
 8006730:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006734:	bfba      	itte	lt
 8006736:	461c      	movlt	r4, r3
 8006738:	2501      	movlt	r5, #1
 800673a:	2500      	movge	r5, #0
 800673c:	f7ff fd40 	bl	80061c0 <_Balloc>
 8006740:	4602      	mov	r2, r0
 8006742:	b918      	cbnz	r0, 800674c <__mdiff+0x60>
 8006744:	4b31      	ldr	r3, [pc, #196]	@ (800680c <__mdiff+0x120>)
 8006746:	f240 2145 	movw	r1, #581	@ 0x245
 800674a:	e7e3      	b.n	8006714 <__mdiff+0x28>
 800674c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006750:	6926      	ldr	r6, [r4, #16]
 8006752:	60c5      	str	r5, [r0, #12]
 8006754:	f109 0310 	add.w	r3, r9, #16
 8006758:	f109 0514 	add.w	r5, r9, #20
 800675c:	f104 0e14 	add.w	lr, r4, #20
 8006760:	f100 0b14 	add.w	fp, r0, #20
 8006764:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006768:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800676c:	9301      	str	r3, [sp, #4]
 800676e:	46d9      	mov	r9, fp
 8006770:	f04f 0c00 	mov.w	ip, #0
 8006774:	9b01      	ldr	r3, [sp, #4]
 8006776:	f85e 0b04 	ldr.w	r0, [lr], #4
 800677a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800677e:	9301      	str	r3, [sp, #4]
 8006780:	fa1f f38a 	uxth.w	r3, sl
 8006784:	4619      	mov	r1, r3
 8006786:	b283      	uxth	r3, r0
 8006788:	1acb      	subs	r3, r1, r3
 800678a:	0c00      	lsrs	r0, r0, #16
 800678c:	4463      	add	r3, ip
 800678e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006792:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006796:	b29b      	uxth	r3, r3
 8006798:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800679c:	4576      	cmp	r6, lr
 800679e:	f849 3b04 	str.w	r3, [r9], #4
 80067a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067a6:	d8e5      	bhi.n	8006774 <__mdiff+0x88>
 80067a8:	1b33      	subs	r3, r6, r4
 80067aa:	3b15      	subs	r3, #21
 80067ac:	f023 0303 	bic.w	r3, r3, #3
 80067b0:	3415      	adds	r4, #21
 80067b2:	3304      	adds	r3, #4
 80067b4:	42a6      	cmp	r6, r4
 80067b6:	bf38      	it	cc
 80067b8:	2304      	movcc	r3, #4
 80067ba:	441d      	add	r5, r3
 80067bc:	445b      	add	r3, fp
 80067be:	461e      	mov	r6, r3
 80067c0:	462c      	mov	r4, r5
 80067c2:	4544      	cmp	r4, r8
 80067c4:	d30e      	bcc.n	80067e4 <__mdiff+0xf8>
 80067c6:	f108 0103 	add.w	r1, r8, #3
 80067ca:	1b49      	subs	r1, r1, r5
 80067cc:	f021 0103 	bic.w	r1, r1, #3
 80067d0:	3d03      	subs	r5, #3
 80067d2:	45a8      	cmp	r8, r5
 80067d4:	bf38      	it	cc
 80067d6:	2100      	movcc	r1, #0
 80067d8:	440b      	add	r3, r1
 80067da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067de:	b191      	cbz	r1, 8006806 <__mdiff+0x11a>
 80067e0:	6117      	str	r7, [r2, #16]
 80067e2:	e79d      	b.n	8006720 <__mdiff+0x34>
 80067e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80067e8:	46e6      	mov	lr, ip
 80067ea:	0c08      	lsrs	r0, r1, #16
 80067ec:	fa1c fc81 	uxtah	ip, ip, r1
 80067f0:	4471      	add	r1, lr
 80067f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80067f6:	b289      	uxth	r1, r1
 80067f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80067fc:	f846 1b04 	str.w	r1, [r6], #4
 8006800:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006804:	e7dd      	b.n	80067c2 <__mdiff+0xd6>
 8006806:	3f01      	subs	r7, #1
 8006808:	e7e7      	b.n	80067da <__mdiff+0xee>
 800680a:	bf00      	nop
 800680c:	080074f8 	.word	0x080074f8
 8006810:	08007509 	.word	0x08007509

08006814 <__d2b>:
 8006814:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006818:	460f      	mov	r7, r1
 800681a:	2101      	movs	r1, #1
 800681c:	ec59 8b10 	vmov	r8, r9, d0
 8006820:	4616      	mov	r6, r2
 8006822:	f7ff fccd 	bl	80061c0 <_Balloc>
 8006826:	4604      	mov	r4, r0
 8006828:	b930      	cbnz	r0, 8006838 <__d2b+0x24>
 800682a:	4602      	mov	r2, r0
 800682c:	4b23      	ldr	r3, [pc, #140]	@ (80068bc <__d2b+0xa8>)
 800682e:	4824      	ldr	r0, [pc, #144]	@ (80068c0 <__d2b+0xac>)
 8006830:	f240 310f 	movw	r1, #783	@ 0x30f
 8006834:	f000 fa82 	bl	8006d3c <__assert_func>
 8006838:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800683c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006840:	b10d      	cbz	r5, 8006846 <__d2b+0x32>
 8006842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	f1b8 0300 	subs.w	r3, r8, #0
 800684c:	d023      	beq.n	8006896 <__d2b+0x82>
 800684e:	4668      	mov	r0, sp
 8006850:	9300      	str	r3, [sp, #0]
 8006852:	f7ff fd7c 	bl	800634e <__lo0bits>
 8006856:	e9dd 1200 	ldrd	r1, r2, [sp]
 800685a:	b1d0      	cbz	r0, 8006892 <__d2b+0x7e>
 800685c:	f1c0 0320 	rsb	r3, r0, #32
 8006860:	fa02 f303 	lsl.w	r3, r2, r3
 8006864:	430b      	orrs	r3, r1
 8006866:	40c2      	lsrs	r2, r0
 8006868:	6163      	str	r3, [r4, #20]
 800686a:	9201      	str	r2, [sp, #4]
 800686c:	9b01      	ldr	r3, [sp, #4]
 800686e:	61a3      	str	r3, [r4, #24]
 8006870:	2b00      	cmp	r3, #0
 8006872:	bf0c      	ite	eq
 8006874:	2201      	moveq	r2, #1
 8006876:	2202      	movne	r2, #2
 8006878:	6122      	str	r2, [r4, #16]
 800687a:	b1a5      	cbz	r5, 80068a6 <__d2b+0x92>
 800687c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006880:	4405      	add	r5, r0
 8006882:	603d      	str	r5, [r7, #0]
 8006884:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006888:	6030      	str	r0, [r6, #0]
 800688a:	4620      	mov	r0, r4
 800688c:	b003      	add	sp, #12
 800688e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006892:	6161      	str	r1, [r4, #20]
 8006894:	e7ea      	b.n	800686c <__d2b+0x58>
 8006896:	a801      	add	r0, sp, #4
 8006898:	f7ff fd59 	bl	800634e <__lo0bits>
 800689c:	9b01      	ldr	r3, [sp, #4]
 800689e:	6163      	str	r3, [r4, #20]
 80068a0:	3020      	adds	r0, #32
 80068a2:	2201      	movs	r2, #1
 80068a4:	e7e8      	b.n	8006878 <__d2b+0x64>
 80068a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80068aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80068ae:	6038      	str	r0, [r7, #0]
 80068b0:	6918      	ldr	r0, [r3, #16]
 80068b2:	f7ff fd2d 	bl	8006310 <__hi0bits>
 80068b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80068ba:	e7e5      	b.n	8006888 <__d2b+0x74>
 80068bc:	080074f8 	.word	0x080074f8
 80068c0:	08007509 	.word	0x08007509

080068c4 <__ssputs_r>:
 80068c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068c8:	688e      	ldr	r6, [r1, #8]
 80068ca:	461f      	mov	r7, r3
 80068cc:	42be      	cmp	r6, r7
 80068ce:	680b      	ldr	r3, [r1, #0]
 80068d0:	4682      	mov	sl, r0
 80068d2:	460c      	mov	r4, r1
 80068d4:	4690      	mov	r8, r2
 80068d6:	d82d      	bhi.n	8006934 <__ssputs_r+0x70>
 80068d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80068e0:	d026      	beq.n	8006930 <__ssputs_r+0x6c>
 80068e2:	6965      	ldr	r5, [r4, #20]
 80068e4:	6909      	ldr	r1, [r1, #16]
 80068e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068ea:	eba3 0901 	sub.w	r9, r3, r1
 80068ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068f2:	1c7b      	adds	r3, r7, #1
 80068f4:	444b      	add	r3, r9
 80068f6:	106d      	asrs	r5, r5, #1
 80068f8:	429d      	cmp	r5, r3
 80068fa:	bf38      	it	cc
 80068fc:	461d      	movcc	r5, r3
 80068fe:	0553      	lsls	r3, r2, #21
 8006900:	d527      	bpl.n	8006952 <__ssputs_r+0x8e>
 8006902:	4629      	mov	r1, r5
 8006904:	f7ff fbd0 	bl	80060a8 <_malloc_r>
 8006908:	4606      	mov	r6, r0
 800690a:	b360      	cbz	r0, 8006966 <__ssputs_r+0xa2>
 800690c:	6921      	ldr	r1, [r4, #16]
 800690e:	464a      	mov	r2, r9
 8006910:	f000 fa06 	bl	8006d20 <memcpy>
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800691a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800691e:	81a3      	strh	r3, [r4, #12]
 8006920:	6126      	str	r6, [r4, #16]
 8006922:	6165      	str	r5, [r4, #20]
 8006924:	444e      	add	r6, r9
 8006926:	eba5 0509 	sub.w	r5, r5, r9
 800692a:	6026      	str	r6, [r4, #0]
 800692c:	60a5      	str	r5, [r4, #8]
 800692e:	463e      	mov	r6, r7
 8006930:	42be      	cmp	r6, r7
 8006932:	d900      	bls.n	8006936 <__ssputs_r+0x72>
 8006934:	463e      	mov	r6, r7
 8006936:	6820      	ldr	r0, [r4, #0]
 8006938:	4632      	mov	r2, r6
 800693a:	4641      	mov	r1, r8
 800693c:	f000 f9c6 	bl	8006ccc <memmove>
 8006940:	68a3      	ldr	r3, [r4, #8]
 8006942:	1b9b      	subs	r3, r3, r6
 8006944:	60a3      	str	r3, [r4, #8]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	4433      	add	r3, r6
 800694a:	6023      	str	r3, [r4, #0]
 800694c:	2000      	movs	r0, #0
 800694e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006952:	462a      	mov	r2, r5
 8006954:	f000 fa36 	bl	8006dc4 <_realloc_r>
 8006958:	4606      	mov	r6, r0
 800695a:	2800      	cmp	r0, #0
 800695c:	d1e0      	bne.n	8006920 <__ssputs_r+0x5c>
 800695e:	6921      	ldr	r1, [r4, #16]
 8006960:	4650      	mov	r0, sl
 8006962:	f7ff fb2d 	bl	8005fc0 <_free_r>
 8006966:	230c      	movs	r3, #12
 8006968:	f8ca 3000 	str.w	r3, [sl]
 800696c:	89a3      	ldrh	r3, [r4, #12]
 800696e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006972:	81a3      	strh	r3, [r4, #12]
 8006974:	f04f 30ff 	mov.w	r0, #4294967295
 8006978:	e7e9      	b.n	800694e <__ssputs_r+0x8a>
	...

0800697c <_svfiprintf_r>:
 800697c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006980:	4698      	mov	r8, r3
 8006982:	898b      	ldrh	r3, [r1, #12]
 8006984:	061b      	lsls	r3, r3, #24
 8006986:	b09d      	sub	sp, #116	@ 0x74
 8006988:	4607      	mov	r7, r0
 800698a:	460d      	mov	r5, r1
 800698c:	4614      	mov	r4, r2
 800698e:	d510      	bpl.n	80069b2 <_svfiprintf_r+0x36>
 8006990:	690b      	ldr	r3, [r1, #16]
 8006992:	b973      	cbnz	r3, 80069b2 <_svfiprintf_r+0x36>
 8006994:	2140      	movs	r1, #64	@ 0x40
 8006996:	f7ff fb87 	bl	80060a8 <_malloc_r>
 800699a:	6028      	str	r0, [r5, #0]
 800699c:	6128      	str	r0, [r5, #16]
 800699e:	b930      	cbnz	r0, 80069ae <_svfiprintf_r+0x32>
 80069a0:	230c      	movs	r3, #12
 80069a2:	603b      	str	r3, [r7, #0]
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295
 80069a8:	b01d      	add	sp, #116	@ 0x74
 80069aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ae:	2340      	movs	r3, #64	@ 0x40
 80069b0:	616b      	str	r3, [r5, #20]
 80069b2:	2300      	movs	r3, #0
 80069b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069b6:	2320      	movs	r3, #32
 80069b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80069c0:	2330      	movs	r3, #48	@ 0x30
 80069c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b60 <_svfiprintf_r+0x1e4>
 80069c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069ca:	f04f 0901 	mov.w	r9, #1
 80069ce:	4623      	mov	r3, r4
 80069d0:	469a      	mov	sl, r3
 80069d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069d6:	b10a      	cbz	r2, 80069dc <_svfiprintf_r+0x60>
 80069d8:	2a25      	cmp	r2, #37	@ 0x25
 80069da:	d1f9      	bne.n	80069d0 <_svfiprintf_r+0x54>
 80069dc:	ebba 0b04 	subs.w	fp, sl, r4
 80069e0:	d00b      	beq.n	80069fa <_svfiprintf_r+0x7e>
 80069e2:	465b      	mov	r3, fp
 80069e4:	4622      	mov	r2, r4
 80069e6:	4629      	mov	r1, r5
 80069e8:	4638      	mov	r0, r7
 80069ea:	f7ff ff6b 	bl	80068c4 <__ssputs_r>
 80069ee:	3001      	adds	r0, #1
 80069f0:	f000 80a7 	beq.w	8006b42 <_svfiprintf_r+0x1c6>
 80069f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069f6:	445a      	add	r2, fp
 80069f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80069fa:	f89a 3000 	ldrb.w	r3, [sl]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f000 809f 	beq.w	8006b42 <_svfiprintf_r+0x1c6>
 8006a04:	2300      	movs	r3, #0
 8006a06:	f04f 32ff 	mov.w	r2, #4294967295
 8006a0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a0e:	f10a 0a01 	add.w	sl, sl, #1
 8006a12:	9304      	str	r3, [sp, #16]
 8006a14:	9307      	str	r3, [sp, #28]
 8006a16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a1c:	4654      	mov	r4, sl
 8006a1e:	2205      	movs	r2, #5
 8006a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a24:	484e      	ldr	r0, [pc, #312]	@ (8006b60 <_svfiprintf_r+0x1e4>)
 8006a26:	f7f9 fbfb 	bl	8000220 <memchr>
 8006a2a:	9a04      	ldr	r2, [sp, #16]
 8006a2c:	b9d8      	cbnz	r0, 8006a66 <_svfiprintf_r+0xea>
 8006a2e:	06d0      	lsls	r0, r2, #27
 8006a30:	bf44      	itt	mi
 8006a32:	2320      	movmi	r3, #32
 8006a34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a38:	0711      	lsls	r1, r2, #28
 8006a3a:	bf44      	itt	mi
 8006a3c:	232b      	movmi	r3, #43	@ 0x2b
 8006a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a42:	f89a 3000 	ldrb.w	r3, [sl]
 8006a46:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a48:	d015      	beq.n	8006a76 <_svfiprintf_r+0xfa>
 8006a4a:	9a07      	ldr	r2, [sp, #28]
 8006a4c:	4654      	mov	r4, sl
 8006a4e:	2000      	movs	r0, #0
 8006a50:	f04f 0c0a 	mov.w	ip, #10
 8006a54:	4621      	mov	r1, r4
 8006a56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a5a:	3b30      	subs	r3, #48	@ 0x30
 8006a5c:	2b09      	cmp	r3, #9
 8006a5e:	d94b      	bls.n	8006af8 <_svfiprintf_r+0x17c>
 8006a60:	b1b0      	cbz	r0, 8006a90 <_svfiprintf_r+0x114>
 8006a62:	9207      	str	r2, [sp, #28]
 8006a64:	e014      	b.n	8006a90 <_svfiprintf_r+0x114>
 8006a66:	eba0 0308 	sub.w	r3, r0, r8
 8006a6a:	fa09 f303 	lsl.w	r3, r9, r3
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	9304      	str	r3, [sp, #16]
 8006a72:	46a2      	mov	sl, r4
 8006a74:	e7d2      	b.n	8006a1c <_svfiprintf_r+0xa0>
 8006a76:	9b03      	ldr	r3, [sp, #12]
 8006a78:	1d19      	adds	r1, r3, #4
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	9103      	str	r1, [sp, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	bfbb      	ittet	lt
 8006a82:	425b      	neglt	r3, r3
 8006a84:	f042 0202 	orrlt.w	r2, r2, #2
 8006a88:	9307      	strge	r3, [sp, #28]
 8006a8a:	9307      	strlt	r3, [sp, #28]
 8006a8c:	bfb8      	it	lt
 8006a8e:	9204      	strlt	r2, [sp, #16]
 8006a90:	7823      	ldrb	r3, [r4, #0]
 8006a92:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a94:	d10a      	bne.n	8006aac <_svfiprintf_r+0x130>
 8006a96:	7863      	ldrb	r3, [r4, #1]
 8006a98:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a9a:	d132      	bne.n	8006b02 <_svfiprintf_r+0x186>
 8006a9c:	9b03      	ldr	r3, [sp, #12]
 8006a9e:	1d1a      	adds	r2, r3, #4
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	9203      	str	r2, [sp, #12]
 8006aa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006aa8:	3402      	adds	r4, #2
 8006aaa:	9305      	str	r3, [sp, #20]
 8006aac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006b70 <_svfiprintf_r+0x1f4>
 8006ab0:	7821      	ldrb	r1, [r4, #0]
 8006ab2:	2203      	movs	r2, #3
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	f7f9 fbb3 	bl	8000220 <memchr>
 8006aba:	b138      	cbz	r0, 8006acc <_svfiprintf_r+0x150>
 8006abc:	9b04      	ldr	r3, [sp, #16]
 8006abe:	eba0 000a 	sub.w	r0, r0, sl
 8006ac2:	2240      	movs	r2, #64	@ 0x40
 8006ac4:	4082      	lsls	r2, r0
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	3401      	adds	r4, #1
 8006aca:	9304      	str	r3, [sp, #16]
 8006acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ad0:	4824      	ldr	r0, [pc, #144]	@ (8006b64 <_svfiprintf_r+0x1e8>)
 8006ad2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ad6:	2206      	movs	r2, #6
 8006ad8:	f7f9 fba2 	bl	8000220 <memchr>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	d036      	beq.n	8006b4e <_svfiprintf_r+0x1d2>
 8006ae0:	4b21      	ldr	r3, [pc, #132]	@ (8006b68 <_svfiprintf_r+0x1ec>)
 8006ae2:	bb1b      	cbnz	r3, 8006b2c <_svfiprintf_r+0x1b0>
 8006ae4:	9b03      	ldr	r3, [sp, #12]
 8006ae6:	3307      	adds	r3, #7
 8006ae8:	f023 0307 	bic.w	r3, r3, #7
 8006aec:	3308      	adds	r3, #8
 8006aee:	9303      	str	r3, [sp, #12]
 8006af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006af2:	4433      	add	r3, r6
 8006af4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006af6:	e76a      	b.n	80069ce <_svfiprintf_r+0x52>
 8006af8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006afc:	460c      	mov	r4, r1
 8006afe:	2001      	movs	r0, #1
 8006b00:	e7a8      	b.n	8006a54 <_svfiprintf_r+0xd8>
 8006b02:	2300      	movs	r3, #0
 8006b04:	3401      	adds	r4, #1
 8006b06:	9305      	str	r3, [sp, #20]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	f04f 0c0a 	mov.w	ip, #10
 8006b0e:	4620      	mov	r0, r4
 8006b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b14:	3a30      	subs	r2, #48	@ 0x30
 8006b16:	2a09      	cmp	r2, #9
 8006b18:	d903      	bls.n	8006b22 <_svfiprintf_r+0x1a6>
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0c6      	beq.n	8006aac <_svfiprintf_r+0x130>
 8006b1e:	9105      	str	r1, [sp, #20]
 8006b20:	e7c4      	b.n	8006aac <_svfiprintf_r+0x130>
 8006b22:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b26:	4604      	mov	r4, r0
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e7f0      	b.n	8006b0e <_svfiprintf_r+0x192>
 8006b2c:	ab03      	add	r3, sp, #12
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	462a      	mov	r2, r5
 8006b32:	4b0e      	ldr	r3, [pc, #56]	@ (8006b6c <_svfiprintf_r+0x1f0>)
 8006b34:	a904      	add	r1, sp, #16
 8006b36:	4638      	mov	r0, r7
 8006b38:	f7fd fe96 	bl	8004868 <_printf_float>
 8006b3c:	1c42      	adds	r2, r0, #1
 8006b3e:	4606      	mov	r6, r0
 8006b40:	d1d6      	bne.n	8006af0 <_svfiprintf_r+0x174>
 8006b42:	89ab      	ldrh	r3, [r5, #12]
 8006b44:	065b      	lsls	r3, r3, #25
 8006b46:	f53f af2d 	bmi.w	80069a4 <_svfiprintf_r+0x28>
 8006b4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b4c:	e72c      	b.n	80069a8 <_svfiprintf_r+0x2c>
 8006b4e:	ab03      	add	r3, sp, #12
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	462a      	mov	r2, r5
 8006b54:	4b05      	ldr	r3, [pc, #20]	@ (8006b6c <_svfiprintf_r+0x1f0>)
 8006b56:	a904      	add	r1, sp, #16
 8006b58:	4638      	mov	r0, r7
 8006b5a:	f7fe f91d 	bl	8004d98 <_printf_i>
 8006b5e:	e7ed      	b.n	8006b3c <_svfiprintf_r+0x1c0>
 8006b60:	08007660 	.word	0x08007660
 8006b64:	0800766a 	.word	0x0800766a
 8006b68:	08004869 	.word	0x08004869
 8006b6c:	080068c5 	.word	0x080068c5
 8006b70:	08007666 	.word	0x08007666

08006b74 <__sflush_r>:
 8006b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b7c:	0716      	lsls	r6, r2, #28
 8006b7e:	4605      	mov	r5, r0
 8006b80:	460c      	mov	r4, r1
 8006b82:	d454      	bmi.n	8006c2e <__sflush_r+0xba>
 8006b84:	684b      	ldr	r3, [r1, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	dc02      	bgt.n	8006b90 <__sflush_r+0x1c>
 8006b8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dd48      	ble.n	8006c22 <__sflush_r+0xae>
 8006b90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b92:	2e00      	cmp	r6, #0
 8006b94:	d045      	beq.n	8006c22 <__sflush_r+0xae>
 8006b96:	2300      	movs	r3, #0
 8006b98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b9c:	682f      	ldr	r7, [r5, #0]
 8006b9e:	6a21      	ldr	r1, [r4, #32]
 8006ba0:	602b      	str	r3, [r5, #0]
 8006ba2:	d030      	beq.n	8006c06 <__sflush_r+0x92>
 8006ba4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ba6:	89a3      	ldrh	r3, [r4, #12]
 8006ba8:	0759      	lsls	r1, r3, #29
 8006baa:	d505      	bpl.n	8006bb8 <__sflush_r+0x44>
 8006bac:	6863      	ldr	r3, [r4, #4]
 8006bae:	1ad2      	subs	r2, r2, r3
 8006bb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006bb2:	b10b      	cbz	r3, 8006bb8 <__sflush_r+0x44>
 8006bb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006bb6:	1ad2      	subs	r2, r2, r3
 8006bb8:	2300      	movs	r3, #0
 8006bba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006bbc:	6a21      	ldr	r1, [r4, #32]
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b0      	blx	r6
 8006bc2:	1c43      	adds	r3, r0, #1
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	d106      	bne.n	8006bd6 <__sflush_r+0x62>
 8006bc8:	6829      	ldr	r1, [r5, #0]
 8006bca:	291d      	cmp	r1, #29
 8006bcc:	d82b      	bhi.n	8006c26 <__sflush_r+0xb2>
 8006bce:	4a2a      	ldr	r2, [pc, #168]	@ (8006c78 <__sflush_r+0x104>)
 8006bd0:	410a      	asrs	r2, r1
 8006bd2:	07d6      	lsls	r6, r2, #31
 8006bd4:	d427      	bmi.n	8006c26 <__sflush_r+0xb2>
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	6062      	str	r2, [r4, #4]
 8006bda:	04d9      	lsls	r1, r3, #19
 8006bdc:	6922      	ldr	r2, [r4, #16]
 8006bde:	6022      	str	r2, [r4, #0]
 8006be0:	d504      	bpl.n	8006bec <__sflush_r+0x78>
 8006be2:	1c42      	adds	r2, r0, #1
 8006be4:	d101      	bne.n	8006bea <__sflush_r+0x76>
 8006be6:	682b      	ldr	r3, [r5, #0]
 8006be8:	b903      	cbnz	r3, 8006bec <__sflush_r+0x78>
 8006bea:	6560      	str	r0, [r4, #84]	@ 0x54
 8006bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bee:	602f      	str	r7, [r5, #0]
 8006bf0:	b1b9      	cbz	r1, 8006c22 <__sflush_r+0xae>
 8006bf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bf6:	4299      	cmp	r1, r3
 8006bf8:	d002      	beq.n	8006c00 <__sflush_r+0x8c>
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	f7ff f9e0 	bl	8005fc0 <_free_r>
 8006c00:	2300      	movs	r3, #0
 8006c02:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c04:	e00d      	b.n	8006c22 <__sflush_r+0xae>
 8006c06:	2301      	movs	r3, #1
 8006c08:	4628      	mov	r0, r5
 8006c0a:	47b0      	blx	r6
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	1c50      	adds	r0, r2, #1
 8006c10:	d1c9      	bne.n	8006ba6 <__sflush_r+0x32>
 8006c12:	682b      	ldr	r3, [r5, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d0c6      	beq.n	8006ba6 <__sflush_r+0x32>
 8006c18:	2b1d      	cmp	r3, #29
 8006c1a:	d001      	beq.n	8006c20 <__sflush_r+0xac>
 8006c1c:	2b16      	cmp	r3, #22
 8006c1e:	d11e      	bne.n	8006c5e <__sflush_r+0xea>
 8006c20:	602f      	str	r7, [r5, #0]
 8006c22:	2000      	movs	r0, #0
 8006c24:	e022      	b.n	8006c6c <__sflush_r+0xf8>
 8006c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c2a:	b21b      	sxth	r3, r3
 8006c2c:	e01b      	b.n	8006c66 <__sflush_r+0xf2>
 8006c2e:	690f      	ldr	r7, [r1, #16]
 8006c30:	2f00      	cmp	r7, #0
 8006c32:	d0f6      	beq.n	8006c22 <__sflush_r+0xae>
 8006c34:	0793      	lsls	r3, r2, #30
 8006c36:	680e      	ldr	r6, [r1, #0]
 8006c38:	bf08      	it	eq
 8006c3a:	694b      	ldreq	r3, [r1, #20]
 8006c3c:	600f      	str	r7, [r1, #0]
 8006c3e:	bf18      	it	ne
 8006c40:	2300      	movne	r3, #0
 8006c42:	eba6 0807 	sub.w	r8, r6, r7
 8006c46:	608b      	str	r3, [r1, #8]
 8006c48:	f1b8 0f00 	cmp.w	r8, #0
 8006c4c:	dde9      	ble.n	8006c22 <__sflush_r+0xae>
 8006c4e:	6a21      	ldr	r1, [r4, #32]
 8006c50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c52:	4643      	mov	r3, r8
 8006c54:	463a      	mov	r2, r7
 8006c56:	4628      	mov	r0, r5
 8006c58:	47b0      	blx	r6
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	dc08      	bgt.n	8006c70 <__sflush_r+0xfc>
 8006c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c66:	81a3      	strh	r3, [r4, #12]
 8006c68:	f04f 30ff 	mov.w	r0, #4294967295
 8006c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c70:	4407      	add	r7, r0
 8006c72:	eba8 0800 	sub.w	r8, r8, r0
 8006c76:	e7e7      	b.n	8006c48 <__sflush_r+0xd4>
 8006c78:	dfbffffe 	.word	0xdfbffffe

08006c7c <_fflush_r>:
 8006c7c:	b538      	push	{r3, r4, r5, lr}
 8006c7e:	690b      	ldr	r3, [r1, #16]
 8006c80:	4605      	mov	r5, r0
 8006c82:	460c      	mov	r4, r1
 8006c84:	b913      	cbnz	r3, 8006c8c <_fflush_r+0x10>
 8006c86:	2500      	movs	r5, #0
 8006c88:	4628      	mov	r0, r5
 8006c8a:	bd38      	pop	{r3, r4, r5, pc}
 8006c8c:	b118      	cbz	r0, 8006c96 <_fflush_r+0x1a>
 8006c8e:	6a03      	ldr	r3, [r0, #32]
 8006c90:	b90b      	cbnz	r3, 8006c96 <_fflush_r+0x1a>
 8006c92:	f7fe fa2d 	bl	80050f0 <__sinit>
 8006c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d0f3      	beq.n	8006c86 <_fflush_r+0xa>
 8006c9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ca0:	07d0      	lsls	r0, r2, #31
 8006ca2:	d404      	bmi.n	8006cae <_fflush_r+0x32>
 8006ca4:	0599      	lsls	r1, r3, #22
 8006ca6:	d402      	bmi.n	8006cae <_fflush_r+0x32>
 8006ca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006caa:	f7fe fb38 	bl	800531e <__retarget_lock_acquire_recursive>
 8006cae:	4628      	mov	r0, r5
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	f7ff ff5f 	bl	8006b74 <__sflush_r>
 8006cb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cb8:	07da      	lsls	r2, r3, #31
 8006cba:	4605      	mov	r5, r0
 8006cbc:	d4e4      	bmi.n	8006c88 <_fflush_r+0xc>
 8006cbe:	89a3      	ldrh	r3, [r4, #12]
 8006cc0:	059b      	lsls	r3, r3, #22
 8006cc2:	d4e1      	bmi.n	8006c88 <_fflush_r+0xc>
 8006cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cc6:	f7fe fb2b 	bl	8005320 <__retarget_lock_release_recursive>
 8006cca:	e7dd      	b.n	8006c88 <_fflush_r+0xc>

08006ccc <memmove>:
 8006ccc:	4288      	cmp	r0, r1
 8006cce:	b510      	push	{r4, lr}
 8006cd0:	eb01 0402 	add.w	r4, r1, r2
 8006cd4:	d902      	bls.n	8006cdc <memmove+0x10>
 8006cd6:	4284      	cmp	r4, r0
 8006cd8:	4623      	mov	r3, r4
 8006cda:	d807      	bhi.n	8006cec <memmove+0x20>
 8006cdc:	1e43      	subs	r3, r0, #1
 8006cde:	42a1      	cmp	r1, r4
 8006ce0:	d008      	beq.n	8006cf4 <memmove+0x28>
 8006ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ce6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cea:	e7f8      	b.n	8006cde <memmove+0x12>
 8006cec:	4402      	add	r2, r0
 8006cee:	4601      	mov	r1, r0
 8006cf0:	428a      	cmp	r2, r1
 8006cf2:	d100      	bne.n	8006cf6 <memmove+0x2a>
 8006cf4:	bd10      	pop	{r4, pc}
 8006cf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cfe:	e7f7      	b.n	8006cf0 <memmove+0x24>

08006d00 <_sbrk_r>:
 8006d00:	b538      	push	{r3, r4, r5, lr}
 8006d02:	4d06      	ldr	r5, [pc, #24]	@ (8006d1c <_sbrk_r+0x1c>)
 8006d04:	2300      	movs	r3, #0
 8006d06:	4604      	mov	r4, r0
 8006d08:	4608      	mov	r0, r1
 8006d0a:	602b      	str	r3, [r5, #0]
 8006d0c:	f7fa fc90 	bl	8001630 <_sbrk>
 8006d10:	1c43      	adds	r3, r0, #1
 8006d12:	d102      	bne.n	8006d1a <_sbrk_r+0x1a>
 8006d14:	682b      	ldr	r3, [r5, #0]
 8006d16:	b103      	cbz	r3, 8006d1a <_sbrk_r+0x1a>
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	bd38      	pop	{r3, r4, r5, pc}
 8006d1c:	200004c8 	.word	0x200004c8

08006d20 <memcpy>:
 8006d20:	440a      	add	r2, r1
 8006d22:	4291      	cmp	r1, r2
 8006d24:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d28:	d100      	bne.n	8006d2c <memcpy+0xc>
 8006d2a:	4770      	bx	lr
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d36:	4291      	cmp	r1, r2
 8006d38:	d1f9      	bne.n	8006d2e <memcpy+0xe>
 8006d3a:	bd10      	pop	{r4, pc}

08006d3c <__assert_func>:
 8006d3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d3e:	4614      	mov	r4, r2
 8006d40:	461a      	mov	r2, r3
 8006d42:	4b09      	ldr	r3, [pc, #36]	@ (8006d68 <__assert_func+0x2c>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4605      	mov	r5, r0
 8006d48:	68d8      	ldr	r0, [r3, #12]
 8006d4a:	b954      	cbnz	r4, 8006d62 <__assert_func+0x26>
 8006d4c:	4b07      	ldr	r3, [pc, #28]	@ (8006d6c <__assert_func+0x30>)
 8006d4e:	461c      	mov	r4, r3
 8006d50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d54:	9100      	str	r1, [sp, #0]
 8006d56:	462b      	mov	r3, r5
 8006d58:	4905      	ldr	r1, [pc, #20]	@ (8006d70 <__assert_func+0x34>)
 8006d5a:	f000 f86f 	bl	8006e3c <fiprintf>
 8006d5e:	f000 f87f 	bl	8006e60 <abort>
 8006d62:	4b04      	ldr	r3, [pc, #16]	@ (8006d74 <__assert_func+0x38>)
 8006d64:	e7f4      	b.n	8006d50 <__assert_func+0x14>
 8006d66:	bf00      	nop
 8006d68:	20000018 	.word	0x20000018
 8006d6c:	080076b6 	.word	0x080076b6
 8006d70:	08007688 	.word	0x08007688
 8006d74:	0800767b 	.word	0x0800767b

08006d78 <_calloc_r>:
 8006d78:	b570      	push	{r4, r5, r6, lr}
 8006d7a:	fba1 5402 	umull	r5, r4, r1, r2
 8006d7e:	b93c      	cbnz	r4, 8006d90 <_calloc_r+0x18>
 8006d80:	4629      	mov	r1, r5
 8006d82:	f7ff f991 	bl	80060a8 <_malloc_r>
 8006d86:	4606      	mov	r6, r0
 8006d88:	b928      	cbnz	r0, 8006d96 <_calloc_r+0x1e>
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	bd70      	pop	{r4, r5, r6, pc}
 8006d90:	220c      	movs	r2, #12
 8006d92:	6002      	str	r2, [r0, #0]
 8006d94:	e7f9      	b.n	8006d8a <_calloc_r+0x12>
 8006d96:	462a      	mov	r2, r5
 8006d98:	4621      	mov	r1, r4
 8006d9a:	f7fe fa42 	bl	8005222 <memset>
 8006d9e:	e7f5      	b.n	8006d8c <_calloc_r+0x14>

08006da0 <__ascii_mbtowc>:
 8006da0:	b082      	sub	sp, #8
 8006da2:	b901      	cbnz	r1, 8006da6 <__ascii_mbtowc+0x6>
 8006da4:	a901      	add	r1, sp, #4
 8006da6:	b142      	cbz	r2, 8006dba <__ascii_mbtowc+0x1a>
 8006da8:	b14b      	cbz	r3, 8006dbe <__ascii_mbtowc+0x1e>
 8006daa:	7813      	ldrb	r3, [r2, #0]
 8006dac:	600b      	str	r3, [r1, #0]
 8006dae:	7812      	ldrb	r2, [r2, #0]
 8006db0:	1e10      	subs	r0, r2, #0
 8006db2:	bf18      	it	ne
 8006db4:	2001      	movne	r0, #1
 8006db6:	b002      	add	sp, #8
 8006db8:	4770      	bx	lr
 8006dba:	4610      	mov	r0, r2
 8006dbc:	e7fb      	b.n	8006db6 <__ascii_mbtowc+0x16>
 8006dbe:	f06f 0001 	mvn.w	r0, #1
 8006dc2:	e7f8      	b.n	8006db6 <__ascii_mbtowc+0x16>

08006dc4 <_realloc_r>:
 8006dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc8:	4680      	mov	r8, r0
 8006dca:	4615      	mov	r5, r2
 8006dcc:	460c      	mov	r4, r1
 8006dce:	b921      	cbnz	r1, 8006dda <_realloc_r+0x16>
 8006dd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd4:	4611      	mov	r1, r2
 8006dd6:	f7ff b967 	b.w	80060a8 <_malloc_r>
 8006dda:	b92a      	cbnz	r2, 8006de8 <_realloc_r+0x24>
 8006ddc:	f7ff f8f0 	bl	8005fc0 <_free_r>
 8006de0:	2400      	movs	r4, #0
 8006de2:	4620      	mov	r0, r4
 8006de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de8:	f000 f841 	bl	8006e6e <_malloc_usable_size_r>
 8006dec:	4285      	cmp	r5, r0
 8006dee:	4606      	mov	r6, r0
 8006df0:	d802      	bhi.n	8006df8 <_realloc_r+0x34>
 8006df2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006df6:	d8f4      	bhi.n	8006de2 <_realloc_r+0x1e>
 8006df8:	4629      	mov	r1, r5
 8006dfa:	4640      	mov	r0, r8
 8006dfc:	f7ff f954 	bl	80060a8 <_malloc_r>
 8006e00:	4607      	mov	r7, r0
 8006e02:	2800      	cmp	r0, #0
 8006e04:	d0ec      	beq.n	8006de0 <_realloc_r+0x1c>
 8006e06:	42b5      	cmp	r5, r6
 8006e08:	462a      	mov	r2, r5
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	bf28      	it	cs
 8006e0e:	4632      	movcs	r2, r6
 8006e10:	f7ff ff86 	bl	8006d20 <memcpy>
 8006e14:	4621      	mov	r1, r4
 8006e16:	4640      	mov	r0, r8
 8006e18:	f7ff f8d2 	bl	8005fc0 <_free_r>
 8006e1c:	463c      	mov	r4, r7
 8006e1e:	e7e0      	b.n	8006de2 <_realloc_r+0x1e>

08006e20 <__ascii_wctomb>:
 8006e20:	4603      	mov	r3, r0
 8006e22:	4608      	mov	r0, r1
 8006e24:	b141      	cbz	r1, 8006e38 <__ascii_wctomb+0x18>
 8006e26:	2aff      	cmp	r2, #255	@ 0xff
 8006e28:	d904      	bls.n	8006e34 <__ascii_wctomb+0x14>
 8006e2a:	228a      	movs	r2, #138	@ 0x8a
 8006e2c:	601a      	str	r2, [r3, #0]
 8006e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e32:	4770      	bx	lr
 8006e34:	700a      	strb	r2, [r1, #0]
 8006e36:	2001      	movs	r0, #1
 8006e38:	4770      	bx	lr
	...

08006e3c <fiprintf>:
 8006e3c:	b40e      	push	{r1, r2, r3}
 8006e3e:	b503      	push	{r0, r1, lr}
 8006e40:	4601      	mov	r1, r0
 8006e42:	ab03      	add	r3, sp, #12
 8006e44:	4805      	ldr	r0, [pc, #20]	@ (8006e5c <fiprintf+0x20>)
 8006e46:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e4a:	6800      	ldr	r0, [r0, #0]
 8006e4c:	9301      	str	r3, [sp, #4]
 8006e4e:	f000 f83f 	bl	8006ed0 <_vfiprintf_r>
 8006e52:	b002      	add	sp, #8
 8006e54:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e58:	b003      	add	sp, #12
 8006e5a:	4770      	bx	lr
 8006e5c:	20000018 	.word	0x20000018

08006e60 <abort>:
 8006e60:	b508      	push	{r3, lr}
 8006e62:	2006      	movs	r0, #6
 8006e64:	f000 fa08 	bl	8007278 <raise>
 8006e68:	2001      	movs	r0, #1
 8006e6a:	f7fa fb69 	bl	8001540 <_exit>

08006e6e <_malloc_usable_size_r>:
 8006e6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e72:	1f18      	subs	r0, r3, #4
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bfbc      	itt	lt
 8006e78:	580b      	ldrlt	r3, [r1, r0]
 8006e7a:	18c0      	addlt	r0, r0, r3
 8006e7c:	4770      	bx	lr

08006e7e <__sfputc_r>:
 8006e7e:	6893      	ldr	r3, [r2, #8]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	b410      	push	{r4}
 8006e86:	6093      	str	r3, [r2, #8]
 8006e88:	da08      	bge.n	8006e9c <__sfputc_r+0x1e>
 8006e8a:	6994      	ldr	r4, [r2, #24]
 8006e8c:	42a3      	cmp	r3, r4
 8006e8e:	db01      	blt.n	8006e94 <__sfputc_r+0x16>
 8006e90:	290a      	cmp	r1, #10
 8006e92:	d103      	bne.n	8006e9c <__sfputc_r+0x1e>
 8006e94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e98:	f000 b932 	b.w	8007100 <__swbuf_r>
 8006e9c:	6813      	ldr	r3, [r2, #0]
 8006e9e:	1c58      	adds	r0, r3, #1
 8006ea0:	6010      	str	r0, [r2, #0]
 8006ea2:	7019      	strb	r1, [r3, #0]
 8006ea4:	4608      	mov	r0, r1
 8006ea6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <__sfputs_r>:
 8006eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eae:	4606      	mov	r6, r0
 8006eb0:	460f      	mov	r7, r1
 8006eb2:	4614      	mov	r4, r2
 8006eb4:	18d5      	adds	r5, r2, r3
 8006eb6:	42ac      	cmp	r4, r5
 8006eb8:	d101      	bne.n	8006ebe <__sfputs_r+0x12>
 8006eba:	2000      	movs	r0, #0
 8006ebc:	e007      	b.n	8006ece <__sfputs_r+0x22>
 8006ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ec2:	463a      	mov	r2, r7
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f7ff ffda 	bl	8006e7e <__sfputc_r>
 8006eca:	1c43      	adds	r3, r0, #1
 8006ecc:	d1f3      	bne.n	8006eb6 <__sfputs_r+0xa>
 8006ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006ed0 <_vfiprintf_r>:
 8006ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	460d      	mov	r5, r1
 8006ed6:	b09d      	sub	sp, #116	@ 0x74
 8006ed8:	4614      	mov	r4, r2
 8006eda:	4698      	mov	r8, r3
 8006edc:	4606      	mov	r6, r0
 8006ede:	b118      	cbz	r0, 8006ee8 <_vfiprintf_r+0x18>
 8006ee0:	6a03      	ldr	r3, [r0, #32]
 8006ee2:	b90b      	cbnz	r3, 8006ee8 <_vfiprintf_r+0x18>
 8006ee4:	f7fe f904 	bl	80050f0 <__sinit>
 8006ee8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006eea:	07d9      	lsls	r1, r3, #31
 8006eec:	d405      	bmi.n	8006efa <_vfiprintf_r+0x2a>
 8006eee:	89ab      	ldrh	r3, [r5, #12]
 8006ef0:	059a      	lsls	r2, r3, #22
 8006ef2:	d402      	bmi.n	8006efa <_vfiprintf_r+0x2a>
 8006ef4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ef6:	f7fe fa12 	bl	800531e <__retarget_lock_acquire_recursive>
 8006efa:	89ab      	ldrh	r3, [r5, #12]
 8006efc:	071b      	lsls	r3, r3, #28
 8006efe:	d501      	bpl.n	8006f04 <_vfiprintf_r+0x34>
 8006f00:	692b      	ldr	r3, [r5, #16]
 8006f02:	b99b      	cbnz	r3, 8006f2c <_vfiprintf_r+0x5c>
 8006f04:	4629      	mov	r1, r5
 8006f06:	4630      	mov	r0, r6
 8006f08:	f000 f938 	bl	800717c <__swsetup_r>
 8006f0c:	b170      	cbz	r0, 8006f2c <_vfiprintf_r+0x5c>
 8006f0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f10:	07dc      	lsls	r4, r3, #31
 8006f12:	d504      	bpl.n	8006f1e <_vfiprintf_r+0x4e>
 8006f14:	f04f 30ff 	mov.w	r0, #4294967295
 8006f18:	b01d      	add	sp, #116	@ 0x74
 8006f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f1e:	89ab      	ldrh	r3, [r5, #12]
 8006f20:	0598      	lsls	r0, r3, #22
 8006f22:	d4f7      	bmi.n	8006f14 <_vfiprintf_r+0x44>
 8006f24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f26:	f7fe f9fb 	bl	8005320 <__retarget_lock_release_recursive>
 8006f2a:	e7f3      	b.n	8006f14 <_vfiprintf_r+0x44>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f30:	2320      	movs	r3, #32
 8006f32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f36:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f3a:	2330      	movs	r3, #48	@ 0x30
 8006f3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80070ec <_vfiprintf_r+0x21c>
 8006f40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f44:	f04f 0901 	mov.w	r9, #1
 8006f48:	4623      	mov	r3, r4
 8006f4a:	469a      	mov	sl, r3
 8006f4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f50:	b10a      	cbz	r2, 8006f56 <_vfiprintf_r+0x86>
 8006f52:	2a25      	cmp	r2, #37	@ 0x25
 8006f54:	d1f9      	bne.n	8006f4a <_vfiprintf_r+0x7a>
 8006f56:	ebba 0b04 	subs.w	fp, sl, r4
 8006f5a:	d00b      	beq.n	8006f74 <_vfiprintf_r+0xa4>
 8006f5c:	465b      	mov	r3, fp
 8006f5e:	4622      	mov	r2, r4
 8006f60:	4629      	mov	r1, r5
 8006f62:	4630      	mov	r0, r6
 8006f64:	f7ff ffa2 	bl	8006eac <__sfputs_r>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	f000 80a7 	beq.w	80070bc <_vfiprintf_r+0x1ec>
 8006f6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f70:	445a      	add	r2, fp
 8006f72:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f74:	f89a 3000 	ldrb.w	r3, [sl]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f000 809f 	beq.w	80070bc <_vfiprintf_r+0x1ec>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	f04f 32ff 	mov.w	r2, #4294967295
 8006f84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f88:	f10a 0a01 	add.w	sl, sl, #1
 8006f8c:	9304      	str	r3, [sp, #16]
 8006f8e:	9307      	str	r3, [sp, #28]
 8006f90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f94:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f96:	4654      	mov	r4, sl
 8006f98:	2205      	movs	r2, #5
 8006f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f9e:	4853      	ldr	r0, [pc, #332]	@ (80070ec <_vfiprintf_r+0x21c>)
 8006fa0:	f7f9 f93e 	bl	8000220 <memchr>
 8006fa4:	9a04      	ldr	r2, [sp, #16]
 8006fa6:	b9d8      	cbnz	r0, 8006fe0 <_vfiprintf_r+0x110>
 8006fa8:	06d1      	lsls	r1, r2, #27
 8006faa:	bf44      	itt	mi
 8006fac:	2320      	movmi	r3, #32
 8006fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fb2:	0713      	lsls	r3, r2, #28
 8006fb4:	bf44      	itt	mi
 8006fb6:	232b      	movmi	r3, #43	@ 0x2b
 8006fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8006fc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fc2:	d015      	beq.n	8006ff0 <_vfiprintf_r+0x120>
 8006fc4:	9a07      	ldr	r2, [sp, #28]
 8006fc6:	4654      	mov	r4, sl
 8006fc8:	2000      	movs	r0, #0
 8006fca:	f04f 0c0a 	mov.w	ip, #10
 8006fce:	4621      	mov	r1, r4
 8006fd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fd4:	3b30      	subs	r3, #48	@ 0x30
 8006fd6:	2b09      	cmp	r3, #9
 8006fd8:	d94b      	bls.n	8007072 <_vfiprintf_r+0x1a2>
 8006fda:	b1b0      	cbz	r0, 800700a <_vfiprintf_r+0x13a>
 8006fdc:	9207      	str	r2, [sp, #28]
 8006fde:	e014      	b.n	800700a <_vfiprintf_r+0x13a>
 8006fe0:	eba0 0308 	sub.w	r3, r0, r8
 8006fe4:	fa09 f303 	lsl.w	r3, r9, r3
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	9304      	str	r3, [sp, #16]
 8006fec:	46a2      	mov	sl, r4
 8006fee:	e7d2      	b.n	8006f96 <_vfiprintf_r+0xc6>
 8006ff0:	9b03      	ldr	r3, [sp, #12]
 8006ff2:	1d19      	adds	r1, r3, #4
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	9103      	str	r1, [sp, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	bfbb      	ittet	lt
 8006ffc:	425b      	neglt	r3, r3
 8006ffe:	f042 0202 	orrlt.w	r2, r2, #2
 8007002:	9307      	strge	r3, [sp, #28]
 8007004:	9307      	strlt	r3, [sp, #28]
 8007006:	bfb8      	it	lt
 8007008:	9204      	strlt	r2, [sp, #16]
 800700a:	7823      	ldrb	r3, [r4, #0]
 800700c:	2b2e      	cmp	r3, #46	@ 0x2e
 800700e:	d10a      	bne.n	8007026 <_vfiprintf_r+0x156>
 8007010:	7863      	ldrb	r3, [r4, #1]
 8007012:	2b2a      	cmp	r3, #42	@ 0x2a
 8007014:	d132      	bne.n	800707c <_vfiprintf_r+0x1ac>
 8007016:	9b03      	ldr	r3, [sp, #12]
 8007018:	1d1a      	adds	r2, r3, #4
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	9203      	str	r2, [sp, #12]
 800701e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007022:	3402      	adds	r4, #2
 8007024:	9305      	str	r3, [sp, #20]
 8007026:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80070fc <_vfiprintf_r+0x22c>
 800702a:	7821      	ldrb	r1, [r4, #0]
 800702c:	2203      	movs	r2, #3
 800702e:	4650      	mov	r0, sl
 8007030:	f7f9 f8f6 	bl	8000220 <memchr>
 8007034:	b138      	cbz	r0, 8007046 <_vfiprintf_r+0x176>
 8007036:	9b04      	ldr	r3, [sp, #16]
 8007038:	eba0 000a 	sub.w	r0, r0, sl
 800703c:	2240      	movs	r2, #64	@ 0x40
 800703e:	4082      	lsls	r2, r0
 8007040:	4313      	orrs	r3, r2
 8007042:	3401      	adds	r4, #1
 8007044:	9304      	str	r3, [sp, #16]
 8007046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800704a:	4829      	ldr	r0, [pc, #164]	@ (80070f0 <_vfiprintf_r+0x220>)
 800704c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007050:	2206      	movs	r2, #6
 8007052:	f7f9 f8e5 	bl	8000220 <memchr>
 8007056:	2800      	cmp	r0, #0
 8007058:	d03f      	beq.n	80070da <_vfiprintf_r+0x20a>
 800705a:	4b26      	ldr	r3, [pc, #152]	@ (80070f4 <_vfiprintf_r+0x224>)
 800705c:	bb1b      	cbnz	r3, 80070a6 <_vfiprintf_r+0x1d6>
 800705e:	9b03      	ldr	r3, [sp, #12]
 8007060:	3307      	adds	r3, #7
 8007062:	f023 0307 	bic.w	r3, r3, #7
 8007066:	3308      	adds	r3, #8
 8007068:	9303      	str	r3, [sp, #12]
 800706a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800706c:	443b      	add	r3, r7
 800706e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007070:	e76a      	b.n	8006f48 <_vfiprintf_r+0x78>
 8007072:	fb0c 3202 	mla	r2, ip, r2, r3
 8007076:	460c      	mov	r4, r1
 8007078:	2001      	movs	r0, #1
 800707a:	e7a8      	b.n	8006fce <_vfiprintf_r+0xfe>
 800707c:	2300      	movs	r3, #0
 800707e:	3401      	adds	r4, #1
 8007080:	9305      	str	r3, [sp, #20]
 8007082:	4619      	mov	r1, r3
 8007084:	f04f 0c0a 	mov.w	ip, #10
 8007088:	4620      	mov	r0, r4
 800708a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800708e:	3a30      	subs	r2, #48	@ 0x30
 8007090:	2a09      	cmp	r2, #9
 8007092:	d903      	bls.n	800709c <_vfiprintf_r+0x1cc>
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0c6      	beq.n	8007026 <_vfiprintf_r+0x156>
 8007098:	9105      	str	r1, [sp, #20]
 800709a:	e7c4      	b.n	8007026 <_vfiprintf_r+0x156>
 800709c:	fb0c 2101 	mla	r1, ip, r1, r2
 80070a0:	4604      	mov	r4, r0
 80070a2:	2301      	movs	r3, #1
 80070a4:	e7f0      	b.n	8007088 <_vfiprintf_r+0x1b8>
 80070a6:	ab03      	add	r3, sp, #12
 80070a8:	9300      	str	r3, [sp, #0]
 80070aa:	462a      	mov	r2, r5
 80070ac:	4b12      	ldr	r3, [pc, #72]	@ (80070f8 <_vfiprintf_r+0x228>)
 80070ae:	a904      	add	r1, sp, #16
 80070b0:	4630      	mov	r0, r6
 80070b2:	f7fd fbd9 	bl	8004868 <_printf_float>
 80070b6:	4607      	mov	r7, r0
 80070b8:	1c78      	adds	r0, r7, #1
 80070ba:	d1d6      	bne.n	800706a <_vfiprintf_r+0x19a>
 80070bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070be:	07d9      	lsls	r1, r3, #31
 80070c0:	d405      	bmi.n	80070ce <_vfiprintf_r+0x1fe>
 80070c2:	89ab      	ldrh	r3, [r5, #12]
 80070c4:	059a      	lsls	r2, r3, #22
 80070c6:	d402      	bmi.n	80070ce <_vfiprintf_r+0x1fe>
 80070c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070ca:	f7fe f929 	bl	8005320 <__retarget_lock_release_recursive>
 80070ce:	89ab      	ldrh	r3, [r5, #12]
 80070d0:	065b      	lsls	r3, r3, #25
 80070d2:	f53f af1f 	bmi.w	8006f14 <_vfiprintf_r+0x44>
 80070d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070d8:	e71e      	b.n	8006f18 <_vfiprintf_r+0x48>
 80070da:	ab03      	add	r3, sp, #12
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	462a      	mov	r2, r5
 80070e0:	4b05      	ldr	r3, [pc, #20]	@ (80070f8 <_vfiprintf_r+0x228>)
 80070e2:	a904      	add	r1, sp, #16
 80070e4:	4630      	mov	r0, r6
 80070e6:	f7fd fe57 	bl	8004d98 <_printf_i>
 80070ea:	e7e4      	b.n	80070b6 <_vfiprintf_r+0x1e6>
 80070ec:	08007660 	.word	0x08007660
 80070f0:	0800766a 	.word	0x0800766a
 80070f4:	08004869 	.word	0x08004869
 80070f8:	08006ead 	.word	0x08006ead
 80070fc:	08007666 	.word	0x08007666

08007100 <__swbuf_r>:
 8007100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007102:	460e      	mov	r6, r1
 8007104:	4614      	mov	r4, r2
 8007106:	4605      	mov	r5, r0
 8007108:	b118      	cbz	r0, 8007112 <__swbuf_r+0x12>
 800710a:	6a03      	ldr	r3, [r0, #32]
 800710c:	b90b      	cbnz	r3, 8007112 <__swbuf_r+0x12>
 800710e:	f7fd ffef 	bl	80050f0 <__sinit>
 8007112:	69a3      	ldr	r3, [r4, #24]
 8007114:	60a3      	str	r3, [r4, #8]
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	071a      	lsls	r2, r3, #28
 800711a:	d501      	bpl.n	8007120 <__swbuf_r+0x20>
 800711c:	6923      	ldr	r3, [r4, #16]
 800711e:	b943      	cbnz	r3, 8007132 <__swbuf_r+0x32>
 8007120:	4621      	mov	r1, r4
 8007122:	4628      	mov	r0, r5
 8007124:	f000 f82a 	bl	800717c <__swsetup_r>
 8007128:	b118      	cbz	r0, 8007132 <__swbuf_r+0x32>
 800712a:	f04f 37ff 	mov.w	r7, #4294967295
 800712e:	4638      	mov	r0, r7
 8007130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	6922      	ldr	r2, [r4, #16]
 8007136:	1a98      	subs	r0, r3, r2
 8007138:	6963      	ldr	r3, [r4, #20]
 800713a:	b2f6      	uxtb	r6, r6
 800713c:	4283      	cmp	r3, r0
 800713e:	4637      	mov	r7, r6
 8007140:	dc05      	bgt.n	800714e <__swbuf_r+0x4e>
 8007142:	4621      	mov	r1, r4
 8007144:	4628      	mov	r0, r5
 8007146:	f7ff fd99 	bl	8006c7c <_fflush_r>
 800714a:	2800      	cmp	r0, #0
 800714c:	d1ed      	bne.n	800712a <__swbuf_r+0x2a>
 800714e:	68a3      	ldr	r3, [r4, #8]
 8007150:	3b01      	subs	r3, #1
 8007152:	60a3      	str	r3, [r4, #8]
 8007154:	6823      	ldr	r3, [r4, #0]
 8007156:	1c5a      	adds	r2, r3, #1
 8007158:	6022      	str	r2, [r4, #0]
 800715a:	701e      	strb	r6, [r3, #0]
 800715c:	6962      	ldr	r2, [r4, #20]
 800715e:	1c43      	adds	r3, r0, #1
 8007160:	429a      	cmp	r2, r3
 8007162:	d004      	beq.n	800716e <__swbuf_r+0x6e>
 8007164:	89a3      	ldrh	r3, [r4, #12]
 8007166:	07db      	lsls	r3, r3, #31
 8007168:	d5e1      	bpl.n	800712e <__swbuf_r+0x2e>
 800716a:	2e0a      	cmp	r6, #10
 800716c:	d1df      	bne.n	800712e <__swbuf_r+0x2e>
 800716e:	4621      	mov	r1, r4
 8007170:	4628      	mov	r0, r5
 8007172:	f7ff fd83 	bl	8006c7c <_fflush_r>
 8007176:	2800      	cmp	r0, #0
 8007178:	d0d9      	beq.n	800712e <__swbuf_r+0x2e>
 800717a:	e7d6      	b.n	800712a <__swbuf_r+0x2a>

0800717c <__swsetup_r>:
 800717c:	b538      	push	{r3, r4, r5, lr}
 800717e:	4b29      	ldr	r3, [pc, #164]	@ (8007224 <__swsetup_r+0xa8>)
 8007180:	4605      	mov	r5, r0
 8007182:	6818      	ldr	r0, [r3, #0]
 8007184:	460c      	mov	r4, r1
 8007186:	b118      	cbz	r0, 8007190 <__swsetup_r+0x14>
 8007188:	6a03      	ldr	r3, [r0, #32]
 800718a:	b90b      	cbnz	r3, 8007190 <__swsetup_r+0x14>
 800718c:	f7fd ffb0 	bl	80050f0 <__sinit>
 8007190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007194:	0719      	lsls	r1, r3, #28
 8007196:	d422      	bmi.n	80071de <__swsetup_r+0x62>
 8007198:	06da      	lsls	r2, r3, #27
 800719a:	d407      	bmi.n	80071ac <__swsetup_r+0x30>
 800719c:	2209      	movs	r2, #9
 800719e:	602a      	str	r2, [r5, #0]
 80071a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071a4:	81a3      	strh	r3, [r4, #12]
 80071a6:	f04f 30ff 	mov.w	r0, #4294967295
 80071aa:	e033      	b.n	8007214 <__swsetup_r+0x98>
 80071ac:	0758      	lsls	r0, r3, #29
 80071ae:	d512      	bpl.n	80071d6 <__swsetup_r+0x5a>
 80071b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071b2:	b141      	cbz	r1, 80071c6 <__swsetup_r+0x4a>
 80071b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071b8:	4299      	cmp	r1, r3
 80071ba:	d002      	beq.n	80071c2 <__swsetup_r+0x46>
 80071bc:	4628      	mov	r0, r5
 80071be:	f7fe feff 	bl	8005fc0 <_free_r>
 80071c2:	2300      	movs	r3, #0
 80071c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80071c6:	89a3      	ldrh	r3, [r4, #12]
 80071c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80071cc:	81a3      	strh	r3, [r4, #12]
 80071ce:	2300      	movs	r3, #0
 80071d0:	6063      	str	r3, [r4, #4]
 80071d2:	6923      	ldr	r3, [r4, #16]
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	89a3      	ldrh	r3, [r4, #12]
 80071d8:	f043 0308 	orr.w	r3, r3, #8
 80071dc:	81a3      	strh	r3, [r4, #12]
 80071de:	6923      	ldr	r3, [r4, #16]
 80071e0:	b94b      	cbnz	r3, 80071f6 <__swsetup_r+0x7a>
 80071e2:	89a3      	ldrh	r3, [r4, #12]
 80071e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80071e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071ec:	d003      	beq.n	80071f6 <__swsetup_r+0x7a>
 80071ee:	4621      	mov	r1, r4
 80071f0:	4628      	mov	r0, r5
 80071f2:	f000 f883 	bl	80072fc <__smakebuf_r>
 80071f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071fa:	f013 0201 	ands.w	r2, r3, #1
 80071fe:	d00a      	beq.n	8007216 <__swsetup_r+0x9a>
 8007200:	2200      	movs	r2, #0
 8007202:	60a2      	str	r2, [r4, #8]
 8007204:	6962      	ldr	r2, [r4, #20]
 8007206:	4252      	negs	r2, r2
 8007208:	61a2      	str	r2, [r4, #24]
 800720a:	6922      	ldr	r2, [r4, #16]
 800720c:	b942      	cbnz	r2, 8007220 <__swsetup_r+0xa4>
 800720e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007212:	d1c5      	bne.n	80071a0 <__swsetup_r+0x24>
 8007214:	bd38      	pop	{r3, r4, r5, pc}
 8007216:	0799      	lsls	r1, r3, #30
 8007218:	bf58      	it	pl
 800721a:	6962      	ldrpl	r2, [r4, #20]
 800721c:	60a2      	str	r2, [r4, #8]
 800721e:	e7f4      	b.n	800720a <__swsetup_r+0x8e>
 8007220:	2000      	movs	r0, #0
 8007222:	e7f7      	b.n	8007214 <__swsetup_r+0x98>
 8007224:	20000018 	.word	0x20000018

08007228 <_raise_r>:
 8007228:	291f      	cmp	r1, #31
 800722a:	b538      	push	{r3, r4, r5, lr}
 800722c:	4605      	mov	r5, r0
 800722e:	460c      	mov	r4, r1
 8007230:	d904      	bls.n	800723c <_raise_r+0x14>
 8007232:	2316      	movs	r3, #22
 8007234:	6003      	str	r3, [r0, #0]
 8007236:	f04f 30ff 	mov.w	r0, #4294967295
 800723a:	bd38      	pop	{r3, r4, r5, pc}
 800723c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800723e:	b112      	cbz	r2, 8007246 <_raise_r+0x1e>
 8007240:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007244:	b94b      	cbnz	r3, 800725a <_raise_r+0x32>
 8007246:	4628      	mov	r0, r5
 8007248:	f000 f830 	bl	80072ac <_getpid_r>
 800724c:	4622      	mov	r2, r4
 800724e:	4601      	mov	r1, r0
 8007250:	4628      	mov	r0, r5
 8007252:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007256:	f000 b817 	b.w	8007288 <_kill_r>
 800725a:	2b01      	cmp	r3, #1
 800725c:	d00a      	beq.n	8007274 <_raise_r+0x4c>
 800725e:	1c59      	adds	r1, r3, #1
 8007260:	d103      	bne.n	800726a <_raise_r+0x42>
 8007262:	2316      	movs	r3, #22
 8007264:	6003      	str	r3, [r0, #0]
 8007266:	2001      	movs	r0, #1
 8007268:	e7e7      	b.n	800723a <_raise_r+0x12>
 800726a:	2100      	movs	r1, #0
 800726c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007270:	4620      	mov	r0, r4
 8007272:	4798      	blx	r3
 8007274:	2000      	movs	r0, #0
 8007276:	e7e0      	b.n	800723a <_raise_r+0x12>

08007278 <raise>:
 8007278:	4b02      	ldr	r3, [pc, #8]	@ (8007284 <raise+0xc>)
 800727a:	4601      	mov	r1, r0
 800727c:	6818      	ldr	r0, [r3, #0]
 800727e:	f7ff bfd3 	b.w	8007228 <_raise_r>
 8007282:	bf00      	nop
 8007284:	20000018 	.word	0x20000018

08007288 <_kill_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4d07      	ldr	r5, [pc, #28]	@ (80072a8 <_kill_r+0x20>)
 800728c:	2300      	movs	r3, #0
 800728e:	4604      	mov	r4, r0
 8007290:	4608      	mov	r0, r1
 8007292:	4611      	mov	r1, r2
 8007294:	602b      	str	r3, [r5, #0]
 8007296:	f7fa f943 	bl	8001520 <_kill>
 800729a:	1c43      	adds	r3, r0, #1
 800729c:	d102      	bne.n	80072a4 <_kill_r+0x1c>
 800729e:	682b      	ldr	r3, [r5, #0]
 80072a0:	b103      	cbz	r3, 80072a4 <_kill_r+0x1c>
 80072a2:	6023      	str	r3, [r4, #0]
 80072a4:	bd38      	pop	{r3, r4, r5, pc}
 80072a6:	bf00      	nop
 80072a8:	200004c8 	.word	0x200004c8

080072ac <_getpid_r>:
 80072ac:	f7fa b930 	b.w	8001510 <_getpid>

080072b0 <__swhatbuf_r>:
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	460c      	mov	r4, r1
 80072b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072b8:	2900      	cmp	r1, #0
 80072ba:	b096      	sub	sp, #88	@ 0x58
 80072bc:	4615      	mov	r5, r2
 80072be:	461e      	mov	r6, r3
 80072c0:	da0d      	bge.n	80072de <__swhatbuf_r+0x2e>
 80072c2:	89a3      	ldrh	r3, [r4, #12]
 80072c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80072c8:	f04f 0100 	mov.w	r1, #0
 80072cc:	bf14      	ite	ne
 80072ce:	2340      	movne	r3, #64	@ 0x40
 80072d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80072d4:	2000      	movs	r0, #0
 80072d6:	6031      	str	r1, [r6, #0]
 80072d8:	602b      	str	r3, [r5, #0]
 80072da:	b016      	add	sp, #88	@ 0x58
 80072dc:	bd70      	pop	{r4, r5, r6, pc}
 80072de:	466a      	mov	r2, sp
 80072e0:	f000 f848 	bl	8007374 <_fstat_r>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	dbec      	blt.n	80072c2 <__swhatbuf_r+0x12>
 80072e8:	9901      	ldr	r1, [sp, #4]
 80072ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072f2:	4259      	negs	r1, r3
 80072f4:	4159      	adcs	r1, r3
 80072f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072fa:	e7eb      	b.n	80072d4 <__swhatbuf_r+0x24>

080072fc <__smakebuf_r>:
 80072fc:	898b      	ldrh	r3, [r1, #12]
 80072fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007300:	079d      	lsls	r5, r3, #30
 8007302:	4606      	mov	r6, r0
 8007304:	460c      	mov	r4, r1
 8007306:	d507      	bpl.n	8007318 <__smakebuf_r+0x1c>
 8007308:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800730c:	6023      	str	r3, [r4, #0]
 800730e:	6123      	str	r3, [r4, #16]
 8007310:	2301      	movs	r3, #1
 8007312:	6163      	str	r3, [r4, #20]
 8007314:	b003      	add	sp, #12
 8007316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007318:	ab01      	add	r3, sp, #4
 800731a:	466a      	mov	r2, sp
 800731c:	f7ff ffc8 	bl	80072b0 <__swhatbuf_r>
 8007320:	9f00      	ldr	r7, [sp, #0]
 8007322:	4605      	mov	r5, r0
 8007324:	4639      	mov	r1, r7
 8007326:	4630      	mov	r0, r6
 8007328:	f7fe febe 	bl	80060a8 <_malloc_r>
 800732c:	b948      	cbnz	r0, 8007342 <__smakebuf_r+0x46>
 800732e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007332:	059a      	lsls	r2, r3, #22
 8007334:	d4ee      	bmi.n	8007314 <__smakebuf_r+0x18>
 8007336:	f023 0303 	bic.w	r3, r3, #3
 800733a:	f043 0302 	orr.w	r3, r3, #2
 800733e:	81a3      	strh	r3, [r4, #12]
 8007340:	e7e2      	b.n	8007308 <__smakebuf_r+0xc>
 8007342:	89a3      	ldrh	r3, [r4, #12]
 8007344:	6020      	str	r0, [r4, #0]
 8007346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800734a:	81a3      	strh	r3, [r4, #12]
 800734c:	9b01      	ldr	r3, [sp, #4]
 800734e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007352:	b15b      	cbz	r3, 800736c <__smakebuf_r+0x70>
 8007354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007358:	4630      	mov	r0, r6
 800735a:	f000 f81d 	bl	8007398 <_isatty_r>
 800735e:	b128      	cbz	r0, 800736c <__smakebuf_r+0x70>
 8007360:	89a3      	ldrh	r3, [r4, #12]
 8007362:	f023 0303 	bic.w	r3, r3, #3
 8007366:	f043 0301 	orr.w	r3, r3, #1
 800736a:	81a3      	strh	r3, [r4, #12]
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	431d      	orrs	r5, r3
 8007370:	81a5      	strh	r5, [r4, #12]
 8007372:	e7cf      	b.n	8007314 <__smakebuf_r+0x18>

08007374 <_fstat_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	4d07      	ldr	r5, [pc, #28]	@ (8007394 <_fstat_r+0x20>)
 8007378:	2300      	movs	r3, #0
 800737a:	4604      	mov	r4, r0
 800737c:	4608      	mov	r0, r1
 800737e:	4611      	mov	r1, r2
 8007380:	602b      	str	r3, [r5, #0]
 8007382:	f7fa f92d 	bl	80015e0 <_fstat>
 8007386:	1c43      	adds	r3, r0, #1
 8007388:	d102      	bne.n	8007390 <_fstat_r+0x1c>
 800738a:	682b      	ldr	r3, [r5, #0]
 800738c:	b103      	cbz	r3, 8007390 <_fstat_r+0x1c>
 800738e:	6023      	str	r3, [r4, #0]
 8007390:	bd38      	pop	{r3, r4, r5, pc}
 8007392:	bf00      	nop
 8007394:	200004c8 	.word	0x200004c8

08007398 <_isatty_r>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	4d06      	ldr	r5, [pc, #24]	@ (80073b4 <_isatty_r+0x1c>)
 800739c:	2300      	movs	r3, #0
 800739e:	4604      	mov	r4, r0
 80073a0:	4608      	mov	r0, r1
 80073a2:	602b      	str	r3, [r5, #0]
 80073a4:	f7fa f92c 	bl	8001600 <_isatty>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d102      	bne.n	80073b2 <_isatty_r+0x1a>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	b103      	cbz	r3, 80073b2 <_isatty_r+0x1a>
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
 80073b4:	200004c8 	.word	0x200004c8

080073b8 <_init>:
 80073b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ba:	bf00      	nop
 80073bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073be:	bc08      	pop	{r3}
 80073c0:	469e      	mov	lr, r3
 80073c2:	4770      	bx	lr

080073c4 <_fini>:
 80073c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073c6:	bf00      	nop
 80073c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ca:	bc08      	pop	{r3}
 80073cc:	469e      	mov	lr, r3
 80073ce:	4770      	bx	lr
