
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693    0.555447 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011580    0.170909    0.735387    1.290834 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.170909    0.000075    1.290909 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006726    0.286085    0.225076    1.515985 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.286085    0.000145    1.516130 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003653    0.154544    0.140508    1.656638 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.154544    0.000036    1.656674 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.656674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693    0.555447 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655447   clock uncertainty
                                  0.000000    0.655447   clock reconvergence pessimism
                                  0.125300    0.780747   library hold time
                                              0.780747   data required time
---------------------------------------------------------------------------------------------
                                              0.780747   data required time
                                             -1.656674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875928   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000706    0.553239 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015923    0.206850    0.764053    1.317292 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.206851    0.000274    1.317566 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005285    0.274998    0.209037    1.526603 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.274998    0.000102    1.526705 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004057    0.181542    0.185071    1.711776 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.181542    0.000077    1.711853 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.711853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000706    0.553239 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653239   clock uncertainty
                                  0.000000    0.653239   clock reconvergence pessimism
                                  0.119287    0.772525   library hold time
                                              0.772525   data required time
---------------------------------------------------------------------------------------------
                                              0.772525   data required time
                                             -1.711853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939328   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723    0.553256 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016886    0.214895    0.770421    1.323677 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.214897    0.000456    1.324133 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005506    0.265892    0.218257    1.542390 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.265892    0.000111    1.542501 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003434    0.173317    0.176118    1.718619 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.173317    0.000033    1.718652 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.718652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723    0.553256 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653256   clock uncertainty
                                  0.000000    0.653256   clock reconvergence pessimism
                                  0.120979    0.774235   library hold time
                                              0.774235   data required time
---------------------------------------------------------------------------------------------
                                              0.774235   data required time
                                             -1.718652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944417   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000305    0.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024398    0.280278    0.818434    1.373492 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.280278    0.000264    1.373757 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004557    0.270981    0.269206    1.642962 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.270981    0.000043    1.643005 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003805    0.156369    0.139959    1.782964 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.156369    0.000070    1.783035 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.783035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000305    0.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655059   clock uncertainty
                                  0.000000    0.655059   clock reconvergence pessimism
                                  0.124925    0.779984   library hold time
                                              0.779984   data required time
---------------------------------------------------------------------------------------------
                                              0.779984   data required time
                                             -1.783035   data arrival time
---------------------------------------------------------------------------------------------
                                              1.003051   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000676    0.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022590    0.264377    0.807344    1.362773 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.264378    0.000386    1.363159 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005082    0.280638    0.273983    1.637142 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.280638    0.000098    1.637240 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005670    0.178818    0.160383    1.797623 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.178818    0.000074    1.797698 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.797698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000676    0.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655429   clock uncertainty
                                  0.000000    0.655429   clock reconvergence pessimism
                                  0.120320    0.775749   library hold time
                                              0.775749   data required time
---------------------------------------------------------------------------------------------
                                              0.775749   data required time
                                             -1.797698   data arrival time
---------------------------------------------------------------------------------------------
                                              1.021948   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000687    0.555440 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026365    0.492553    1.089621    1.645061 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.492553    0.000447    1.645508 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006463    0.216430    0.158587    1.804096 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.216430    0.000145    1.804240 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.804240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000687    0.555440 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655440   clock uncertainty
                                  0.000000    0.655440   clock reconvergence pessimism
                                  0.112604    0.768044   library hold time
                                              0.768044   data required time
---------------------------------------------------------------------------------------------
                                              0.768044   data required time
                                             -1.804240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.036196   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000526    0.553058 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005104    0.176202    0.879516    1.432574 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.176202    0.000050    1.432624 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012308    0.213532    0.180044    1.612669 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.213533    0.000288    1.612957 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017430    0.359777    0.280923    1.893879 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.359777    0.000205    1.894084 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003606    0.152618    0.113125    2.007209 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.152618    0.000035    2.007244 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.007244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686    0.553218 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653218   clock uncertainty
                                  0.000000    0.653218   clock reconvergence pessimism
                                  0.125237    0.778455   library hold time
                                              0.778455   data required time
---------------------------------------------------------------------------------------------
                                              0.778455   data required time
                                             -2.007244   data arrival time
---------------------------------------------------------------------------------------------
                                              1.228789   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459792    0.000437    5.094653 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.094653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000723    0.553256 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653256   clock uncertainty
                                  0.000000    0.653256   clock reconvergence pessimism
                                  0.372749    1.026005   library removal time
                                              1.026005   data required time
---------------------------------------------------------------------------------------------
                                              1.026005   data required time
                                             -5.094653   data arrival time
---------------------------------------------------------------------------------------------
                                              4.068648   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459801    0.001160    5.095376 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000526    0.553058 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653058   clock uncertainty
                                  0.000000    0.653058   clock reconvergence pessimism
                                  0.372750    1.025808   library removal time
                                              1.025808   data required time
---------------------------------------------------------------------------------------------
                                              1.025808   data required time
                                             -5.095376   data arrival time
---------------------------------------------------------------------------------------------
                                              4.069568   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001109    4.657046 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052863    0.459792    0.437170    5.094217 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.459802    0.001182    5.095399 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.095399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000542    0.553074 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653074   clock uncertainty
                                  0.000000    0.653074   clock reconvergence pessimism
                                  0.372750    1.025824   library removal time
                                              1.025824   data required time
---------------------------------------------------------------------------------------------
                                              1.025824   data required time
                                             -5.095399   data arrival time
---------------------------------------------------------------------------------------------
                                              4.069574   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002848    5.168122 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000857    0.555611 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655611   clock uncertainty
                                  0.000000    0.655611   clock reconvergence pessimism
                                  0.368083    1.023693   library removal time
                                              1.023693   data required time
---------------------------------------------------------------------------------------------
                                              1.023693   data required time
                                             -5.168122   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144429   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397936    0.002699    5.167974 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000693    0.555447 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655447   clock uncertainty
                                  0.000000    0.655447   clock reconvergence pessimism
                                  0.368082    1.023529   library removal time
                                              1.023529   data required time
---------------------------------------------------------------------------------------------
                                              1.023529   data required time
                                             -5.167974   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144444   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397942    0.002872    5.168147 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000869    0.555623 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655623   clock uncertainty
                                  0.000000    0.655623   clock reconvergence pessimism
                                  0.368083    1.023706   library removal time
                                              1.023706   data required time
---------------------------------------------------------------------------------------------
                                              1.023706   data required time
                                             -5.168147   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144441   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397940    0.002797    5.168071 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168071   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000755    0.555509 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655509   clock uncertainty
                                  0.000000    0.655509   clock reconvergence pessimism
                                  0.368082    1.023591   library removal time
                                              1.023591   data required time
---------------------------------------------------------------------------------------------
                                              1.023591   data required time
                                             -5.168071   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144480   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002360    5.167634 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101262    0.000305    0.555059 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655059   clock uncertainty
                                  0.000000    0.655059   clock reconvergence pessimism
                                  0.368081    1.023140   library removal time
                                              1.023140   data required time
---------------------------------------------------------------------------------------------
                                              1.023140   data required time
                                             -5.167634   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144495   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002771    5.168045 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000676    0.555429 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655429   clock uncertainty
                                  0.000000    0.655429   clock reconvergence pessimism
                                  0.368082    1.023512   library removal time
                                              1.023512   data required time
---------------------------------------------------------------------------------------------
                                              1.023512   data required time
                                             -5.168045   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144533   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397939    0.002791    5.168065 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.168065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111760    0.000626    0.318655 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033990    0.101262    0.236098    0.554754 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101263    0.000687    0.555440 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655440   clock uncertainty
                                  0.000000    0.655440   clock reconvergence pessimism
                                  0.368082    1.023523   library removal time
                                              1.023523   data required time
---------------------------------------------------------------------------------------------
                                              1.023523   data required time
                                             -5.168065   data arrival time
---------------------------------------------------------------------------------------------
                                              4.144543   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397892    0.001217    5.166491 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000686    0.553218 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653218   clock uncertainty
                                  0.000000    0.653218   clock reconvergence pessimism
                                  0.367686    1.020904   library removal time
                                              1.020904   data required time
---------------------------------------------------------------------------------------------
                                              1.020904   data required time
                                             -5.166491   data arrival time
---------------------------------------------------------------------------------------------
                                              4.145587   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397903    0.001642    5.166916 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.166916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000706    0.553239 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653239   clock uncertainty
                                  0.000000    0.653239   clock reconvergence pessimism
                                  0.367687    1.020925   library removal time
                                              1.020925   data required time
---------------------------------------------------------------------------------------------
                                              1.020925   data required time
                                             -5.166916   data arrival time
---------------------------------------------------------------------------------------------
                                              4.145991   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004031    0.114213    0.040094    4.040094 ^ rst_n (in)
                                                         rst_n (net)
                      0.114213    0.000000    4.040094 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005188    0.137488    0.211671    4.251764 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.137488    0.000048    4.251813 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053800    0.467230    0.404125    4.655938 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.467238    0.001133    4.657071 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089694    0.397877    0.508203    5.165274 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.397924    0.002340    5.167614 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.167614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026974    0.143396    0.067425    0.067425 ^ clk (in)
                                                         clk (net)
                      0.143397    0.000000    0.067425 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046172    0.111759    0.250604    0.318030 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111759    0.000354    0.318383 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031027    0.098696    0.234149    0.552532 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098697    0.000536    0.553068 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.653068   clock uncertainty
                                  0.000000    0.653068   clock reconvergence pessimism
                                  0.367688    1.020757   library removal time
                                              1.020757   data required time
---------------------------------------------------------------------------------------------
                                              1.020757   data required time
                                             -5.167614   data arrival time
---------------------------------------------------------------------------------------------
                                              4.146857   slack (MET)



