/**************************************************************************************************\
 *** 
 ***                            P. C. A.
 *** 
 ***                     Peugeot Citroen Automobile
 *** 
 ***         This file is the property of PCA. All rights are reserved
 ***         by PCA and this file must not be copied or disclosed
 ***        (in whole or in part) without prior written consent of PCA.
 *** 
 *** *******************************************************************************
 *** 
 ***  %name: TraBVx_020_DRE_fct.c %
 *** 
 ***  %version: 14.2.build1 %
 *** 
 ***  %date_modified: Tue Jul  9 11:15:02 2013 %
 *** 
 *** 
 ***  %derived_by: u391752 %
 ***  %release: TqStruct/14.0 %
 ***  %full_filespec: TraBVx_020_DRE_fct.c-14.2.build1:csrc:1 %
 *** 
 *** *******************************************************************************
 *** 
 *** Simulink model       : RE_020
 *** TargetLink subsystem : RE_020/F00_Croisement_Regime_BV
 *** Codefile             : trabvx_020_dre_fct.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2013-07-09 11:08:14
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : enabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : disabled
 *** Style definition file               : C:\dSPACE\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSourceCod
 ***                                       eSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** S0201                    RE_020/F00_Croisement_Regime_BV
 *** S0202                    F00_Croisement_Regime_BV/F01_01460_10_01245
 *** S0203                    F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime
 *** S0204                    F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV
 *** S0205                    F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          01_Activation
 *** S0206                    F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          02_Reduction_couple
 *** S0207                    F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          03_Coordination_couple
 *** S0208                    F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          01_Activation/BasculeRS
 *** S0209                    F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          01_Activation/BasculeRS1
 *** S02010                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          02_Reduction_couple/F02_02_01_Couple_Initialisation
 *** S02011                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          02_Reduction_couple/F02_02_02_Calcul_Couple_Reduction
 *** S02012                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          02_Reduction_couple/F02_02_02_Calcul_Couple_Reduction/rising_edge
 *** S02013                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          03_Coordination_couple/F02_03_01_Temp_Desactivation
 *** S02014                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          03_Coordination_couple/F02_03_02_Transition_Couple
 *** S02015                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran
 *** S02016                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 ***                          03_Coordination_couple/F02_03_02_Transition_Couple/rising_edge
 *** S02017                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW
 *** S02018                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW_Sel
 *** S02019                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/CalculTr
 *** S02020                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/DetectSat
 *** S02021                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/Subsystem
 *** S02022                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/TmrRst
 *** S02023                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/UnitDly_ExtIni
 *** S02024                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/UnitDly_ExtIni1
 *** S02025                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/CalculTr/DetectSat
 *** S02026                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/CalculTr/Subsystem1
 *** S02027                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/CalculTr/UnitDly_ExtIni1
 *** S02028                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/Subsystem/UnitDly_ExtIni1
 *** S02029                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/TmrRst/DetectSat
 *** S02030                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/TmrRst/DetectSat1
 *** S02031                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/TmrRst/UnitDly_ExtIni
 *** S02032                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW/TmrRst/rising_edge
 *** S02033                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW_Sel/DetectSat
 *** S02034                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW_Sel/UnitDly_ExtIni
 *** S02035                   F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
 *** 03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/M
 ***                          SW_Sel/UnitDly_ExtIni1
 *** S02036                   F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Ba
 ***                          sculeRS1
 *** S02037                   F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Ba
 ***                          sculeRS2
 *** S02038                   F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Ba
 ***                          sculeRS3
 *** S02039                   F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Ne
 ***                          gHys
 *** S02040                   F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Ne
 ***                          gHys/BasculeRS
 *** 
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 *** 
 *** TargetLink version      : 3.0.1 from 26-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _TRABVX_020_DRE_FCT_C_
#define _TRABVX_020_DRE_FCT_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "TraBVx_020_lut.h"
#include "TraBVx_020_DRE_fct.h"
#include "TraBVx_020_calibrations.h"
#include "dsfxp.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/

#define TRABVX_START_SEC_CONST_UNSPECIFIED
#include "TraBVx_MemMap.h"
/******************************************************************************\
   AR_SEC_CONST_UNSPECIFIED_STATIC: Const UNSPECIFIED bits for AUTOSAR modules | Width: N.A.
\******************************************************************************/
AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab1DS2I2T524 S02010_CoPt_fa__IniNCross_T_map = {
   9 /* Nx:  */, 
   (const SInt16 *) &(CoPt_nDeltaNCrossX_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facTqIniNCross_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab1DS2I2T2080 S02010_CoPt_tq__IniNCross_T_map = {
   10 /* Nx:  */, 
   (const UInt8 *) &(CoPt_idxTqAccu_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqOfsIniNCross_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab2DS34I2T16668 S02011_CoPt_tqIncNCross_M_map = {
   9 /* Nx:  */, 
   10 /* Ny:  */, 
   (const SInt16 *) &(CoPt_nDeltaNCrossX_A[0]) /* x_table: vector with x-values */, 
   (const SInt8 *) &(CoPt_noGearNCrossY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqIncNCross_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab1DS2I2T523 S02013_CoPt_tiDeacNCross_T_map = {
   10 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearNCrossY_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_tiDeacNCross_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab1DS2I2T523 S02013_CoPt_ti__NCrossSIP_T_map = {
   10 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearNCrossY_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_tiDeacNCrossSIP_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab2DS34I2T4169 S0204_CoPt_tiT__llPrepSIP_M_map = {
   11 /* Nx:  */, 
   10 /* Ny:  */, 
   (const UInt16 *) &(CoPt_rAccPCllX_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_nEngCllY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_tiTranCllPrepSIP_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab2DS34I2T4169 S0204_CoPt_tiTranCllSIP_M_map = {
   11 /* Nx:  */, 
   10 /* Ny:  */, 
   (const UInt16 *) &(CoPt_rAccPCllX_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_nEngCllY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_tiTranCllSIP_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_020_Tab1DS2I2T3 S0205_CoPt_bAc__ossNbGear_T_map = {
   10 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearNCross_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_bAcvNCrossNbGear_T[0]) /* z_table: matrix with z-values */
};

#define TRABVX_STOP_SEC_CONST_UNSPECIFIED
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_16BIT: Global 16 bits for AUTOSAR modules | Width: 16
\******************************************************************************/
AR_IF_GLOBAL_16BIT UInt16 CoPt_tiTranCll_out /* 
   Unit       : s
   Description: Temporisation max de transition pour le bouclage boite
   LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 5 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqIdcReqCord_nRegReq_out /* 
   Unit       : N.m
   Description: Couple indiqué coordonné avec la demande de régulation en régime BV branche avance
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_tqIncCll_out /* 
   Unit       : N.m/s
   Description: Incrément de la transition de bouclage demandé par la boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  0 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_020_CoPt_nTrb_in /* 
   Unit       : RPM
   Description: Régime turbine
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_CoPt_tqDrvFil_in /* 
   Unit       : N.m
   Description: Couple conducteur après traitement (P198)
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_CoPt_tqDrvRaw_in /* 
   Unit       : N.m
   Description: Couple volonté conducteur avant traitement (P004)
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_CoPt_tqIdcCord_nRegReq_in /* 
   Unit       : N.m
   Description: Couple coordonné avec les demandes de relance boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_CoPt_tqIdcMaxGBxBuf_in /* 
   Unit       : N.m
   Description: Couple max indiqué transmissible par la boite synchronisé
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_CoPt_tqMaxGBx_in /* 
   Unit       : N.m
   Description: Couple max admissible par la BV
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_020_CoVSCtl_rAccPEngTrv_in /* 
   Unit       : %
   Description: Position pédale coordonnée
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 100 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_020_Ext_nEng_in /* 
   Unit       : RPM
   Description: Régime moteur au PMH
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7500 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_TqCmp_tqSumLossCmp_in /* 
   Unit       : N.m
   Description: Couple de pertes globales à compenser
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_020_TreatTDC_nCkGrd_in /* 
   Unit       : RPM/s
   Description: Dérivé du régime moteur synchrone moteur
   LSB: 2^-2 OFF:  0 MIN/MAX:  -8000 .. 8000 */;

#define TRABVX_STOP_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT UInt8 TraBVx_020_Cha_stTqReq_in /* 
   Description: Type de régulation de l'ESP
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_020_CoPt_noEgdGearCordIt_in /* 
   Description: Rapport de boite engagé coordonné pour la structure couple
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 8 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_020_Ext_tiTDC_in /* 
   Unit       : s
   Description: Durée entre 2 pmh
   LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 0.1 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_020_TqSys_idxTqAccu_in /* 
   Description: Indice de précision de couple
   LSB: 2^0 OFF:  0 MIN/MAX:  1 .. 10 */;

#define TRABVX_STOP_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvCll_out /* 
   Description: Demande de bouclage par la boite
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvNCross_out /* 
   Description: Stratégie de croisement de régime activée
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bTqAltFrzReq_nCross_out /* 
   Description: Demande de figeage du couple Alternateur par la fonction de croisement de régime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean Re_TraBVx_020_DRE_CoPt_bDeacCllNReg_irv_in /* 
   Description: Autorisation de débouclage de la structure couple en fin de relance en régime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean Re_TraBVx_020_DRE_CoPt_bInhNCross_irv_in /* 
   Description: Demande d'inhibition de la stratégie de croisement de régime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_020_CoPt_bAcvNRegReqBuf_in /* 
   Description: Demande d'activation de la régulation de régime synchronisée
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_020_CoPt_bAcvTqNCordBuf_in /* 
   Description: Booléen d'intervention BV hors SIP bufferisé
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_020_CoPt_bDeacCllBuf_in /* 
   Description: Désactivation de la demande de bouclage pour la boite synchronisé avec les infos tem
   porelles
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_020_CoPt_bPrepSIP_in /* 
   Description: Demande de préparation de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_020_CoPt_bSIPBuf_in /* 
   Description: Changement de rapport en cours synchronisé
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define TRABVX_STOP_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 S02014_Switch1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
static UInt16 S02014_Switch5 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 0.1 */;
static SInt16 S02015_MS /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
static SInt16 S02015_MS1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 UnitDelay_4 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
static SInt16 X_S02014_UnitDelay /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static UInt16 X_S02014_UnitDelay2 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 S0203_Prelookup1_k;
static UInt16 S0203_Prelookup_k;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static SInt32 S02017_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;

#define TRABVX_STOP_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static SInt32 S02026_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  -2147483.648 .. 2147483.647 */;
static SInt32 S02028_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
static UInt32 UnitDelay1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
static SInt32 UnitDelay_0 /* LSB: 0.001 OFF:  0 MIN/MAX:  -2147483.648 .. 2147483.647 */;
static SInt32 UnitDelay_5 /* LSB: 2^-7 OFF:  0 MIN/MAX:  -16777216 .. 16777215.9921875 */;
static UInt32 UnitDelay_6 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
static UInt32 UnitDelay_9 /* LSB: 2^-23 OFF:  0 MIN/MAX:  0 .. 511.999999880791 */;

#define TRABVX_STOP_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean S02018_Relational_Operator;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 X_S02034_Unit_Delay2;
static UInt8 X_S02035_Unit_Delay2;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean S02021_RSWE;
static Boolean UnitDelay2;
static Boolean UnitDelay_1;
static Boolean UnitDelay_10;
static Boolean UnitDelay_11;
static Boolean UnitDelay_12;
static Boolean UnitDelay_3;
static Boolean UnitDelay_7;
static Boolean UnitDelay_8;
static Boolean X_S02012_UnitDelay;
static Boolean X_S02014_UnitDelay1;
static Boolean X_S02014_UnitDelay3;
static Boolean X_S02016_UnitDelay;
static Boolean X_S02034_Unit_Delay1;
static Boolean X_S02035_Unit_Delay1;
static Boolean X_S02036_UnitDelay;
static Boolean X_S02036_UnitDelay1;
static Boolean X_S02037_UnitDelay;
static Boolean X_S02037_UnitDelay1;
static Boolean X_S02038_UnitDelay;
static Boolean X_S02038_UnitDelay1;
static Boolean X_S02040_UnitDelay;
static Boolean X_S02040_UnitDelay1;
static Boolean X_S0208_UnitDelay;
static Boolean X_S0208_UnitDelay1;
static Boolean X_S0209_UnitDelay;
static Boolean X_S0209_UnitDelay1;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 DD_S02010_CoPt__oss_T_lastInd_a /*
   Description: local_xLow */;
static UInt8 DD_S02010_CoPt__oss_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02011_CoPt__oss_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S02011_CoPt__oss_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02013_CoPt__SIP_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02013_CoPt__oss_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S0204_CoPt___SIP_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S0204_CoPt___SIP_M_lastInd_b /*
   Description: local_xLow */;
static UInt8 DD_S0204_CoPt___SIP_M_lastInd_c /*
   Description: local_yLow */;
static UInt8 DD_S0204_CoPt___SIP_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S0205_CoPt___ear_T_lastIndex /*
   Description: local_xLow */;
static UInt8 S0203_Prelookup1_f /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 0.99609375 */;
static UInt8 S0203_Prelookup_f /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 0.99609375 */;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_020_DRE_fct
 *** 
 ***  DESCRIPTION:
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_020_DRE_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 S02011_witch /* LSB: 2^-7 OFF:  0 MIN/MAX:  -16777216 .. 16777215.9921875 */;
   UInt32 S02020_MinMax1 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 2097151.99951172 */;
   UInt32 S02020_MinMax2 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 2097151.99951172 */;
   SInt32 S02022_Sum3 /* LSB: 0.001 OFF:  0 MIN/MAX:  -2147483.648 .. 2147483.647 */;
   UInt32 S02022_Switch1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 S02023_Switch /* LSB: 2^-23 OFF:  0 MIN/MAX:  0 .. 511.999999880791 */;
   UInt32 S02025_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 S02025_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 S02029_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 S02029_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 S02030_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 S02030_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 S02014_MinMax /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
   SInt16 S02014_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
   UInt16 S02014_Switch4 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 0.1 */;
   UInt16 S02014_Switch6 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 0.1 */;
   UInt16 S0205_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

   /* SLLocal: Default storage class for local variables | Width: 8 */
   UInt8 S02014_Switch3;
   Boolean S02014_UnitDelay1;
   Boolean S02016_Logical_Operator;
   Boolean S02017_Logical_Operator3;
   UInt8 S02018_Switch /* LSB: 2^0 OFF:  0 MIN/MAX:  1 .. 2 */;
   Boolean S02022_Relational_Operator;
   Boolean S02024_Switch;
   UInt8 S02033_MinMax1;
   UInt8 S02034_Switch;
   Boolean S02040_Switch;
   Boolean S0205_Logical_Operator2;
   Boolean S0209_Switch;

   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 Aux_I32;
   UInt32 Aux_U32;
   UInt32 Aux_U32_a /* LSB: 2^-23 OFF:  0 MIN/MAX:  0 .. 511.999999880791 */;
   UInt32 Aux_U32_b /* LSB: 2^-23 OFF:  0 MIN/MAX:  0 .. 511.999999880791 */;
   UInt32 Aux_U32_c /* LSB: 2^-23 OFF:  0 MIN/MAX:  0 .. 511.999999880791 */;

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS3/Switch
      F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS3/Switch: Omitted
       comparison with constant. */
   if (X_S02038_UnitDelay1) {
      CoPt_bAcvCllNReg_MP = (X_S02038_UnitDelay || TraBVx_020_CoPt_bAcvNRegReqBuf_in) &&
       (!(Re_TraBVx_020_DRE_CoPt_bDeacCllNReg_irv_in));
   }
   else {
      CoPt_bAcvCllNReg_MP = 0 /* 0. */;
   }

   /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Sum
    */
   CoPt_nDeltaNCross = (SInt16) (TraBVx_020_CoPt_nTrb_in - ((UInt16) (SInt16)
    (TraBVx_020_Ext_nEng_in << 2)));

   /* IndexSearch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/Prelookup1 */
   TraBVx_020_TabIdxS50T73((const UInt16 *) CoPt_rAccPNCrossX_A, 11,
    TraBVx_020_CoVSCtl_rAccPEngTrv_in, &(S0203_Prelookup1_k), &(S0203_Prelookup1_f));

   /* IndexSearch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/Prelookup */
   TraBVx_020_TabIdxS50T73((const UInt16 *) CoPt_nEngNCrossY_A, 10, TraBVx_020_Ext_nEng_in,
    &(S0203_Prelookup_k), &(S0203_Prelookup_f));

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Ba
      sculeRS/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/BasculeRS/
      Switch: Omitted comparison with constant. */
   if (X_S0208_UnitDelay1) {
      /* # combined # TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime
         /F02_01_Activation/CoPt_bAcvNCrossNbGear_T
         
         # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regi
         me/F02_01_Activation/Interpolation Using Prelookup
         
         # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regi
         me/F02_01_Activation/Interpolation Using Prelookup1
         
         # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regi
         me/F02_01_Activation/Interpolation Using Prelookup2 */
      CoPt_bReqNCross_MP = (X_S0208_UnitDelay || (UnitDelay_3 &&
       (TraBVx_020_Tab1DS2I2T3(&(S0205_CoPt_bAc__ossNbGear_T_map),
       TraBVx_020_CoPt_noEgdGearCordIt_in, &(DD_S0205_CoPt___ear_T_lastIndex)) != 0 /* 0. */) &&
       (TraBVx_020_CoPt_nTrb_in <= ((UInt16) (CoPt_nTrbMaxAcvNCross_C << 2))) &&
       (TraBVx_020_CoVSCtl_rAccPEngTrv_in >= CoPt_rAccPMinAcvNCross_C) &&
       (TraBVx_020_TreatTDC_nCkGrd_in >= CoPt_nGrdMinAcvNCross_C) && (((SInt32) CoPt_nDeltaNCross)
       <= ((SInt32) (((SInt32) TraBVx_020_Tab2DIntp2I1T4164((const SInt16 *)
       &(CoPt_nDeltaMaxAcvNCross_M[0][0]), 10, S0203_Prelookup1_k, S0203_Prelookup1_f,
       S0203_Prelookup_k, S0203_Prelookup_f)) << 2))) && (((SInt16) (CoPt_nDeltaNCross >> 2)) >=
       TraBVx_020_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_nDeltaMinAcvNCross_M[0][0]), 10,
       S0203_Prelookup1_k, S0203_Prelookup1_f, S0203_Prelookup_k, S0203_Prelookup_f)))) &&
       (!((((SInt32) CoPt_nDeltaNCross) <= ((SInt32) (((SInt32) TraBVx_020_Tab2DIntp2I1T4164((const
       SInt16 *) &(CoPt_nDeltaMinDeacNCross_M[0][0]), 10, S0203_Prelookup1_k, S0203_Prelookup1_f,
       S0203_Prelookup_k, S0203_Prelookup_f)) << 2))) || (TraBVx_020_CoVSCtl_rAccPEngTrv_in >
       CoPt_rAccPDeacNCross_C) || Re_TraBVx_020_DRE_CoPt_bInhNCross_irv_in || (0 /* 0. */ !=
       TraBVx_020_Cha_stTqReq_in)));
   }
   else {
      CoPt_bReqNCross_MP = 0 /* 0. */;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Sw
      itch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Switch: Om
      itted comparison with constant. */
   if (CoPt_bReqNCross_MP) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 S0205_Sum1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

      /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Su
         m1
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Sum1: O
         mitted lower saturation */
      S0205_Sum1 = UnitDelay_4 + ((UInt16) TraBVx_020_Ext_tiTDC_in);
      if (S0205_Sum1 < UnitDelay_4) {
         S0205_Sum1 = 65535;
      }
      S0205_Switch = S0205_Sum1;
   }
   else {
      S0205_Switch = 0 /* 0. */;
   }
   CoPt_bTiMaxNCross_MP = S0205_Switch >= (CoPt_tiMaxAcvNCross_C * 10);
   S0205_Logical_Operator2 = CoPt_bAcvAuthNCross_C && CoPt_bReqNCross_MP &&
    (!(CoPt_bTiMaxNCross_MP));

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/Switch3
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/Switch3: Omitted comparison with constant. */
   if (S0205_Logical_Operator2) {
      S02014_Switch3 = 2 /* 2. */;
   }
   else {
      S02014_Switch3 = 1 /* 1. */;
   }

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/DetectSat/MinMax1 */
   if (S02014_Switch3 > 1) {
      S02033_MinMax1 = S02014_Switch3;
   }
   else {
      S02033_MinMax1 = 1 /* 1. */;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch: Omitted comparison
       with constant. */
   if (X_S02034_Unit_Delay1) {
      S02034_Switch = X_S02034_Unit_Delay2;
   }
   else {
      S02034_Switch = S02033_MinMax1;
   }
   S02018_Relational_Operator = S02034_Switch != S02033_MinMax1;

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/Switch: Omitted comparison with constant.
    */
   if (S02018_Relational_Operator) {
      S02018_Switch = S02034_Switch;
   }
   else {
      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
         on_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch: Omitted com
         parison with constant. */
      if (X_S02035_Unit_Delay1) {
         S02018_Switch = X_S02035_Unit_Delay2;
      }
      else {
         S02018_Switch = S02033_MinMax1;
      }
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_cou
      ple/F02_02_02_Calcul_Couple_Reduction/witch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F02_
      02_02_Calcul_Couple_Reduction/witch: Omitted comparison with constant. */
   if (S0205_Logical_Operator2 && (!(X_S02012_UnitDelay))) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 Aux_I16;

      /* Product: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction
         _couple/F02_02_01_Couple_Initialisation/Product
         
         # combined # TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime
         /F02_02_Reduction_couple/F02_02_01_Couple_Initialisation/CoPt_facTqIniNCross_T
         
         # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regi
         me/F02_02_Reduction_couple/F02_02_01_Couple_Initialisation/Interpolation Using Prelookup */
      Aux_I32 = ((SInt32) TraBVx_020_Tab1DS2I2T524(&(S02010_CoPt_fa__IniNCross_T_map), (SInt16)
       (CoPt_nDeltaNCross >> 2), &(DD_S02010_CoPt__oss_T_lastIndex))) * ((SInt32)
       TraBVx_020_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_tqIniNCross_M[0][0]), 10,
       S0203_Prelookup1_k, S0203_Prelookup1_f, S0203_Prelookup_k, S0203_Prelookup_f));

      /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_cou
         ple/F02_02_01_Couple_Initialisation/Sum1 */
      Aux_I16 = (SInt16) (C__I16SHRI32C6_LT16_SATb(Aux_I32, 4, 524272, -524288) >> 3);
      Aux_I16 += TraBVx_020_TqCmp_tqSumLossCmp_in;

      /* # combined # TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime
         /F02_02_Reduction_couple/F02_02_01_Couple_Initialisation/CoPt_tqOfsIniNCross_T */
      CoPt_tqIniNCross = (SInt16) (((UInt16) Aux_I16) + ((UInt16)
       TraBVx_020_Tab1DS2I2T2080(&(S02010_CoPt_tq__IniNCross_T_map), TraBVx_020_TqSys_idxTqAccu_in,
       &(DD_S02010_CoPt__oss_T_lastInd_a))));

      /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F
         02_02_02_Calcul_Couple_Reduction/witch: Omitted upper saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F
         02_02_02_Calcul_Couple_Reduction/witch: Omitted lower saturation */
      S02011_witch = (SInt32) (((SInt32) CoPt_tqIniNCross) << 3);
   }
   else {
      /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F
         02_02_02_Calcul_Couple_Reduction/witch: Omitted upper saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F
         02_02_02_Calcul_Couple_Reduction/witch: Omitted lower saturation
         
         # combined # Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_
         Reduction_couple/F02_02_02_Calcul_Couple_Reduction/Sum1
         
         # combined # Product: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02
         _02_Reduction_couple/F02_02_02_Calcul_Couple_Reduction/Product
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F
         02_02_02_Calcul_Couple_Reduction/Product: Omitted upper saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_couple/F
         02_02_02_Calcul_Couple_Reduction/Product: Omitted lower saturation
         
         # combined # 2D-TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Reg
         ime/F02_02_Reduction_couple/F02_02_02_Calcul_Couple_Reduction/CoPt_tqIncNCross_M
         
         # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regi
         me/F02_02_Reduction_couple/F02_02_02_Calcul_Couple_Reduction/Interpolation Using Prelookup
       */
      S02011_witch = (SInt32) (((UInt32) (SInt32) ((((SInt32)
       TraBVx_020_Tab2DS34I2T16668(&(S02011_CoPt_tqIncNCross_M_map), (SInt16) (CoPt_nDeltaNCross >>
       2), TraBVx_020_CoPt_noEgdGearCordIt_in, &(DD_S02011_CoPt__oss_M_lastIndex),
       &(DD_S02011_CoPt__oss_M_lastInd_a))) * ((SInt32) TraBVx_020_Tab2DIntp2I1T4161((const UInt16
       *) &(CoPt_facTqIncNCross_M[0][0]), 10, S0203_Prelookup1_k, S0203_Prelookup1_f,
       S0203_Prelookup_k, S0203_Prelookup_f))) >> 4)) + ((UInt32) UnitDelay_5));
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/Switch: Omitted comparison with constant. */
   if (S0205_Logical_Operator2) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 Aux_I32_a;
      SInt32 Aux_I32_b;

      Aux_I32 = (SInt32) CoPt_tqMinNCross_C;
      Aux_I32_a = (SInt32) (S02011_witch >> 3);

      /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_
         couple/F02_02_02_Calcul_Couple_Reduction/MinMax1 */
      if (Aux_I32 > Aux_I32_a) {
         Aux_I32_b = Aux_I32;
      }
      else {
         Aux_I32_b = Aux_I32_a;
      }

      /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction_
         couple/F02_02_02_Calcul_Couple_Reduction/MinMax */
      if (((SInt32) TraBVx_020_CoPt_tqIdcCord_nRegReq_in) < Aux_I32_b) {
         CoPt_tqIdcNCross = TraBVx_020_CoPt_tqIdcCord_nRegReq_in;
      }
      else {
         CoPt_tqIdcNCross = (SInt16) Aux_I32_b;
      }
      S02014_Switch = CoPt_tqIdcNCross;
   }
   else {
      S02014_Switch = X_S02014_UnitDelay;
   }

   /* Multiport switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coo
      rdination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MS */
   switch (S02033_MinMax1) {
      case 1: {
         S02015_MS = TraBVx_020_CoPt_tqIdcCord_nRegReq_in;
         break;
      }
      case 2: {
         S02015_MS = S02014_Switch;
         break;
      }
   }
   S02016_Logical_Operator = S0205_Logical_Operator2 && (!(X_S02016_UnitDelay));

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/UnitDelay1 */
   S02014_UnitDelay1 = X_S02014_UnitDelay1;

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/Switch4
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/Switch4: Omitted comparison with constant. */
   if (S02014_UnitDelay1 || (X_S02014_UnitDelay3 && CoPt_bAcvDlyNCross_C)) {
      S02014_Switch4 = X_S02014_UnitDelay2;
   }
   else {
      S02014_Switch4 = (UInt16) TraBVx_020_Ext_tiTDC_in;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/Switch6
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/Switch6: Omitted comparison with constant. */
   if (CoPt_bAcvDlyTiTDC_C) {
      S02014_Switch6 = S02014_Switch4;
   }
   else {
      S02014_Switch6 = (UInt16) TraBVx_020_Ext_tiTDC_in;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/Switch5
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/Switch5: Omitted comparison with constant. */
   if (S0205_Logical_Operator2) {
      S02014_Switch5 = S02014_Switch6;
   }
   else {
      S02014_Switch5 = (UInt16) TraBVx_020_Ext_tiTDC_in;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/Switch1
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/Switch1: Omitted comparison with constant. */
   if (S0205_Logical_Operator2) {
      S02014_Switch1 = S02014_Switch6;
   }
   else {
      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
         on_couple/F02_03_01_Temp_Desactivation/witch
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_01_Temp_Desactivation/witch: Omitted comparison with constant. */
      if (Re_TraBVx_020_DRE_CoPt_bInhNCross_irv_in) {
         /* Product: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordi
            nation_couple/F02_03_01_Temp_Desactivation/Product
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_01_Temp_Desactivation/Product: Omitted lower saturation
            
            # combined # TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Reg
            ime/F02_03_Coordination_couple/F02_03_01_Temp_Desactivation/CoPt_tiDeacNCrossSIP_T
            
            # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_R
            egime/F02_03_Coordination_couple/F02_03_01_Temp_Desactivation/Interpolation Using Preloo
            kup */
         Aux_U32 = ((UInt32) (UInt16) (((UInt32) (((UInt32)
          TraBVx_020_Tab1DS2I2T523(&(S02013_CoPt_ti__NCrossSIP_T_map),
          TraBVx_020_CoPt_noEgdGearCordIt_in, &(DD_S02013_CoPt__SIP_T_lastIndex))) << 5)) / 25)) *
          ((UInt32) TraBVx_020_Tab2DIntp2I1T4161((const UInt16 *) &(CoPt_facDeacNCrossSIP_M[0][0]),
          10, S0203_Prelookup1_k, S0203_Prelookup1_f, S0203_Prelookup_k, S0203_Prelookup_f));
         CoPt_tiDeacNCross = C__U16SHRU32C6_LT16_SATu(Aux_U32, 7, 8388480);
      }
      else {
         /* Product: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordi
            nation_couple/F02_03_01_Temp_Desactivation/Product1
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_01_Temp_Desactivation/Product1: Omitted lower saturation
            
            # combined # TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Reg
            ime/F02_03_Coordination_couple/F02_03_01_Temp_Desactivation/CoPt_tiDeacNCross_T
            
            # combined # Interpolation: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_R
            egime/F02_03_Coordination_couple/F02_03_01_Temp_Desactivation/Interpolation Using Preloo
            kup1 */
         Aux_U32 = ((UInt32) (UInt16) (((UInt32) (((UInt32)
          TraBVx_020_Tab1DS2I2T523(&(S02013_CoPt_tiDeacNCross_T_map),
          TraBVx_020_CoPt_noEgdGearCordIt_in, &(DD_S02013_CoPt__oss_T_lastIndex))) << 5)) / 25)) *
          ((UInt32) TraBVx_020_Tab2DIntp2I1T4161((const UInt16 *) &(CoPt_facDeacNCross_M[0][0]), 10,
           S0203_Prelookup1_k, S0203_Prelookup1_f, S0203_Prelookup_k, S0203_Prelookup_f));
         CoPt_tiDeacNCross = C__U16SHRU32C6_LT16_SATu(Aux_U32, 7, 8388480);
      }
      S02014_Switch1 = (UInt16) ((((UInt32) CoPt_tiDeacNCross) * 125) >> 4);
   }

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/DetectSat/MinMax1 */
   if (S02014_Switch1 > S02014_Switch5) {
      S02020_MinMax1 = ((UInt32) (((UInt32) S02014_Switch1) << 8)) / 125;
   }
   else {
      S02020_MinMax1 = (UInt32) (((UInt16) (S02014_Switch5 << 8)) / 125);
   }
   Aux_U32 = (UInt32) (((UInt32) 10000 /* 10000. */) << 11);

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/DetectSat/MinMax2 */
   if (Aux_U32 < S02020_MinMax1) {
      S02020_MinMax2 = Aux_U32;
   }
   else {
      S02020_MinMax2 = S02020_MinMax1;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni/Switch: Omitted comparison wit
      h constant. */
   if (UnitDelay_10) {
      S02023_Switch = UnitDelay_9;
   }
   else {
      S02023_Switch = (UInt32) (S02020_MinMax2 << 12);
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1/Switch: Omitted comparison wi
      th constant. */
   if (UnitDelay_12) {
      S02024_Switch = UnitDelay_11;
   }
   else {
      S02024_Switch = 0 /* 0. */;
   }

   /* Relational: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Relational Operator1 */
   C__U64SHLU32C6_LT32(S02020_MinMax2, 12, 20, Aux_U32, Aux_U32_a);
   C__U64COPYU32(S02023_Switch, Aux_U32_b, Aux_U32_c);
   S02017_Logical_Operator3 = S02018_Relational_Operator || (S02024_Switch && C__NE64(Aux_U32,
    Aux_U32_a, Aux_U32_b, Aux_U32_c));

   /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subsystem1/Enable: Enable condition
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subsystem1/Enable: Omitted compariso
      n with constant. */
   if (S02017_Logical_Operator3) {
      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
         on_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subsystem1/Switch
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subsystem1/Switch: Omitted com
         parison with constant. */
      if (S02018_Relational_Operator) {
         S02026_Switch = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         UInt32 S02027_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;

         /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordin
            ation_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/
            Switch
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/Switch: 
            Omitted comparison with constant. */
         if (UnitDelay2) {
            S02027_Switch = UnitDelay1;
         }
         else {
            S02027_Switch = 0 /* 0. */;
         }

         /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
            on_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subtract1 */
         Aux_I32 = (SInt32) S02014_Switch5;
         Aux_I32 -= ((SInt32) S02027_Switch);

         /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subtract1: ANSI_F_64MUL_
            LE32LE32_WOPGT32 */
         F__U64MULU32U32(S02023_Switch, (UInt32) 125, &(Aux_U32), &(Aux_U32_a));
         S02026_Switch = (SInt32) (((UInt32) Aux_I32) + ((UInt32) C__I32SHRU64C6_LT32(Aux_U32,
          Aux_U32_a, 20, 12)));
      }
   }

   /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_cou
      ple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subtract2
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/Subtract2: ANSI_F_64MUL_LE32LE32_WOP
      GT32 */
   F__U64MULU32U32(S02020_MinMax2, (UInt32) 125, &(Aux_U32), &(Aux_U32_a));
   Aux_I32 = (SInt32) (((UInt32) C__I32SHRU64C6_LT32(Aux_U32, Aux_U32_a, 8, 24)) - ((UInt32)
    S02026_Switch));

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/DetectSat/MinMax1 */
   if (Aux_I32 > 0) {
      S02025_MinMax1 = (UInt32) Aux_I32;
   }
   else {
      S02025_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/DetectSat/MinMax2 */
   if (10000000 /* 10000. */ < S02025_MinMax1) {
      S02025_MinMax2 = 10000000 /* 10000. */;
   }
   else {
      S02025_MinMax2 = S02025_MinMax1;
   }

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/DetectSat/MinMax1 */
   if (S02025_MinMax2) {
      S02029_MinMax1 = S02025_MinMax2;
   }
   else {
      S02029_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/DetectSat/MinMax2 */
   if (10000000 /* 10000. */ < S02029_MinMax1) {
      S02029_MinMax2 = 10000000 /* 10000. */;
   }
   else {
      S02029_MinMax2 = S02029_MinMax1;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted comparison with consta
      nt. */
   if (S02017_Logical_Operator3 && (!(UnitDelay_8))) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      UInt32 S02022_Sum1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;

      /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
         couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Sum1
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Sum1: Omitted lower saturation
       */
      S02022_Sum1 = ((UInt32) S02014_Switch5) + S02029_MinMax2;
      if (S02022_Sum1 < ((UInt32) S02014_Switch5)) {
         S02022_Sum1 = 4294967295U;
      }

      /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted upper saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted lower saturation
         
         # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coord
         ination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted up
         per saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted lower saturatio
         n */
      S02022_Switch1 = S02022_Sum1;
   }
   else {
      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
         on_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/Switch
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/Switch: Omitted c
         omparison with constant. */
      if (UnitDelay_7) {
         /* # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Co
            ordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitt
            ed upper saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted lower satu
            ration
            
            # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Co
            ordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omit
            ted upper saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted lower sat
            uration */
         S02022_Switch1 = UnitDelay_6;
      }
      else {
         /* # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Co
            ordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitt
            ed upper saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted lower satu
            ration
            
            # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Co
            ordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omit
            ted upper saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted lower sat
            uration */
         S02022_Switch1 = 0 /* 0. */;
      }
   }

   /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_cou
      ple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Sum3
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Sum3: Omitted lower saturation */
   C__I64SUBU32U32(S02022_Switch1, (UInt32) S02014_Switch5, Aux_I32, Aux_U32);
   S02022_Sum3 = C__I32FITI64_SATu(Aux_I32, Aux_U32, 2147483647 /* 2147483.647 */);
   Aux_I32 = S02022_Sum3;

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/DetectSat1/MinMax1 */
   if (Aux_I32 > 0) {
      S02030_MinMax1 = (UInt32) Aux_I32;
   }
   else {
      S02030_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/DetectSat1/MinMax2 */
   if (S02029_MinMax2 < S02030_MinMax1) {
      S02030_MinMax2 = S02029_MinMax2;
   }
   else {
      S02030_MinMax2 = S02030_MinMax1;
   }
   S02022_Relational_Operator = S02022_Sum3 > 0 /* 0. */;

   /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Enable: Enable condition
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Enable: Omitted comparison with con
      stant. */
   if (S02022_Relational_Operator) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 S02021_Divide1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -2147483.648 .. 2147483.647 */;
      SInt32 S02021_Product /* LSB: 0.001 OFF:  0 MIN/MAX:  -2147483.648 .. 2147483.647 */;

      if (!(S02021_RSWE)) {
         /* initialization for block: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Reg
            ime/F02_03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsyst
            em/UnitDly_ExtIni1/UnitDelay */
         UnitDelay_0 = 0 /* 0. */;

         /* initialization for block: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Reg
            ime/F02_03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsyst
            em/UnitDly_ExtIni1/UnitDelay1 */
         UnitDelay_1 = 0 /* 0. */;

         /* set system state to 'enabled' */
         S02021_RSWE = 1;
      }

      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
         on_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/Switc
         h
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/Switch: Omitt
         ed comparison with constant. */
      if (UnitDelay_1) {
         S02028_Switch = UnitDelay_0;
      }
      else {
         /* Multiport switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_
            03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MS1 */
         switch (S02018_Switch) {
            case 1: {
               S02015_MS1 = TraBVx_020_CoPt_tqIdcCord_nRegReq_in;
               break;
            }
            case 2: {
               S02015_MS1 = S02014_Switch;
               break;
            }
         }
         S02028_Switch = (SInt32) ((((SInt32) S02015_MS1) * 125) >> 1);
      }

      /* Product: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
         ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Product
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Product: Omitted upper satura
         tion
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Product: Omitted lower satura
         tion
         
         # combined # Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_
         Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Subtract2
       */
      S02021_Product = (((SInt32) S02014_Switch5) * ((SInt32) (((UInt32) (SInt32) ((((SInt32)
       S02015_MS) * 125) >> 1)) - ((UInt32) S02028_Switch)))) / ((SInt32) 1000);

      /* Product: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
         ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Divide1
         
         # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coord
         ination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted up
         per saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted lower saturatio
         n */
      if (S02030_MinMax2 != 0) {
         Aux_I32 = S02021_Product * 1000;

         /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Divide1: Omitted upper 
            saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Divide1: Omitted lower 
            saturation
            
            # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Co
            ordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omit
            ted upper saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted lower sat
            uration
            
            # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Co
            ordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omit
            ted upper saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_co
            uple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted lower sat
            uration */
         S02021_Divide1 = (Aux_I32 < 0) ? (SInt32) (-((-Aux_I32) / S02030_MinMax2)) : (SInt32)
          (Aux_I32 / S02030_MinMax2);
      }
      else {
         if (S02021_Product < 0) {
            S02021_Divide1 = (-2147483647L -1L) /* INT32MIN */;
         }
         else {
            S02021_Divide1 = 2147483647;
         }
      }

      /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordi
         nation_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/U
         nitDelay1 */
      UnitDelay_1 = 1 /* 1. */;

      /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordi
         nation_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/U
         nitDelay 
         
         # combined # Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_
         Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsystem/Subtract10
       */
      UnitDelay_0 = (SInt32) (((UInt32) S02028_Switch) + ((UInt32) S02021_Divide1));
   }
   else {
      /* set system state to 'disabled': F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_
         Regime/F02_03_Coordination_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Subsyst
         em */
      S02021_RSWE = 0;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Switch: Omitted comparison with constant. */
   if (S02022_Relational_Operator) {
      /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Switch: Omitted upper saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Switch: Omitted lower saturation */
      S02017_Switch = ((SInt32) (S02028_Switch << 1)) / ((SInt32) 125);
   }
   else {
      /* F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Switch: Omitted upper saturation
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/Switch: Omitted lower saturation */
      S02017_Switch = (SInt32) S02015_MS;
   }
   C__I64COPYU32(S02029_MinMax2, Aux_I32, Aux_U32);
   C__I64COPYI32(S02022_Sum3, Aux_I32, Aux_U32);

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni/UnitDelay1 */
   UnitDelay_10 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni/UnitDelay */
   UnitDelay_9 = (UInt32) (S02020_MinMax2 << 12);

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1/UnitDelay1 */
   UnitDelay_12 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1/UnitDelay */
   UnitDelay_11 = S02022_Relational_Operator;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/UnitDela
      y1 */
   UnitDelay2 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/UnitDela
      y 
      
      # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordina
      tion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted upper sa
      turation
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_couple/F
      02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted lower saturation */
   UnitDelay1 = S02030_MinMax2;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/rising_edge/UnitDelay */
   UnitDelay_8 = S02017_Logical_Operator3;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/UnitDelay1
    */
   UnitDelay_7 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/UnitDelay
    */
   UnitDelay_6 = S02030_MinMax2;

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS2/Switch
      F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS2/Switch: Omitted
       comparison with constant. */
   if (X_S02037_UnitDelay1) {
      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinati
         on_couple/F02_03_02_Transition_Couple/Switch2
         
         F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_coupl
         e/F02_03_02_Transition_Couple/Switch2: Omitted comparison with constant. */
      if (S0205_Logical_Operator2) {
         CoPt_bDeacCllNCross = 0 /* 0. */;
      }
      else {
         CoPt_bDeacCllNCross = ((SInt32) TraBVx_020_CoPt_tqIdcCord_nRegReq_in) == S02017_Switch;
      }
      CoPt_bAcvCllNCross_MP = (X_S02037_UnitDelay || S0205_Logical_Operator2) &&
       (!(CoPt_bDeacCllNCross));
   }
   else {
      CoPt_bAcvCllNCross_MP = 0 /* 0. */;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS1/Switch
      F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS1/Switch: Omitted
       comparison with constant. */
   if (X_S02036_UnitDelay1) {
      CoPt_bAcvCllSIP_MP = (X_S02036_UnitDelay || TraBVx_020_CoPt_bSIPBuf_in ||
       TraBVx_020_CoPt_bAcvTqNCordBuf_in) && (!(TraBVx_020_CoPt_bDeacCllBuf_in));
   }
   else {
      CoPt_bAcvCllSIP_MP = 0 /* 0. */;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/Ba
      sculeRS1/Switch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activation/BasculeRS1
      /Switch: Omitted comparison with constant. */
   if (X_S0209_UnitDelay1) {
      S0209_Switch = (X_S0209_UnitDelay || CoPt_bReqNCross_MP) &&
       (!(TraBVx_020_CoVSCtl_rAccPEngTrv_in <= CoPt_rAccPAuthNCross_C));
   }
   else {
      S0209_Switch = 0 /* 0. */;
   }

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/NegHys/BasculeRS/S
      witch
      
      F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/NegHys/BasculeRS/Switch: O
      mitted comparison with constant. */
   if (X_S02040_UnitDelay1) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 S0204_Sum /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
      SInt16 S0204_Sum1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
      SInt16 S0204_Switch1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;

      /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Sum1 */
      S0204_Sum1 = TraBVx_020_CoPt_tqMaxGBx_in - CoPt_tqOfsDeacCll_C;
      if ((TraBVx_020_CoPt_tqMaxGBx_in >= 0) && (CoPt_tqOfsDeacCll_C < 0) && (S0204_Sum1 < 0)) {
         S0204_Sum1 = 32767;
      }
      else {
         if ((TraBVx_020_CoPt_tqMaxGBx_in < 0) && (CoPt_tqOfsDeacCll_C >= 0) && (S0204_Sum1 >= 0)) {
            S0204_Sum1 = -32768;
         }
      }

      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch1 */
      if (CoPt_stAcvTqDrv_C != 0) {
         S0204_Switch1 = TraBVx_020_CoPt_tqDrvFil_in;
      }
      else {
         S0204_Switch1 = TraBVx_020_CoPt_tqDrvRaw_in;
      }

      /* Sum: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Sum */
      S0204_Sum = CoPt_tqOfsDeacCll_C + TraBVx_020_CoPt_tqMaxGBx_in;
      if ((CoPt_tqOfsDeacCll_C >= 0) && (TraBVx_020_CoPt_tqMaxGBx_in >= 0) && (S0204_Sum < 0)) {
         S0204_Sum = 32767;
      }
      else {
         if ((CoPt_tqOfsDeacCll_C < 0) && (TraBVx_020_CoPt_tqMaxGBx_in < 0) && (S0204_Sum >= 0)) {
            S0204_Sum = -32768;
         }
      }
      S02040_Switch = (X_S02040_UnitDelay || (S0204_Sum1 >= S0204_Switch1)) && (!(S0204_Switch1 >=
       S0204_Sum));
   }
   else {
      S02040_Switch = 1 /* 1. */;
   }
   UnitDelay_3 = !(S0209_Switch);

   /* TargetLink outport: F00_Croisement_Regime_BV/CoPt_bAcvNCross */
   CoPt_bAcvNCross_out = S0205_Logical_Operator2;

   /* TargetLink outport: F00_Croisement_Regime_BV/CoPt_tqIncCll */
   CoPt_tqIncCll_out = (UInt16) CoPt_tqIncCll_C;

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch
      F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch: Omitted comparison
       with constant. */
   if (CoPt_bAcvCllPrepSIP_C) {
      CoPt_bAcvCllPrepSIP_MP = TraBVx_020_CoPt_bPrepSIP_in;
   }
   else {
      CoPt_bAcvCllPrepSIP_MP = 0 /* 0. */;
   }
   CoPt_bAcvCllLim_MP = !(S02040_Switch);

   /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch2
      F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch2: Omitted compariso
      n with constant. */
   if (CoPt_bAcvCllNReg_MP || CoPt_bAcvCllSIP_MP) {
      /* # combined # TargetLink outport: F00_Croisement_Regime_BV/CoPt_tiTranCll
         # combined # 2D-TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Boucla
         ge_BV/CoPt_tiTranCllSIP_M */
      CoPt_tiTranCll_out = TraBVx_020_Tab2DS34I2T4169(&(S0204_CoPt_tiTranCllSIP_M_map),
       TraBVx_020_CoVSCtl_rAccPEngTrv_in, TraBVx_020_Ext_nEng_in,
       &(DD_S0204_CoPt___SIP_M_lastInd_b), &(DD_S0204_CoPt___SIP_M_lastInd_c));
   }
   else {
      /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3
         F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3: Omitted compar
         ison with constant. */
      if (CoPt_bAcvCllPrepSIP_MP) {
         /* F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3: Omitted upp
            er saturation
            
            F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3: Omitted low
            er saturation
            
            # combined # # combined # TargetLink outport: F00_Croisement_Regime_BV/CoPt_tiTranCll
            # combined # 2D-TableLookup: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bou
            clage_BV/CoPt_tiTranCllPrepSIP_M */
         CoPt_tiTranCll_out = TraBVx_020_Tab2DS34I2T4169(&(S0204_CoPt_tiT__llPrepSIP_M_map),
          TraBVx_020_CoVSCtl_rAccPEngTrv_in, TraBVx_020_Ext_nEng_in,
          &(DD_S0204_CoPt___SIP_M_lastIndex), &(DD_S0204_CoPt___SIP_M_lastInd_a));
      }
      else {
         /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch4
            F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch4: Omitted com
            parison with constant. */
         if (CoPt_bAcvCllNCross_MP) {
            /* F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch4: Omitted 
               upper saturation
               
               F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch4: Omitted 
               lower saturation
               
               # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Swit
               ch3: Omitted upper saturation
               
               F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3: Omitted 
               lower saturation
               
               # combined # # combined # TargetLink outport: F00_Croisement_Regime_BV/CoPt_tiTranCll
             */
            CoPt_tiTranCll_out = CoPt_tiTranCllNCross_C;
         }
         else {
            /* Switch: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch5
               F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch5: Omitted 
               comparison with constant. */
            if (CoPt_bAcvCllLim_MP) {
               /* F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch5: Omitt
                  ed upper saturation
                  
                  F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch5: Omitt
                  ed lower saturation
                  
                  # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/S
                  witch4: Omitted upper saturation
                  
                  F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch4: Omitt
                  ed lower saturation
                  
                  # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/S
                  witch3: Omitted upper saturation
                  
                  F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3: Omitt
                  ed lower saturation
                  
                  # combined # # combined # TargetLink outport: F00_Croisement_Regime_BV/CoPt_tiTran
                  Cll */
               CoPt_tiTranCll_out = CoPt_tiTranCllLim_C;
            }
            else {
               /* F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch5: Omitt
                  ed upper saturation
                  
                  F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch5: Omitt
                  ed lower saturation
                  
                  # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/S
                  witch4: Omitted upper saturation
                  
                  F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch4: Omitt
                  ed lower saturation
                  
                  # combined # F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/S
                  witch3: Omitted upper saturation
                  
                  F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/Switch3: Omitt
                  ed lower saturation
                  
                  # combined # # combined # TargetLink outport: F00_Croisement_Regime_BV/CoPt_tiTran
                  Cll */
               CoPt_tiTranCll_out = CoPt_tiTranCllDft_C;
            }
         }
      }
   }
   CoPt_bAcvCll_out = CoPt_bAcvCllSIP_MP || CoPt_bAcvCllNCross_MP || CoPt_bAcvCllPrepSIP_MP ||
    CoPt_bAcvCllNReg_MP || CoPt_bAcvCllLim_MP;

   /* TargetLink outport: F00_Croisement_Regime_BV/CoPt_bTqAltFrzReq_nCross */
   CoPt_bTqAltFrzReq_nCross_out = 0 /* 0. */;
   Aux_I32 = S02017_Switch;

   /* MinMax: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordination_
      couple/F02_03_02_Transition_Couple/MinMax */
   if (Aux_I32 < ((SInt32) TraBVx_020_CoPt_tqIdcCord_nRegReq_in)) {
      S02014_MinMax = (SInt16) Aux_I32;
   }
   else {
      S02014_MinMax = TraBVx_020_CoPt_tqIdcCord_nRegReq_in;
   }
   if (TraBVx_020_CoPt_tqIdcMaxGBxBuf_in < S02014_MinMax) {
      S02014_MinMax = TraBVx_020_CoPt_tqIdcMaxGBxBuf_in;
   }

   /* TargetLink outport: F00_Croisement_Regime_BV/CoPt_tqIdcReqCord_nRegReq */
   CoPt_tqIdcReqCord_nRegReq_out = S02014_MinMax;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS3/Uni
      tDelay1 */
   X_S02038_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS3/Uni
      tDelay */
   X_S02038_UnitDelay = CoPt_bAcvCllNReg_MP;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activatio
      n/BasculeRS/UnitDelay1 */
   X_S0208_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activatio
      n/BasculeRS/UnitDelay */
   X_S0208_UnitDelay = CoPt_bReqNCross_MP;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activatio
      n/UnitDelay1 */
   UnitDelay_4 = S0205_Switch;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Unit Delay1 */
   X_S02034_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Unit Delay2 */
   X_S02034_Unit_Delay2 = S02033_MinMax1;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Unit Delay1
    */
   X_S02035_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Unit Delay2
    */
   X_S02035_Unit_Delay2 = S02018_Switch;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction
      _couple/F02_02_02_Calcul_Couple_Reduction/rising_edge/UnitDelay */
   X_S02012_UnitDelay = S0205_Logical_Operator2;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_02_Reduction
      _couple/F02_02_02_Calcul_Couple_Reduction/UnitDelay */
   UnitDelay_5 = S02011_witch;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/UnitDelay */
   X_S02014_UnitDelay = S02014_Switch;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/rising_edge/UnitDelay */
   X_S02016_UnitDelay = S0205_Logical_Operator2;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/UnitDelay1 */
   X_S02014_UnitDelay1 = S02016_Logical_Operator;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/UnitDelay3 */
   X_S02014_UnitDelay3 = S02014_UnitDelay1;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_03_Coordinat
      ion_couple/F02_03_02_Transition_Couple/UnitDelay2 */
   X_S02014_UnitDelay2 = S02014_Switch4;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS2/Uni
      tDelay1 */
   X_S02037_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS2/Uni
      tDelay */
   X_S02037_UnitDelay = CoPt_bAcvCllNCross_MP;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS1/Uni
      tDelay1 */
   X_S02036_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/BasculeRS1/Uni
      tDelay */
   X_S02036_UnitDelay = CoPt_bAcvCllSIP_MP;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activatio
      n/BasculeRS1/UnitDelay1 */
   X_S0209_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F02_Croisement_Regime/F02_01_Activatio
      n/BasculeRS1/UnitDelay */
   X_S0209_UnitDelay = S0209_Switch;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/NegHys/Bascule
      RS/UnitDelay1 */
   X_S02040_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Croisement_Regime_BV/F01_01460_10_01245/F03_Gestion_Bouclage_BV/NegHys/Bascule
      RS/UnitDelay */
   X_S02040_UnitDelay = S02040_Switch;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_020_MSE_ini
 *** 
 ***  DESCRIPTION:
 ***      Main restart function
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_020_MSE_ini(Void)
{
   TraBVx_020_FctVarInit();
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_020_FctVarInit
 *** 
 ***  DESCRIPTION:
 ***      AR_INTERNAL_VAR_DISP_16BIT
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_020_FctVarInit(Void)
{
   CoPt_bAcvCll_out = 0 /* 0. */;
   CoPt_bAcvNCross_out = 0 /* 0. */;
   CoPt_bTqAltFrzReq_nCross_out = 0 /* 0. */;
   CoPt_tiTranCll_out = 0 /* 0. */;
   CoPt_tqIdcReqCord_nRegReq_out = 0 /* 0. */;
   CoPt_tqIncCll_out = 0 /* 0. */;
   DD_S02010_CoPt__oss_T_lastInd_a = 0 /* 0. */;
   DD_S02010_CoPt__oss_T_lastIndex = 0 /* 0. */;
   DD_S02011_CoPt__oss_M_lastInd_a = 0 /* 0. */;
   DD_S02011_CoPt__oss_M_lastIndex = 0 /* 0. */;
   DD_S02013_CoPt__SIP_T_lastIndex = 0 /* 0. */;
   DD_S02013_CoPt__oss_T_lastIndex = 0 /* 0. */;
   DD_S0204_CoPt___SIP_M_lastInd_a = 0 /* 0. */;
   DD_S0204_CoPt___SIP_M_lastInd_b = 0 /* 0. */;
   DD_S0204_CoPt___SIP_M_lastInd_c = 0 /* 0. */;
   DD_S0204_CoPt___SIP_M_lastIndex = 0 /* 0. */;
   DD_S0205_CoPt___ear_T_lastIndex = 0 /* 0. */;
   Re_TraBVx_020_DRE_CoPt_bDeacCllNReg_irv_in = 0 /* 0. */;
   Re_TraBVx_020_DRE_CoPt_bInhNCross_irv_in = 0 /* 0. */;
   S02021_RSWE = 0 /* 0. */;
   S02026_Switch = 0 /* 0. */;
   S02028_Switch = 0 /* 0. */;
   S0203_Prelookup1_f = 0 /* 0. */;
   S0203_Prelookup1_k = 0 /* 0. */;
   S0203_Prelookup_f = 0 /* 0. */;
   S0203_Prelookup_k = 0 /* 0. */;
   TraBVx_020_Cha_stTqReq_in = 0 /* 0. */;
   TraBVx_020_CoPt_bAcvNRegReqBuf_in = 0 /* 0. */;
   TraBVx_020_CoPt_bDeacCllBuf_in = 0 /* 0. */;
   TraBVx_020_CoPt_bPrepSIP_in = 0 /* 0. */;
   TraBVx_020_CoPt_bSIPBuf_in = 0 /* 0. */;
   TraBVx_020_CoPt_nTrb_in = 0 /* 0. */;
   TraBVx_020_CoPt_tqDrvFil_in = 0 /* 0. */;
   TraBVx_020_CoPt_tqDrvRaw_in = 0 /* 0. */;
   TraBVx_020_CoPt_tqIdcCord_nRegReq_in = 0 /* 0. */;
   TraBVx_020_CoPt_tqIdcMaxGBxBuf_in = 0 /* 0. */;
   TraBVx_020_CoPt_tqMaxGBx_in = 0 /* 0. */;
   TraBVx_020_Ext_tiTDC_in = 0 /* 0. */;
   TraBVx_020_TreatTDC_nCkGrd_in = 0 /* 0. */;
   UnitDelay1 = 0 /* 0. */;
   UnitDelay2 = 0 /* 0. */;
   UnitDelay_0 = 0 /* 0. */;
   UnitDelay_1 = 0 /* 0. */;
   UnitDelay_10 = 0 /* 0. */;
   UnitDelay_11 = 0 /* 0. */;
   UnitDelay_12 = 0 /* 0. */;
   UnitDelay_3 = 0 /* 0. */;
   UnitDelay_4 = 0 /* 0. */;
   UnitDelay_5 = 0 /* 0. */;
   UnitDelay_6 = 0 /* 0. */;
   UnitDelay_7 = 0 /* 0. */;
   UnitDelay_8 = 0 /* 0. */;
   UnitDelay_9 = 0 /* 0. */;
   X_S02012_UnitDelay = 0 /* 0. */;
   X_S02014_UnitDelay = 0 /* 0. */;
   X_S02014_UnitDelay1 = 0 /* 0. */;
   X_S02014_UnitDelay2 = 0 /* 0. */;
   X_S02014_UnitDelay3 = 0 /* 0. */;
   X_S02016_UnitDelay = 0 /* 0. */;
   X_S02034_Unit_Delay1 = 0 /* 0. */;
   X_S02034_Unit_Delay2 = 0 /* 0. */;
   X_S02035_Unit_Delay1 = 0 /* 0. */;
   X_S02035_Unit_Delay2 = 0 /* 0. */;
   X_S02036_UnitDelay = 0 /* 0. */;
   X_S02036_UnitDelay1 = 0 /* 0. */;
   X_S02037_UnitDelay = 0 /* 0. */;
   X_S02037_UnitDelay1 = 0 /* 0. */;
   X_S02038_UnitDelay = 0 /* 0. */;
   X_S02038_UnitDelay1 = 0 /* 0. */;
   X_S02040_UnitDelay = 1 /* 1. */;
   X_S02040_UnitDelay1 = 0 /* 0. */;
   X_S0208_UnitDelay = 0 /* 0. */;
   X_S0208_UnitDelay1 = 0 /* 0. */;
   X_S0209_UnitDelay = 0 /* 0. */;
   X_S0209_UnitDelay1 = 0 /* 0. */;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_TRABVX_020_DRE_FCT_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
