
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053804                       # Number of seconds simulated
sim_ticks                                 53803791500                       # Number of ticks simulated
final_tick                                53803791500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102946                       # Simulator instruction rate (inst/s)
host_op_rate                                   188435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55389003                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216492                       # Number of bytes of host memory used
host_seconds                                   971.38                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             56512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           8720768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8777280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        56512                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56512                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      8370752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           8370752                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                883                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             136262                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                137145                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          130793                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               130793                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1050335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            162084637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163134972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1050335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1050335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         155579222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              155579222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         155579222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1050335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           162084637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              318714193                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         189916                       # number of replacements
system.l2.tagsinuse                        995.458542                       # Cycle average of tags in use
system.l2.total_refs                            87640                       # Total number of references to valid blocks.
system.l2.sampled_refs                         190936                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.459002                       # Average number of references to valid blocks.
system.l2.warmup_cycle                     7489316500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           626.581413                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             123.781215                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             245.095915                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.611896                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.120880                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.239351                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.972127                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70701                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 4351                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   75052                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136249                       # number of Writeback hits
system.l2.Writeback_hits::total                136249                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   942                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70701                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  5293                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75994                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70701                       # number of overall hits
system.l2.overall_hits::cpu.data                 5293                       # number of overall hits
system.l2.overall_hits::total                   75994                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                883                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              66396                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 67279                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            69866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69866                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 883                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              136262                       # number of demand (read+write) misses
system.l2.demand_misses::total                 137145                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                883                       # number of overall misses
system.l2.overall_misses::cpu.data             136262                       # number of overall misses
system.l2.overall_misses::total                137145                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     47243500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3653946500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3701190000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3634637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3634637500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47243500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7288584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7335827500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47243500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7288584000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7335827500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70747                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142331                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136249                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136249                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70808                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71584                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213139                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71584                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213139                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.938499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.472694                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.986696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986696                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012335                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.962608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.643453                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012335                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.962608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.643453                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53503.397508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55032.629978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55012.559640                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52022.979704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52022.979704                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53503.397508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53489.483495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53489.573080                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53503.397508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53489.483495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53489.573080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               130793                       # number of writebacks
system.l2.writebacks::total                    130793                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         66396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            67279                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        69866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69866                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         136262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            137145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        136262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           137145                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36470000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2847300000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2883770000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2795198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2795198500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5642498500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5678968500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5642498500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5678968500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.938499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.472694                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.986696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986696                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.962608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.643453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.962608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.643453                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41302.378256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42883.607446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42862.854680                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40007.993874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40007.993874                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41302.378256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41409.185980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41408.498305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41302.378256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41409.185980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41408.498305                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20407549                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20407549                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1162766                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12561477                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11839719                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.254195                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        107607584                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19445721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      120461345                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20407549                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11839719                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      63883578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8673051                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               16553805                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            56                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17331102                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                244903                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          107392406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.082583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.887945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 44838542     41.75%     41.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3965739      3.69%     45.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4918362      4.58%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4827902      4.50%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 48841861     45.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            107392406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189648                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.119450                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 25247178                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12943606                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  57786332                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3906045                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7509245                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              220619450                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7509245                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 27694861                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3617344                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8062                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  59152409                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9410485                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              217364451                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                133036                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6925590                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1712306                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           237677688                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             515364983                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        366556149                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         148808834                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 36038691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                110                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            109                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  13278905                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24990402                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13121158                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2052550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           313796                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  211443356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 170                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 197921600                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4271032                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        28380242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     39477049                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             84                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     107392406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.842976                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.204651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18774528     17.48%     17.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24293764     22.62%     40.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26405830     24.59%     64.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30856960     28.73%     93.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7061324      6.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       107392406                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4389206     12.54%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              30603001     87.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            420400      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116314465     58.77%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            45688314     23.08%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23635272     11.94%     94.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11863149      5.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197921600                       # Type of FU issued
system.cpu.iq.rate                           1.839290                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    34992207                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.176798                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          396952880                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         171256862                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    139615373                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           145545962                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68567926                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56616497                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              144907315                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                87586092                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1847706                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3560283                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1022                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1995566                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7509245                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  595776                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 59566                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           211443526                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             43997                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24990402                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13121158                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                112                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  38020                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1022                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         698930                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       524049                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1222979                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             196690735                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23292780                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1230862                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34948367                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17593551                       # Number of branches executed
system.cpu.iew.exec_stores                   11655587                       # Number of stores executed
system.cpu.iew.exec_rate                     1.827852                       # Inst execution rate
system.cpu.iew.wb_sent                      196408259                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196231870                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 139721440                       # num instructions producing a value
system.cpu.iew.wb_consumers                 225606973                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.823588                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.619313                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        28401190                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1162766                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     99883161                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.832564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.553381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25838140     25.87%     25.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26759498     26.79%     52.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11570530     11.58%     64.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9718208      9.73%     73.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     25996785     26.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     99883161                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              25996785                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    285329888                       # The number of ROB reads
system.cpu.rob.rob_writes                   430405325                       # The number of ROB writes
system.cpu.timesIdled                           30319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          215178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.076076                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.076076                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.929303                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.929303                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                290259562                       # number of integer regfile reads
system.cpu.int_regfile_writes               163364898                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97375498                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52344942                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74695873                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71088                       # number of replacements
system.cpu.icache.tagsinuse                453.271590                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17251883                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71584                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 241.001942                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     453.271590                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.885296                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.885296                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17251883                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17251883                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17251883                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17251883                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17251883                       # number of overall hits
system.cpu.icache.overall_hits::total        17251883                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79219                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79219                       # number of overall misses
system.cpu.icache.overall_misses::total         79219                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1029097500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1029097500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1029097500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1029097500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1029097500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1029097500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17331102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17331102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17331102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17331102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17331102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17331102                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004571                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004571                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004571                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004571                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004571                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004571                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12990.538886                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12990.538886                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12990.538886                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12990.538886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12990.538886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12990.538886                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7635                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7635                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7635                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7635                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7635                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7635                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    825849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    825849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    825849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    825849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    825849000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    825849000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004130                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004130                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11536.781962                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11536.781962                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11536.781962                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11536.781962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11536.781962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11536.781962                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 141043                       # number of replacements
system.cpu.dcache.tagsinuse                502.767390                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32413812                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141555                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 228.983872                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3516593000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.767390                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981968                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981968                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21359038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21359038                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054774                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32413812                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32413812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32413812                       # number of overall hits
system.cpu.dcache.overall_hits::total        32413812                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        97995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97995                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70816                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       168811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       168811                       # number of overall misses
system.cpu.dcache.overall_misses::total        168811                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4617470500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4617470500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3856626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3856626000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8474096500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8474096500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8474096500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8474096500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21457033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21457033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32582623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32582623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32582623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32582623                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004567                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005181                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47119.449972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47119.449972                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54459.811342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54459.811342                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50198.722240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50198.722240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50198.722240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50198.722240                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       149538                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9265                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.140097                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136249                       # number of writebacks
system.cpu.dcache.writebacks::total            136249                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        27248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27248                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        27256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        27256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27256                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70747                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70808                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141555                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3768366500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3768366500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3714873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3714873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7483240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7483240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7483240000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7483240000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004344                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004344                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004344                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53265.389345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53265.389345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52464.036550                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52464.036550                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52864.540285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52864.540285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52864.540285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52864.540285                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
