vendor_name = ModelSim
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/transmisor.vhd
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtransmisor.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/julio/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transmisor/db/altsyncram_q901.tdf
source_file = 1, /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transmisor/db/transmisor.transmisor0.rtl.mif
design_name = transmisor
instance = comp, \salida_serie~output , salida_serie~output, transmisor, 1
instance = comp, \clk~input , clk~input, transmisor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, transmisor, 1
instance = comp, \d3|divisor|cont2[0]~12 , d3|divisor|cont2[0]~12, transmisor, 1
instance = comp, \d3|divisor|cont2[9]~30 , d3|divisor|cont2[9]~30, transmisor, 1
instance = comp, \d3|divisor|cont2[10]~32 , d3|divisor|cont2[10]~32, transmisor, 1
instance = comp, \d3|divisor|cont2[10] , d3|divisor|cont2[10], transmisor, 1
instance = comp, \d3|divisor|LessThan1~1 , d3|divisor|LessThan1~1, transmisor, 1
instance = comp, \d3|divisor|LessThan1~0 , d3|divisor|LessThan1~0, transmisor, 1
instance = comp, \d3|divisor|LessThan1~3 , d3|divisor|LessThan1~3, transmisor, 1
instance = comp, \d3|divisor|cont2[0] , d3|divisor|cont2[0], transmisor, 1
instance = comp, \d3|divisor|cont2[1]~14 , d3|divisor|cont2[1]~14, transmisor, 1
instance = comp, \d3|divisor|cont2[1] , d3|divisor|cont2[1], transmisor, 1
instance = comp, \d3|divisor|cont2[2]~16 , d3|divisor|cont2[2]~16, transmisor, 1
instance = comp, \d3|divisor|cont2[2] , d3|divisor|cont2[2], transmisor, 1
instance = comp, \d3|divisor|cont2[3]~18 , d3|divisor|cont2[3]~18, transmisor, 1
instance = comp, \d3|divisor|cont2[3] , d3|divisor|cont2[3], transmisor, 1
instance = comp, \d3|divisor|cont2[4]~20 , d3|divisor|cont2[4]~20, transmisor, 1
instance = comp, \d3|divisor|cont2[4] , d3|divisor|cont2[4], transmisor, 1
instance = comp, \d3|divisor|cont2[5]~22 , d3|divisor|cont2[5]~22, transmisor, 1
instance = comp, \d3|divisor|cont2[5] , d3|divisor|cont2[5], transmisor, 1
instance = comp, \d3|divisor|cont2[6]~24 , d3|divisor|cont2[6]~24, transmisor, 1
instance = comp, \d3|divisor|cont2[6] , d3|divisor|cont2[6], transmisor, 1
instance = comp, \d3|divisor|cont2[7]~26 , d3|divisor|cont2[7]~26, transmisor, 1
instance = comp, \d3|divisor|cont2[7] , d3|divisor|cont2[7], transmisor, 1
instance = comp, \d3|divisor|cont2[8]~28 , d3|divisor|cont2[8]~28, transmisor, 1
instance = comp, \d3|divisor|cont2[8] , d3|divisor|cont2[8], transmisor, 1
instance = comp, \d3|divisor|cont2[9] , d3|divisor|cont2[9], transmisor, 1
instance = comp, \d3|divisor|cont2[11]~34 , d3|divisor|cont2[11]~34, transmisor, 1
instance = comp, \d3|divisor|cont2[11] , d3|divisor|cont2[11], transmisor, 1
instance = comp, \d3|divisor|LessThan1~2 , d3|divisor|LessThan1~2, transmisor, 1
instance = comp, \d3|divisor|clk_2~0 , d3|divisor|clk_2~0, transmisor, 1
instance = comp, \d3|divisor|clk_2 , d3|divisor|clk_2, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|div1|ffd1|dd~0 , d3|entradas|\sinc_xx:1:buss|div1|ffd1|dd~0, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|div1|ffd1|dd~feeder , d3|entradas|\sinc_xx:1:buss|div1|ffd1|dd~feeder, transmisor, 1
instance = comp, \reset~input , reset~input, transmisor, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|div1|ffd1|dd , d3|entradas|\sinc_xx:1:buss|div1|ffd1|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|div1|ffd1|dd~clkctrl , d3|entradas|\sinc_xx:1:buss|div1|ffd1|dd~clkctrl, transmisor, 1
instance = comp, \select_baud[1]~input , select_baud[1]~input, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|ffd1|dd~feeder , d3|entradas|\sinc_xx:1:buss|ffd1|dd~feeder, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|ffd1|dd , d3|entradas|\sinc_xx:1:buss|ffd1|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|ffd2|dd~feeder , d3|entradas|\sinc_xx:1:buss|ffd2|dd~feeder, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|ffd2|dd , d3|entradas|\sinc_xx:1:buss|ffd2|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|ffd3|dd~feeder , d3|entradas|\sinc_xx:1:buss|ffd3|dd~feeder, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:1:buss|ffd3|dd , d3|entradas|\sinc_xx:1:buss|ffd3|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|div1|ffd1|dd~0 , d3|entradas|\sinc_xx:0:buss|div1|ffd1|dd~0, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|div1|ffd1|dd~feeder , d3|entradas|\sinc_xx:0:buss|div1|ffd1|dd~feeder, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|div1|ffd1|dd , d3|entradas|\sinc_xx:0:buss|div1|ffd1|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|div1|ffd1|dd~clkctrl , d3|entradas|\sinc_xx:0:buss|div1|ffd1|dd~clkctrl, transmisor, 1
instance = comp, \select_baud[0]~input , select_baud[0]~input, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|ffd1|dd~feeder , d3|entradas|\sinc_xx:0:buss|ffd1|dd~feeder, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|ffd1|dd , d3|entradas|\sinc_xx:0:buss|ffd1|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|ffd2|dd~feeder , d3|entradas|\sinc_xx:0:buss|ffd2|dd~feeder, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|ffd2|dd , d3|entradas|\sinc_xx:0:buss|ffd2|dd, transmisor, 1
instance = comp, \d3|entradas|sinc_xx:0:buss|ffd3|dd , d3|entradas|\sinc_xx:0:buss|ffd3|dd, transmisor, 1
instance = comp, \d3|divisor|cont1[0]~13 , d3|divisor|cont1[0]~13, transmisor, 1
instance = comp, \d3|divisor|LessThan0~0 , d3|divisor|LessThan0~0, transmisor, 1
instance = comp, \d3|divisor|cont1[10]~33 , d3|divisor|cont1[10]~33, transmisor, 1
instance = comp, \d3|divisor|cont1[11]~35 , d3|divisor|cont1[11]~35, transmisor, 1
instance = comp, \d3|divisor|cont1[11] , d3|divisor|cont1[11], transmisor, 1
instance = comp, \d3|divisor|LessThan0~1 , d3|divisor|LessThan0~1, transmisor, 1
instance = comp, \d3|divisor|LessThan0~3 , d3|divisor|LessThan0~3, transmisor, 1
instance = comp, \d3|divisor|cont1[0] , d3|divisor|cont1[0], transmisor, 1
instance = comp, \d3|divisor|cont1[1]~15 , d3|divisor|cont1[1]~15, transmisor, 1
instance = comp, \d3|divisor|cont1[1] , d3|divisor|cont1[1], transmisor, 1
instance = comp, \d3|divisor|cont1[2]~17 , d3|divisor|cont1[2]~17, transmisor, 1
instance = comp, \d3|divisor|cont1[2] , d3|divisor|cont1[2], transmisor, 1
instance = comp, \d3|divisor|cont1[3]~19 , d3|divisor|cont1[3]~19, transmisor, 1
instance = comp, \d3|divisor|cont1[3] , d3|divisor|cont1[3], transmisor, 1
instance = comp, \d3|divisor|cont1[4]~21 , d3|divisor|cont1[4]~21, transmisor, 1
instance = comp, \d3|divisor|cont1[4] , d3|divisor|cont1[4], transmisor, 1
instance = comp, \d3|divisor|cont1[5]~23 , d3|divisor|cont1[5]~23, transmisor, 1
instance = comp, \d3|divisor|cont1[5] , d3|divisor|cont1[5], transmisor, 1
instance = comp, \d3|divisor|cont1[6]~25 , d3|divisor|cont1[6]~25, transmisor, 1
instance = comp, \d3|divisor|cont1[6] , d3|divisor|cont1[6], transmisor, 1
instance = comp, \d3|divisor|cont1[7]~27 , d3|divisor|cont1[7]~27, transmisor, 1
instance = comp, \d3|divisor|cont1[7] , d3|divisor|cont1[7], transmisor, 1
instance = comp, \d3|divisor|cont1[8]~29 , d3|divisor|cont1[8]~29, transmisor, 1
instance = comp, \d3|divisor|cont1[8] , d3|divisor|cont1[8], transmisor, 1
instance = comp, \d3|divisor|cont1[9]~31 , d3|divisor|cont1[9]~31, transmisor, 1
instance = comp, \d3|divisor|cont1[9] , d3|divisor|cont1[9], transmisor, 1
instance = comp, \d3|divisor|cont1[10] , d3|divisor|cont1[10], transmisor, 1
instance = comp, \d3|divisor|cont1[12]~37 , d3|divisor|cont1[12]~37, transmisor, 1
instance = comp, \d3|divisor|cont1[12] , d3|divisor|cont1[12], transmisor, 1
instance = comp, \d3|divisor|LessThan0~2 , d3|divisor|LessThan0~2, transmisor, 1
instance = comp, \d3|divisor|clk_1~0 , d3|divisor|clk_1~0, transmisor, 1
instance = comp, \d3|divisor|clk_1 , d3|divisor|clk_1, transmisor, 1
instance = comp, \d3|seleccionador|Mux0~0 , d3|seleccionador|Mux0~0, transmisor, 1
instance = comp, \d3|divisor|cont5[0]~8 , d3|divisor|cont5[0]~8, transmisor, 1
instance = comp, \d3|divisor|cont5[2]~12 , d3|divisor|cont5[2]~12, transmisor, 1
instance = comp, \d3|divisor|cont5[3]~14 , d3|divisor|cont5[3]~14, transmisor, 1
instance = comp, \d3|divisor|cont5[3] , d3|divisor|cont5[3], transmisor, 1
instance = comp, \d3|divisor|cont5[4]~16 , d3|divisor|cont5[4]~16, transmisor, 1
instance = comp, \d3|divisor|cont5[4] , d3|divisor|cont5[4], transmisor, 1
instance = comp, \d3|divisor|cont5[5]~18 , d3|divisor|cont5[5]~18, transmisor, 1
instance = comp, \d3|divisor|cont5[5] , d3|divisor|cont5[5], transmisor, 1
instance = comp, \d3|divisor|cont5[6]~20 , d3|divisor|cont5[6]~20, transmisor, 1
instance = comp, \d3|divisor|cont5[6] , d3|divisor|cont5[6], transmisor, 1
instance = comp, \d3|divisor|cont5[7]~22 , d3|divisor|cont5[7]~22, transmisor, 1
instance = comp, \d3|divisor|cont5[7] , d3|divisor|cont5[7], transmisor, 1
instance = comp, \d3|divisor|LessThan3~1 , d3|divisor|LessThan3~1, transmisor, 1
instance = comp, \d3|divisor|LessThan3~2 , d3|divisor|LessThan3~2, transmisor, 1
instance = comp, \d3|divisor|cont5[0] , d3|divisor|cont5[0], transmisor, 1
instance = comp, \d3|divisor|cont5[1]~10 , d3|divisor|cont5[1]~10, transmisor, 1
instance = comp, \d3|divisor|cont5[1] , d3|divisor|cont5[1], transmisor, 1
instance = comp, \d3|divisor|cont5[2] , d3|divisor|cont5[2], transmisor, 1
instance = comp, \d3|divisor|LessThan3~0 , d3|divisor|LessThan3~0, transmisor, 1
instance = comp, \d3|divisor|clk_5~0 , d3|divisor|clk_5~0, transmisor, 1
instance = comp, \d3|divisor|clk_5 , d3|divisor|clk_5, transmisor, 1
instance = comp, \d3|divisor|cont4[0]~11 , d3|divisor|cont4[0]~11, transmisor, 1
instance = comp, \d3|divisor|cont4[8]~27 , d3|divisor|cont4[8]~27, transmisor, 1
instance = comp, \d3|divisor|cont4[9]~29 , d3|divisor|cont4[9]~29, transmisor, 1
instance = comp, \d3|divisor|cont4[9] , d3|divisor|cont4[9], transmisor, 1
instance = comp, \d3|divisor|LessThan2~1 , d3|divisor|LessThan2~1, transmisor, 1
instance = comp, \d3|divisor|LessThan2~0 , d3|divisor|LessThan2~0, transmisor, 1
instance = comp, \d3|divisor|LessThan2~3 , d3|divisor|LessThan2~3, transmisor, 1
instance = comp, \d3|divisor|cont4[0] , d3|divisor|cont4[0], transmisor, 1
instance = comp, \d3|divisor|cont4[1]~13 , d3|divisor|cont4[1]~13, transmisor, 1
instance = comp, \d3|divisor|cont4[1] , d3|divisor|cont4[1], transmisor, 1
instance = comp, \d3|divisor|cont4[2]~15 , d3|divisor|cont4[2]~15, transmisor, 1
instance = comp, \d3|divisor|cont4[2] , d3|divisor|cont4[2], transmisor, 1
instance = comp, \d3|divisor|cont4[3]~17 , d3|divisor|cont4[3]~17, transmisor, 1
instance = comp, \d3|divisor|cont4[3] , d3|divisor|cont4[3], transmisor, 1
instance = comp, \d3|divisor|cont4[4]~19 , d3|divisor|cont4[4]~19, transmisor, 1
instance = comp, \d3|divisor|cont4[4] , d3|divisor|cont4[4], transmisor, 1
instance = comp, \d3|divisor|cont4[5]~21 , d3|divisor|cont4[5]~21, transmisor, 1
instance = comp, \d3|divisor|cont4[5] , d3|divisor|cont4[5], transmisor, 1
instance = comp, \d3|divisor|cont4[6]~23 , d3|divisor|cont4[6]~23, transmisor, 1
instance = comp, \d3|divisor|cont4[6] , d3|divisor|cont4[6], transmisor, 1
instance = comp, \d3|divisor|cont4[7]~25 , d3|divisor|cont4[7]~25, transmisor, 1
instance = comp, \d3|divisor|cont4[7] , d3|divisor|cont4[7], transmisor, 1
instance = comp, \d3|divisor|cont4[8] , d3|divisor|cont4[8], transmisor, 1
instance = comp, \d3|divisor|cont4[10]~31 , d3|divisor|cont4[10]~31, transmisor, 1
instance = comp, \d3|divisor|cont4[10] , d3|divisor|cont4[10], transmisor, 1
instance = comp, \d3|divisor|LessThan2~2 , d3|divisor|LessThan2~2, transmisor, 1
instance = comp, \d3|divisor|clk_4~0 , d3|divisor|clk_4~0, transmisor, 1
instance = comp, \d3|divisor|clk_4 , d3|divisor|clk_4, transmisor, 1
instance = comp, \d3|seleccionador|Mux0 , d3|seleccionador|Mux0, transmisor, 1
instance = comp, \d3|seleccionador|Mux0~clkctrl , d3|seleccionador|Mux0~clkctrl, transmisor, 1
instance = comp, \enviar_msj~input , enviar_msj~input, transmisor, 1
instance = comp, \d1|d1|Selector1~0 , d1|d1|Selector1~0, transmisor, 1
instance = comp, \d1|d1|pxst.send~clkctrl , d1|d1|pxst.send~clkctrl, transmisor, 1
instance = comp, \d1|d1|Add0~0 , d1|d1|Add0~0, transmisor, 1
instance = comp, \d1|d1|Selector2~0 , d1|d1|Selector2~0, transmisor, 1
instance = comp, \d1|d1|stac.espera , d1|d1|stac.espera, transmisor, 1
instance = comp, \select_msj[1]~input , select_msj[1]~input, transmisor, 1
instance = comp, \select_msj[0]~input , select_msj[0]~input, transmisor, 1
instance = comp, \d1|d1|Add0~3 , d1|d1|Add0~3, transmisor, 1
instance = comp, \d1|d1|Add0~5 , d1|d1|Add0~5, transmisor, 1
instance = comp, \d1|d1|add_aux[1] , d1|d1|add_aux[1], transmisor, 1
instance = comp, \d1|d1|Add0~6 , d1|d1|Add0~6, transmisor, 1
instance = comp, \d1|d1|Add0~8 , d1|d1|Add0~8, transmisor, 1
instance = comp, \d1|d1|add_aux[2] , d1|d1|add_aux[2], transmisor, 1
instance = comp, \d1|d1|Add0~9 , d1|d1|Add0~9, transmisor, 1
instance = comp, \d1|d1|Add0~11 , d1|d1|Add0~11, transmisor, 1
instance = comp, \d1|d1|add_aux[3] , d1|d1|add_aux[3], transmisor, 1
instance = comp, \d1|d1|Add0~12 , d1|d1|Add0~12, transmisor, 1
instance = comp, \d1|d1|Add0~14 , d1|d1|Add0~14, transmisor, 1
instance = comp, \d1|d1|add_aux[4] , d1|d1|add_aux[4], transmisor, 1
instance = comp, \d1|d1|Add0~15 , d1|d1|Add0~15, transmisor, 1
instance = comp, \d1|d1|Add0~17 , d1|d1|Add0~17, transmisor, 1
instance = comp, \d1|d1|add_aux[5] , d1|d1|add_aux[5], transmisor, 1
instance = comp, \d1|d1|Add0~18 , d1|d1|Add0~18, transmisor, 1
instance = comp, \d1|d1|Add0~20 , d1|d1|Add0~20, transmisor, 1
instance = comp, \d1|d1|add_aux[6] , d1|d1|add_aux[6], transmisor, 1
instance = comp, \d1|d1|Add0~21 , d1|d1|Add0~21, transmisor, 1
instance = comp, \d1|d1|Add0~23 , d1|d1|Add0~23, transmisor, 1
instance = comp, \d1|d1|add_aux[7] , d1|d1|add_aux[7], transmisor, 1
instance = comp, \d1|d2|Mux6_rtl_0|auto_generated|ram_block1a0 , d1|d2|Mux6_rtl_0|auto_generated|ram_block1a0, transmisor, 1
instance = comp, \d2|d1|Equal0~0 , d2|d1|Equal0~0, transmisor, 1
instance = comp, \d2|d1|Equal0~1 , d2|d1|Equal0~1, transmisor, 1
instance = comp, \d1|d1|pxst.incremento~0 , d1|d1|pxst.incremento~0, transmisor, 1
instance = comp, \d1|d1|stac.incremento , d1|d1|stac.incremento, transmisor, 1
instance = comp, \d1|d1|Add0~2 , d1|d1|Add0~2, transmisor, 1
instance = comp, \d1|d1|add_aux[0] , d1|d1|add_aux[0], transmisor, 1
instance = comp, \d2|d1|paridad~0 , d2|d1|paridad~0, transmisor, 1
instance = comp, \d2|d1|paridad~1 , d2|d1|paridad~1, transmisor, 1
instance = comp, \d2|d2|d1|t:1:t1_10:bitx|dout~0 , d2|d2|d1|\t:1:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:1:t1_10:bitx|dout , d2|d2|d1|\t:1:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:2:t1_10:bitx|dout~0 , d2|d2|d1|\t:2:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:2:t1_10:bitx|dout , d2|d2|d1|\t:2:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:3:t1_10:bitx|dout~0 , d2|d2|d1|\t:3:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:3:t1_10:bitx|dout~feeder , d2|d2|d1|\t:3:t1_10:bitx|dout~feeder, transmisor, 1
instance = comp, \d2|d2|d1|t:3:t1_10:bitx|dout , d2|d2|d1|\t:3:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:4:t1_10:bitx|dout~0 , d2|d2|d1|\t:4:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:4:t1_10:bitx|dout , d2|d2|d1|\t:4:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:5:t1_10:bitx|dout~0 , d2|d2|d1|\t:5:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:5:t1_10:bitx|dout , d2|d2|d1|\t:5:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:6:t1_10:bitx|dout~0 , d2|d2|d1|\t:6:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:6:t1_10:bitx|dout , d2|d2|d1|\t:6:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:7:t1_10:bitx|dout~0 , d2|d2|d1|\t:7:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:7:t1_10:bitx|dout , d2|d2|d1|\t:7:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:8:t1_10:bitx|dout~0 , d2|d2|d1|\t:8:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:8:t1_10:bitx|dout , d2|d2|d1|\t:8:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|t:9:t1_10:bitx|dout~0 , d2|d2|d1|\t:9:t1_10:bitx|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:9:t1_10:bitx|dout , d2|d2|d1|\t:9:t1_10:bitx|dout, transmisor, 1
instance = comp, \d2|d2|d1|ones~0 , d2|d2|d1|ones~0, transmisor, 1
instance = comp, \d2|d2|d1|ones~1 , d2|d2|d1|ones~1, transmisor, 1
instance = comp, \d2|d2|d1|ones~2 , d2|d2|d1|ones~2, transmisor, 1
instance = comp, \d1|d1|Selector1~1 , d1|d1|Selector1~1, transmisor, 1
instance = comp, \d1|d1|stac.ini , d1|d1|stac.ini, transmisor, 1
instance = comp, \d1|d1|pxst.asign~0 , d1|d1|pxst.asign~0, transmisor, 1
instance = comp, \d1|d1|stac.asign , d1|d1|stac.asign, transmisor, 1
instance = comp, \d1|d1|pxst.send , d1|d1|pxst.send, transmisor, 1
instance = comp, \d1|d1|stac.send , d1|d1|stac.send, transmisor, 1
instance = comp, \d1|d1|send_int , d1|d1|send_int, transmisor, 1
instance = comp, \d2|d2|d2|Selector2~0 , d2|d2|d2|Selector2~0, transmisor, 1
instance = comp, \d2|d2|d2|Selector2~0clkctrl , d2|d2|d2|Selector2~0clkctrl, transmisor, 1
instance = comp, \d2|d2|d2|Selector0~0 , d2|d2|d2|Selector0~0, transmisor, 1
instance = comp, \d2|d2|d2|px_st.SND_68 , d2|d2|d2|px_st.SND_68, transmisor, 1
instance = comp, \d2|d2|d2|st.SND~feeder , d2|d2|d2|st.SND~feeder, transmisor, 1
instance = comp, \d2|d2|d2|st.SND , d2|d2|d2|st.SND, transmisor, 1
instance = comp, \d2|d2|d2|Selector1~0 , d2|d2|d2|Selector1~0, transmisor, 1
instance = comp, \d2|d2|d2|px_st.ILDE_83 , d2|d2|d2|px_st.ILDE_83, transmisor, 1
instance = comp, \d2|d2|d2|st.ILDE~0 , d2|d2|d2|st.ILDE~0, transmisor, 1
instance = comp, \d2|d2|d2|st.ILDE , d2|d2|d2|st.ILDE, transmisor, 1
instance = comp, \d2|d2|d2|px_st.LD_74 , d2|d2|d2|px_st.LD_74, transmisor, 1
instance = comp, \d2|d2|d2|st.LD~feeder , d2|d2|d2|st.LD~feeder, transmisor, 1
instance = comp, \d2|d2|d2|st.LD , d2|d2|d2|st.LD, transmisor, 1
instance = comp, \d2|d2|d2|load , d2|d2|d2|load, transmisor, 1
instance = comp, \d2|d2|d1|t:10:t11:bitxul|dout~0 , d2|d2|d1|\t:10:t11:bitxul|dout~0, transmisor, 1
instance = comp, \d2|d2|d1|t:10:t11:bitxul|dout , d2|d2|d1|\t:10:t11:bitxul|dout, transmisor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
