# compile vhdl design source files
vhdl xil_defaultlib  "../../../T15_Mux.srcs/sources_1/imports/exercises/T15_Mux.vhd"
vhdl xil_defaultlib  "../../../T15_Mux.srcs/sim_1/imports/exercises/T15_PortMapTb.vhd"

# Do not sort compile order
nosort
