/*
###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Tue Jun 16 16:51:19 2020
#  Design:            P4_adder_NBIT32
#  Command:           saveNetlist P4_adder_NBIT32.v
###############################################################
*/
module FD_0 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_96 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_95 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_94 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_93 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_92 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_91 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_90 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_89 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_88 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_87 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_86 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_85 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_84 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_83 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_82 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_81 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_80 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_79 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_78 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_77 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_76 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_75 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_74 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_73 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_72 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_71 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_70 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_69 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_68 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_67 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_66 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_GENERIC_NBIT32_0 (
	D, 
	CLK, 
	RESET, 
	Q, 
	FE_OFN5_reset, 
	FE_OFN2_reset);
   input [31:0] D;
   input CLK;
   input RESET;
   output [31:0] Q;
   input FE_OFN5_reset;
   input FE_OFN2_reset;

   FD_0 FD_i_0 (.D(D[0]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[0]));
   FD_96 FD_i_1 (.D(D[1]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[1]));
   FD_95 FD_i_2 (.D(D[2]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[2]));
   FD_94 FD_i_3 (.D(D[3]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[3]));
   FD_93 FD_i_4 (.D(D[4]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[4]));
   FD_92 FD_i_5 (.D(D[5]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[5]));
   FD_91 FD_i_6 (.D(D[6]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[6]));
   FD_90 FD_i_7 (.D(D[7]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[7]));
   FD_89 FD_i_8 (.D(D[8]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[8]));
   FD_88 FD_i_9 (.D(D[9]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[9]));
   FD_87 FD_i_10 (.D(D[10]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[10]));
   FD_86 FD_i_11 (.D(D[11]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[11]));
   FD_85 FD_i_12 (.D(D[12]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[12]));
   FD_84 FD_i_13 (.D(D[13]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[13]));
   FD_83 FD_i_14 (.D(D[14]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[14]));
   FD_82 FD_i_15 (.D(D[15]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[15]));
   FD_81 FD_i_16 (.D(D[16]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[16]));
   FD_80 FD_i_17 (.D(D[17]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[17]));
   FD_79 FD_i_18 (.D(D[18]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[18]));
   FD_78 FD_i_19 (.D(D[19]),
	.CLK(CLK),
	.RESET(FE_OFN2_reset),
	.Q(Q[19]));
   FD_77 FD_i_20 (.D(D[20]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[20]));
   FD_76 FD_i_21 (.D(D[21]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[21]));
   FD_75 FD_i_22 (.D(D[22]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[22]));
   FD_74 FD_i_23 (.D(D[23]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[23]));
   FD_73 FD_i_24 (.D(D[24]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[24]));
   FD_72 FD_i_25 (.D(D[25]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[25]));
   FD_71 FD_i_26 (.D(D[26]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[26]));
   FD_70 FD_i_27 (.D(D[27]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[27]));
   FD_69 FD_i_28 (.D(D[28]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[28]));
   FD_68 FD_i_29 (.D(D[29]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[29]));
   FD_67 FD_i_30 (.D(D[30]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[30]));
   FD_66 FD_i_31 (.D(D[31]),
	.CLK(CLK),
	.RESET(FE_OFN5_reset),
	.Q(Q[31]));
endmodule

module FD_65 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_64 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_63 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_62 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_61 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_60 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_59 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_58 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_57 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_56 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_55 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_54 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_53 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_52 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_51 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_50 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_49 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_48 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_47 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_46 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_45 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_44 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_43 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_42 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_41 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_40 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_39 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_38 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_37 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_36 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_35 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_34 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_GENERIC_NBIT32_1 (
	D, 
	CLK, 
	RESET, 
	Q, 
	FE_OFN4_reset, 
	FE_OFN3_reset);
   input [31:0] D;
   input CLK;
   input RESET;
   output [31:0] Q;
   input FE_OFN4_reset;
   input FE_OFN3_reset;

   FD_65 FD_i_0 (.D(D[0]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[0]));
   FD_64 FD_i_1 (.D(D[1]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[1]));
   FD_63 FD_i_2 (.D(D[2]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[2]));
   FD_62 FD_i_3 (.D(D[3]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[3]));
   FD_61 FD_i_4 (.D(D[4]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[4]));
   FD_60 FD_i_5 (.D(D[5]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[5]));
   FD_59 FD_i_6 (.D(D[6]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[6]));
   FD_58 FD_i_7 (.D(D[7]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[7]));
   FD_57 FD_i_8 (.D(D[8]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[8]));
   FD_56 FD_i_9 (.D(D[9]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[9]));
   FD_55 FD_i_10 (.D(D[10]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[10]));
   FD_54 FD_i_11 (.D(D[11]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[11]));
   FD_53 FD_i_12 (.D(D[12]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[12]));
   FD_52 FD_i_13 (.D(D[13]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[13]));
   FD_51 FD_i_14 (.D(D[14]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[14]));
   FD_50 FD_i_15 (.D(D[15]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[15]));
   FD_49 FD_i_16 (.D(D[16]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[16]));
   FD_48 FD_i_17 (.D(D[17]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[17]));
   FD_47 FD_i_18 (.D(D[18]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[18]));
   FD_46 FD_i_19 (.D(D[19]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[19]));
   FD_45 FD_i_20 (.D(D[20]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[20]));
   FD_44 FD_i_21 (.D(D[21]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[21]));
   FD_43 FD_i_22 (.D(D[22]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[22]));
   FD_42 FD_i_23 (.D(D[23]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[23]));
   FD_41 FD_i_24 (.D(D[24]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[24]));
   FD_40 FD_i_25 (.D(D[25]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[25]));
   FD_39 FD_i_26 (.D(D[26]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[26]));
   FD_38 FD_i_27 (.D(D[27]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[27]));
   FD_37 FD_i_28 (.D(D[28]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[28]));
   FD_36 FD_i_29 (.D(D[29]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[29]));
   FD_35 FD_i_30 (.D(D[30]),
	.CLK(CLK),
	.RESET(FE_OFN4_reset),
	.Q(Q[30]));
   FD_34 FD_i_31 (.D(D[31]),
	.CLK(CLK),
	.RESET(FE_OFN3_reset),
	.Q(Q[31]));
endmodule

module FD_33 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
   INV_X1 U4 (.A(D),
	.ZN(n1));
endmodule

module FD_32 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_31 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_30 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_29 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X2 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_28 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_27 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_26 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_25 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(RESET),
	.A2(D),
	.ZN(N3));
endmodule

module FD_24 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_23 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_22 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_21 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_20 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_19 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_18 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U4 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_17 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_16 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_15 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_14 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_13 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   NOR2_X1 U3 (.A1(D),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_12 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_11 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_10 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_9 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_8 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(RESET),
	.ZN(n1));
   AND2_X1 U4 (.A1(D),
	.A2(n1),
	.ZN(N3));
endmodule

module FD_7 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   AND2_X1 U3 (.A1(D),
	.A2(n1),
	.ZN(N3));
   INV_X1 U4 (.A(RESET),
	.ZN(n1));
endmodule

module FD_6 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_5 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X2 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(RESET),
	.ZN(n1));
   AND2_X1 U4 (.A1(D),
	.A2(n1),
	.ZN(N3));
endmodule

module FD_4 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_3 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(RESET),
	.ZN(n1));
   AND2_X1 U4 (.A1(D),
	.A2(n1),
	.ZN(N3));
endmodule

module FD_2 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_1 (
	D, 
	CLK, 
	RESET, 
	Q);
   input D;
   input CLK;
   input RESET;
   output Q;

   // Internal wires
   wire N3;
   wire n1;

   DFF_X1 Q_reg (.D(N3),
	.CK(CLK),
	.Q(Q));
   INV_X1 U3 (.A(D),
	.ZN(n1));
   NOR2_X1 U4 (.A1(n1),
	.A2(RESET),
	.ZN(N3));
endmodule

module FD_GENERIC_NBIT33 (
	D, 
	CLK, 
	RESET, 
	Q, 
	FE_OFN6_reset, 
	FE_OFN1_reset);
   input [32:0] D;
   input CLK;
   input RESET;
   output [32:0] Q;
   input FE_OFN6_reset;
   input FE_OFN1_reset;

   FD_33 FD_i_0 (.D(D[0]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[0]));
   FD_32 FD_i_1 (.D(D[1]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[1]));
   FD_31 FD_i_2 (.D(D[2]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[2]));
   FD_30 FD_i_3 (.D(D[3]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[3]));
   FD_29 FD_i_4 (.D(D[4]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[4]));
   FD_28 FD_i_5 (.D(D[5]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[5]));
   FD_27 FD_i_6 (.D(D[6]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[6]));
   FD_26 FD_i_7 (.D(D[7]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[7]));
   FD_25 FD_i_8 (.D(D[8]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[8]));
   FD_24 FD_i_9 (.D(D[9]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[9]));
   FD_23 FD_i_10 (.D(D[10]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[10]));
   FD_22 FD_i_11 (.D(D[11]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[11]));
   FD_21 FD_i_12 (.D(D[12]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[12]));
   FD_20 FD_i_13 (.D(D[13]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[13]));
   FD_19 FD_i_14 (.D(D[14]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[14]));
   FD_18 FD_i_15 (.D(D[15]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[15]));
   FD_17 FD_i_16 (.D(D[16]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[16]));
   FD_16 FD_i_17 (.D(D[17]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[17]));
   FD_15 FD_i_18 (.D(D[18]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[18]));
   FD_14 FD_i_19 (.D(D[19]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[19]));
   FD_13 FD_i_20 (.D(D[20]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[20]));
   FD_12 FD_i_21 (.D(D[21]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[21]));
   FD_11 FD_i_22 (.D(D[22]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[22]));
   FD_10 FD_i_23 (.D(D[23]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[23]));
   FD_9 FD_i_24 (.D(D[24]),
	.CLK(CLK),
	.RESET(RESET),
	.Q(Q[24]));
   FD_8 FD_i_25 (.D(D[25]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[25]));
   FD_7 FD_i_26 (.D(D[26]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[26]));
   FD_6 FD_i_27 (.D(D[27]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[27]));
   FD_5 FD_i_28 (.D(D[28]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[28]));
   FD_4 FD_i_29 (.D(D[29]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[29]));
   FD_3 FD_i_30 (.D(D[30]),
	.CLK(CLK),
	.RESET(FE_OFN6_reset),
	.Q(Q[30]));
   FD_2 FD_i_31 (.D(D[31]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[31]));
   FD_1 FD_i_32 (.D(D[32]),
	.CLK(CLK),
	.RESET(FE_OFN1_reset),
	.Q(Q[32]));
endmodule

module G_block_0 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire net1329;

   assign G_OUT = net1329 ;

   AOI21_X1 U1 (.A(PG_IN_2),
	.B1(PG_IN_1),
	.B2(G_IN),
	.ZN(net1329));
endmodule

module G_block_9 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire net1440;
   wire n2;
   wire n3;

   assign G_OUT = net1440 ;

   NOR2_X1 U1 (.A1(PG_IN_1),
	.A2(PG_IN_2),
	.ZN(n3));
   AOI21_X1 U2 (.A(n3),
	.B1(G_IN),
	.B2(n2),
	.ZN(net1440));
   INV_X1 U4 (.A(PG_IN_2),
	.ZN(n2));
endmodule

module G_block_8 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire n2;

   NAND2_X2 U1 (.A1(n2),
	.A2(PG_IN_2),
	.ZN(G_OUT));
   NAND2_X1 U2 (.A1(G_IN),
	.A2(PG_IN_1),
	.ZN(n2));
endmodule

module G_block_7 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   AOI21_X2 U1 (.A(PG_IN_2),
	.B1(G_IN),
	.B2(PG_IN_1),
	.ZN(G_OUT));
endmodule

module G_block_6 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(G_OUT));
   AOI21_X1 U2 (.A(PG_IN_2),
	.B1(G_IN),
	.B2(PG_IN_1),
	.ZN(n3));
endmodule

module G_block_5 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire net1597;
   wire n1;

   assign G_OUT = net1597 ;

   AOI21_X2 FE_RC_0_0 (.A(PG_IN_2),
	.B1(G_IN),
	.B2(PG_IN_1),
	.ZN(n1));
   INV_X2 U1 (.A(n1),
	.ZN(net1597));
endmodule

module G_block_4 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire net1615;
   wire n1;

   assign G_OUT = net1615 ;

   AOI21_X1 U1 (.A(PG_IN_2),
	.B1(G_IN),
	.B2(PG_IN_1),
	.ZN(n1));
   INV_X1 U2 (.A(n1),
	.ZN(net1615));
endmodule

module G_block_3 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   OAI22_X1 U1 (.A1(PG_IN_2),
	.A2(G_IN),
	.B1(PG_IN_1),
	.B2(PG_IN_2),
	.ZN(G_OUT));
endmodule

module G_block_2 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire FE_RN_112_0;
   wire net1627;
   wire n1;
   wire n2;

   assign G_OUT = net1627 ;

   INV_X4 FE_RC_162_0 (.A(FE_RN_112_0),
	.ZN(net1627));
   NAND2_X2 FE_RC_161_0 (.A1(n1),
	.A2(n2),
	.ZN(FE_RN_112_0));
   OR2_X2 U1 (.A1(G_IN),
	.A2(PG_IN_2),
	.ZN(n1));
   OR2_X2 U3 (.A1(PG_IN_1),
	.A2(PG_IN_2),
	.ZN(n2));
endmodule

module G_block_1 (
	PG_IN_1, 
	PG_IN_2, 
	G_IN, 
	G_OUT);
   input PG_IN_1;
   input PG_IN_2;
   input G_IN;
   output G_OUT;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(G_OUT));
   AOI21_X1 U2 (.A(PG_IN_2),
	.B1(G_IN),
	.B2(PG_IN_1),
	.ZN(n3));
endmodule

module PG_block_0 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(PG_OUT_G));
endmodule

module PG_block_26 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_25 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n1;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n1));
   INV_X1 U3 (.A(n1),
	.ZN(PG_OUT_G));
endmodule

module PG_block_24 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(PG_OUT_G));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_23 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(PG_OUT_G));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_22 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_21 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;

   OAI21_X1 U1 (.A(n3),
	.B1(n1),
	.B2(n2),
	.ZN(PG_OUT_G));
   INV_X1 U2 (.A(PG_IN_first_G),
	.ZN(n1));
   INV_X1 U3 (.A(PG_IN_second_P),
	.ZN(n2));
   INV_X1 U4 (.A(PG_IN_second_G),
	.ZN(n3));
   AND2_X1 U5 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_20 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_19 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AOI21_X1 FE_RC_137_0 (.A(PG_IN_second_G),
	.B1(PG_IN_second_P),
	.B2(PG_IN_first_G),
	.ZN(n3));
   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_18 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AOI21_X1 FE_RC_136_0 (.A(PG_IN_second_G),
	.B1(PG_IN_second_P),
	.B2(PG_IN_first_G),
	.ZN(n3));
   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   INV_X1 U2 (.A(n3),
	.ZN(PG_OUT_G));
endmodule

module PG_block_17 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AOI21_X2 FE_RC_166_0 (.A(PG_IN_second_G),
	.B1(PG_IN_second_P),
	.B2(PG_IN_first_G),
	.ZN(n3));
   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AND2_X2 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_16 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_15 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_14 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_13 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_12 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n1;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n1));
   INV_X1 U3 (.A(n1),
	.ZN(PG_OUT_G));
endmodule

module PG_block_11 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n2;

   OAI21_X2 FE_RC_135_0 (.A(PG_IN_second_G),
	.B1(n2),
	.B2(PG_IN_first_G),
	.ZN(PG_OUT_G));
   INV_X1 U3 (.A(PG_IN_second_P),
	.ZN(n2));
   AND2_X1 U5 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_10 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_9 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_8 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AOI21_X2 FE_RC_110_0 (.A(PG_IN_second_G),
	.B1(PG_IN_second_P),
	.B2(PG_IN_first_G),
	.ZN(n3));
   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_7 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   INV_X1 U2 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U3 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
endmodule

module PG_block_6 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_5 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   AOI21_X2 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   INV_X1 U3 (.A(n3),
	.ZN(PG_OUT_G));
endmodule

module PG_block_4 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X2 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X2 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_3 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   INV_X1 U1 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U2 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
   AND2_X1 U3 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
endmodule

module PG_block_2 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   INV_X1 U2 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X2 U3 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
endmodule

module PG_block_1 (
	PG_IN_first_P, 
	PG_IN_second_P, 
	PG_IN_first_G, 
	PG_IN_second_G, 
	PG_OUT_G, 
	PG_OUT_PG);
   input PG_IN_first_P;
   input PG_IN_second_P;
   input PG_IN_first_G;
   input PG_IN_second_G;
   output PG_OUT_G;
   output PG_OUT_PG;

   // Internal wires
   wire n3;

   AND2_X1 U1 (.A1(PG_IN_second_P),
	.A2(PG_IN_first_P),
	.ZN(PG_OUT_PG));
   INV_X1 U2 (.A(n3),
	.ZN(PG_OUT_G));
   AOI21_X1 U3 (.A(PG_IN_second_G),
	.B1(PG_IN_first_G),
	.B2(PG_IN_second_P),
	.ZN(n3));
endmodule

module carry_generator_NBIT_GEN32_NBIT_Co8_N_ITERATION5 (
	ADD_1, 
	ADD_2, 
	Ci_carry_gen, 
	Co);
   input [31:0] ADD_1;
   input [31:0] ADD_2;
   input Ci_carry_gen;
   output [8:0] Co;

   // Internal wires
   wire FE_RN_1;
   wire FE_RN_114_0;
   wire FE_RN_113_0;
   wire FE_RN_95_0;
   wire FE_RN_93_0;
   wire FE_RN_92_0;
   wire FE_RN_91_0;
   wire FE_RN_90_0;
   wire FE_RN_89_0;
   wire FE_RN_74_0;
   wire FE_RN_73_0;
   wire FE_OCPN5_n1;
   wire FE_RN_57_0;
   wire FE_RN_56_0;
   wire FE_RN_52_0;
   wire FE_RN_51_0;
   wire FE_RN_28_0;
   wire FE_RN_27_0;
   wire FE_RN_3_0;
   wire FE_RN_2_0;
   wire FE_RN_1_0;
   wire FE_RN_0_0;
   wire FE_OCPN0_Carry_from_carry_gen_4;
   wire \G_matrix[15][15] ;
   wire \G_matrix[15][14] ;
   wire \G_matrix[15][12] ;
   wire \G_matrix[15][8] ;
   wire \G_matrix[14][14] ;
   wire \G_matrix[13][13] ;
   wire \G_matrix[13][12] ;
   wire \G_matrix[12][12] ;
   wire \G_matrix[11][11] ;
   wire \G_matrix[11][10] ;
   wire \G_matrix[11][8] ;
   wire \G_matrix[10][10] ;
   wire \G_matrix[9][9] ;
   wire \G_matrix[9][8] ;
   wire \G_matrix[8][8] ;
   wire \G_matrix[7][7] ;
   wire \G_matrix[7][6] ;
   wire \G_matrix[7][4] ;
   wire \G_matrix[6][6] ;
   wire \G_matrix[5][5] ;
   wire \G_matrix[5][4] ;
   wire \G_matrix[4][4] ;
   wire \G_matrix[3][3] ;
   wire \G_matrix[3][2] ;
   wire \G_matrix[2][2] ;
   wire \G_matrix[2][0] ;
   wire \G_matrix[1][1] ;
   wire \G_matrix[1][0] ;
   wire \G_matrix[0][0] ;
   wire \G_matrix[31][31] ;
   wire \G_matrix[31][30] ;
   wire \G_matrix[31][28] ;
   wire \G_matrix[31][24] ;
   wire \G_matrix[31][16] ;
   wire \G_matrix[30][30] ;
   wire \G_matrix[29][29] ;
   wire \G_matrix[29][28] ;
   wire \G_matrix[28][28] ;
   wire \G_matrix[27][27] ;
   wire \G_matrix[27][26] ;
   wire \G_matrix[27][24] ;
   wire \G_matrix[27][16] ;
   wire \G_matrix[26][26] ;
   wire \G_matrix[25][25] ;
   wire \G_matrix[25][24] ;
   wire \G_matrix[24][24] ;
   wire \G_matrix[23][23] ;
   wire \G_matrix[23][22] ;
   wire \G_matrix[23][20] ;
   wire \G_matrix[23][16] ;
   wire \G_matrix[22][22] ;
   wire \G_matrix[21][21] ;
   wire \G_matrix[21][20] ;
   wire \G_matrix[20][20] ;
   wire \G_matrix[19][19] ;
   wire \G_matrix[19][18] ;
   wire \G_matrix[19][16] ;
   wire \G_matrix[18][18] ;
   wire \G_matrix[17][17] ;
   wire \G_matrix[17][16] ;
   wire \G_matrix[16][16] ;
   wire \PG_matrix[15][15] ;
   wire \PG_matrix[15][14] ;
   wire \PG_matrix[15][12] ;
   wire \PG_matrix[15][8] ;
   wire \PG_matrix[14][14] ;
   wire \PG_matrix[13][13] ;
   wire \PG_matrix[13][12] ;
   wire \PG_matrix[12][12] ;
   wire \PG_matrix[11][11] ;
   wire \PG_matrix[11][10] ;
   wire \PG_matrix[11][8] ;
   wire \PG_matrix[10][10] ;
   wire \PG_matrix[9][9] ;
   wire \PG_matrix[9][8] ;
   wire \PG_matrix[8][8] ;
   wire \PG_matrix[7][7] ;
   wire \PG_matrix[7][6] ;
   wire \PG_matrix[7][4] ;
   wire \PG_matrix[6][6] ;
   wire \PG_matrix[5][5] ;
   wire \PG_matrix[5][4] ;
   wire \PG_matrix[4][4] ;
   wire \PG_matrix[3][3] ;
   wire \PG_matrix[3][2] ;
   wire \PG_matrix[2][2] ;
   wire \PG_matrix[1][1] ;
   wire \PG_matrix[0][0] ;
   wire \PG_matrix[31][31] ;
   wire \PG_matrix[31][30] ;
   wire \PG_matrix[31][28] ;
   wire \PG_matrix[31][24] ;
   wire \PG_matrix[31][16] ;
   wire \PG_matrix[30][30] ;
   wire \PG_matrix[29][29] ;
   wire \PG_matrix[29][28] ;
   wire \PG_matrix[28][28] ;
   wire \PG_matrix[27][27] ;
   wire \PG_matrix[27][26] ;
   wire \PG_matrix[27][24] ;
   wire \PG_matrix[27][16] ;
   wire \PG_matrix[26][26] ;
   wire \PG_matrix[25][25] ;
   wire \PG_matrix[25][24] ;
   wire \PG_matrix[24][24] ;
   wire \PG_matrix[23][23] ;
   wire \PG_matrix[23][22] ;
   wire \PG_matrix[23][20] ;
   wire \PG_matrix[23][16] ;
   wire \PG_matrix[22][22] ;
   wire \PG_matrix[21][21] ;
   wire \PG_matrix[21][20] ;
   wire \PG_matrix[20][20] ;
   wire \PG_matrix[19][19] ;
   wire \PG_matrix[19][18] ;
   wire \PG_matrix[19][16] ;
   wire \PG_matrix[18][18] ;
   wire \PG_matrix[17][17] ;
   wire \PG_matrix[17][16] ;
   wire \PG_matrix[16][16] ;
   wire net2479;
   wire net2480;

   assign Co[0] = Ci_carry_gen ;

   CLKBUF_X1 FE_OCPC21_Carry_from_carry_gen_2 (.A(FE_RN_1),
	.Z(Co[2]));
   INV_X2 FE_RC_165_0 (.A(ADD_2[14]),
	.ZN(FE_RN_113_0));
   INV_X1 FE_RC_164_0 (.A(ADD_1[14]),
	.ZN(FE_RN_114_0));
   OAI22_X1 FE_RC_163_0 (.A1(ADD_2[14]),
	.A2(FE_RN_114_0),
	.B1(ADD_1[14]),
	.B2(FE_RN_113_0),
	.ZN(\PG_matrix[14][14] ));
   OAI22_X2 FE_RC_160_0 (.A1(FE_RN_3_0),
	.A2(ADD_2[23]),
	.B1(FE_RN_2_0),
	.B2(ADD_1[23]),
	.ZN(\PG_matrix[23][23] ));
   OAI22_X1 FE_RC_139_0 (.A1(ADD_2[19]),
	.A2(FE_RN_28_0),
	.B1(FE_RN_27_0),
	.B2(ADD_1[19]),
	.ZN(\PG_matrix[19][19] ));
   OAI22_X1 FE_RC_138_0 (.A1(ADD_2[21]),
	.A2(FE_RN_57_0),
	.B1(FE_RN_56_0),
	.B2(ADD_1[21]),
	.ZN(\PG_matrix[21][21] ));
   INV_X1 FE_RC_134_0 (.A(ADD_2[1]),
	.ZN(FE_RN_93_0));
   NAND2_X1 FE_RC_132_0 (.A1(FE_RN_93_0),
	.A2(ADD_1[1]),
	.ZN(FE_RN_95_0));
   OAI21_X1 FE_RC_131_0 (.A(FE_RN_95_0),
	.B1(ADD_1[1]),
	.B2(FE_RN_93_0),
	.ZN(\PG_matrix[1][1] ));
   INV_X1 FE_RC_130_0 (.A(ADD_2[17]),
	.ZN(FE_RN_91_0));
   INV_X1 FE_RC_129_0 (.A(ADD_1[17]),
	.ZN(FE_RN_92_0));
   OAI22_X1 FE_RC_128_0 (.A1(ADD_2[17]),
	.A2(FE_RN_92_0),
	.B1(ADD_1[17]),
	.B2(FE_RN_91_0),
	.ZN(\PG_matrix[17][17] ));
   INV_X1 FE_RC_127_0 (.A(ADD_2[13]),
	.ZN(FE_RN_89_0));
   INV_X1 FE_RC_126_0 (.A(ADD_1[13]),
	.ZN(FE_RN_90_0));
   OAI22_X1 FE_RC_125_0 (.A1(ADD_2[13]),
	.A2(FE_RN_90_0),
	.B1(ADD_1[13]),
	.B2(FE_RN_89_0),
	.ZN(\PG_matrix[13][13] ));
   INV_X1 FE_RC_103_0 (.A(ADD_1[5]),
	.ZN(FE_RN_73_0));
   INV_X1 FE_RC_102_0 (.A(ADD_2[5]),
	.ZN(FE_RN_74_0));
   OAI22_X1 FE_RC_101_0 (.A1(ADD_1[5]),
	.A2(FE_RN_74_0),
	.B1(ADD_2[5]),
	.B2(FE_RN_73_0),
	.ZN(\PG_matrix[5][5] ));
   INV_X2 FE_OCPC6_n1 (.A(FE_OCPN5_n1),
	.ZN(FE_RN_1));
   INV_X1 FE_RC_81_0 (.A(ADD_2[21]),
	.ZN(FE_RN_56_0));
   INV_X1 FE_RC_80_0 (.A(ADD_1[21]),
	.ZN(FE_RN_57_0));
   INV_X1 FE_RC_73_0 (.A(ADD_2[15]),
	.ZN(FE_RN_51_0));
   INV_X1 FE_RC_72_0 (.A(ADD_1[15]),
	.ZN(FE_RN_52_0));
   OAI22_X1 FE_RC_71_0 (.A1(ADD_2[15]),
	.A2(FE_RN_52_0),
	.B1(ADD_1[15]),
	.B2(FE_RN_51_0),
	.ZN(\PG_matrix[15][15] ));
   INV_X1 FE_RC_42_0 (.A(ADD_2[19]),
	.ZN(FE_RN_27_0));
   INV_X1 FE_RC_41_0 (.A(ADD_1[19]),
	.ZN(FE_RN_28_0));
   INV_X1 FE_RC_6_0 (.A(ADD_2[23]),
	.ZN(FE_RN_2_0));
   INV_X1 FE_RC_5_0 (.A(ADD_1[23]),
	.ZN(FE_RN_3_0));
   INV_X1 FE_RC_3_0 (.A(ADD_2[7]),
	.ZN(FE_RN_0_0));
   INV_X1 FE_RC_2_0 (.A(ADD_1[7]),
	.ZN(FE_RN_1_0));
   OAI22_X1 FE_RC_1_0 (.A1(ADD_2[7]),
	.A2(FE_RN_1_0),
	.B1(ADD_1[7]),
	.B2(FE_RN_0_0),
	.ZN(\PG_matrix[7][7] ));
   BUF_X1 FE_OCPC0_Carry_from_carry_gen_4 (.A(FE_OCPN0_Carry_from_carry_gen_4),
	.Z(Co[4]));
   XOR2_X1 U33 (.A(ADD_2[9]),
	.B(ADD_1[9]),
	.Z(\PG_matrix[9][9] ));
   XOR2_X1 U34 (.A(ADD_2[8]),
	.B(ADD_1[8]),
	.Z(\PG_matrix[8][8] ));
   XOR2_X1 U36 (.A(ADD_2[6]),
	.B(ADD_1[6]),
	.Z(\PG_matrix[6][6] ));
   XOR2_X1 U38 (.A(ADD_2[4]),
	.B(ADD_1[4]),
	.Z(\PG_matrix[4][4] ));
   XOR2_X1 U40 (.A(ADD_2[31]),
	.B(ADD_1[31]),
	.Z(\PG_matrix[31][31] ));
   XOR2_X1 U41 (.A(ADD_2[30]),
	.B(ADD_1[30]),
	.Z(\PG_matrix[30][30] ));
   XOR2_X1 U42 (.A(ADD_2[2]),
	.B(ADD_1[2]),
	.Z(\PG_matrix[2][2] ));
   XOR2_X1 U43 (.A(ADD_2[29]),
	.B(ADD_1[29]),
	.Z(\PG_matrix[29][29] ));
   XOR2_X1 U44 (.A(ADD_2[28]),
	.B(ADD_1[28]),
	.Z(\PG_matrix[28][28] ));
   XOR2_X1 U45 (.A(ADD_2[27]),
	.B(ADD_1[27]),
	.Z(\PG_matrix[27][27] ));
   XOR2_X1 U46 (.A(ADD_2[26]),
	.B(ADD_1[26]),
	.Z(\PG_matrix[26][26] ));
   XOR2_X1 U47 (.A(ADD_2[25]),
	.B(ADD_1[25]),
	.Z(\PG_matrix[25][25] ));
   XOR2_X1 U48 (.A(ADD_2[24]),
	.B(ADD_1[24]),
	.Z(\PG_matrix[24][24] ));
   XOR2_X1 U50 (.A(ADD_2[22]),
	.B(ADD_1[22]),
	.Z(\PG_matrix[22][22] ));
   XOR2_X1 U52 (.A(ADD_2[20]),
	.B(ADD_1[20]),
	.Z(\PG_matrix[20][20] ));
   XOR2_X1 U55 (.A(ADD_2[18]),
	.B(ADD_1[18]),
	.Z(\PG_matrix[18][18] ));
   XOR2_X1 U57 (.A(ADD_2[16]),
	.B(ADD_1[16]),
	.Z(\PG_matrix[16][16] ));
   XOR2_X1 U61 (.A(ADD_2[12]),
	.B(ADD_1[12]),
	.Z(\PG_matrix[12][12] ));
   XOR2_X1 U62 (.A(ADD_2[11]),
	.B(ADD_1[11]),
	.Z(\PG_matrix[11][11] ));
   XOR2_X1 U63 (.A(ADD_2[10]),
	.B(ADD_1[10]),
	.Z(\PG_matrix[10][10] ));
   G_block_0 G_block_0 (.PG_IN_1(\PG_matrix[0][0] ),
	.PG_IN_2(\G_matrix[0][0] ),
	.G_IN(Ci_carry_gen),
	.G_OUT(\G_matrix[1][0] ));
   G_block_9 G_block_2_0 (.PG_IN_1(\PG_matrix[1][1] ),
	.PG_IN_2(\G_matrix[1][1] ),
	.G_IN(\G_matrix[1][0] ),
	.G_OUT(\G_matrix[2][0] ));
   G_block_8 G_block_3_0 (.PG_IN_1(\PG_matrix[3][2] ),
	.PG_IN_2(\G_matrix[3][2] ),
	.G_IN(\G_matrix[2][0] ),
	.G_OUT(Co[1]));
   G_block_7 G_block_7_1 (.PG_IN_1(\PG_matrix[7][4] ),
	.PG_IN_2(\G_matrix[7][4] ),
	.G_IN(Co[1]),
	.G_OUT(FE_OCPN5_n1));
   G_block_6 G_block_cycle_2_1 (.PG_IN_1(\PG_matrix[11][8] ),
	.PG_IN_2(\G_matrix[11][8] ),
	.G_IN(Co[2]),
	.G_OUT(Co[3]));
   G_block_5 G_block_cycle_2_2 (.PG_IN_1(\PG_matrix[15][8] ),
	.PG_IN_2(\G_matrix[15][8] ),
	.G_IN(FE_RN_1),
	.G_OUT(FE_OCPN0_Carry_from_carry_gen_4));
   G_block_4 G_block_cycle_3_1 (.PG_IN_1(\PG_matrix[19][16] ),
	.PG_IN_2(\G_matrix[19][16] ),
	.G_IN(FE_OCPN0_Carry_from_carry_gen_4),
	.G_OUT(Co[5]));
   G_block_3 G_block_cycle_3_2 (.PG_IN_1(\PG_matrix[23][16] ),
	.PG_IN_2(\G_matrix[23][16] ),
	.G_IN(FE_OCPN0_Carry_from_carry_gen_4),
	.G_OUT(Co[6]));
   G_block_2 G_block_cycle_3_3 (.PG_IN_1(\PG_matrix[27][16] ),
	.PG_IN_2(\G_matrix[27][16] ),
	.G_IN(FE_OCPN0_Carry_from_carry_gen_4),
	.G_OUT(Co[7]));
   G_block_1 G_block_cycle_3_4 (.PG_IN_1(\PG_matrix[31][16] ),
	.PG_IN_2(\G_matrix[31][16] ),
	.G_IN(Co[4]),
	.G_OUT(Co[8]));
   PG_block_0 pre_generation_0_1 (.PG_IN_first_P(\PG_matrix[2][2] ),
	.PG_IN_second_P(\PG_matrix[3][3] ),
	.PG_IN_first_G(\G_matrix[2][2] ),
	.PG_IN_second_G(\G_matrix[3][3] ),
	.PG_OUT_G(\G_matrix[3][2] ),
	.PG_OUT_PG(\PG_matrix[3][2] ));
   PG_block_26 pre_generation_0_2 (.PG_IN_first_P(\PG_matrix[4][4] ),
	.PG_IN_second_P(\PG_matrix[5][5] ),
	.PG_IN_first_G(\G_matrix[4][4] ),
	.PG_IN_second_G(\G_matrix[5][5] ),
	.PG_OUT_G(\G_matrix[5][4] ),
	.PG_OUT_PG(\PG_matrix[5][4] ));
   PG_block_25 pre_generation_0_3 (.PG_IN_first_P(\PG_matrix[6][6] ),
	.PG_IN_second_P(\PG_matrix[7][7] ),
	.PG_IN_first_G(\G_matrix[6][6] ),
	.PG_IN_second_G(\G_matrix[7][7] ),
	.PG_OUT_G(\G_matrix[7][6] ),
	.PG_OUT_PG(\PG_matrix[7][6] ));
   PG_block_24 pre_generation_0_4 (.PG_IN_first_P(\PG_matrix[8][8] ),
	.PG_IN_second_P(\PG_matrix[9][9] ),
	.PG_IN_first_G(\G_matrix[8][8] ),
	.PG_IN_second_G(\G_matrix[9][9] ),
	.PG_OUT_G(\G_matrix[9][8] ),
	.PG_OUT_PG(\PG_matrix[9][8] ));
   PG_block_23 pre_generation_0_5 (.PG_IN_first_P(\PG_matrix[10][10] ),
	.PG_IN_second_P(\PG_matrix[11][11] ),
	.PG_IN_first_G(\G_matrix[10][10] ),
	.PG_IN_second_G(\G_matrix[11][11] ),
	.PG_OUT_G(\G_matrix[11][10] ),
	.PG_OUT_PG(\PG_matrix[11][10] ));
   PG_block_22 pre_generation_0_6 (.PG_IN_first_P(\PG_matrix[12][12] ),
	.PG_IN_second_P(\PG_matrix[13][13] ),
	.PG_IN_first_G(\G_matrix[12][12] ),
	.PG_IN_second_G(\G_matrix[13][13] ),
	.PG_OUT_G(\G_matrix[13][12] ),
	.PG_OUT_PG(\PG_matrix[13][12] ));
   PG_block_21 pre_generation_0_7 (.PG_IN_first_P(\PG_matrix[14][14] ),
	.PG_IN_second_P(\PG_matrix[15][15] ),
	.PG_IN_first_G(\G_matrix[14][14] ),
	.PG_IN_second_G(\G_matrix[15][15] ),
	.PG_OUT_G(\G_matrix[15][14] ),
	.PG_OUT_PG(\PG_matrix[15][14] ));
   PG_block_20 pre_generation_0_8 (.PG_IN_first_P(\PG_matrix[16][16] ),
	.PG_IN_second_P(\PG_matrix[17][17] ),
	.PG_IN_first_G(\G_matrix[16][16] ),
	.PG_IN_second_G(\G_matrix[17][17] ),
	.PG_OUT_G(\G_matrix[17][16] ),
	.PG_OUT_PG(\PG_matrix[17][16] ));
   PG_block_19 pre_generation_0_9 (.PG_IN_first_P(\PG_matrix[18][18] ),
	.PG_IN_second_P(\PG_matrix[19][19] ),
	.PG_IN_first_G(\G_matrix[18][18] ),
	.PG_IN_second_G(\G_matrix[19][19] ),
	.PG_OUT_G(\G_matrix[19][18] ),
	.PG_OUT_PG(\PG_matrix[19][18] ));
   PG_block_18 pre_generation_0_10 (.PG_IN_first_P(\PG_matrix[20][20] ),
	.PG_IN_second_P(\PG_matrix[21][21] ),
	.PG_IN_first_G(\G_matrix[20][20] ),
	.PG_IN_second_G(\G_matrix[21][21] ),
	.PG_OUT_G(\G_matrix[21][20] ),
	.PG_OUT_PG(\PG_matrix[21][20] ));
   PG_block_17 pre_generation_0_11 (.PG_IN_first_P(\PG_matrix[22][22] ),
	.PG_IN_second_P(\PG_matrix[23][23] ),
	.PG_IN_first_G(\G_matrix[22][22] ),
	.PG_IN_second_G(\G_matrix[23][23] ),
	.PG_OUT_G(\G_matrix[23][22] ),
	.PG_OUT_PG(\PG_matrix[23][22] ));
   PG_block_16 pre_generation_0_12 (.PG_IN_first_P(\PG_matrix[24][24] ),
	.PG_IN_second_P(\PG_matrix[25][25] ),
	.PG_IN_first_G(\G_matrix[24][24] ),
	.PG_IN_second_G(\G_matrix[25][25] ),
	.PG_OUT_G(\G_matrix[25][24] ),
	.PG_OUT_PG(\PG_matrix[25][24] ));
   PG_block_15 pre_generation_0_13 (.PG_IN_first_P(\PG_matrix[26][26] ),
	.PG_IN_second_P(\PG_matrix[27][27] ),
	.PG_IN_first_G(\G_matrix[26][26] ),
	.PG_IN_second_G(\G_matrix[27][27] ),
	.PG_OUT_G(\G_matrix[27][26] ),
	.PG_OUT_PG(\PG_matrix[27][26] ));
   PG_block_14 pre_generation_0_14 (.PG_IN_first_P(\PG_matrix[28][28] ),
	.PG_IN_second_P(\PG_matrix[29][29] ),
	.PG_IN_first_G(\G_matrix[28][28] ),
	.PG_IN_second_G(\G_matrix[29][29] ),
	.PG_OUT_G(\G_matrix[29][28] ),
	.PG_OUT_PG(\PG_matrix[29][28] ));
   PG_block_13 pre_generation_0_15 (.PG_IN_first_P(\PG_matrix[30][30] ),
	.PG_IN_second_P(\PG_matrix[31][31] ),
	.PG_IN_first_G(\G_matrix[30][30] ),
	.PG_IN_second_G(\G_matrix[31][31] ),
	.PG_OUT_G(\G_matrix[31][30] ),
	.PG_OUT_PG(\PG_matrix[31][30] ));
   PG_block_12 pre_generation_1_0 (.PG_IN_first_P(\PG_matrix[5][4] ),
	.PG_IN_second_P(\PG_matrix[7][6] ),
	.PG_IN_first_G(\G_matrix[5][4] ),
	.PG_IN_second_G(\G_matrix[7][6] ),
	.PG_OUT_G(\G_matrix[7][4] ),
	.PG_OUT_PG(\PG_matrix[7][4] ));
   PG_block_11 pre_generation_1_1 (.PG_IN_first_P(\PG_matrix[9][8] ),
	.PG_IN_second_P(\PG_matrix[11][10] ),
	.PG_IN_first_G(\G_matrix[9][8] ),
	.PG_IN_second_G(\G_matrix[11][10] ),
	.PG_OUT_G(\G_matrix[11][8] ),
	.PG_OUT_PG(\PG_matrix[11][8] ));
   PG_block_10 pre_generation_1_2 (.PG_IN_first_P(\PG_matrix[13][12] ),
	.PG_IN_second_P(\PG_matrix[15][14] ),
	.PG_IN_first_G(\G_matrix[13][12] ),
	.PG_IN_second_G(\G_matrix[15][14] ),
	.PG_OUT_G(\G_matrix[15][12] ),
	.PG_OUT_PG(\PG_matrix[15][12] ));
   PG_block_9 pre_generation_1_3 (.PG_IN_first_P(\PG_matrix[17][16] ),
	.PG_IN_second_P(\PG_matrix[19][18] ),
	.PG_IN_first_G(\G_matrix[17][16] ),
	.PG_IN_second_G(\G_matrix[19][18] ),
	.PG_OUT_G(\G_matrix[19][16] ),
	.PG_OUT_PG(\PG_matrix[19][16] ));
   PG_block_8 pre_generation_1_4 (.PG_IN_first_P(\PG_matrix[21][20] ),
	.PG_IN_second_P(\PG_matrix[23][22] ),
	.PG_IN_first_G(\G_matrix[21][20] ),
	.PG_IN_second_G(\G_matrix[23][22] ),
	.PG_OUT_G(\G_matrix[23][20] ),
	.PG_OUT_PG(\PG_matrix[23][20] ));
   PG_block_7 pre_generation_1_5 (.PG_IN_first_P(\PG_matrix[25][24] ),
	.PG_IN_second_P(\PG_matrix[27][26] ),
	.PG_IN_first_G(\G_matrix[25][24] ),
	.PG_IN_second_G(\G_matrix[27][26] ),
	.PG_OUT_G(\G_matrix[27][24] ),
	.PG_OUT_PG(\PG_matrix[27][24] ));
   PG_block_6 pre_generation_1_6 (.PG_IN_first_P(\PG_matrix[29][28] ),
	.PG_IN_second_P(\PG_matrix[31][30] ),
	.PG_IN_first_G(\G_matrix[29][28] ),
	.PG_IN_second_G(\G_matrix[31][30] ),
	.PG_OUT_G(\G_matrix[31][28] ),
	.PG_OUT_PG(\PG_matrix[31][28] ));
   PG_block_5 gen_2_0_0 (.PG_IN_first_P(\PG_matrix[11][8] ),
	.PG_IN_second_P(\PG_matrix[15][12] ),
	.PG_IN_first_G(\G_matrix[11][8] ),
	.PG_IN_second_G(\G_matrix[15][12] ),
	.PG_OUT_G(\G_matrix[15][8] ),
	.PG_OUT_PG(\PG_matrix[15][8] ));
   PG_block_4 gen_2_0_1 (.PG_IN_first_P(\PG_matrix[19][16] ),
	.PG_IN_second_P(\PG_matrix[23][20] ),
	.PG_IN_first_G(\G_matrix[19][16] ),
	.PG_IN_second_G(\G_matrix[23][20] ),
	.PG_OUT_G(\G_matrix[23][16] ),
	.PG_OUT_PG(\PG_matrix[23][16] ));
   PG_block_3 gen_2_0_2 (.PG_IN_first_P(\PG_matrix[27][24] ),
	.PG_IN_second_P(\PG_matrix[31][28] ),
	.PG_IN_first_G(\G_matrix[27][24] ),
	.PG_IN_second_G(\G_matrix[31][28] ),
	.PG_OUT_G(\G_matrix[31][24] ),
	.PG_OUT_PG(\PG_matrix[31][24] ));
   PG_block_2 PG_block_cycle_1_1_1 (.PG_IN_first_P(\PG_matrix[23][16] ),
	.PG_IN_second_P(\PG_matrix[27][24] ),
	.PG_IN_first_G(\G_matrix[23][16] ),
	.PG_IN_second_G(\G_matrix[27][24] ),
	.PG_OUT_G(\G_matrix[27][16] ),
	.PG_OUT_PG(\PG_matrix[27][16] ));
   PG_block_1 PG_block_cycle_1_1_2 (.PG_IN_first_P(\PG_matrix[23][16] ),
	.PG_IN_second_P(\PG_matrix[31][24] ),
	.PG_IN_first_G(\G_matrix[23][16] ),
	.PG_IN_second_G(\G_matrix[31][24] ),
	.PG_OUT_G(\G_matrix[31][16] ),
	.PG_OUT_PG(\PG_matrix[31][16] ));
   XOR2_X1 U5 (.A(ADD_2[0]),
	.B(ADD_1[0]),
	.Z(\PG_matrix[0][0] ));
   INV_X1 U6 (.A(ADD_2[0]),
	.ZN(net2480));
   INV_X1 U7 (.A(ADD_1[0]),
	.ZN(net2479));
   AND2_X1 U8 (.A1(ADD_2[2]),
	.A2(ADD_1[2]),
	.ZN(\G_matrix[2][2] ));
   AND2_X1 U9 (.A1(ADD_2[3]),
	.A2(ADD_1[3]),
	.ZN(\G_matrix[3][3] ));
   AND2_X1 U10 (.A1(ADD_2[18]),
	.A2(ADD_1[18]),
	.ZN(\G_matrix[18][18] ));
   AND2_X1 U11 (.A1(ADD_2[19]),
	.A2(ADD_1[19]),
	.ZN(\G_matrix[19][19] ));
   AND2_X1 U12 (.A1(ADD_2[16]),
	.A2(ADD_1[16]),
	.ZN(\G_matrix[16][16] ));
   AND2_X1 U13 (.A1(ADD_2[17]),
	.A2(ADD_1[17]),
	.ZN(\G_matrix[17][17] ));
   AND2_X1 U14 (.A1(ADD_2[10]),
	.A2(ADD_1[10]),
	.ZN(\G_matrix[10][10] ));
   AND2_X1 U15 (.A1(ADD_2[11]),
	.A2(ADD_1[11]),
	.ZN(\G_matrix[11][11] ));
   AND2_X1 U16 (.A1(ADD_2[8]),
	.A2(ADD_1[8]),
	.ZN(\G_matrix[8][8] ));
   AND2_X1 U17 (.A1(ADD_2[9]),
	.A2(ADD_1[9]),
	.ZN(\G_matrix[9][9] ));
   AND2_X1 U18 (.A1(ADD_2[12]),
	.A2(ADD_1[12]),
	.ZN(\G_matrix[12][12] ));
   AND2_X1 U19 (.A1(ADD_2[13]),
	.A2(ADD_1[13]),
	.ZN(\G_matrix[13][13] ));
   AND2_X1 U20 (.A1(ADD_2[22]),
	.A2(ADD_1[22]),
	.ZN(\G_matrix[22][22] ));
   AND2_X2 U21 (.A1(ADD_2[23]),
	.A2(ADD_1[23]),
	.ZN(\G_matrix[23][23] ));
   AND2_X1 U22 (.A1(ADD_2[4]),
	.A2(ADD_1[4]),
	.ZN(\G_matrix[4][4] ));
   AND2_X1 U23 (.A1(ADD_2[5]),
	.A2(ADD_1[5]),
	.ZN(\G_matrix[5][5] ));
   AND2_X1 U24 (.A1(ADD_2[26]),
	.A2(ADD_1[26]),
	.ZN(\G_matrix[26][26] ));
   AND2_X1 U25 (.A1(ADD_2[27]),
	.A2(ADD_1[27]),
	.ZN(\G_matrix[27][27] ));
   AND2_X1 U26 (.A1(ADD_2[24]),
	.A2(ADD_1[24]),
	.ZN(\G_matrix[24][24] ));
   AND2_X1 U27 (.A1(ADD_2[25]),
	.A2(ADD_1[25]),
	.ZN(\G_matrix[25][25] ));
   AND2_X1 U28 (.A1(ADD_2[30]),
	.A2(ADD_1[30]),
	.ZN(\G_matrix[30][30] ));
   AND2_X1 U29 (.A1(ADD_2[31]),
	.A2(ADD_1[31]),
	.ZN(\G_matrix[31][31] ));
   AND2_X1 U30 (.A1(ADD_2[29]),
	.A2(ADD_1[29]),
	.ZN(\G_matrix[29][29] ));
   AND2_X1 U31 (.A1(ADD_2[28]),
	.A2(ADD_1[28]),
	.ZN(\G_matrix[28][28] ));
   AND2_X1 U32 (.A1(ADD_2[14]),
	.A2(ADD_1[14]),
	.ZN(\G_matrix[14][14] ));
   AND2_X1 U35 (.A1(ADD_2[15]),
	.A2(ADD_1[15]),
	.ZN(\G_matrix[15][15] ));
   AND2_X1 U39 (.A1(ADD_2[1]),
	.A2(ADD_1[1]),
	.ZN(\G_matrix[1][1] ));
   AND2_X1 U64 (.A1(ADD_2[20]),
	.A2(ADD_1[20]),
	.ZN(\G_matrix[20][20] ));
   AND2_X1 U65 (.A1(ADD_2[21]),
	.A2(ADD_1[21]),
	.ZN(\G_matrix[21][21] ));
   AND2_X1 U66 (.A1(ADD_2[6]),
	.A2(ADD_1[6]),
	.ZN(\G_matrix[6][6] ));
   AND2_X1 U67 (.A1(ADD_2[7]),
	.A2(ADD_1[7]),
	.ZN(\G_matrix[7][7] ));
   XOR2_X1 U70 (.A(ADD_2[3]),
	.B(ADD_1[3]),
	.Z(\PG_matrix[3][3] ));
   NOR2_X1 U71 (.A1(net2479),
	.A2(net2480),
	.ZN(\G_matrix[0][0] ));
endmodule

module RCA_NBIT4_0 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_102_0;
   wire FE_RN_101_0;
   wire FE_RN_99_0;
   wire FE_RN_98_0;
   wire FE_RN_97_0;
   wire FE_RN_96_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_149_0 (.A(\r56/carry[2] ),
	.ZN(FE_RN_96_0));
   NAND2_X1 FE_RC_148_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_97_0));
   AND2_X1 FE_RC_147_0 (.A1(FE_RN_101_0),
	.A2(FE_RN_97_0),
	.ZN(FE_RN_98_0));
   XNOR2_X1 FE_RC_146_0 (.A(A[2]),
	.B(B[2]),
	.ZN(FE_RN_99_0));
   OAI22_X1 FE_RC_145_0 (.A1(\r56/carry[2] ),
	.A2(FE_RN_99_0),
	.B1(FE_RN_98_0),
	.B2(FE_RN_96_0),
	.ZN(S[2]));
   OR2_X1 FE_RC_143_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_101_0));
   INV_X1 FE_RC_142_0 (.A(FE_RN_101_0),
	.ZN(FE_RN_102_0));
   OAI21_X1 FE_RC_140_0 (.A(FE_RN_97_0),
	.B1(FE_RN_102_0),
	.B2(FE_RN_96_0),
	.ZN(\r56/carry[3] ));
   FA_X1 \r56/U1_0  (.A(Ci),
	.B(B[0]),
	.CI(A[0]),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_15 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_110_0;
   wire FE_RN_109_0;
   wire FE_RN_107_0;
   wire FE_RN_106_0;
   wire FE_RN_105_0;
   wire FE_RN_104_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_159_0 (.A(\r56/carry[2] ),
	.ZN(FE_RN_104_0));
   NAND2_X1 FE_RC_158_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_105_0));
   AND2_X1 FE_RC_157_0 (.A1(FE_RN_109_0),
	.A2(FE_RN_105_0),
	.ZN(FE_RN_106_0));
   XNOR2_X1 FE_RC_156_0 (.A(A[2]),
	.B(B[2]),
	.ZN(FE_RN_107_0));
   OAI22_X1 FE_RC_155_0 (.A1(\r56/carry[2] ),
	.A2(FE_RN_107_0),
	.B1(FE_RN_106_0),
	.B2(FE_RN_104_0),
	.ZN(S[2]));
   OR2_X1 FE_RC_153_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_109_0));
   INV_X1 FE_RC_152_0 (.A(FE_RN_109_0),
	.ZN(FE_RN_110_0));
   OAI21_X1 FE_RC_150_0 (.A(FE_RN_105_0),
	.B1(FE_RN_110_0),
	.B2(FE_RN_104_0),
	.ZN(\r56/carry[3] ));
   FA_X1 \r56/U1_0  (.A(Ci),
	.B(B[0]),
	.CI(A[0]),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_0 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire n5;

   AOI22_X1 U5 (.A1(A[3]),
	.A2(SEL),
	.B1(B[3]),
	.B2(n5),
	.ZN(Y[3]));
   AOI22_X1 U6 (.A1(A[2]),
	.A2(SEL),
	.B1(B[2]),
	.B2(n5),
	.ZN(Y[2]));
   AOI22_X1 U7 (.A1(A[1]),
	.A2(SEL),
	.B1(B[1]),
	.B2(n5),
	.ZN(Y[1]));
   AOI22_X1 U8 (.A1(A[0]),
	.A2(SEL),
	.B1(B[0]),
	.B2(n5),
	.ZN(Y[0]));
   INV_X1 U9 (.A(SEL),
	.ZN(n5));
endmodule

module carry_select_block_NBIT4_0 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   RCA_NBIT4_0 ADDER0 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_15 ADDER1 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_0 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_14 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_26_0;
   wire FE_RN_24_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_39_0 (.A(A[0]),
	.ZN(FE_RN_24_0));
   NAND2_X1 FE_RC_37_0 (.A1(FE_RN_24_0),
	.A2(B[0]),
	.ZN(FE_RN_26_0));
   OAI21_X1 FE_RC_36_0 (.A(FE_RN_26_0),
	.B1(FE_RN_24_0),
	.B2(B[0]),
	.ZN(S[0]));
   AND2_X1 FE_RC_35_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_13 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_50_0;
   wire FE_RN_49_0;
   wire FE_RN_48_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   NAND2_X1 FE_RC_70_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(FE_RN_48_0));
   OAI21_X1 FE_RC_69_0 (.A(FE_RN_48_0),
	.B1(A[0]),
	.B2(B[0]),
	.ZN(S[0]));
   INV_X1 FE_RC_68_0 (.A(A[0]),
	.ZN(FE_RN_49_0));
   INV_X1 FE_RC_67_0 (.A(B[0]),
	.ZN(FE_RN_50_0));
   NAND2_X1 FE_RC_66_0 (.A1(FE_RN_50_0),
	.A2(FE_RN_49_0),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_7 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire FE_OCPN9_Carry_from_carry_gen_1;
   wire n5;

   BUF_X1 FE_OCPC10_Carry_from_carry_gen_1 (.A(SEL),
	.Z(FE_OCPN9_Carry_from_carry_gen_1));
   AOI22_X1 U5 (.A1(FE_OCPN9_Carry_from_carry_gen_1),
	.A2(A[3]),
	.B1(B[3]),
	.B2(n5),
	.ZN(Y[3]));
   AOI22_X1 U6 (.A1(A[2]),
	.A2(FE_OCPN9_Carry_from_carry_gen_1),
	.B1(B[2]),
	.B2(n5),
	.ZN(Y[2]));
   AOI22_X1 U7 (.A1(A[1]),
	.A2(FE_OCPN9_Carry_from_carry_gen_1),
	.B1(B[1]),
	.B2(n5),
	.ZN(Y[1]));
   AOI22_X1 U8 (.A1(A[0]),
	.A2(SEL),
	.B1(B[0]),
	.B2(n5),
	.ZN(Y[0]));
   INV_X1 U9 (.A(FE_OCPN9_Carry_from_carry_gen_1),
	.ZN(n5));
endmodule

module carry_select_block_NBIT4_7 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire FE_OCPN13_in_1_6;
   wire FE_OCPN8_in_2_7;
   wire FE_OCPN3_in_1_7;
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   BUF_X1 FE_OCPC14_in_1_6 (.A(INPUT_1[2]),
	.Z(FE_OCPN13_in_1_6));
   CLKBUF_X1 FE_OCPC9_in_2_7 (.A(INPUT_2[3]),
	.Z(FE_OCPN8_in_2_7));
   BUF_X1 FE_OCPC4_in_1_7 (.A(INPUT_1[3]),
	.Z(FE_OCPN3_in_1_7));
   RCA_NBIT4_14 ADDER0 (.A({ FE_OCPN3_in_1_7,
		FE_OCPN13_in_1_6,
		INPUT_1[1],
		INPUT_1[0] }),
	.B({ FE_OCPN8_in_2_7,
		INPUT_2[2],
		INPUT_2[1],
		INPUT_2[0] }),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_13 ADDER1 (.A({ FE_OCPN3_in_1_7,
		FE_OCPN13_in_1_6,
		INPUT_1[1],
		INPUT_1[0] }),
	.B({ FE_OCPN8_in_2_7,
		INPUT_2[2],
		INPUT_2[1],
		INPUT_2[0] }),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_7 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_12 (
	A, 
	B, 
	Ci, 
	S, 
	Co, 
	FE_OCPN0_in_1_9);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;
   input FE_OCPN0_in_1_9;

   // Internal wires
   wire FE_RN_68_0;
   wire FE_RN_67_0;
   wire FE_RN_64_0;
   wire FE_RN_63_0;
   wire FE_RN_62_0;
   wire FE_RN_61_0;
   wire FE_RN_60_0;
   wire FE_RN_59_0;
   wire FE_RN_58_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_95_0 (.A(A[1]),
	.ZN(FE_RN_58_0));
   INV_X1 FE_RC_94_0 (.A(B[1]),
	.ZN(FE_RN_59_0));
   AOI22_X1 FE_RC_93_0 (.A1(FE_OCPN0_in_1_9),
	.A2(FE_RN_59_0),
	.B1(FE_RN_58_0),
	.B2(B[1]),
	.ZN(FE_RN_60_0));
   NAND2_X1 FE_RC_92_0 (.A1(FE_OCPN0_in_1_9),
	.A2(B[1]),
	.ZN(FE_RN_61_0));
   NAND2_X1 FE_RC_91_0 (.A1(FE_RN_61_0),
	.A2(FE_RN_67_0),
	.ZN(FE_RN_62_0));
   NAND2_X1 FE_RC_90_0 (.A1(FE_RN_62_0),
	.A2(\r56/carry[1] ),
	.ZN(FE_RN_63_0));
   OAI21_X1 FE_RC_89_0 (.A(FE_RN_63_0),
	.B1(FE_RN_60_0),
	.B2(\r56/carry[1] ),
	.ZN(S[1]));
   INV_X1 FE_RC_88_0 (.A(\r56/carry[1] ),
	.ZN(FE_RN_64_0));
   NAND2_X1 FE_RC_85_0 (.A1(FE_RN_58_0),
	.A2(FE_RN_59_0),
	.ZN(FE_RN_67_0));
   INV_X1 FE_RC_84_0 (.A(FE_RN_67_0),
	.ZN(FE_RN_68_0));
   OAI21_X1 FE_RC_82_0 (.A(FE_RN_61_0),
	.B1(FE_RN_68_0),
	.B2(FE_RN_64_0),
	.ZN(\r56/carry[2] ));
   FA_X1 \r56/U1_0  (.A(A[0]),
	.B(B[0]),
	.CI(Ci),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_11 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_85_0;
   wire FE_RN_84_0;
   wire FE_RN_82_0;
   wire FE_RN_81_0;
   wire FE_RN_80_0;
   wire FE_RN_79_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   XNOR2_X1 FE_RC_119_0 (.A(A[2]),
	.B(B[2]),
	.ZN(FE_RN_79_0));
   NAND2_X1 FE_RC_118_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_80_0));
   NAND2_X1 FE_RC_117_0 (.A1(FE_RN_84_0),
	.A2(FE_RN_80_0),
	.ZN(FE_RN_81_0));
   NAND2_X1 FE_RC_116_0 (.A1(FE_RN_81_0),
	.A2(\r56/carry[2] ),
	.ZN(FE_RN_82_0));
   OAI21_X1 FE_RC_115_0 (.A(FE_RN_82_0),
	.B1(\r56/carry[2] ),
	.B2(FE_RN_79_0),
	.ZN(S[2]));
   OR2_X1 FE_RC_113_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_84_0));
   NAND2_X1 FE_RC_112_0 (.A1(FE_RN_84_0),
	.A2(\r56/carry[2] ),
	.ZN(FE_RN_85_0));
   NAND2_X1 FE_RC_111_0 (.A1(FE_RN_85_0),
	.A2(FE_RN_80_0),
	.ZN(\r56/carry[3] ));
   FA_X1 \r56/U1_0  (.A(A[0]),
	.B(B[0]),
	.CI(Ci),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_6 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire FE_OCPN1_Carry_from_carry_gen_2;
   wire n10;

   BUF_X1 FE_OCPC1_Carry_from_carry_gen_2 (.A(SEL),
	.Z(FE_OCPN1_Carry_from_carry_gen_2));
   AOI22_X1 U6 (.A1(FE_OCPN1_Carry_from_carry_gen_2),
	.A2(A[3]),
	.B1(B[3]),
	.B2(n10),
	.ZN(Y[3]));
   AOI22_X1 U7 (.A1(FE_OCPN1_Carry_from_carry_gen_2),
	.A2(A[2]),
	.B1(B[2]),
	.B2(n10),
	.ZN(Y[2]));
   AOI22_X1 U8 (.A1(FE_OCPN1_Carry_from_carry_gen_2),
	.A2(A[1]),
	.B1(B[1]),
	.B2(n10),
	.ZN(Y[1]));
   AOI22_X1 U9 (.A1(FE_OCPN1_Carry_from_carry_gen_2),
	.A2(A[0]),
	.B1(B[0]),
	.B2(n10),
	.ZN(Y[0]));
   INV_X1 U10 (.A(FE_OCPN1_Carry_from_carry_gen_2),
	.ZN(n10));
endmodule

module carry_select_block_NBIT4_6 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire FE_OCPN19_in_1_9;
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   BUF_X1 FE_OCPC20_in_1_9 (.A(INPUT_1[1]),
	.Z(FE_OCPN19_in_1_9));
   RCA_NBIT4_12 ADDER0 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b0),
	.S(SUM_0),
	.FE_OCPN0_in_1_9(FE_OCPN19_in_1_9));
   RCA_NBIT4_11 ADDER1 (.A({ INPUT_1[3],
		INPUT_1[2],
		FE_OCPN19_in_1_9,
		INPUT_1[0] }),
	.B(INPUT_2),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_6 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_10 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_55_0;
   wire FE_RN_53_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_78_0 (.A(A[0]),
	.ZN(FE_RN_53_0));
   NAND2_X1 FE_RC_76_0 (.A1(FE_RN_53_0),
	.A2(B[0]),
	.ZN(FE_RN_55_0));
   OAI21_X1 FE_RC_75_0 (.A(FE_RN_55_0),
	.B1(FE_RN_53_0),
	.B2(B[0]),
	.ZN(S[0]));
   AND2_X1 FE_RC_74_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_9 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_72_0;
   wire FE_RN_71_0;
   wire FE_RN_70_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   NAND2_X1 FE_RC_100_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(FE_RN_70_0));
   OAI21_X1 FE_RC_99_0 (.A(FE_RN_70_0),
	.B1(A[0]),
	.B2(B[0]),
	.ZN(S[0]));
   INV_X1 FE_RC_98_0 (.A(A[0]),
	.ZN(FE_RN_71_0));
   INV_X1 FE_RC_97_0 (.A(B[0]),
	.ZN(FE_RN_72_0));
   NAND2_X1 FE_RC_96_0 (.A1(FE_RN_72_0),
	.A2(FE_RN_71_0),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_5 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire n11;

   INV_X1 U3 (.A(SEL),
	.ZN(n11));
   AOI22_X1 U5 (.A1(SEL),
	.A2(A[0]),
	.B1(n11),
	.B2(B[0]),
	.ZN(Y[0]));
   AOI22_X1 U7 (.A1(SEL),
	.A2(A[1]),
	.B1(n11),
	.B2(B[1]),
	.ZN(Y[1]));
   AOI22_X1 U9 (.A1(SEL),
	.A2(A[3]),
	.B1(n11),
	.B2(B[3]),
	.ZN(Y[3]));
   AOI22_X1 U11 (.A1(SEL),
	.A2(A[2]),
	.B1(n11),
	.B2(B[2]),
	.ZN(Y[2]));
endmodule

module carry_select_block_NBIT4_5 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire FE_OCPN23_in_2_13;
   wire FE_OCPN22_in_1_13;
   wire FE_OCPN20_in_2_15;
   wire FE_OCPN15_in_1_15;
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   BUF_X1 FE_OCPC24_in_2_13 (.A(INPUT_2[1]),
	.Z(FE_OCPN23_in_2_13));
   BUF_X1 FE_OCPC23_in_1_13 (.A(INPUT_1[1]),
	.Z(FE_OCPN22_in_1_13));
   BUF_X1 FE_OCPC21_in_2_15 (.A(INPUT_2[3]),
	.Z(FE_OCPN20_in_2_15));
   BUF_X1 FE_OCPC16_in_1_15 (.A(INPUT_1[3]),
	.Z(FE_OCPN15_in_1_15));
   RCA_NBIT4_10 ADDER0 (.A({ FE_OCPN15_in_1_15,
		INPUT_1[2],
		FE_OCPN22_in_1_13,
		INPUT_1[0] }),
	.B({ FE_OCPN20_in_2_15,
		INPUT_2[2],
		FE_OCPN23_in_2_13,
		INPUT_2[0] }),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_9 ADDER1 (.A({ FE_OCPN15_in_1_15,
		INPUT_1[2],
		FE_OCPN22_in_1_13,
		INPUT_1[0] }),
	.B({ FE_OCPN20_in_2_15,
		INPUT_2[2],
		FE_OCPN23_in_2_13,
		INPUT_2[0] }),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_5 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_8 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_78_0;
   wire FE_RN_77_0;
   wire FE_RN_76_0;
   wire FE_RN_75_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_109_0 (.A(B[0]),
	.ZN(FE_RN_75_0));
   NAND2_X1 FE_RC_108_0 (.A1(A[0]),
	.A2(FE_RN_75_0),
	.ZN(FE_RN_76_0));
   INV_X1 FE_RC_107_0 (.A(A[0]),
	.ZN(FE_RN_77_0));
   NAND2_X1 FE_RC_106_0 (.A1(FE_RN_77_0),
	.A2(B[0]),
	.ZN(FE_RN_78_0));
   NAND2_X1 FE_RC_105_0 (.A1(FE_RN_78_0),
	.A2(FE_RN_76_0),
	.ZN(S[0]));
   AND2_X1 FE_RC_104_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_7 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_88_0;
   wire FE_RN_87_0;
   wire FE_RN_86_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   NAND2_X1 FE_RC_124_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(FE_RN_86_0));
   OAI21_X1 FE_RC_123_0 (.A(FE_RN_86_0),
	.B1(A[0]),
	.B2(B[0]),
	.ZN(S[0]));
   INV_X1 FE_RC_122_0 (.A(A[0]),
	.ZN(FE_RN_87_0));
   INV_X1 FE_RC_121_0 (.A(B[0]),
	.ZN(FE_RN_88_0));
   NAND2_X1 FE_RC_120_0 (.A1(FE_RN_88_0),
	.A2(FE_RN_87_0),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_4 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire n3;

   INV_X1 U3 (.A(SEL),
	.ZN(n3));
   AOI22_X1 U8 (.A1(SEL),
	.A2(A[3]),
	.B1(n3),
	.B2(B[3]),
	.ZN(Y[3]));
   AOI22_X1 U9 (.A1(SEL),
	.A2(A[2]),
	.B1(n3),
	.B2(B[2]),
	.ZN(Y[2]));
   AOI22_X1 U10 (.A1(SEL),
	.A2(A[1]),
	.B1(n3),
	.B2(B[1]),
	.ZN(Y[1]));
   AOI22_X1 U11 (.A1(SEL),
	.A2(A[0]),
	.B1(n3),
	.B2(B[0]),
	.ZN(Y[0]));
endmodule

module carry_select_block_NBIT4_4 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire FE_OCPN21_in_2_17;
   wire FE_OCPN18_in_1_18;
   wire FE_OCPN17_in_2_19;
   wire FE_OCPN11_in_1_19;
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   BUF_X1 FE_OCPC22_in_2_17 (.A(INPUT_2[1]),
	.Z(FE_OCPN21_in_2_17));
   BUF_X1 FE_OCPC19_in_1_18 (.A(INPUT_1[2]),
	.Z(FE_OCPN18_in_1_18));
   BUF_X1 FE_OCPC18_in_2_19 (.A(INPUT_2[3]),
	.Z(FE_OCPN17_in_2_19));
   BUF_X1 FE_OCPC12_in_1_19 (.A(INPUT_1[3]),
	.Z(FE_OCPN11_in_1_19));
   RCA_NBIT4_8 ADDER0 (.A({ FE_OCPN11_in_1_19,
		FE_OCPN18_in_1_18,
		INPUT_1[1],
		INPUT_1[0] }),
	.B({ FE_OCPN17_in_2_19,
		INPUT_2[2],
		FE_OCPN21_in_2_17,
		INPUT_2[0] }),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_7 ADDER1 (.A({ FE_OCPN11_in_1_19,
		FE_OCPN18_in_1_18,
		INPUT_1[1],
		INPUT_1[0] }),
	.B({ FE_OCPN17_in_2_19,
		INPUT_2[2],
		FE_OCPN21_in_2_17,
		INPUT_2[0] }),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_4 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_6 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_9_0;
   wire FE_RN_7_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_16_0 (.A(A[0]),
	.ZN(FE_RN_7_0));
   NAND2_X1 FE_RC_14_0 (.A1(FE_RN_7_0),
	.A2(B[0]),
	.ZN(FE_RN_9_0));
   OAI21_X1 FE_RC_13_0 (.A(FE_RN_9_0),
	.B1(FE_RN_7_0),
	.B2(B[0]),
	.ZN(S[0]));
   AND2_X1 FE_RC_12_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_5 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_6_0;
   wire FE_RN_5_0;
   wire FE_RN_4_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   NAND2_X1 FE_RC_11_0 (.A1(A[0]),
	.A2(B[0]),
	.ZN(FE_RN_4_0));
   OAI21_X1 FE_RC_10_0 (.A(FE_RN_4_0),
	.B1(A[0]),
	.B2(B[0]),
	.ZN(S[0]));
   INV_X1 FE_RC_9_0 (.A(A[0]),
	.ZN(FE_RN_5_0));
   INV_X1 FE_RC_8_0 (.A(B[0]),
	.ZN(FE_RN_6_0));
   NAND2_X1 FE_RC_7_0 (.A1(FE_RN_6_0),
	.A2(FE_RN_5_0),
	.ZN(\r56/carry[1] ));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_3 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire FE_DBTN0_Carry_from_carry_gen_5;
   wire n2;
   wire n3;
   wire n5;
   wire n6;
   wire n8;
   wire n9;
   wire n13;
   wire n14;

   INV_X1 FE_DBTC0_Carry_from_carry_gen_5 (.A(SEL),
	.ZN(FE_DBTN0_Carry_from_carry_gen_5));
   NAND2_X1 U4 (.A1(SEL),
	.A2(A[3]),
	.ZN(n2));
   NAND2_X1 U5 (.A1(FE_DBTN0_Carry_from_carry_gen_5),
	.A2(B[3]),
	.ZN(n3));
   NAND2_X1 U6 (.A1(n3),
	.A2(n2),
	.ZN(Y[3]));
   NAND2_X1 U7 (.A1(SEL),
	.A2(A[2]),
	.ZN(n5));
   NAND2_X1 U8 (.A1(FE_DBTN0_Carry_from_carry_gen_5),
	.A2(B[2]),
	.ZN(n6));
   NAND2_X1 U9 (.A1(n6),
	.A2(n5),
	.ZN(Y[2]));
   NAND2_X1 U10 (.A1(SEL),
	.A2(A[1]),
	.ZN(n8));
   NAND2_X1 U11 (.A1(FE_DBTN0_Carry_from_carry_gen_5),
	.A2(B[1]),
	.ZN(n9));
   NAND2_X1 U12 (.A1(n9),
	.A2(n8),
	.ZN(Y[1]));
   INV_X1 U13 (.A(A[0]),
	.ZN(n13));
   INV_X1 U15 (.A(B[0]),
	.ZN(n14));
   OAI22_X1 U16 (.A1(FE_DBTN0_Carry_from_carry_gen_5),
	.A2(n13),
	.B1(SEL),
	.B2(n14),
	.ZN(Y[0]));
endmodule

module carry_select_block_NBIT4_3 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire FE_OCPN16_in_2_21;
   wire FE_OCPN14_in_1_22;
   wire FE_OCPN10_in_1_21;
   wire FE_OCPN6_in_2_23;
   wire FE_OCPN4_in_1_23;
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   BUF_X1 FE_OCPC17_in_2_21 (.A(INPUT_2[1]),
	.Z(FE_OCPN16_in_2_21));
   BUF_X1 FE_OCPC15_in_1_22 (.A(INPUT_1[2]),
	.Z(FE_OCPN14_in_1_22));
   BUF_X1 FE_OCPC11_in_1_21 (.A(INPUT_1[1]),
	.Z(FE_OCPN10_in_1_21));
   CLKBUF_X1 FE_OCPC7_in_2_23 (.A(INPUT_2[3]),
	.Z(FE_OCPN6_in_2_23));
   BUF_X1 FE_OCPC5_in_1_23 (.A(INPUT_1[3]),
	.Z(FE_OCPN4_in_1_23));
   RCA_NBIT4_6 ADDER0 (.A({ FE_OCPN4_in_1_23,
		FE_OCPN14_in_1_22,
		FE_OCPN10_in_1_21,
		INPUT_1[0] }),
	.B({ FE_OCPN6_in_2_23,
		INPUT_2[2],
		FE_OCPN16_in_2_21,
		INPUT_2[0] }),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_5 ADDER1 (.A({ FE_OCPN4_in_1_23,
		FE_OCPN14_in_1_22,
		FE_OCPN10_in_1_21,
		INPUT_1[0] }),
	.B({ FE_OCPN6_in_2_23,
		INPUT_2[2],
		FE_OCPN16_in_2_21,
		INPUT_2[0] }),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_3 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_4 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_47_0;
   wire FE_RN_46_0;
   wire FE_RN_42_0;
   wire FE_RN_41_0;
   wire FE_RN_40_0;
   wire FE_RN_39_0;
   wire FE_RN_38_0;
   wire FE_RN_37_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_65_0 (.A(A[1]),
	.ZN(FE_RN_37_0));
   INV_X1 FE_RC_64_0 (.A(B[1]),
	.ZN(FE_RN_38_0));
   AOI22_X1 FE_RC_63_0 (.A1(A[1]),
	.A2(FE_RN_38_0),
	.B1(FE_RN_37_0),
	.B2(B[1]),
	.ZN(FE_RN_39_0));
   NAND2_X1 FE_RC_62_0 (.A1(A[1]),
	.A2(B[1]),
	.ZN(FE_RN_40_0));
   NAND2_X1 FE_RC_61_0 (.A1(FE_RN_40_0),
	.A2(FE_RN_46_0),
	.ZN(FE_RN_41_0));
   NAND2_X1 FE_RC_60_0 (.A1(FE_RN_41_0),
	.A2(\r56/carry[1] ),
	.ZN(FE_RN_42_0));
   OAI21_X1 FE_RC_59_0 (.A(FE_RN_42_0),
	.B1(FE_RN_39_0),
	.B2(\r56/carry[1] ),
	.ZN(S[1]));
   NAND2_X1 FE_RC_55_0 (.A1(FE_RN_37_0),
	.A2(FE_RN_38_0),
	.ZN(FE_RN_46_0));
   NAND2_X1 FE_RC_54_0 (.A1(FE_RN_46_0),
	.A2(\r56/carry[1] ),
	.ZN(FE_RN_47_0));
   NAND2_X1 FE_RC_53_0 (.A1(FE_RN_47_0),
	.A2(FE_RN_40_0),
	.ZN(\r56/carry[2] ));
   FA_X1 \r56/U1_0  (.A(A[0]),
	.B(B[0]),
	.CI(Ci),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_2  (.A(A[2]),
	.B(B[2]),
	.CI(\r56/carry[2] ),
	.CO(\r56/carry[3] ),
	.S(S[2]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_3 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_125_0;
   wire FE_RN_124_0;
   wire FE_RN_121_0;
   wire FE_RN_120_0;
   wire FE_RN_119_0;
   wire FE_RN_118_0;
   wire FE_RN_117_0;
   wire FE_RN_116_0;
   wire FE_RN_115_0;
   wire FE_RN_23_0;
   wire FE_RN_22_0;
   wire FE_RN_20_0;
   wire FE_RN_19_0;
   wire FE_RN_18_0;
   wire FE_RN_17_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_180_0 (.A(B[1]),
	.ZN(FE_RN_115_0));
   INV_X1 FE_RC_179_0 (.A(A[1]),
	.ZN(FE_RN_116_0));
   AOI22_X1 FE_RC_178_0 (.A1(FE_RN_116_0),
	.A2(B[1]),
	.B1(A[1]),
	.B2(FE_RN_115_0),
	.ZN(FE_RN_117_0));
   NAND2_X1 FE_RC_177_0 (.A1(A[1]),
	.A2(B[1]),
	.ZN(FE_RN_118_0));
   NAND2_X1 FE_RC_176_0 (.A1(FE_RN_118_0),
	.A2(FE_RN_124_0),
	.ZN(FE_RN_119_0));
   NAND2_X1 FE_RC_175_0 (.A1(FE_RN_119_0),
	.A2(\r56/carry[1] ),
	.ZN(FE_RN_120_0));
   OAI21_X1 FE_RC_174_0 (.A(FE_RN_120_0),
	.B1(FE_RN_117_0),
	.B2(\r56/carry[1] ),
	.ZN(S[1]));
   INV_X1 FE_RC_173_0 (.A(\r56/carry[1] ),
	.ZN(FE_RN_121_0));
   NAND2_X1 FE_RC_170_0 (.A1(FE_RN_116_0),
	.A2(FE_RN_115_0),
	.ZN(FE_RN_124_0));
   INV_X1 FE_RC_169_0 (.A(FE_RN_124_0),
	.ZN(FE_RN_125_0));
   OAI21_X1 FE_RC_167_0 (.A(FE_RN_118_0),
	.B1(FE_RN_125_0),
	.B2(FE_RN_121_0),
	.ZN(\r56/carry[2] ));
   XNOR2_X1 FE_RC_34_0 (.A(A[2]),
	.B(B[2]),
	.ZN(FE_RN_17_0));
   NAND2_X1 FE_RC_33_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_18_0));
   NAND2_X1 FE_RC_32_0 (.A1(FE_RN_22_0),
	.A2(FE_RN_18_0),
	.ZN(FE_RN_19_0));
   NAND2_X1 FE_RC_31_0 (.A1(FE_RN_19_0),
	.A2(\r56/carry[2] ),
	.ZN(FE_RN_20_0));
   OAI21_X1 FE_RC_30_0 (.A(FE_RN_20_0),
	.B1(\r56/carry[2] ),
	.B2(FE_RN_17_0),
	.ZN(S[2]));
   OR2_X1 FE_RC_28_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_22_0));
   NAND2_X1 FE_RC_27_0 (.A1(FE_RN_22_0),
	.A2(\r56/carry[2] ),
	.ZN(FE_RN_23_0));
   NAND2_X1 FE_RC_26_0 (.A1(FE_RN_23_0),
	.A2(FE_RN_18_0),
	.ZN(\r56/carry[3] ));
   FA_X1 \r56/U1_0  (.A(A[0]),
	.B(B[0]),
	.CI(Ci),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_2 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire FE_OCPN2_n1;
   wire net1475;
   wire net2526;
   wire net2525;
   wire net2524;
   wire n2;
   wire n3;
   wire n5;

   assign Y[2] = net1475 ;
   assign Y[0] = net2524 ;

   INV_X1 FE_OCPC3_n1 (.A(n5),
	.ZN(FE_OCPN2_n1));
   INV_X2 FE_OCPC2_n1 (.A(SEL),
	.ZN(n5));
   MUX2_X1 U1 (.A(B[1]),
	.B(A[1]),
	.S(n5),
	.Z(Y[1]));
   NAND2_X1 U2 (.A1(n5),
	.A2(A[3]),
	.ZN(n2));
   NAND2_X1 U3 (.A1(FE_OCPN2_n1),
	.A2(B[3]),
	.ZN(n3));
   NAND2_X1 U4 (.A1(n3),
	.A2(n2),
	.ZN(Y[3]));
   MUX2_X1 U6 (.A(B[2]),
	.B(A[2]),
	.S(n5),
	.Z(net1475));
   OAI22_X1 U7 (.A1(FE_OCPN2_n1),
	.A2(net2525),
	.B1(n5),
	.B2(net2526),
	.ZN(net2524));
   INV_X1 U8 (.A(B[0]),
	.ZN(net2526));
   INV_X1 U9 (.A(A[0]),
	.ZN(net2525));
endmodule

module carry_select_block_NBIT4_2 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   RCA_NBIT4_4 ADDER0 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_3 ADDER1 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_2 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module RCA_NBIT4_2 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_137_0;
   wire FE_RN_136_0;
   wire FE_RN_133_0;
   wire FE_RN_132_0;
   wire FE_RN_131_0;
   wire FE_RN_130_0;
   wire FE_RN_129_0;
   wire FE_RN_128_0;
   wire FE_RN_127_0;
   wire FE_RN_16_0;
   wire FE_RN_15_0;
   wire FE_RN_13_0;
   wire FE_RN_12_0;
   wire FE_RN_11_0;
   wire FE_RN_10_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   INV_X1 FE_RC_194_0 (.A(A[1]),
	.ZN(FE_RN_127_0));
   INV_X1 FE_RC_193_0 (.A(B[1]),
	.ZN(FE_RN_128_0));
   AOI22_X1 FE_RC_192_0 (.A1(A[1]),
	.A2(FE_RN_128_0),
	.B1(FE_RN_127_0),
	.B2(B[1]),
	.ZN(FE_RN_129_0));
   NAND2_X1 FE_RC_191_0 (.A1(A[1]),
	.A2(B[1]),
	.ZN(FE_RN_130_0));
   NAND2_X1 FE_RC_190_0 (.A1(FE_RN_130_0),
	.A2(FE_RN_136_0),
	.ZN(FE_RN_131_0));
   NAND2_X1 FE_RC_189_0 (.A1(FE_RN_131_0),
	.A2(\r56/carry[1] ),
	.ZN(FE_RN_132_0));
   OAI21_X1 FE_RC_188_0 (.A(FE_RN_132_0),
	.B1(FE_RN_129_0),
	.B2(\r56/carry[1] ),
	.ZN(S[1]));
   INV_X1 FE_RC_187_0 (.A(\r56/carry[1] ),
	.ZN(FE_RN_133_0));
   NAND2_X1 FE_RC_184_0 (.A1(FE_RN_127_0),
	.A2(FE_RN_128_0),
	.ZN(FE_RN_136_0));
   INV_X1 FE_RC_183_0 (.A(FE_RN_136_0),
	.ZN(FE_RN_137_0));
   OAI21_X1 FE_RC_181_0 (.A(FE_RN_130_0),
	.B1(FE_RN_137_0),
	.B2(FE_RN_133_0),
	.ZN(\r56/carry[2] ));
   XNOR2_X1 FE_RC_25_0 (.A(A[2]),
	.B(B[2]),
	.ZN(FE_RN_10_0));
   NAND2_X1 FE_RC_24_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_11_0));
   NAND2_X1 FE_RC_23_0 (.A1(FE_RN_15_0),
	.A2(FE_RN_11_0),
	.ZN(FE_RN_12_0));
   NAND2_X1 FE_RC_22_0 (.A1(FE_RN_12_0),
	.A2(\r56/carry[2] ),
	.ZN(FE_RN_13_0));
   OAI21_X1 FE_RC_21_0 (.A(FE_RN_13_0),
	.B1(\r56/carry[2] ),
	.B2(FE_RN_10_0),
	.ZN(S[2]));
   OR2_X1 FE_RC_19_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_15_0));
   NAND2_X1 FE_RC_18_0 (.A1(FE_RN_15_0),
	.A2(\r56/carry[2] ),
	.ZN(FE_RN_16_0));
   NAND2_X1 FE_RC_17_0 (.A1(FE_RN_16_0),
	.A2(FE_RN_11_0),
	.ZN(\r56/carry[3] ));
   FA_X1 \r56/U1_0  (.A(A[0]),
	.B(B[0]),
	.CI(Ci),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module RCA_NBIT4_1 (
	A, 
	B, 
	Ci, 
	S, 
	Co);
   input [3:0] A;
   input [3:0] B;
   input Ci;
   output [3:0] S;
   output Co;

   // Internal wires
   wire FE_RN_35_0;
   wire FE_RN_34_0;
   wire FE_RN_32_0;
   wire FE_RN_31_0;
   wire FE_RN_30_0;
   wire FE_RN_29_0;
   wire \r56/carry[3] ;
   wire \r56/carry[2] ;
   wire \r56/carry[1] ;

   OAI21_X1 FE_RC_195_0 (.A(FE_RN_30_0),
	.B1(FE_RN_29_0),
	.B2(FE_RN_35_0),
	.ZN(\r56/carry[3] ));
   INV_X1 FE_RC_52_0 (.A(\r56/carry[2] ),
	.ZN(FE_RN_29_0));
   NAND2_X1 FE_RC_51_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_30_0));
   AND2_X1 FE_RC_50_0 (.A1(FE_RN_34_0),
	.A2(FE_RN_30_0),
	.ZN(FE_RN_31_0));
   XNOR2_X1 FE_RC_49_0 (.A(A[2]),
	.B(B[2]),
	.ZN(FE_RN_32_0));
   OAI22_X1 FE_RC_48_0 (.A1(\r56/carry[2] ),
	.A2(FE_RN_32_0),
	.B1(FE_RN_31_0),
	.B2(FE_RN_29_0),
	.ZN(S[2]));
   OR2_X1 FE_RC_46_0 (.A1(A[2]),
	.A2(B[2]),
	.ZN(FE_RN_34_0));
   INV_X1 FE_RC_45_0 (.A(FE_RN_34_0),
	.ZN(FE_RN_35_0));
   FA_X1 \r56/U1_0  (.A(A[0]),
	.B(B[0]),
	.CI(Ci),
	.CO(\r56/carry[1] ),
	.S(S[0]));
   FA_X1 \r56/U1_1  (.A(A[1]),
	.B(B[1]),
	.CI(\r56/carry[1] ),
	.CO(\r56/carry[2] ),
	.S(S[1]));
   FA_X1 \r56/U1_3  (.A(A[3]),
	.B(B[3]),
	.CI(\r56/carry[3] ),
	.CO(Co),
	.S(S[3]));
endmodule

module MUX21_GENERIC_NBIT4_1 (
	A, 
	B, 
	SEL, 
	Y);
   input [3:0] A;
   input [3:0] B;
   input SEL;
   output [3:0] Y;

   // Internal wires
   wire FE_RN_141_0;
   wire FE_RN_140_0;
   wire FE_RN_139_0;
   wire net1470;
   wire net2871;
   wire n1;
   wire n3;

   assign Y[2] = net1470 ;
   assign Y[0] = net2871 ;

   INV_X2 FE_RC_199_0 (.A(SEL),
	.ZN(FE_RN_139_0));
   NAND2_X1 FE_RC_198_0 (.A1(B[3]),
	.A2(FE_RN_139_0),
	.ZN(FE_RN_140_0));
   NAND2_X1 FE_RC_197_0 (.A1(SEL),
	.A2(A[3]),
	.ZN(FE_RN_141_0));
   NAND2_X1 FE_RC_196_0 (.A1(FE_RN_141_0),
	.A2(FE_RN_140_0),
	.ZN(Y[3]));
   OAI21_X1 U1 (.A(n3),
	.B1(SEL),
	.B2(n1),
	.ZN(Y[1]));
   INV_X1 U2 (.A(B[1]),
	.ZN(n1));
   NAND2_X1 U4 (.A1(SEL),
	.A2(A[1]),
	.ZN(n3));
   MUX2_X1 U5 (.A(B[0]),
	.B(A[0]),
	.S(SEL),
	.Z(net2871));
   MUX2_X1 U6 (.A(B[2]),
	.B(A[2]),
	.S(SEL),
	.Z(net1470));
endmodule

module carry_select_block_NBIT4_1 (
	INPUT_1, 
	INPUT_2, 
	Ci_sel, 
	SUM);
   input [3:0] INPUT_1;
   input [3:0] INPUT_2;
   input Ci_sel;
   output [3:0] SUM;

   // Internal wires
   wire [3:0] SUM_0;
   wire [3:0] SUM_1;

   RCA_NBIT4_2 ADDER0 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b0),
	.S(SUM_0));
   RCA_NBIT4_1 ADDER1 (.A(INPUT_1),
	.B(INPUT_2),
	.Ci(1'b1),
	.S(SUM_1));
   MUX21_GENERIC_NBIT4_1 MUX (.A(SUM_1),
	.B(SUM_0),
	.SEL(Ci_sel),
	.Y(SUM));
endmodule

module sum_generator_NBIT_GEN32_NBIT_GEN_BLOCK8 (
	ADD_1, 
	ADD_2, 
	Ci, 
	SUM);
   input [31:0] ADD_1;
   input [31:0] ADD_2;
   input [7:0] Ci;
   output [31:0] SUM;

   carry_select_block_NBIT4_0 sum_gen_1 (.INPUT_1({ ADD_1[3],
		ADD_1[2],
		ADD_1[1],
		ADD_1[0] }),
	.INPUT_2({ ADD_2[3],
		ADD_2[2],
		ADD_2[1],
		ADD_2[0] }),
	.Ci_sel(Ci[0]),
	.SUM({ SUM[3],
		SUM[2],
		SUM[1],
		SUM[0] }));
   carry_select_block_NBIT4_7 sum_gen_2 (.INPUT_1({ ADD_1[7],
		ADD_1[6],
		ADD_1[5],
		ADD_1[4] }),
	.INPUT_2({ ADD_2[7],
		ADD_2[6],
		ADD_2[5],
		ADD_2[4] }),
	.Ci_sel(Ci[1]),
	.SUM({ SUM[7],
		SUM[6],
		SUM[5],
		SUM[4] }));
   carry_select_block_NBIT4_6 sum_gen_3 (.INPUT_1({ ADD_1[11],
		ADD_1[10],
		ADD_1[9],
		ADD_1[8] }),
	.INPUT_2({ ADD_2[11],
		ADD_2[10],
		ADD_2[9],
		ADD_2[8] }),
	.Ci_sel(Ci[2]),
	.SUM({ SUM[11],
		SUM[10],
		SUM[9],
		SUM[8] }));
   carry_select_block_NBIT4_5 sum_gen_4 (.INPUT_1({ ADD_1[15],
		ADD_1[14],
		ADD_1[13],
		ADD_1[12] }),
	.INPUT_2({ ADD_2[15],
		ADD_2[14],
		ADD_2[13],
		ADD_2[12] }),
	.Ci_sel(Ci[3]),
	.SUM({ SUM[15],
		SUM[14],
		SUM[13],
		SUM[12] }));
   carry_select_block_NBIT4_4 sum_gen_5 (.INPUT_1({ ADD_1[19],
		ADD_1[18],
		ADD_1[17],
		ADD_1[16] }),
	.INPUT_2({ ADD_2[19],
		ADD_2[18],
		ADD_2[17],
		ADD_2[16] }),
	.Ci_sel(Ci[4]),
	.SUM({ SUM[19],
		SUM[18],
		SUM[17],
		SUM[16] }));
   carry_select_block_NBIT4_3 sum_gen_6 (.INPUT_1({ ADD_1[23],
		ADD_1[22],
		ADD_1[21],
		ADD_1[20] }),
	.INPUT_2({ ADD_2[23],
		ADD_2[22],
		ADD_2[21],
		ADD_2[20] }),
	.Ci_sel(Ci[5]),
	.SUM({ SUM[23],
		SUM[22],
		SUM[21],
		SUM[20] }));
   carry_select_block_NBIT4_2 sum_gen_7 (.INPUT_1({ ADD_1[27],
		ADD_1[26],
		ADD_1[25],
		ADD_1[24] }),
	.INPUT_2({ ADD_2[27],
		ADD_2[26],
		ADD_2[25],
		ADD_2[24] }),
	.Ci_sel(Ci[6]),
	.SUM({ SUM[27],
		SUM[26],
		SUM[25],
		SUM[24] }));
   carry_select_block_NBIT4_1 sum_gen_8 (.INPUT_1({ ADD_1[31],
		ADD_1[30],
		ADD_1[29],
		ADD_1[28] }),
	.INPUT_2({ ADD_2[31],
		ADD_2[30],
		ADD_2[29],
		ADD_2[28] }),
	.Ci_sel(Ci[7]),
	.SUM({ SUM[31],
		SUM[30],
		SUM[29],
		SUM[28] }));
endmodule

module P4_adder_NBIT32 (
	INPUT_1, 
	INPUT_2, 
	C_in, 
	SUM, 
	C_out, 
	reset, 
	Clk);
   input [31:0] INPUT_1;
   input [31:0] INPUT_2;
   input C_in;
   output [32:0] SUM;
   output C_out;
   input reset;
   input Clk;

   // Internal wires
   wire FE_OFN25_reset;
   wire FE_OFN24_reset;
   wire [31:0] in_1;
   wire [31:0] in_2;
   wire [7:0] Carry_from_carry_gen;
   wire [32:1] p4_sum_and_cout;

   BUF_X2 FE_OFC26_reset (.A(reset),
	.Z(FE_OFN25_reset));
   CLKBUF_X2 FE_OFC25_reset (.A(reset),
	.Z(FE_OFN24_reset));
   FD_GENERIC_NBIT32_0 reg_1 (.D(INPUT_1),
	.CLK(Clk),
	.RESET(reset),
	.Q(in_1),
	.FE_OFN5_reset(FE_OFN25_reset),
	.FE_OFN2_reset(FE_OFN24_reset));
   FD_GENERIC_NBIT32_1 reg_2 (.D(INPUT_2),
	.CLK(Clk),
	.RESET(reset),
	.Q(in_2),
	.FE_OFN4_reset(FE_OFN25_reset),
	.FE_OFN3_reset(FE_OFN24_reset));
   FD_GENERIC_NBIT33 reg_out (.D({ p4_sum_and_cout,
		C_out }),
	.CLK(Clk),
	.RESET(reset),
	.Q(SUM),
	.FE_OFN6_reset(FE_OFN25_reset),
	.FE_OFN1_reset(FE_OFN24_reset));
   carry_generator_NBIT_GEN32_NBIT_Co8_N_ITERATION5 Carry_gen (.ADD_1(in_1),
	.ADD_2(in_2),
	.Ci_carry_gen(C_in),
	.Co({ C_out,
		Carry_from_carry_gen }));
   sum_generator_NBIT_GEN32_NBIT_GEN_BLOCK8 Sum_gen (.ADD_1(in_1),
	.ADD_2(in_2),
	.Ci(Carry_from_carry_gen),
	.SUM(p4_sum_and_cout));
endmodule

