
MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007648  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  08007758  08007758  00008758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d0c  08007d0c  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d0c  08007d0c  00008d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d14  08007d14  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d14  08007d14  00008d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d18  08007d18  00008d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007d1c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e98  20000060  08007d7c  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ef8  08007d7c  00009ef8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c185  00000000  00000000  00009089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e77  00000000  00000000  0002520e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  00029088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001368  00000000  00000000  0002a928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b4e6  00000000  00000000  0002bc90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ed1c  00000000  00000000  00047176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ce80  00000000  00000000  00065e92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102d12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e4c  00000000  00000000  00102d58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00109ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08007740 	.word	0x08007740

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08007740 	.word	0x08007740

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__gesf2>:
 8000160:	f04f 3cff 	mov.w	ip, #4294967295
 8000164:	e006      	b.n	8000174 <__cmpsf2+0x4>
 8000166:	bf00      	nop

08000168 <__lesf2>:
 8000168:	f04f 0c01 	mov.w	ip, #1
 800016c:	e002      	b.n	8000174 <__cmpsf2+0x4>
 800016e:	bf00      	nop

08000170 <__cmpsf2>:
 8000170:	f04f 0c01 	mov.w	ip, #1
 8000174:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000178:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800017c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000180:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000184:	bf18      	it	ne
 8000186:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800018a:	d011      	beq.n	80001b0 <__cmpsf2+0x40>
 800018c:	b001      	add	sp, #4
 800018e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000192:	bf18      	it	ne
 8000194:	ea90 0f01 	teqne	r0, r1
 8000198:	bf58      	it	pl
 800019a:	ebb2 0003 	subspl.w	r0, r2, r3
 800019e:	bf88      	it	hi
 80001a0:	17c8      	asrhi	r0, r1, #31
 80001a2:	bf38      	it	cc
 80001a4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80001a8:	bf18      	it	ne
 80001aa:	f040 0001 	orrne.w	r0, r0, #1
 80001ae:	4770      	bx	lr
 80001b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80001b4:	d102      	bne.n	80001bc <__cmpsf2+0x4c>
 80001b6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80001ba:	d105      	bne.n	80001c8 <__cmpsf2+0x58>
 80001bc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80001c0:	d1e4      	bne.n	800018c <__cmpsf2+0x1c>
 80001c2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80001c6:	d0e1      	beq.n	800018c <__cmpsf2+0x1c>
 80001c8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop

080001d0 <__aeabi_cfrcmple>:
 80001d0:	4684      	mov	ip, r0
 80001d2:	4608      	mov	r0, r1
 80001d4:	4661      	mov	r1, ip
 80001d6:	e7ff      	b.n	80001d8 <__aeabi_cfcmpeq>

080001d8 <__aeabi_cfcmpeq>:
 80001d8:	b50f      	push	{r0, r1, r2, r3, lr}
 80001da:	f7ff ffc9 	bl	8000170 <__cmpsf2>
 80001de:	2800      	cmp	r0, #0
 80001e0:	bf48      	it	mi
 80001e2:	f110 0f00 	cmnmi.w	r0, #0
 80001e6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080001e8 <__aeabi_fcmpeq>:
 80001e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80001ec:	f7ff fff4 	bl	80001d8 <__aeabi_cfcmpeq>
 80001f0:	bf0c      	ite	eq
 80001f2:	2001      	moveq	r0, #1
 80001f4:	2000      	movne	r0, #0
 80001f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80001fa:	bf00      	nop

080001fc <__aeabi_fcmplt>:
 80001fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000200:	f7ff ffea 	bl	80001d8 <__aeabi_cfcmpeq>
 8000204:	bf34      	ite	cc
 8000206:	2001      	movcc	r0, #1
 8000208:	2000      	movcs	r0, #0
 800020a:	f85d fb08 	ldr.w	pc, [sp], #8
 800020e:	bf00      	nop

08000210 <__aeabi_fcmple>:
 8000210:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000214:	f7ff ffe0 	bl	80001d8 <__aeabi_cfcmpeq>
 8000218:	bf94      	ite	ls
 800021a:	2001      	movls	r0, #1
 800021c:	2000      	movhi	r0, #0
 800021e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000222:	bf00      	nop

08000224 <__aeabi_fcmpge>:
 8000224:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000228:	f7ff ffd2 	bl	80001d0 <__aeabi_cfrcmple>
 800022c:	bf94      	ite	ls
 800022e:	2001      	movls	r0, #1
 8000230:	2000      	movhi	r0, #0
 8000232:	f85d fb08 	ldr.w	pc, [sp], #8
 8000236:	bf00      	nop

08000238 <__aeabi_fcmpgt>:
 8000238:	f84d ed08 	str.w	lr, [sp, #-8]!
 800023c:	f7ff ffc8 	bl	80001d0 <__aeabi_cfrcmple>
 8000240:	bf34      	ite	cc
 8000242:	2001      	movcc	r0, #1
 8000244:	2000      	movcs	r0, #0
 8000246:	f85d fb08 	ldr.w	pc, [sp], #8
 800024a:	bf00      	nop

0800024c <StateMachineTask>:


uint8_t state = 0;
char* per_value;

void StateMachineTask(void){
 800024c:	b580      	push	{r7, lr}
 800024e:	b0b8      	sub	sp, #224	@ 0xe0
 8000250:	af00      	add	r7, sp, #0
	static uint8_t action_done = 0;

	    //--------------------------- TRANSITIONS
	    switch (state) {
 8000252:	4bb6      	ldr	r3, [pc, #728]	@ (800052c <StateMachineTask+0x2e0>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b08      	cmp	r3, #8
 8000258:	f200 8195 	bhi.w	8000586 <StateMachineTask+0x33a>
 800025c:	a201      	add	r2, pc, #4	@ (adr r2, 8000264 <StateMachineTask+0x18>)
 800025e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000262:	bf00      	nop
 8000264:	08000289 	.word	0x08000289
 8000268:	080002d9 	.word	0x080002d9
 800026c:	08000289 	.word	0x08000289
 8000270:	08000399 	.word	0x08000399
 8000274:	08000467 	.word	0x08000467
 8000278:	08000289 	.word	0x08000289
 800027c:	08000289 	.word	0x08000289
 8000280:	08000289 	.word	0x08000289
 8000284:	080004ff 	.word	0x080004ff
	        case 0:
	        case 2:
	        case 5:
	        case 6:
	        case 7:
	            if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin)) {
 8000288:	2120      	movs	r1, #32
 800028a:	48a9      	ldr	r0, [pc, #676]	@ (8000530 <StateMachineTask+0x2e4>)
 800028c:	f001 febe 	bl	800200c <HAL_GPIO_ReadPin>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d109      	bne.n	80002aa <StateMachineTask+0x5e>
	                state++;
 8000296:	4ba5      	ldr	r3, [pc, #660]	@ (800052c <StateMachineTask+0x2e0>)
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	3301      	adds	r3, #1
 800029c:	b2da      	uxtb	r2, r3
 800029e:	4ba3      	ldr	r3, [pc, #652]	@ (800052c <StateMachineTask+0x2e0>)
 80002a0:	701a      	strb	r2, [r3, #0]
	                action_done = 0;
 80002a2:	4ba4      	ldr	r3, [pc, #656]	@ (8000534 <StateMachineTask+0x2e8>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]
	            } else if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0) {
	                state--;
	                action_done = 0;
	            }
	            break;
 80002a8:	e137      	b.n	800051a <StateMachineTask+0x2ce>
	            } else if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0) {
 80002aa:	2140      	movs	r1, #64	@ 0x40
 80002ac:	48a0      	ldr	r0, [pc, #640]	@ (8000530 <StateMachineTask+0x2e4>)
 80002ae:	f001 fead 	bl	800200c <HAL_GPIO_ReadPin>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	f040 8130 	bne.w	800051a <StateMachineTask+0x2ce>
 80002ba:	4b9c      	ldr	r3, [pc, #624]	@ (800052c <StateMachineTask+0x2e0>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	f000 812b 	beq.w	800051a <StateMachineTask+0x2ce>
	                state--;
 80002c4:	4b99      	ldr	r3, [pc, #612]	@ (800052c <StateMachineTask+0x2e0>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	3b01      	subs	r3, #1
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	4b97      	ldr	r3, [pc, #604]	@ (800052c <StateMachineTask+0x2e0>)
 80002ce:	701a      	strb	r2, [r3, #0]
	                action_done = 0;
 80002d0:	4b98      	ldr	r3, [pc, #608]	@ (8000534 <StateMachineTask+0x2e8>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	701a      	strb	r2, [r3, #0]
	            break;
 80002d6:	e120      	b.n	800051a <StateMachineTask+0x2ce>
	        case 1:
	            if (message_complete3) {
 80002d8:	4b97      	ldr	r3, [pc, #604]	@ (8000538 <StateMachineTask+0x2ec>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d028      	beq.n	8000332 <StateMachineTask+0xe6>
	                message_complete3 = 0;
 80002e0:	4b95      	ldr	r3, [pc, #596]	@ (8000538 <StateMachineTask+0x2ec>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]
	                if (strlen((char*)rx_buffer3) == MAX_PER_LENGTH) {
 80002e6:	4895      	ldr	r0, [pc, #596]	@ (800053c <StateMachineTask+0x2f0>)
 80002e8:	f7ff ff32 	bl	8000150 <strlen>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b08      	cmp	r3, #8
 80002f0:	d11c      	bne.n	800032c <StateMachineTask+0xe0>
	                    strncpy(per_value, (char*)rx_buffer3, MAX_PER_LENGTH);
 80002f2:	4b93      	ldr	r3, [pc, #588]	@ (8000540 <StateMachineTask+0x2f4>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	2208      	movs	r2, #8
 80002f8:	4990      	ldr	r1, [pc, #576]	@ (800053c <StateMachineTask+0x2f0>)
 80002fa:	4618      	mov	r0, r3
 80002fc:	f006 fd20 	bl	8006d40 <strncpy>
	                    per_value[MAX_PER_LENGTH+1] = '\0';
 8000300:	4b8f      	ldr	r3, [pc, #572]	@ (8000540 <StateMachineTask+0x2f4>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	3309      	adds	r3, #9
 8000306:	2200      	movs	r2, #0
 8000308:	701a      	strb	r2, [r3, #0]

	                    char cmd[20];
	                    sprintf(cmd, "PER=%s\r", per_value);
 800030a:	4b8d      	ldr	r3, [pc, #564]	@ (8000540 <StateMachineTask+0x2f4>)
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000312:	498c      	ldr	r1, [pc, #560]	@ (8000544 <StateMachineTask+0x2f8>)
 8000314:	4618      	mov	r0, r3
 8000316:	f006 fcd7 	bl	8006cc8 <siprintf>
	                    send_UART1(cmd);
 800031a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800031e:	4618      	mov	r0, r3
 8000320:	f000 ff8a 	bl	8001238 <send_UART1>
	                    send_UART3("PER envoyé. Attente confirmation…\n");
 8000324:	4888      	ldr	r0, [pc, #544]	@ (8000548 <StateMachineTask+0x2fc>)
 8000326:	f000 fffd 	bl	8001324 <send_UART3>
 800032a:	e002      	b.n	8000332 <StateMachineTask+0xe6>
	                } else {
	                    send_UART3("Format invalide. Le PER doit faire 8 digits, recommencez…\n");
 800032c:	4887      	ldr	r0, [pc, #540]	@ (800054c <StateMachineTask+0x300>)
 800032e:	f000 fff9 	bl	8001324 <send_UART3>
	                }
	            }

	            if (message_complete1) {
 8000332:	4b87      	ldr	r3, [pc, #540]	@ (8000550 <StateMachineTask+0x304>)
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	f000 80f1 	beq.w	800051e <StateMachineTask+0x2d2>
	                message_complete1 = 0;
 800033c:	4b84      	ldr	r3, [pc, #528]	@ (8000550 <StateMachineTask+0x304>)
 800033e:	2200      	movs	r2, #0
 8000340:	701a      	strb	r2, [r3, #0]

	                char expected[20];
	                sprintf(expected, "PER=%s", per_value);
 8000342:	4b7f      	ldr	r3, [pc, #508]	@ (8000540 <StateMachineTask+0x2f4>)
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800034a:	4982      	ldr	r1, [pc, #520]	@ (8000554 <StateMachineTask+0x308>)
 800034c:	4618      	mov	r0, r3
 800034e:	f006 fcbb 	bl	8006cc8 <siprintf>

	                if (strncmp((char*)rx_buffer1, expected, strlen(expected)) == 0) {
 8000352:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000356:	4618      	mov	r0, r3
 8000358:	f7ff fefa 	bl	8000150 <strlen>
 800035c:	4602      	mov	r2, r0
 800035e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000362:	4619      	mov	r1, r3
 8000364:	487c      	ldr	r0, [pc, #496]	@ (8000558 <StateMachineTask+0x30c>)
 8000366:	f006 fcd9 	bl	8006d1c <strncmp>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d10c      	bne.n	800038a <StateMachineTask+0x13e>
	                    send_UART3("PER VALIDE --> Étape suivante\n");
 8000370:	487a      	ldr	r0, [pc, #488]	@ (800055c <StateMachineTask+0x310>)
 8000372:	f000 ffd7 	bl	8001324 <send_UART3>
	                    state++;
 8000376:	4b6d      	ldr	r3, [pc, #436]	@ (800052c <StateMachineTask+0x2e0>)
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	3301      	adds	r3, #1
 800037c:	b2da      	uxtb	r2, r3
 800037e:	4b6b      	ldr	r3, [pc, #428]	@ (800052c <StateMachineTask+0x2e0>)
 8000380:	701a      	strb	r2, [r3, #0]
	                    action_done = 0;
 8000382:	4b6c      	ldr	r3, [pc, #432]	@ (8000534 <StateMachineTask+0x2e8>)
 8000384:	2200      	movs	r2, #0
 8000386:	701a      	strb	r2, [r3, #0]
 8000388:	e002      	b.n	8000390 <StateMachineTask+0x144>
	                } else {
	                    send_UART3("Valeur différente. Entrez à nouveau le PER :\n");
 800038a:	4875      	ldr	r0, [pc, #468]	@ (8000560 <StateMachineTask+0x314>)
 800038c:	f000 ffca 	bl	8001324 <send_UART3>
	                }

	                rx_buffer1[0] = '\0'; // vide le buffer après réponse
 8000390:	4b71      	ldr	r3, [pc, #452]	@ (8000558 <StateMachineTask+0x30c>)
 8000392:	2200      	movs	r2, #0
 8000394:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000396:	e0c2      	b.n	800051e <StateMachineTask+0x2d2>

	        case 3:
	            if (message_complete1) {
 8000398:	4b6d      	ldr	r3, [pc, #436]	@ (8000550 <StateMachineTask+0x304>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	2b00      	cmp	r3, #0
 800039e:	f000 80c0 	beq.w	8000522 <StateMachineTask+0x2d6>
	                message_complete1 = 0;
 80003a2:	4b6b      	ldr	r3, [pc, #428]	@ (8000550 <StateMachineTask+0x304>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]
	                TrameDataSTS data = {0};
 80003a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80003ac:	226c      	movs	r2, #108	@ 0x6c
 80003ae:	2100      	movs	r1, #0
 80003b0:	4618      	mov	r0, r3
 80003b2:	f006 fcab 	bl	8006d0c <memset>
	                //parse_data_STS(rx_buffer1, &data);
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80003b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80003ba:	496a      	ldr	r1, [pc, #424]	@ (8000564 <StateMachineTask+0x318>)
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff ff31 	bl	8000224 <__aeabi_fcmpge>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d100      	bne.n	80003ca <StateMachineTask+0x17e>
	                    send_UART3("STS OK --> Etape suivante\n");
	                    HAL_Delay(500);
	                    state++;
	                }
	            }
	            break;
 80003c8:	e0ab      	b.n	8000522 <StateMachineTask+0x2d6>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80003ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80003ce:	4966      	ldr	r1, [pc, #408]	@ (8000568 <StateMachineTask+0x31c>)
 80003d0:	4618      	mov	r0, r3
 80003d2:	f7ff ff1d 	bl	8000210 <__aeabi_fcmple>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d100      	bne.n	80003de <StateMachineTask+0x192>
	            break;
 80003dc:	e0a1      	b.n	8000522 <StateMachineTask+0x2d6>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80003de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80003e2:	4962      	ldr	r1, [pc, #392]	@ (800056c <StateMachineTask+0x320>)
 80003e4:	4618      	mov	r0, r3
 80003e6:	f7ff ff1d 	bl	8000224 <__aeabi_fcmpge>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d100      	bne.n	80003f2 <StateMachineTask+0x1a6>
	            break;
 80003f0:	e097      	b.n	8000522 <StateMachineTask+0x2d6>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80003f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80003f6:	495e      	ldr	r1, [pc, #376]	@ (8000570 <StateMachineTask+0x324>)
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff09 	bl	8000210 <__aeabi_fcmple>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d100      	bne.n	8000406 <StateMachineTask+0x1ba>
	            break;
 8000404:	e08d      	b.n	8000522 <StateMachineTask+0x2d6>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 8000406:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 800040a:	2b00      	cmp	r3, #0
 800040c:	f000 8089 	beq.w	8000522 <StateMachineTask+0x2d6>
 8000410:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8000414:	2b00      	cmp	r3, #0
 8000416:	f000 8084 	beq.w	8000522 <StateMachineTask+0x2d6>
 800041a:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800041e:	2b00      	cmp	r3, #0
 8000420:	d07f      	beq.n	8000522 <StateMachineTask+0x2d6>
 8000422:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000426:	2b00      	cmp	r3, #0
 8000428:	d07b      	beq.n	8000522 <StateMachineTask+0x2d6>
 800042a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800042e:	2b00      	cmp	r3, #0
 8000430:	d077      	beq.n	8000522 <StateMachineTask+0x2d6>
 8000432:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000436:	2b00      	cmp	r3, #0
 8000438:	d073      	beq.n	8000522 <StateMachineTask+0x2d6>
 800043a:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800043e:	2b00      	cmp	r3, #0
 8000440:	d06f      	beq.n	8000522 <StateMachineTask+0x2d6>
 8000442:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8000446:	2b00      	cmp	r3, #0
 8000448:	d06b      	beq.n	8000522 <StateMachineTask+0x2d6>
	                    send_UART3("STS OK --> Etape suivante\n");
 800044a:	484a      	ldr	r0, [pc, #296]	@ (8000574 <StateMachineTask+0x328>)
 800044c:	f000 ff6a 	bl	8001324 <send_UART3>
	                    HAL_Delay(500);
 8000450:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000454:	f001 f88e 	bl	8001574 <HAL_Delay>
	                    state++;
 8000458:	4b34      	ldr	r3, [pc, #208]	@ (800052c <StateMachineTask+0x2e0>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	3301      	adds	r3, #1
 800045e:	b2da      	uxtb	r2, r3
 8000460:	4b32      	ldr	r3, [pc, #200]	@ (800052c <StateMachineTask+0x2e0>)
 8000462:	701a      	strb	r2, [r3, #0]
	            break;
 8000464:	e05d      	b.n	8000522 <StateMachineTask+0x2d6>
	        case 4:
	            if (message_complete1) {
 8000466:	4b3a      	ldr	r3, [pc, #232]	@ (8000550 <StateMachineTask+0x304>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	2b00      	cmp	r3, #0
 800046c:	d05b      	beq.n	8000526 <StateMachineTask+0x2da>
	                message_complete1 = 0;
 800046e:	4b38      	ldr	r3, [pc, #224]	@ (8000550 <StateMachineTask+0x304>)
 8000470:	2200      	movs	r2, #0
 8000472:	701a      	strb	r2, [r3, #0]
	                TrameDataSTS data = {0};
 8000474:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000478:	226c      	movs	r2, #108	@ 0x6c
 800047a:	2100      	movs	r1, #0
 800047c:	4618      	mov	r0, r3
 800047e:	f006 fc45 	bl	8006d0c <memset>
	                //parse_data_STS(rx_buffer1, &data);
	                if (data.inps[0] == 1 && data.inps[1] == 1 && data.inps[2] == 1) {
 8000482:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8000486:	2b00      	cmp	r3, #0
 8000488:	d018      	beq.n	80004bc <StateMachineTask+0x270>
 800048a:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800048e:	2b00      	cmp	r3, #0
 8000490:	d014      	beq.n	80004bc <StateMachineTask+0x270>
 8000492:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8000496:	2b00      	cmp	r3, #0
 8000498:	d010      	beq.n	80004bc <StateMachineTask+0x270>
	                    send_UART3("Entrees OK --> Etape suivante\n");
 800049a:	4837      	ldr	r0, [pc, #220]	@ (8000578 <StateMachineTask+0x32c>)
 800049c:	f000 ff42 	bl	8001324 <send_UART3>
	                    osDelay(500);
 80004a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80004a4:	f003 ffae 	bl	8004404 <osDelay>
	                    state++;
 80004a8:	4b20      	ldr	r3, [pc, #128]	@ (800052c <StateMachineTask+0x2e0>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	3301      	adds	r3, #1
 80004ae:	b2da      	uxtb	r2, r3
 80004b0:	4b1e      	ldr	r3, [pc, #120]	@ (800052c <StateMachineTask+0x2e0>)
 80004b2:	701a      	strb	r2, [r3, #0]
	                    action_done = 0;
 80004b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000534 <StateMachineTask+0x2e8>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	701a      	strb	r2, [r3, #0]
	                        sprintf(msg, "Entree num %d : %d\n", i, data.inps[i]); // On affiche l'état des entrées
	                        send_UART3(msg);
	                    }
	                }
	            }
	            break;
 80004ba:	e034      	b.n	8000526 <StateMachineTask+0x2da>
	                    send_UART3("Erreur défaut entrée:");
 80004bc:	482f      	ldr	r0, [pc, #188]	@ (800057c <StateMachineTask+0x330>)
 80004be:	f000 ff31 	bl	8001324 <send_UART3>
	                    for (int i = 0; i < 3; i++) {
 80004c2:	2300      	movs	r3, #0
 80004c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80004c8:	e014      	b.n	80004f4 <StateMachineTask+0x2a8>
	                        sprintf(msg, "Entree num %d : %d\n", i, data.inps[i]); // On affiche l'état des entrées
 80004ca:	f107 029a 	add.w	r2, r7, #154	@ 0x9a
 80004ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80004d2:	4413      	add	r3, r2
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	4638      	mov	r0, r7
 80004d8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80004dc:	4928      	ldr	r1, [pc, #160]	@ (8000580 <StateMachineTask+0x334>)
 80004de:	f006 fbf3 	bl	8006cc8 <siprintf>
	                        send_UART3(msg);
 80004e2:	463b      	mov	r3, r7
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 ff1d 	bl	8001324 <send_UART3>
	                    for (int i = 0; i < 3; i++) {
 80004ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80004ee:	3301      	adds	r3, #1
 80004f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80004f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80004f8:	2b02      	cmp	r3, #2
 80004fa:	dde6      	ble.n	80004ca <StateMachineTask+0x27e>
	            break;
 80004fc:	e013      	b.n	8000526 <StateMachineTask+0x2da>
	        case 8:
	            if (HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) == GPIO_PIN_RESET) {
 80004fe:	2120      	movs	r1, #32
 8000500:	480b      	ldr	r0, [pc, #44]	@ (8000530 <StateMachineTask+0x2e4>)
 8000502:	f001 fd83 	bl	800200c <HAL_GPIO_ReadPin>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d13b      	bne.n	8000584 <StateMachineTask+0x338>
	                state = 0;
 800050c:	4b07      	ldr	r3, [pc, #28]	@ (800052c <StateMachineTask+0x2e0>)
 800050e:	2200      	movs	r2, #0
 8000510:	701a      	strb	r2, [r3, #0]
	                action_done = 0;
 8000512:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <StateMachineTask+0x2e8>)
 8000514:	2200      	movs	r2, #0
 8000516:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000518:	e034      	b.n	8000584 <StateMachineTask+0x338>
	            break;
 800051a:	bf00      	nop
 800051c:	e033      	b.n	8000586 <StateMachineTask+0x33a>
	            break;
 800051e:	bf00      	nop
 8000520:	e031      	b.n	8000586 <StateMachineTask+0x33a>
	            break;
 8000522:	bf00      	nop
 8000524:	e02f      	b.n	8000586 <StateMachineTask+0x33a>
	            break;
 8000526:	bf00      	nop
 8000528:	e02d      	b.n	8000586 <StateMachineTask+0x33a>
 800052a:	bf00      	nop
 800052c:	2000007c 	.word	0x2000007c
 8000530:	40010800 	.word	0x40010800
 8000534:	20000084 	.word	0x20000084
 8000538:	200002a4 	.word	0x200002a4
 800053c:	200002a8 	.word	0x200002a8
 8000540:	20000080 	.word	0x20000080
 8000544:	08007758 	.word	0x08007758
 8000548:	08007760 	.word	0x08007760
 800054c:	08007788 	.word	0x08007788
 8000550:	200001f0 	.word	0x200001f0
 8000554:	080077c8 	.word	0x080077c8
 8000558:	200001f4 	.word	0x200001f4
 800055c:	080077d0 	.word	0x080077d0
 8000560:	080077f0 	.word	0x080077f0
 8000564:	41080000 	.word	0x41080000
 8000568:	41200000 	.word	0x41200000
 800056c:	41380000 	.word	0x41380000
 8000570:	41500000 	.word	0x41500000
 8000574:	08007824 	.word	0x08007824
 8000578:	08007840 	.word	0x08007840
 800057c:	08007860 	.word	0x08007860
 8000580:	08007878 	.word	0x08007878
	            break;
 8000584:	bf00      	nop
	    }

	    //--------------------------- ACTIONS
	    switch (state) {
 8000586:	4b8a      	ldr	r3, [pc, #552]	@ (80007b0 <StateMachineTask+0x564>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b08      	cmp	r3, #8
 800058c:	f200 8101 	bhi.w	8000792 <StateMachineTask+0x546>
 8000590:	a201      	add	r2, pc, #4	@ (adr r2, 8000598 <StateMachineTask+0x34c>)
 8000592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000596:	bf00      	nop
 8000598:	080005bd 	.word	0x080005bd
 800059c:	080005ed 	.word	0x080005ed
 80005a0:	08000655 	.word	0x08000655
 80005a4:	08000673 	.word	0x08000673
 80005a8:	08000697 	.word	0x08000697
 80005ac:	080006e5 	.word	0x080006e5
 80005b0:	080006f3 	.word	0x080006f3
 80005b4:	08000777 	.word	0x08000777
 80005b8:	0800077f 	.word	0x0800077f
	        case 0:
	        	HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005c2:	487c      	ldr	r0, [pc, #496]	@ (80007b4 <StateMachineTask+0x568>)
 80005c4:	f001 fd39 	bl	800203a <HAL_GPIO_WritePin>
	            if (!action_done) {
 80005c8:	4b7b      	ldr	r3, [pc, #492]	@ (80007b8 <StateMachineTask+0x56c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	f040 80e2 	bne.w	8000796 <StateMachineTask+0x54a>
	            	send_UART3("ETAPE 0\n");
 80005d2:	487a      	ldr	r0, [pc, #488]	@ (80007bc <StateMachineTask+0x570>)
 80005d4:	f000 fea6 	bl	8001324 <send_UART3>
	            	osDelay(10);
 80005d8:	200a      	movs	r0, #10
 80005da:	f003 ff13 	bl	8004404 <osDelay>
	                send_UART3("Appuyer sur le bouton pour commencer\n");
 80005de:	4878      	ldr	r0, [pc, #480]	@ (80007c0 <StateMachineTask+0x574>)
 80005e0:	f000 fea0 	bl	8001324 <send_UART3>
	                action_done = 1;
 80005e4:	4b74      	ldr	r3, [pc, #464]	@ (80007b8 <StateMachineTask+0x56c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 80005ea:	e0d4      	b.n	8000796 <StateMachineTask+0x54a>
	        case 1:
	        if (!action_done) {
 80005ec:	4b72      	ldr	r3, [pc, #456]	@ (80007b8 <StateMachineTask+0x56c>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	f040 80d2 	bne.w	800079a <StateMachineTask+0x54e>
	        send_UART3("Entrez le PER (juste la valeur sur 8 digits)\n");
 80005f6:	4873      	ldr	r0, [pc, #460]	@ (80007c4 <StateMachineTask+0x578>)
 80005f8:	f000 fe94 	bl	8001324 <send_UART3>
	        if (message_complete3) {
 80005fc:	4b72      	ldr	r3, [pc, #456]	@ (80007c8 <StateMachineTask+0x57c>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d023      	beq.n	800064c <StateMachineTask+0x400>
	        message_complete3 = 0;
 8000604:	4b70      	ldr	r3, [pc, #448]	@ (80007c8 <StateMachineTask+0x57c>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
	        if (strlen((char *)rx_buffer3) == MAX_PER_LENGTH) {
 800060a:	4870      	ldr	r0, [pc, #448]	@ (80007cc <StateMachineTask+0x580>)
 800060c:	f7ff fda0 	bl	8000150 <strlen>
 8000610:	4603      	mov	r3, r0
 8000612:	2b08      	cmp	r3, #8
 8000614:	d117      	bne.n	8000646 <StateMachineTask+0x3fa>
	        strcpy(per_value, (char *)rx_buffer3);
 8000616:	4b6e      	ldr	r3, [pc, #440]	@ (80007d0 <StateMachineTask+0x584>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	496c      	ldr	r1, [pc, #432]	@ (80007cc <StateMachineTask+0x580>)
 800061c:	4618      	mov	r0, r3
 800061e:	f006 fc2d 	bl	8006e7c <strcpy>
	        char per_command[20];
	        sprintf(per_command, "PER=%s\r", per_value);
 8000622:	4b6b      	ldr	r3, [pc, #428]	@ (80007d0 <StateMachineTask+0x584>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800062a:	496a      	ldr	r1, [pc, #424]	@ (80007d4 <StateMachineTask+0x588>)
 800062c:	4618      	mov	r0, r3
 800062e:	f006 fb4b 	bl	8006cc8 <siprintf>
	        send_UART1(per_command);
 8000632:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000636:	4618      	mov	r0, r3
 8000638:	f000 fdfe 	bl	8001238 <send_UART1>
	        osDelay(500);
 800063c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000640:	f003 fee0 	bl	8004404 <osDelay>
 8000644:	e002      	b.n	800064c <StateMachineTask+0x400>
	        } else {
	        send_UART3("Format invalide. Le PER est sur 8 digits, recommencez...\n");
 8000646:	4864      	ldr	r0, [pc, #400]	@ (80007d8 <StateMachineTask+0x58c>)
 8000648:	f000 fe6c 	bl	8001324 <send_UART3>
	        }
	        }
	        action_done = 1;
 800064c:	4b5a      	ldr	r3, [pc, #360]	@ (80007b8 <StateMachineTask+0x56c>)
 800064e:	2201      	movs	r2, #1
 8000650:	701a      	strb	r2, [r3, #0]
	        }
	        break;
 8000652:	e0a2      	b.n	800079a <StateMachineTask+0x54e>

	        case 2:
	            if (!action_done) {
 8000654:	4b58      	ldr	r3, [pc, #352]	@ (80007b8 <StateMachineTask+0x56c>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	f040 80a0 	bne.w	800079e <StateMachineTask+0x552>
	            	send_UART3("ETAPE 2\n");
 800065e:	485f      	ldr	r0, [pc, #380]	@ (80007dc <StateMachineTask+0x590>)
 8000660:	f000 fe60 	bl	8001324 <send_UART3>
	                send_UART3("Mettez tous les DIPs sur ON, une fois fait appuyez sur le bouton\n");
 8000664:	485e      	ldr	r0, [pc, #376]	@ (80007e0 <StateMachineTask+0x594>)
 8000666:	f000 fe5d 	bl	8001324 <send_UART3>
	                action_done = 1;
 800066a:	4b53      	ldr	r3, [pc, #332]	@ (80007b8 <StateMachineTask+0x56c>)
 800066c:	2201      	movs	r2, #1
 800066e:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000670:	e095      	b.n	800079e <StateMachineTask+0x552>
	        case 3:
	            if (!action_done) {
 8000672:	4b51      	ldr	r3, [pc, #324]	@ (80007b8 <StateMachineTask+0x56c>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	f040 8093 	bne.w	80007a2 <StateMachineTask+0x556>
	            	send_UART3("ETAPE 3\n");
 800067c:	4859      	ldr	r0, [pc, #356]	@ (80007e4 <StateMachineTask+0x598>)
 800067e:	f000 fe51 	bl	8001324 <send_UART3>
	                send_UART3("Test STS en cours...\n");
 8000682:	4859      	ldr	r0, [pc, #356]	@ (80007e8 <StateMachineTask+0x59c>)
 8000684:	f000 fe4e 	bl	8001324 <send_UART3>
	                send_UART1("STS\n");
 8000688:	4858      	ldr	r0, [pc, #352]	@ (80007ec <StateMachineTask+0x5a0>)
 800068a:	f000 fdd5 	bl	8001238 <send_UART1>
	                //send_UART3(rx_buffer1);
	                action_done = 1;
 800068e:	4b4a      	ldr	r3, [pc, #296]	@ (80007b8 <StateMachineTask+0x56c>)
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000694:	e085      	b.n	80007a2 <StateMachineTask+0x556>
	        case 4:
	            if (!action_done) {
 8000696:	4b48      	ldr	r3, [pc, #288]	@ (80007b8 <StateMachineTask+0x56c>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	f040 8083 	bne.w	80007a6 <StateMachineTask+0x55a>
	            	send_UART3("ETAPE 4\n");
 80006a0:	4853      	ldr	r0, [pc, #332]	@ (80007f0 <StateMachineTask+0x5a4>)
 80006a2:	f000 fe3f 	bl	8001324 <send_UART3>
	                send_UART3("Test entrees en cours...\n");
 80006a6:	4853      	ldr	r0, [pc, #332]	@ (80007f4 <StateMachineTask+0x5a8>)
 80006a8:	f000 fe3c 	bl	8001324 <send_UART3>
	                // Activation de toutes les entrées
	                HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006b2:	4840      	ldr	r0, [pc, #256]	@ (80007b4 <StateMachineTask+0x568>)
 80006b4:	f001 fcc1 	bl	800203a <HAL_GPIO_WritePin>
	                HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006be:	484e      	ldr	r0, [pc, #312]	@ (80007f8 <StateMachineTask+0x5ac>)
 80006c0:	f001 fcbb 	bl	800203a <HAL_GPIO_WritePin>
	                HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2108      	movs	r1, #8
 80006c8:	483a      	ldr	r0, [pc, #232]	@ (80007b4 <StateMachineTask+0x568>)
 80006ca:	f001 fcb6 	bl	800203a <HAL_GPIO_WritePin>
	                HAL_Delay(300);
 80006ce:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80006d2:	f000 ff4f 	bl	8001574 <HAL_Delay>
	                send_UART1("STS\r");
 80006d6:	4849      	ldr	r0, [pc, #292]	@ (80007fc <StateMachineTask+0x5b0>)
 80006d8:	f000 fdae 	bl	8001238 <send_UART1>
	                action_done = 1;
 80006dc:	4b36      	ldr	r3, [pc, #216]	@ (80007b8 <StateMachineTask+0x56c>)
 80006de:	2201      	movs	r2, #1
 80006e0:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 80006e2:	e060      	b.n	80007a6 <StateMachineTask+0x55a>
	        case 5:
	            send_UART3("Test du décompteur...\n Veuillez valider en appuyant sur le BP si toutes les leds s'allument correctement et dans le bon ordre sur le décompteur");
 80006e4:	4846      	ldr	r0, [pc, #280]	@ (8000800 <StateMachineTask+0x5b4>)
 80006e6:	f000 fe1d 	bl	8001324 <send_UART3>
	            send_UART1("TST=1\r");
 80006ea:	4846      	ldr	r0, [pc, #280]	@ (8000804 <StateMachineTask+0x5b8>)
 80006ec:	f000 fda4 	bl	8001238 <send_UART1>
	            break;
 80006f0:	e05a      	b.n	80007a8 <StateMachineTask+0x55c>
	        case 6:
	            send_UART1("TST=0\r");
 80006f2:	4845      	ldr	r0, [pc, #276]	@ (8000808 <StateMachineTask+0x5bc>)
 80006f4:	f000 fda0 	bl	8001238 <send_UART1>
	            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006fe:	482d      	ldr	r0, [pc, #180]	@ (80007b4 <StateMachineTask+0x568>)
 8000700:	f001 fc9b 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800070a:	483b      	ldr	r0, [pc, #236]	@ (80007f8 <StateMachineTask+0x5ac>)
 800070c:	f001 fc95 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	2108      	movs	r1, #8
 8000714:	4827      	ldr	r0, [pc, #156]	@ (80007b4 <StateMachineTask+0x568>)
 8000716:	f001 fc90 	bl	800203a <HAL_GPIO_WritePin>
	            send_UART3("Test des ampoules ...\n Vérifiez que les ampoules s'éteignent et se rallument et que le défaut sur l'écran LCD de la carte corresponde bien à la bonne ampoule");
 800071a:	483c      	ldr	r0, [pc, #240]	@ (800080c <StateMachineTask+0x5c0>)
 800071c:	f000 fe02 	bl	8001324 <send_UART3>
	            HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8000720:	2201      	movs	r2, #1
 8000722:	2120      	movs	r1, #32
 8000724:	4823      	ldr	r0, [pc, #140]	@ (80007b4 <StateMachineTask+0x568>)
 8000726:	f001 fc88 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_Delay(1500);
 800072a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800072e:	f000 ff21 	bl	8001574 <HAL_Delay>
	            HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2120      	movs	r1, #32
 8000736:	481f      	ldr	r0, [pc, #124]	@ (80007b4 <StateMachineTask+0x568>)
 8000738:	f001 fc7f 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_SET);
 800073c:	2201      	movs	r2, #1
 800073e:	2140      	movs	r1, #64	@ 0x40
 8000740:	481c      	ldr	r0, [pc, #112]	@ (80007b4 <StateMachineTask+0x568>)
 8000742:	f001 fc7a 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_Delay(1500);
 8000746:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800074a:	f000 ff13 	bl	8001574 <HAL_Delay>
	            HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	2140      	movs	r1, #64	@ 0x40
 8000752:	4818      	ldr	r0, [pc, #96]	@ (80007b4 <StateMachineTask+0x568>)
 8000754:	f001 fc71 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_SET);
 8000758:	2201      	movs	r2, #1
 800075a:	2180      	movs	r1, #128	@ 0x80
 800075c:	4815      	ldr	r0, [pc, #84]	@ (80007b4 <StateMachineTask+0x568>)
 800075e:	f001 fc6c 	bl	800203a <HAL_GPIO_WritePin>
	            HAL_Delay(1500);
 8000762:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000766:	f000 ff05 	bl	8001574 <HAL_Delay>
	            HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	2180      	movs	r1, #128	@ 0x80
 800076e:	4811      	ldr	r0, [pc, #68]	@ (80007b4 <StateMachineTask+0x568>)
 8000770:	f001 fc63 	bl	800203a <HAL_GPIO_WritePin>
	            break;
 8000774:	e018      	b.n	80007a8 <StateMachineTask+0x55c>
	        case 7:
	            send_UART3("Test de l'infrarouge...\n Veuillez valider en appuyant sur le BP si la télécommande fonctionne en émission et réception");
 8000776:	4826      	ldr	r0, [pc, #152]	@ (8000810 <StateMachineTask+0x5c4>)
 8000778:	f000 fdd4 	bl	8001324 <send_UART3>
	            break;
 800077c:	e014      	b.n	80007a8 <StateMachineTask+0x55c>
	        case 8:
	            HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_SET);
 800077e:	2201      	movs	r2, #1
 8000780:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000784:	480b      	ldr	r0, [pc, #44]	@ (80007b4 <StateMachineTask+0x568>)
 8000786:	f001 fc58 	bl	800203a <HAL_GPIO_WritePin>
	            send_UART3("Test de l'accu...\n Veuillez vérifier que vous avez bien le message suppression batterie qui s'affiche à l'écran, si le cas validez");
 800078a:	4822      	ldr	r0, [pc, #136]	@ (8000814 <StateMachineTask+0x5c8>)
 800078c:	f000 fdca 	bl	8001324 <send_UART3>
	            break;
 8000790:	e00a      	b.n	80007a8 <StateMachineTask+0x55c>
	        default:
	            break;
 8000792:	bf00      	nop
 8000794:	e008      	b.n	80007a8 <StateMachineTask+0x55c>
	            break;
 8000796:	bf00      	nop
 8000798:	e006      	b.n	80007a8 <StateMachineTask+0x55c>
	        break;
 800079a:	bf00      	nop
 800079c:	e004      	b.n	80007a8 <StateMachineTask+0x55c>
	            break;
 800079e:	bf00      	nop
 80007a0:	e002      	b.n	80007a8 <StateMachineTask+0x55c>
	            break;
 80007a2:	bf00      	nop
 80007a4:	e000      	b.n	80007a8 <StateMachineTask+0x55c>
	            break;
 80007a6:	bf00      	nop
	    }

}
 80007a8:	bf00      	nop
 80007aa:	37e0      	adds	r7, #224	@ 0xe0
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	2000007c 	.word	0x2000007c
 80007b4:	40010c00 	.word	0x40010c00
 80007b8:	20000084 	.word	0x20000084
 80007bc:	0800788c 	.word	0x0800788c
 80007c0:	08007898 	.word	0x08007898
 80007c4:	080078c0 	.word	0x080078c0
 80007c8:	200002a4 	.word	0x200002a4
 80007cc:	200002a8 	.word	0x200002a8
 80007d0:	20000080 	.word	0x20000080
 80007d4:	08007758 	.word	0x08007758
 80007d8:	080078f0 	.word	0x080078f0
 80007dc:	0800792c 	.word	0x0800792c
 80007e0:	08007938 	.word	0x08007938
 80007e4:	0800797c 	.word	0x0800797c
 80007e8:	08007988 	.word	0x08007988
 80007ec:	080079a0 	.word	0x080079a0
 80007f0:	080079a8 	.word	0x080079a8
 80007f4:	080079b4 	.word	0x080079b4
 80007f8:	40010800 	.word	0x40010800
 80007fc:	080079d0 	.word	0x080079d0
 8000800:	080079d8 	.word	0x080079d8
 8000804:	08007a6c 	.word	0x08007a6c
 8000808:	08007a74 	.word	0x08007a74
 800080c:	08007a7c 	.word	0x08007a7c
 8000810:	08007b20 	.word	0x08007b20
 8000814:	08007b9c 	.word	0x08007b9c

08000818 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800081c:	f000 fe78 	bl	8001510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000820:	f000 f832 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000824:	f000 f948 	bl	8000ab8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000828:	f000 f8c8 	bl	80009bc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800082c:	f000 fcd4 	bl	80011d8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000830:	f000 fd18 	bl	8001264 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000834:	f000 fd46 	bl	80012c4 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000838:	f000 f882 	bl	8000940 <MX_ADC1_Init>
  MX_TIM1_Init();
 800083c:	f000 f8ec 	bl	8000a18 <MX_TIM1_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000840:	f003 fd06 	bl	8004250 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000844:	4a0a      	ldr	r2, [pc, #40]	@ (8000870 <main+0x58>)
 8000846:	2100      	movs	r1, #0
 8000848:	480a      	ldr	r0, [pc, #40]	@ (8000874 <main+0x5c>)
 800084a:	f003 fd49 	bl	80042e0 <osThreadNew>
 800084e:	4603      	mov	r3, r0
 8000850:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <main+0x60>)
 8000852:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StateMachineTaskHandle = osThreadNew(StartStateMachineTask, NULL, &StateMachineTask_attributes);
 8000854:	4a09      	ldr	r2, [pc, #36]	@ (800087c <main+0x64>)
 8000856:	2100      	movs	r1, #0
 8000858:	4809      	ldr	r0, [pc, #36]	@ (8000880 <main+0x68>)
 800085a:	f003 fd41 	bl	80042e0 <osThreadNew>
 800085e:	4603      	mov	r3, r0
 8000860:	4a08      	ldr	r2, [pc, #32]	@ (8000884 <main+0x6c>)
 8000862:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000864:	f003 fd16 	bl	8004294 <osKernelStart>
 8000868:	2300      	movs	r3, #0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* USER CODE END 3 */
}
 800086a:	4618      	mov	r0, r3
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	08007c64 	.word	0x08007c64
 8000874:	08000c2b 	.word	0x08000c2b
 8000878:	20000154 	.word	0x20000154
 800087c:	08007c88 	.word	0x08007c88
 8000880:	08000c15 	.word	0x08000c15
 8000884:	20000158 	.word	0x20000158

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	@ 0x50
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000892:	2228      	movs	r2, #40	@ 0x28
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f006 fa38 	bl	8006d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c6:	2301      	movs	r3, #1
 80008c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ca:	2302      	movs	r3, #2
 80008cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008d4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80008d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008de:	4618      	mov	r0, r3
 80008e0:	f001 fd20 	bl	8002324 <HAL_RCC_OscConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008ea:	f000 f9b7 	bl	8000c5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ee:	230f      	movs	r3, #15
 80008f0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f2:	2302      	movs	r3, #2
 80008f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008fe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	2102      	movs	r1, #2
 800090a:	4618      	mov	r0, r3
 800090c:	f001 ff8c 	bl	8002828 <HAL_RCC_ClockConfig>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000916:	f000 f9a1 	bl	8000c5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800091a:	2302      	movs	r3, #2
 800091c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800091e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000922:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4618      	mov	r0, r3
 8000928:	f002 f93c 	bl	8002ba4 <HAL_RCCEx_PeriphCLKConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000932:	f000 f993 	bl	8000c5c <Error_Handler>
  }
}
 8000936:	bf00      	nop
 8000938:	3750      	adds	r7, #80	@ 0x50
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
 800094e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000950:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <MX_ADC1_Init+0x74>)
 8000952:	4a19      	ldr	r2, [pc, #100]	@ (80009b8 <MX_ADC1_Init+0x78>)
 8000954:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000956:	4b17      	ldr	r3, [pc, #92]	@ (80009b4 <MX_ADC1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800095c:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <MX_ADC1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000962:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <MX_ADC1_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_ADC1_Init+0x74>)
 800096a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800096e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000970:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_ADC1_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000976:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <MX_ADC1_Init+0x74>)
 8000978:	2201      	movs	r2, #1
 800097a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800097c:	480d      	ldr	r0, [pc, #52]	@ (80009b4 <MX_ADC1_Init+0x74>)
 800097e:	f000 fe1d 	bl	80015bc <HAL_ADC_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000988:	f000 f968 	bl	8000c5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800098c:	2308      	movs	r3, #8
 800098e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000990:	2301      	movs	r3, #1
 8000992:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	4619      	mov	r1, r3
 800099c:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_ADC1_Init+0x74>)
 800099e:	f000 fee5 	bl	800176c <HAL_ADC_ConfigChannel>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80009a8:	f000 f958 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009ac:	bf00      	nop
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000088 	.word	0x20000088
 80009b8:	40012400 	.word	0x40012400

080009bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009c2:	4a13      	ldr	r2, [pc, #76]	@ (8000a10 <MX_I2C1_Init+0x54>)
 80009c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009c8:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <MX_I2C1_Init+0x58>)
 80009ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009e6:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009f2:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009f8:	4804      	ldr	r0, [pc, #16]	@ (8000a0c <MX_I2C1_Init+0x50>)
 80009fa:	f001 fb4f 	bl	800209c <HAL_I2C_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a04:	f000 f92a 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	200000b8 	.word	0x200000b8
 8000a10:	40005400 	.word	0x40005400
 8000a14:	000186a0 	.word	0x000186a0

08000a18 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1e:	f107 0308 	add.w	r3, r7, #8
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a34:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a36:	4a1f      	ldr	r2, [pc, #124]	@ (8000ab4 <MX_TIM1_Init+0x9c>)
 8000a38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a40:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a46:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4e:	4b18      	ldr	r3, [pc, #96]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a54:	4b16      	ldr	r3, [pc, #88]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a5a:	4b15      	ldr	r3, [pc, #84]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a60:	4813      	ldr	r0, [pc, #76]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a62:	f002 f955 	bl	8002d10 <HAL_TIM_Base_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a6c:	f000 f8f6 	bl	8000c5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	480c      	ldr	r0, [pc, #48]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a7e:	f002 fad9 	bl	8003034 <HAL_TIM_ConfigClockSource>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a88:	f000 f8e8 	bl	8000c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a94:	463b      	mov	r3, r7
 8000a96:	4619      	mov	r1, r3
 8000a98:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <MX_TIM1_Init+0x98>)
 8000a9a:	f002 fcbb 	bl	8003414 <HAL_TIMEx_MasterConfigSynchronization>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000aa4:	f000 f8da 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000aa8:	bf00      	nop
 8000aaa:	3718      	adds	r7, #24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	2000010c 	.word	0x2000010c
 8000ab4:	40012c00 	.word	0x40012c00

08000ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 0310 	add.w	r3, r7, #16
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000acc:	4b4c      	ldr	r3, [pc, #304]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a4b      	ldr	r2, [pc, #300]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000ad2:	f043 0310 	orr.w	r3, r3, #16
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b49      	ldr	r3, [pc, #292]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0310 	and.w	r3, r3, #16
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae4:	4b46      	ldr	r3, [pc, #280]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a45      	ldr	r2, [pc, #276]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000aea:	f043 0320 	orr.w	r3, r3, #32
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b43      	ldr	r3, [pc, #268]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0320 	and.w	r3, r3, #32
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afc:	4b40      	ldr	r3, [pc, #256]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	4a3f      	ldr	r2, [pc, #252]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b3d      	ldr	r3, [pc, #244]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0304 	and.w	r3, r3, #4
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b14:	4b3a      	ldr	r3, [pc, #232]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	4a39      	ldr	r2, [pc, #228]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000b1a:	f043 0308 	orr.w	r3, r3, #8
 8000b1e:	6193      	str	r3, [r2, #24]
 8000b20:	4b37      	ldr	r3, [pc, #220]	@ (8000c00 <MX_GPIO_Init+0x148>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	f003 0308 	and.w	r3, r3, #8
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT8_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000b32:	4834      	ldr	r0, [pc, #208]	@ (8000c04 <MX_GPIO_Init+0x14c>)
 8000b34:	f001 fa81 	bl	800203a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTS_485_Pin|LED_CEL_Pin|OUT2_Pin, GPIO_PIN_RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f648 0110 	movw	r1, #34832	@ 0x8810
 8000b3e:	4832      	ldr	r0, [pc, #200]	@ (8000c08 <MX_GPIO_Init+0x150>)
 8000b40:	f001 fa7b 	bl	800203a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDR_Pin|LEDG_Pin|LEDY_Pin|RELAIS_ALIM_418_Pin
 8000b44:	2200      	movs	r2, #0
 8000b46:	f24e 01fe 	movw	r1, #57598	@ 0xe0fe
 8000b4a:	4830      	ldr	r0, [pc, #192]	@ (8000c0c <MX_GPIO_Init+0x154>)
 8000b4c:	f001 fa75 	bl	800203a <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT3_Pin|OUT4_Pin|OUT5_Pin
                          |OUT6_Pin|OUT7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : OUT8_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = OUT8_Pin|BUZZER_Pin;
 8000b50:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000b54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b56:	2301      	movs	r3, #1
 8000b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b62:	f107 0310 	add.w	r3, r7, #16
 8000b66:	4619      	mov	r1, r3
 8000b68:	4826      	ldr	r0, [pc, #152]	@ (8000c04 <MX_GPIO_Init+0x14c>)
 8000b6a:	f001 f8cb 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP1_Pin */
  GPIO_InitStruct.Pin = DIP1_Pin;
 8000b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIP1_GPIO_Port, &GPIO_InitStruct);
 8000b7c:	f107 0310 	add.w	r3, r7, #16
 8000b80:	4619      	mov	r1, r3
 8000b82:	4820      	ldr	r0, [pc, #128]	@ (8000c04 <MX_GPIO_Init+0x14c>)
 8000b84:	f001 f8be 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP2_Pin DIP3_Pin BP2_Pin BP3_Pin
                           BP4_Pin */
  GPIO_InitStruct.Pin = DIP2_Pin|DIP3_Pin|BP2_Pin|BP3_Pin
 8000b88:	23e3      	movs	r3, #227	@ 0xe3
 8000b8a:	613b      	str	r3, [r7, #16]
                          |BP4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b94:	f107 0310 	add.w	r3, r7, #16
 8000b98:	4619      	mov	r1, r3
 8000b9a:	481b      	ldr	r0, [pc, #108]	@ (8000c08 <MX_GPIO_Init+0x150>)
 8000b9c:	f001 f8b2 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTS_485_Pin LED_CEL_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = RTS_485_Pin|LED_CEL_Pin|OUT2_Pin;
 8000ba0:	f648 0310 	movw	r3, #34832	@ 0x8810
 8000ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 0310 	add.w	r3, r7, #16
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4813      	ldr	r0, [pc, #76]	@ (8000c08 <MX_GPIO_Init+0x150>)
 8000bba:	f001 f8a3 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDG_Pin LEDY_Pin RELAIS_ALIM_418_Pin
                           OUT1_Pin OUT3_Pin OUT4_Pin OUT5_Pin
                           OUT6_Pin OUT7_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin|LEDG_Pin|LEDY_Pin|RELAIS_ALIM_418_Pin
 8000bbe:	f24e 03fe 	movw	r3, #57598	@ 0xe0fe
 8000bc2:	613b      	str	r3, [r7, #16]
                          |OUT1_Pin|OUT3_Pin|OUT4_Pin|OUT5_Pin
                          |OUT6_Pin|OUT7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	480d      	ldr	r0, [pc, #52]	@ (8000c0c <MX_GPIO_Init+0x154>)
 8000bd8:	f001 f894 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : BP1_IRQ_Pin */
  GPIO_InitStruct.Pin = BP1_IRQ_Pin;
 8000bdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000be2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <MX_GPIO_Init+0x158>)
 8000be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BP1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000bea:	f107 0310 	add.w	r3, r7, #16
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4806      	ldr	r0, [pc, #24]	@ (8000c0c <MX_GPIO_Init+0x154>)
 8000bf2:	f001 f887 	bl	8001d04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf6:	bf00      	nop
 8000bf8:	3720      	adds	r7, #32
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40021000 	.word	0x40021000
 8000c04:	40011000 	.word	0x40011000
 8000c08:	40010800 	.word	0x40010800
 8000c0c:	40010c00 	.word	0x40010c00
 8000c10:	10110000 	.word	0x10110000

08000c14 <StartStateMachineTask>:

/* USER CODE BEGIN 4 */
void StartStateMachineTask(void *argument){
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	for(;;){
		StateMachineTask();
 8000c1c:	f7ff fb16 	bl	800024c <StateMachineTask>
		osDelay(50);
 8000c20:	2032      	movs	r0, #50	@ 0x32
 8000c22:	f003 fbef 	bl	8004404 <osDelay>
		StateMachineTask();
 8000c26:	bf00      	nop
 8000c28:	e7f8      	b.n	8000c1c <StartStateMachineTask+0x8>

08000c2a <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
	//HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); //DEBUG
    osDelay(1000);
 8000c32:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c36:	f003 fbe5 	bl	8004404 <osDelay>
 8000c3a:	e7fa      	b.n	8000c32 <StartDefaultTask+0x8>

08000c3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c4c:	d101      	bne.n	8000c52 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c4e:	f000 fc75 	bl	800153c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
	...

08000c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c60:	b672      	cpsid	i
}
 8000c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  send_UART3("ERROR");
 8000c64:	4801      	ldr	r0, [pc, #4]	@ (8000c6c <Error_Handler+0x10>)
 8000c66:	f000 fb5d 	bl	8001324 <send_UART3>
 8000c6a:	e7fb      	b.n	8000c64 <Error_Handler+0x8>
 8000c6c:	08007c44 	.word	0x08007c44

08000c70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <HAL_MspInit+0x68>)
 8000c78:	699b      	ldr	r3, [r3, #24]
 8000c7a:	4a17      	ldr	r2, [pc, #92]	@ (8000cd8 <HAL_MspInit+0x68>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6193      	str	r3, [r2, #24]
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <HAL_MspInit+0x68>)
 8000c84:	699b      	ldr	r3, [r3, #24]
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c8e:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <HAL_MspInit+0x68>)
 8000c90:	69db      	ldr	r3, [r3, #28]
 8000c92:	4a11      	ldr	r2, [pc, #68]	@ (8000cd8 <HAL_MspInit+0x68>)
 8000c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c98:	61d3      	str	r3, [r2, #28]
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <HAL_MspInit+0x68>)
 8000c9c:	69db      	ldr	r3, [r3, #28]
 8000c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	210f      	movs	r1, #15
 8000caa:	f06f 0001 	mvn.w	r0, #1
 8000cae:	f000 ff4c 	bl	8001b4a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cdc <HAL_MspInit+0x6c>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <HAL_MspInit+0x6c>)
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	40010000 	.word	0x40010000

08000ce0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 0310 	add.w	r3, r7, #16
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a14      	ldr	r2, [pc, #80]	@ (8000d4c <HAL_ADC_MspInit+0x6c>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d121      	bne.n	8000d44 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d00:	4b13      	ldr	r3, [pc, #76]	@ (8000d50 <HAL_ADC_MspInit+0x70>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a12      	ldr	r2, [pc, #72]	@ (8000d50 <HAL_ADC_MspInit+0x70>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b10      	ldr	r3, [pc, #64]	@ (8000d50 <HAL_ADC_MspInit+0x70>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d18:	4b0d      	ldr	r3, [pc, #52]	@ (8000d50 <HAL_ADC_MspInit+0x70>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d50 <HAL_ADC_MspInit+0x70>)
 8000d1e:	f043 0308 	orr.w	r3, r3, #8
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <HAL_ADC_MspInit+0x70>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0308 	and.w	r3, r3, #8
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = V_CEL_Pin;
 8000d30:	2301      	movs	r3, #1
 8000d32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d34:	2303      	movs	r3, #3
 8000d36:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(V_CEL_GPIO_Port, &GPIO_InitStruct);
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4805      	ldr	r0, [pc, #20]	@ (8000d54 <HAL_ADC_MspInit+0x74>)
 8000d40:	f000 ffe0 	bl	8001d04 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d44:	bf00      	nop
 8000d46:	3720      	adds	r7, #32
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40012400 	.word	0x40012400
 8000d50:	40021000 	.word	0x40021000
 8000d54:	40010c00 	.word	0x40010c00

08000d58 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	@ 0x28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a1d      	ldr	r2, [pc, #116]	@ (8000de8 <HAL_I2C_MspInit+0x90>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d132      	bne.n	8000dde <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d78:	4b1c      	ldr	r3, [pc, #112]	@ (8000dec <HAL_I2C_MspInit+0x94>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dec <HAL_I2C_MspInit+0x94>)
 8000d7e:	f043 0308 	orr.w	r3, r3, #8
 8000d82:	6193      	str	r3, [r2, #24]
 8000d84:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <HAL_I2C_MspInit+0x94>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	f003 0308 	and.w	r3, r3, #8
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8000d90:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d96:	2312      	movs	r3, #18
 8000d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	4812      	ldr	r0, [pc, #72]	@ (8000df0 <HAL_I2C_MspInit+0x98>)
 8000da6:	f000 ffad 	bl	8001d04 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000daa:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <HAL_I2C_MspInit+0x9c>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8000db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dba:	f043 0302 	orr.w	r3, r3, #2
 8000dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000df4 <HAL_I2C_MspInit+0x9c>)
 8000dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dc4:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dc6:	4b09      	ldr	r3, [pc, #36]	@ (8000dec <HAL_I2C_MspInit+0x94>)
 8000dc8:	69db      	ldr	r3, [r3, #28]
 8000dca:	4a08      	ldr	r2, [pc, #32]	@ (8000dec <HAL_I2C_MspInit+0x94>)
 8000dcc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dd0:	61d3      	str	r3, [r2, #28]
 8000dd2:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_I2C_MspInit+0x94>)
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000dde:	bf00      	nop
 8000de0:	3728      	adds	r7, #40	@ 0x28
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40005400 	.word	0x40005400
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40010c00 	.word	0x40010c00
 8000df4:	40010000 	.word	0x40010000

08000df8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a09      	ldr	r2, [pc, #36]	@ (8000e2c <HAL_TIM_Base_MspInit+0x34>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d10b      	bne.n	8000e22 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e0a:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <HAL_TIM_Base_MspInit+0x38>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	4a08      	ldr	r2, [pc, #32]	@ (8000e30 <HAL_TIM_Base_MspInit+0x38>)
 8000e10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e14:	6193      	str	r3, [r2, #24]
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <HAL_TIM_Base_MspInit+0x38>)
 8000e18:	699b      	ldr	r3, [r3, #24]
 8000e1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000e22:	bf00      	nop
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr
 8000e2c:	40012c00 	.word	0x40012c00
 8000e30:	40021000 	.word	0x40021000

08000e34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08c      	sub	sp, #48	@ 0x30
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3c:	f107 0320 	add.w	r3, r7, #32
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a5f      	ldr	r2, [pc, #380]	@ (8000fcc <HAL_UART_MspInit+0x198>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d13a      	bne.n	8000eca <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e54:	4b5e      	ldr	r3, [pc, #376]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a5d      	ldr	r2, [pc, #372]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000e5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b5b      	ldr	r3, [pc, #364]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e68:	61fb      	str	r3, [r7, #28]
 8000e6a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6c:	4b58      	ldr	r3, [pc, #352]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	4a57      	ldr	r2, [pc, #348]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000e72:	f043 0304 	orr.w	r3, r3, #4
 8000e76:	6193      	str	r3, [r2, #24]
 8000e78:	4b55      	ldr	r3, [pc, #340]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	f003 0304 	and.w	r3, r3, #4
 8000e80:	61bb      	str	r3, [r7, #24]
 8000e82:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Tx232_Pin;
 8000e84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx232_GPIO_Port, &GPIO_InitStruct);
 8000e92:	f107 0320 	add.w	r3, r7, #32
 8000e96:	4619      	mov	r1, r3
 8000e98:	484e      	ldr	r0, [pc, #312]	@ (8000fd4 <HAL_UART_MspInit+0x1a0>)
 8000e9a:	f000 ff33 	bl	8001d04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Rx232_Pin;
 8000e9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx232_GPIO_Port, &GPIO_InitStruct);
 8000eac:	f107 0320 	add.w	r3, r7, #32
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4848      	ldr	r0, [pc, #288]	@ (8000fd4 <HAL_UART_MspInit+0x1a0>)
 8000eb4:	f000 ff26 	bl	8001d04 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2105      	movs	r1, #5
 8000ebc:	2025      	movs	r0, #37	@ 0x25
 8000ebe:	f000 fe44 	bl	8001b4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ec2:	2025      	movs	r0, #37	@ 0x25
 8000ec4:	f000 fe5d 	bl	8001b82 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ec8:	e07c      	b.n	8000fc4 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART2)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a42      	ldr	r2, [pc, #264]	@ (8000fd8 <HAL_UART_MspInit+0x1a4>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d138      	bne.n	8000f46 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ed4:	4b3e      	ldr	r3, [pc, #248]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000ed6:	69db      	ldr	r3, [r3, #28]
 8000ed8:	4a3d      	ldr	r2, [pc, #244]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000eda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ede:	61d3      	str	r3, [r2, #28]
 8000ee0:	4b3b      	ldr	r3, [pc, #236]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000ee2:	69db      	ldr	r3, [r3, #28]
 8000ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ee8:	617b      	str	r3, [r7, #20]
 8000eea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eec:	4b38      	ldr	r3, [pc, #224]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	4a37      	ldr	r2, [pc, #220]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000ef2:	f043 0304 	orr.w	r3, r3, #4
 8000ef6:	6193      	str	r3, [r2, #24]
 8000ef8:	4b35      	ldr	r3, [pc, #212]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	f003 0304 	and.w	r3, r3, #4
 8000f00:	613b      	str	r3, [r7, #16]
 8000f02:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Tx485_Pin;
 8000f04:	2304      	movs	r3, #4
 8000f06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx485_GPIO_Port, &GPIO_InitStruct);
 8000f10:	f107 0320 	add.w	r3, r7, #32
 8000f14:	4619      	mov	r1, r3
 8000f16:	482f      	ldr	r0, [pc, #188]	@ (8000fd4 <HAL_UART_MspInit+0x1a0>)
 8000f18:	f000 fef4 	bl	8001d04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Rx485_Pin;
 8000f1c:	2308      	movs	r3, #8
 8000f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f20:	2300      	movs	r3, #0
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx485_GPIO_Port, &GPIO_InitStruct);
 8000f28:	f107 0320 	add.w	r3, r7, #32
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4829      	ldr	r0, [pc, #164]	@ (8000fd4 <HAL_UART_MspInit+0x1a0>)
 8000f30:	f000 fee8 	bl	8001d04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2105      	movs	r1, #5
 8000f38:	2026      	movs	r0, #38	@ 0x26
 8000f3a:	f000 fe06 	bl	8001b4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f3e:	2026      	movs	r0, #38	@ 0x26
 8000f40:	f000 fe1f 	bl	8001b82 <HAL_NVIC_EnableIRQ>
}
 8000f44:	e03e      	b.n	8000fc4 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART3)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a24      	ldr	r2, [pc, #144]	@ (8000fdc <HAL_UART_MspInit+0x1a8>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d139      	bne.n	8000fc4 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f50:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000f56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f5a:	61d3      	str	r3, [r2, #28]
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000f5e:	69db      	ldr	r3, [r3, #28]
 8000f60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f68:	4b19      	ldr	r3, [pc, #100]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a18      	ldr	r2, [pc, #96]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000f6e:	f043 0308 	orr.w	r3, r3, #8
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <HAL_UART_MspInit+0x19c>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0308 	and.w	r3, r3, #8
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8e:	f107 0320 	add.w	r3, r7, #32
 8000f92:	4619      	mov	r1, r3
 8000f94:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <HAL_UART_MspInit+0x1ac>)
 8000f96:	f000 feb5 	bl	8001d04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f9a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa8:	f107 0320 	add.w	r3, r7, #32
 8000fac:	4619      	mov	r1, r3
 8000fae:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <HAL_UART_MspInit+0x1ac>)
 8000fb0:	f000 fea8 	bl	8001d04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2105      	movs	r1, #5
 8000fb8:	2027      	movs	r0, #39	@ 0x27
 8000fba:	f000 fdc6 	bl	8001b4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000fbe:	2027      	movs	r0, #39	@ 0x27
 8000fc0:	f000 fddf 	bl	8001b82 <HAL_NVIC_EnableIRQ>
}
 8000fc4:	bf00      	nop
 8000fc6:	3730      	adds	r7, #48	@ 0x30
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40013800 	.word	0x40013800
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40010800 	.word	0x40010800
 8000fd8:	40004400 	.word	0x40004400
 8000fdc:	40004800 	.word	0x40004800
 8000fe0:	40010c00 	.word	0x40010c00

08000fe4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08e      	sub	sp, #56	@ 0x38
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000ffa:	4b34      	ldr	r3, [pc, #208]	@ (80010cc <HAL_InitTick+0xe8>)
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	4a33      	ldr	r2, [pc, #204]	@ (80010cc <HAL_InitTick+0xe8>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	61d3      	str	r3, [r2, #28]
 8001006:	4b31      	ldr	r3, [pc, #196]	@ (80010cc <HAL_InitTick+0xe8>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001012:	f107 0210 	add.w	r2, r7, #16
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f001 fd73 	bl	8002b08 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001022:	6a3b      	ldr	r3, [r7, #32]
 8001024:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001028:	2b00      	cmp	r3, #0
 800102a:	d103      	bne.n	8001034 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800102c:	f001 fd44 	bl	8002ab8 <HAL_RCC_GetPCLK1Freq>
 8001030:	6378      	str	r0, [r7, #52]	@ 0x34
 8001032:	e004      	b.n	800103e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001034:	f001 fd40 	bl	8002ab8 <HAL_RCC_GetPCLK1Freq>
 8001038:	4603      	mov	r3, r0
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800103e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001040:	4a23      	ldr	r2, [pc, #140]	@ (80010d0 <HAL_InitTick+0xec>)
 8001042:	fba2 2303 	umull	r2, r3, r2, r3
 8001046:	0c9b      	lsrs	r3, r3, #18
 8001048:	3b01      	subs	r3, #1
 800104a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800104c:	4b21      	ldr	r3, [pc, #132]	@ (80010d4 <HAL_InitTick+0xf0>)
 800104e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001052:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001054:	4b1f      	ldr	r3, [pc, #124]	@ (80010d4 <HAL_InitTick+0xf0>)
 8001056:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800105a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800105c:	4a1d      	ldr	r2, [pc, #116]	@ (80010d4 <HAL_InitTick+0xf0>)
 800105e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001060:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001062:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <HAL_InitTick+0xf0>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <HAL_InitTick+0xf0>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800106e:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <HAL_InitTick+0xf0>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001074:	4817      	ldr	r0, [pc, #92]	@ (80010d4 <HAL_InitTick+0xf0>)
 8001076:	f001 fe4b 	bl	8002d10 <HAL_TIM_Base_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001080:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001084:	2b00      	cmp	r3, #0
 8001086:	d11b      	bne.n	80010c0 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001088:	4812      	ldr	r0, [pc, #72]	@ (80010d4 <HAL_InitTick+0xf0>)
 800108a:	f001 fe91 	bl	8002db0 <HAL_TIM_Base_Start_IT>
 800108e:	4603      	mov	r3, r0
 8001090:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001094:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001098:	2b00      	cmp	r3, #0
 800109a:	d111      	bne.n	80010c0 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800109c:	201c      	movs	r0, #28
 800109e:	f000 fd70 	bl	8001b82 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	d808      	bhi.n	80010ba <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80010a8:	2200      	movs	r2, #0
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	201c      	movs	r0, #28
 80010ae:	f000 fd4c 	bl	8001b4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010b2:	4a09      	ldr	r2, [pc, #36]	@ (80010d8 <HAL_InitTick+0xf4>)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	e002      	b.n	80010c0 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80010c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3738      	adds	r7, #56	@ 0x38
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	431bde83 	.word	0x431bde83
 80010d4:	2000015c 	.word	0x2000015c
 80010d8:	20000004 	.word	0x20000004

080010dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <NMI_Handler+0x4>

080010e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <HardFault_Handler+0x4>

080010ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <MemManage_Handler+0x4>

080010f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <BusFault_Handler+0x4>

080010fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <UsageFault_Handler+0x4>

08001104 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr

08001110 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001114:	4802      	ldr	r0, [pc, #8]	@ (8001120 <TIM2_IRQHandler+0x10>)
 8001116:	f001 fe9d 	bl	8002e54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	2000015c 	.word	0x2000015c

08001124 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <USART1_IRQHandler+0x10>)
 800112a:	f002 fae3 	bl	80036f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200001a8 	.word	0x200001a8

08001138 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800113c:	4802      	ldr	r0, [pc, #8]	@ (8001148 <USART2_IRQHandler+0x10>)
 800113e:	f002 fad9 	bl	80036f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000310 	.word	0x20000310

0800114c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <USART3_IRQHandler+0x10>)
 8001152:	f002 facf 	bl	80036f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	2000025c 	.word	0x2000025c

08001160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001168:	4a14      	ldr	r2, [pc, #80]	@ (80011bc <_sbrk+0x5c>)
 800116a:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <_sbrk+0x60>)
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001174:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d102      	bne.n	8001182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800117c:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <_sbrk+0x64>)
 800117e:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <_sbrk+0x68>)
 8001180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <_sbrk+0x64>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	429a      	cmp	r2, r3
 800118e:	d207      	bcs.n	80011a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001190:	f005 fe48 	bl	8006e24 <__errno>
 8001194:	4603      	mov	r3, r0
 8001196:	220c      	movs	r2, #12
 8001198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	e009      	b.n	80011b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011a0:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011a6:	4b07      	ldr	r3, [pc, #28]	@ (80011c4 <_sbrk+0x64>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4413      	add	r3, r2
 80011ae:	4a05      	ldr	r2, [pc, #20]	@ (80011c4 <_sbrk+0x64>)
 80011b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011b2:	68fb      	ldr	r3, [r7, #12]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20005000 	.word	0x20005000
 80011c0:	00000400 	.word	0x00000400
 80011c4:	200001a4 	.word	0x200001a4
 80011c8:	20001ef8 	.word	0x20001ef8

080011cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr

080011d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011dc:	4b13      	ldr	r3, [pc, #76]	@ (800122c <MX_USART1_UART_Init+0x54>)
 80011de:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <MX_USART1_UART_Init+0x58>)
 80011e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80011e2:	4b12      	ldr	r3, [pc, #72]	@ (800122c <MX_USART1_UART_Init+0x54>)
 80011e4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80011e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ea:	4b10      	ldr	r3, [pc, #64]	@ (800122c <MX_USART1_UART_Init+0x54>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011f0:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <MX_USART1_UART_Init+0x54>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011f6:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <MX_USART1_UART_Init+0x54>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011fc:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <MX_USART1_UART_Init+0x54>)
 80011fe:	220c      	movs	r2, #12
 8001200:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001202:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <MX_USART1_UART_Init+0x54>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001208:	4b08      	ldr	r3, [pc, #32]	@ (800122c <MX_USART1_UART_Init+0x54>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800120e:	4807      	ldr	r0, [pc, #28]	@ (800122c <MX_USART1_UART_Init+0x54>)
 8001210:	f002 f970 	bl	80034f4 <HAL_UART_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800121a:	f7ff fd1f 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 800121e:	2201      	movs	r2, #1
 8001220:	4904      	ldr	r1, [pc, #16]	@ (8001234 <MX_USART1_UART_Init+0x5c>)
 8001222:	4802      	ldr	r0, [pc, #8]	@ (800122c <MX_USART1_UART_Init+0x54>)
 8001224:	f002 fa41 	bl	80036aa <HAL_UART_Receive_IT>

  /* USER CODE END USART1_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200001a8 	.word	0x200001a8
 8001230:	40013800 	.word	0x40013800
 8001234:	200001f1 	.word	0x200001f1

08001238 <send_UART1>:



void send_UART1(const char *msg)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7fe ff85 	bl	8000150 <strlen>
 8001246:	4603      	mov	r3, r0
 8001248:	b29a      	uxth	r2, r3
 800124a:	f04f 33ff 	mov.w	r3, #4294967295
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	4803      	ldr	r0, [pc, #12]	@ (8001260 <send_UART1+0x28>)
 8001252:	f002 f99f 	bl	8003594 <HAL_UART_Transmit>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200001a8 	.word	0x200001a8

08001264 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001268:	4b13      	ldr	r3, [pc, #76]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 800126a:	4a14      	ldr	r2, [pc, #80]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 800126c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800126e:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 8001270:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001274:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001276:	4b10      	ldr	r3, [pc, #64]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800127c:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001282:	4b0d      	ldr	r3, [pc, #52]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001288:	4b0b      	ldr	r3, [pc, #44]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 800128a:	220c      	movs	r2, #12
 800128c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128e:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001294:	4b08      	ldr	r3, [pc, #32]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 8001296:	2200      	movs	r2, #0
 8001298:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800129a:	4807      	ldr	r0, [pc, #28]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 800129c:	f002 f92a 	bl	80034f4 <HAL_UART_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012a6:	f7ff fcd9 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 80012aa:	2201      	movs	r2, #1
 80012ac:	4904      	ldr	r1, [pc, #16]	@ (80012c0 <MX_USART2_UART_Init+0x5c>)
 80012ae:	4802      	ldr	r0, [pc, #8]	@ (80012b8 <MX_USART2_UART_Init+0x54>)
 80012b0:	f002 f9fb 	bl	80036aa <HAL_UART_Receive_IT>

  /* USER CODE END USART2_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000310 	.word	0x20000310
 80012bc:	40004400 	.word	0x40004400
 80012c0:	20000359 	.word	0x20000359

080012c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012c8:	4b13      	ldr	r3, [pc, #76]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012ca:	4a14      	ldr	r2, [pc, #80]	@ (800131c <MX_USART3_UART_Init+0x58>)
 80012cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80012ce:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012d0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80012d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012d6:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012ea:	220c      	movs	r2, #12
 80012ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f4:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012fa:	4807      	ldr	r0, [pc, #28]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 80012fc:	f002 f8fa 	bl	80034f4 <HAL_UART_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001306:	f7ff fca9 	bl	8000c5c <Error_Handler>
  }


  /* USER CODE BEGIN USART3_Init 2 */
  HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 800130a:	2201      	movs	r2, #1
 800130c:	4904      	ldr	r1, [pc, #16]	@ (8001320 <MX_USART3_UART_Init+0x5c>)
 800130e:	4802      	ldr	r0, [pc, #8]	@ (8001318 <MX_USART3_UART_Init+0x54>)
 8001310:	f002 f9cb 	bl	80036aa <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000025c 	.word	0x2000025c
 800131c:	40004800 	.word	0x40004800
 8001320:	200002a5 	.word	0x200002a5

08001324 <send_UART3>:


void send_UART3(const char *msg)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7fe ff0f 	bl	8000150 <strlen>
 8001332:	4603      	mov	r3, r0
 8001334:	b29a      	uxth	r2, r3
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	4803      	ldr	r0, [pc, #12]	@ (800134c <send_UART3+0x28>)
 800133e:	f002 f929 	bl	8003594 <HAL_UART_Transmit>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000025c 	.word	0x2000025c

08001350 <HAL_UART_RxCpltCallback>:



// Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); //DEBUG
 8001358:	2110      	movs	r1, #16
 800135a:	4847      	ldr	r0, [pc, #284]	@ (8001478 <HAL_UART_RxCpltCallback+0x128>)
 800135c:	f000 fe85 	bl	800206a <HAL_GPIO_TogglePin>
	// RS232_418
    if (huart->Instance == USART1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a45      	ldr	r2, [pc, #276]	@ (800147c <HAL_UART_RxCpltCallback+0x12c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d12e      	bne.n	80013c8 <HAL_UART_RxCpltCallback+0x78>
    {
       if (rx_char1 != '\0' && rx_index1 < RX_BUFFER1_SIZE - 1)
 800136a:	4b45      	ldr	r3, [pc, #276]	@ (8001480 <HAL_UART_RxCpltCallback+0x130>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d019      	beq.n	80013a6 <HAL_UART_RxCpltCallback+0x56>
 8001372:	4b44      	ldr	r3, [pc, #272]	@ (8001484 <HAL_UART_RxCpltCallback+0x134>)
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	2b62      	cmp	r3, #98	@ 0x62
 8001378:	d815      	bhi.n	80013a6 <HAL_UART_RxCpltCallback+0x56>
        {
            rx_buffer1[rx_index1++] = rx_char1;
 800137a:	4b42      	ldr	r3, [pc, #264]	@ (8001484 <HAL_UART_RxCpltCallback+0x134>)
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	1c5a      	adds	r2, r3, #1
 8001380:	b291      	uxth	r1, r2
 8001382:	4a40      	ldr	r2, [pc, #256]	@ (8001484 <HAL_UART_RxCpltCallback+0x134>)
 8001384:	8011      	strh	r1, [r2, #0]
 8001386:	461a      	mov	r2, r3
 8001388:	4b3d      	ldr	r3, [pc, #244]	@ (8001480 <HAL_UART_RxCpltCallback+0x130>)
 800138a:	7819      	ldrb	r1, [r3, #0]
 800138c:	4b3e      	ldr	r3, [pc, #248]	@ (8001488 <HAL_UART_RxCpltCallback+0x138>)
 800138e:	5499      	strb	r1, [r3, r2]
            char debugmsg[2] = {rx_char1, '\0'};
 8001390:	4b3b      	ldr	r3, [pc, #236]	@ (8001480 <HAL_UART_RxCpltCallback+0x130>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	733b      	strb	r3, [r7, #12]
 8001396:	2300      	movs	r3, #0
 8001398:	737b      	strb	r3, [r7, #13]
            send_UART3(debugmsg); // DEBUG
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff ffc0 	bl	8001324 <send_UART3>
        {
 80013a4:	e00b      	b.n	80013be <HAL_UART_RxCpltCallback+0x6e>
       }
        else
        {
            rx_buffer1[rx_index1] = '\0';
 80013a6:	4b37      	ldr	r3, [pc, #220]	@ (8001484 <HAL_UART_RxCpltCallback+0x134>)
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b36      	ldr	r3, [pc, #216]	@ (8001488 <HAL_UART_RxCpltCallback+0x138>)
 80013ae:	2100      	movs	r1, #0
 80013b0:	5499      	strb	r1, [r3, r2]
            message_complete1 = 1;
 80013b2:	4b36      	ldr	r3, [pc, #216]	@ (800148c <HAL_UART_RxCpltCallback+0x13c>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	701a      	strb	r2, [r3, #0]
            rx_index1 = 0;
 80013b8:	4b32      	ldr	r3, [pc, #200]	@ (8001484 <HAL_UART_RxCpltCallback+0x134>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	801a      	strh	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 80013be:	2201      	movs	r2, #1
 80013c0:	492f      	ldr	r1, [pc, #188]	@ (8001480 <HAL_UART_RxCpltCallback+0x130>)
 80013c2:	4833      	ldr	r0, [pc, #204]	@ (8001490 <HAL_UART_RxCpltCallback+0x140>)
 80013c4:	f002 f971 	bl	80036aa <HAL_UART_Receive_IT>
        //send_UART3("418!");
    }

    //RS232_COM
    if (huart->Instance == USART3)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a31      	ldr	r2, [pc, #196]	@ (8001494 <HAL_UART_RxCpltCallback+0x144>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d124      	bne.n	800141c <HAL_UART_RxCpltCallback+0xcc>
        {
            if (rx_char3 != '\n' && rx_index3 < RX_BUFFER3_SIZE - 1)
 80013d2:	4b31      	ldr	r3, [pc, #196]	@ (8001498 <HAL_UART_RxCpltCallback+0x148>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b0a      	cmp	r3, #10
 80013d8:	d00f      	beq.n	80013fa <HAL_UART_RxCpltCallback+0xaa>
 80013da:	4b30      	ldr	r3, [pc, #192]	@ (800149c <HAL_UART_RxCpltCallback+0x14c>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	2b62      	cmp	r3, #98	@ 0x62
 80013e0:	d80b      	bhi.n	80013fa <HAL_UART_RxCpltCallback+0xaa>
            {
                rx_buffer3[rx_index3++] = rx_char3;
 80013e2:	4b2e      	ldr	r3, [pc, #184]	@ (800149c <HAL_UART_RxCpltCallback+0x14c>)
 80013e4:	881b      	ldrh	r3, [r3, #0]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	b291      	uxth	r1, r2
 80013ea:	4a2c      	ldr	r2, [pc, #176]	@ (800149c <HAL_UART_RxCpltCallback+0x14c>)
 80013ec:	8011      	strh	r1, [r2, #0]
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b29      	ldr	r3, [pc, #164]	@ (8001498 <HAL_UART_RxCpltCallback+0x148>)
 80013f2:	7819      	ldrb	r1, [r3, #0]
 80013f4:	4b2a      	ldr	r3, [pc, #168]	@ (80014a0 <HAL_UART_RxCpltCallback+0x150>)
 80013f6:	5499      	strb	r1, [r3, r2]
 80013f8:	e00b      	b.n	8001412 <HAL_UART_RxCpltCallback+0xc2>
            }
            else
            {
                rx_buffer3[rx_index3] = '\0';
 80013fa:	4b28      	ldr	r3, [pc, #160]	@ (800149c <HAL_UART_RxCpltCallback+0x14c>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	461a      	mov	r2, r3
 8001400:	4b27      	ldr	r3, [pc, #156]	@ (80014a0 <HAL_UART_RxCpltCallback+0x150>)
 8001402:	2100      	movs	r1, #0
 8001404:	5499      	strb	r1, [r3, r2]
                message_complete3 = 1; // Flag si message complete = 1 on peut le traiter
 8001406:	4b27      	ldr	r3, [pc, #156]	@ (80014a4 <HAL_UART_RxCpltCallback+0x154>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]
                rx_index3 = 0;
 800140c:	4b23      	ldr	r3, [pc, #140]	@ (800149c <HAL_UART_RxCpltCallback+0x14c>)
 800140e:	2200      	movs	r2, #0
 8001410:	801a      	strh	r2, [r3, #0]
            }
            HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 8001412:	2201      	movs	r2, #1
 8001414:	4920      	ldr	r1, [pc, #128]	@ (8001498 <HAL_UART_RxCpltCallback+0x148>)
 8001416:	4824      	ldr	r0, [pc, #144]	@ (80014a8 <HAL_UART_RxCpltCallback+0x158>)
 8001418:	f002 f947 	bl	80036aa <HAL_UART_Receive_IT>
            //send_UART3("!"); // DEBUG
        }

    //RS485
        if (huart->Instance == USART2)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a22      	ldr	r2, [pc, #136]	@ (80014ac <HAL_UART_RxCpltCallback+0x15c>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d124      	bne.n	8001470 <HAL_UART_RxCpltCallback+0x120>
            {
                if (rx_char2 != '\n' && rx_index2 < RX_BUFFER2_SIZE - 1)
 8001426:	4b22      	ldr	r3, [pc, #136]	@ (80014b0 <HAL_UART_RxCpltCallback+0x160>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b0a      	cmp	r3, #10
 800142c:	d00f      	beq.n	800144e <HAL_UART_RxCpltCallback+0xfe>
 800142e:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <HAL_UART_RxCpltCallback+0x164>)
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	2b62      	cmp	r3, #98	@ 0x62
 8001434:	d80b      	bhi.n	800144e <HAL_UART_RxCpltCallback+0xfe>
                {
                    rx_buffer2[rx_index2++] = rx_char2;
 8001436:	4b1f      	ldr	r3, [pc, #124]	@ (80014b4 <HAL_UART_RxCpltCallback+0x164>)
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	b291      	uxth	r1, r2
 800143e:	4a1d      	ldr	r2, [pc, #116]	@ (80014b4 <HAL_UART_RxCpltCallback+0x164>)
 8001440:	8011      	strh	r1, [r2, #0]
 8001442:	461a      	mov	r2, r3
 8001444:	4b1a      	ldr	r3, [pc, #104]	@ (80014b0 <HAL_UART_RxCpltCallback+0x160>)
 8001446:	7819      	ldrb	r1, [r3, #0]
 8001448:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <HAL_UART_RxCpltCallback+0x168>)
 800144a:	5499      	strb	r1, [r3, r2]
 800144c:	e00b      	b.n	8001466 <HAL_UART_RxCpltCallback+0x116>
                }
                else
                {
                    rx_buffer2[rx_index2] = '\0';
 800144e:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <HAL_UART_RxCpltCallback+0x164>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	4b18      	ldr	r3, [pc, #96]	@ (80014b8 <HAL_UART_RxCpltCallback+0x168>)
 8001456:	2100      	movs	r1, #0
 8001458:	5499      	strb	r1, [r3, r2]
                    message_complete2 = 1;
 800145a:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <HAL_UART_RxCpltCallback+0x16c>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
                    rx_index2 = 0;
 8001460:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <HAL_UART_RxCpltCallback+0x164>)
 8001462:	2200      	movs	r2, #0
 8001464:	801a      	strh	r2, [r3, #0]
                }
                HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 8001466:	2201      	movs	r2, #1
 8001468:	4911      	ldr	r1, [pc, #68]	@ (80014b0 <HAL_UART_RxCpltCallback+0x160>)
 800146a:	4815      	ldr	r0, [pc, #84]	@ (80014c0 <HAL_UART_RxCpltCallback+0x170>)
 800146c:	f002 f91d 	bl	80036aa <HAL_UART_Receive_IT>
            }

}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40010c00 	.word	0x40010c00
 800147c:	40013800 	.word	0x40013800
 8001480:	200001f1 	.word	0x200001f1
 8001484:	20000258 	.word	0x20000258
 8001488:	200001f4 	.word	0x200001f4
 800148c:	200001f0 	.word	0x200001f0
 8001490:	200001a8 	.word	0x200001a8
 8001494:	40004800 	.word	0x40004800
 8001498:	200002a5 	.word	0x200002a5
 800149c:	2000030c 	.word	0x2000030c
 80014a0:	200002a8 	.word	0x200002a8
 80014a4:	200002a4 	.word	0x200002a4
 80014a8:	2000025c 	.word	0x2000025c
 80014ac:	40004400 	.word	0x40004400
 80014b0:	20000359 	.word	0x20000359
 80014b4:	200003c0 	.word	0x200003c0
 80014b8:	2000035c 	.word	0x2000035c
 80014bc:	20000358 	.word	0x20000358
 80014c0:	20000310 	.word	0x20000310

080014c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014c4:	f7ff fe82 	bl	80011cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014c8:	480b      	ldr	r0, [pc, #44]	@ (80014f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014ca:	490c      	ldr	r1, [pc, #48]	@ (80014fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001500 <LoopFillZerobss+0x16>)
  movs r3, #0
 80014ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d0:	e002      	b.n	80014d8 <LoopCopyDataInit>

080014d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d6:	3304      	adds	r3, #4

080014d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014dc:	d3f9      	bcc.n	80014d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014de:	4a09      	ldr	r2, [pc, #36]	@ (8001504 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014e0:	4c09      	ldr	r4, [pc, #36]	@ (8001508 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e4:	e001      	b.n	80014ea <LoopFillZerobss>

080014e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e8:	3204      	adds	r2, #4

080014ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014ec:	d3fb      	bcc.n	80014e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ee:	f005 fc9f 	bl	8006e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014f2:	f7ff f991 	bl	8000818 <main>
  bx lr
 80014f6:	4770      	bx	lr
  ldr r0, =_sdata
 80014f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014fc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001500:	08007d1c 	.word	0x08007d1c
  ldr r2, =_sbss
 8001504:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001508:	20001ef8 	.word	0x20001ef8

0800150c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800150c:	e7fe      	b.n	800150c <ADC1_2_IRQHandler>
	...

08001510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <HAL_Init+0x28>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a07      	ldr	r2, [pc, #28]	@ (8001538 <HAL_Init+0x28>)
 800151a:	f043 0310 	orr.w	r3, r3, #16
 800151e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001520:	2003      	movs	r0, #3
 8001522:	f000 fb07 	bl	8001b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001526:	200f      	movs	r0, #15
 8001528:	f7ff fd5c 	bl	8000fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800152c:	f7ff fba0 	bl	8000c70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40022000 	.word	0x40022000

0800153c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_IncTick+0x1c>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b05      	ldr	r3, [pc, #20]	@ (800155c <HAL_IncTick+0x20>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4413      	add	r3, r2
 800154c:	4a03      	ldr	r2, [pc, #12]	@ (800155c <HAL_IncTick+0x20>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	20000008 	.word	0x20000008
 800155c:	200003c4 	.word	0x200003c4

08001560 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b02      	ldr	r3, [pc, #8]	@ (8001570 <HAL_GetTick+0x10>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	200003c4 	.word	0x200003c4

08001574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800157c:	f7ff fff0 	bl	8001560 <HAL_GetTick>
 8001580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800158c:	d005      	beq.n	800159a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800158e:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <HAL_Delay+0x44>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	461a      	mov	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	4413      	add	r3, r2
 8001598:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800159a:	bf00      	nop
 800159c:	f7ff ffe0 	bl	8001560 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d8f7      	bhi.n	800159c <HAL_Delay+0x28>
  {
  }
}
 80015ac:	bf00      	nop
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000008 	.word	0x20000008

080015bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015c4:	2300      	movs	r3, #0
 80015c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e0be      	b.n	800175c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d109      	bne.n	8001600 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fb70 	bl	8000ce0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f000 f9ab 	bl	800195c <ADC_ConversionStop_Disable>
 8001606:	4603      	mov	r3, r0
 8001608:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160e:	f003 0310 	and.w	r3, r3, #16
 8001612:	2b00      	cmp	r3, #0
 8001614:	f040 8099 	bne.w	800174a <HAL_ADC_Init+0x18e>
 8001618:	7dfb      	ldrb	r3, [r7, #23]
 800161a:	2b00      	cmp	r3, #0
 800161c:	f040 8095 	bne.w	800174a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001624:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001628:	f023 0302 	bic.w	r3, r3, #2
 800162c:	f043 0202 	orr.w	r2, r3, #2
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800163c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7b1b      	ldrb	r3, [r3, #12]
 8001642:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001644:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	4313      	orrs	r3, r2
 800164a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001654:	d003      	beq.n	800165e <HAL_ADC_Init+0xa2>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d102      	bne.n	8001664 <HAL_ADC_Init+0xa8>
 800165e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001662:	e000      	b.n	8001666 <HAL_ADC_Init+0xaa>
 8001664:	2300      	movs	r3, #0
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7d1b      	ldrb	r3, [r3, #20]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d119      	bne.n	80016a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	7b1b      	ldrb	r3, [r3, #12]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d109      	bne.n	8001690 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	3b01      	subs	r3, #1
 8001682:	035a      	lsls	r2, r3, #13
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	4313      	orrs	r3, r2
 8001688:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	e00b      	b.n	80016a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001694:	f043 0220 	orr.w	r2, r3, #32
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	f043 0201 	orr.w	r2, r3, #1
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	430a      	orrs	r2, r1
 80016ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	689a      	ldr	r2, [r3, #8]
 80016c2:	4b28      	ldr	r3, [pc, #160]	@ (8001764 <HAL_ADC_Init+0x1a8>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6812      	ldr	r2, [r2, #0]
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	430b      	orrs	r3, r1
 80016ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016d8:	d003      	beq.n	80016e2 <HAL_ADC_Init+0x126>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d104      	bne.n	80016ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	051b      	lsls	r3, r3, #20
 80016ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689a      	ldr	r2, [r3, #8]
 8001706:	4b18      	ldr	r3, [pc, #96]	@ (8001768 <HAL_ADC_Init+0x1ac>)
 8001708:	4013      	ands	r3, r2
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	429a      	cmp	r2, r3
 800170e:	d10b      	bne.n	8001728 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171a:	f023 0303 	bic.w	r3, r3, #3
 800171e:	f043 0201 	orr.w	r2, r3, #1
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001726:	e018      	b.n	800175a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172c:	f023 0312 	bic.w	r3, r3, #18
 8001730:	f043 0210 	orr.w	r2, r3, #16
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800173c:	f043 0201 	orr.w	r2, r3, #1
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001748:	e007      	b.n	800175a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174e:	f043 0210 	orr.w	r2, r3, #16
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800175a:	7dfb      	ldrb	r3, [r7, #23]
}
 800175c:	4618      	mov	r0, r3
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	ffe1f7fd 	.word	0xffe1f7fd
 8001768:	ff1f0efe 	.word	0xff1f0efe

0800176c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001776:	2300      	movs	r3, #0
 8001778:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001784:	2b01      	cmp	r3, #1
 8001786:	d101      	bne.n	800178c <HAL_ADC_ConfigChannel+0x20>
 8001788:	2302      	movs	r3, #2
 800178a:	e0dc      	b.n	8001946 <HAL_ADC_ConfigChannel+0x1da>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b06      	cmp	r3, #6
 800179a:	d81c      	bhi.n	80017d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	4613      	mov	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	3b05      	subs	r3, #5
 80017ae:	221f      	movs	r2, #31
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	4019      	ands	r1, r3
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	3b05      	subs	r3, #5
 80017c8:	fa00 f203 	lsl.w	r2, r0, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	430a      	orrs	r2, r1
 80017d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80017d4:	e03c      	b.n	8001850 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b0c      	cmp	r3, #12
 80017dc:	d81c      	bhi.n	8001818 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	4613      	mov	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	3b23      	subs	r3, #35	@ 0x23
 80017f0:	221f      	movs	r2, #31
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	4019      	ands	r1, r3
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	6818      	ldr	r0, [r3, #0]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	3b23      	subs	r3, #35	@ 0x23
 800180a:	fa00 f203 	lsl.w	r2, r0, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	430a      	orrs	r2, r1
 8001814:	631a      	str	r2, [r3, #48]	@ 0x30
 8001816:	e01b      	b.n	8001850 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685a      	ldr	r2, [r3, #4]
 8001822:	4613      	mov	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	3b41      	subs	r3, #65	@ 0x41
 800182a:	221f      	movs	r2, #31
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	4019      	ands	r1, r3
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	6818      	ldr	r0, [r3, #0]
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685a      	ldr	r2, [r3, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	3b41      	subs	r3, #65	@ 0x41
 8001844:	fa00 f203 	lsl.w	r2, r0, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	430a      	orrs	r2, r1
 800184e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b09      	cmp	r3, #9
 8001856:	d91c      	bls.n	8001892 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	68d9      	ldr	r1, [r3, #12]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4613      	mov	r3, r2
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	4413      	add	r3, r2
 8001868:	3b1e      	subs	r3, #30
 800186a:	2207      	movs	r2, #7
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	4019      	ands	r1, r3
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	6898      	ldr	r0, [r3, #8]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4613      	mov	r3, r2
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	4413      	add	r3, r2
 8001882:	3b1e      	subs	r3, #30
 8001884:	fa00 f203 	lsl.w	r2, r0, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	60da      	str	r2, [r3, #12]
 8001890:	e019      	b.n	80018c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6919      	ldr	r1, [r3, #16]
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	2207      	movs	r2, #7
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	4019      	ands	r1, r3
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	6898      	ldr	r0, [r3, #8]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4613      	mov	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4413      	add	r3, r2
 80018ba:	fa00 f203 	lsl.w	r2, r0, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	430a      	orrs	r2, r1
 80018c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b10      	cmp	r3, #16
 80018cc:	d003      	beq.n	80018d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018d2:	2b11      	cmp	r3, #17
 80018d4:	d132      	bne.n	800193c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1d      	ldr	r2, [pc, #116]	@ (8001950 <HAL_ADC_ConfigChannel+0x1e4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d125      	bne.n	800192c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d126      	bne.n	800193c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80018fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2b10      	cmp	r3, #16
 8001904:	d11a      	bne.n	800193c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <HAL_ADC_ConfigChannel+0x1e8>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a13      	ldr	r2, [pc, #76]	@ (8001958 <HAL_ADC_ConfigChannel+0x1ec>)
 800190c:	fba2 2303 	umull	r2, r3, r2, r3
 8001910:	0c9a      	lsrs	r2, r3, #18
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800191c:	e002      	b.n	8001924 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	3b01      	subs	r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f9      	bne.n	800191e <HAL_ADC_ConfigChannel+0x1b2>
 800192a:	e007      	b.n	800193c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001930:	f043 0220 	orr.w	r2, r3, #32
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001944:	7bfb      	ldrb	r3, [r7, #15]
}
 8001946:	4618      	mov	r0, r3
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr
 8001950:	40012400 	.word	0x40012400
 8001954:	20000000 	.word	0x20000000
 8001958:	431bde83 	.word	0x431bde83

0800195c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b01      	cmp	r3, #1
 8001974:	d12e      	bne.n	80019d4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f022 0201 	bic.w	r2, r2, #1
 8001984:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001986:	f7ff fdeb 	bl	8001560 <HAL_GetTick>
 800198a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800198c:	e01b      	b.n	80019c6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800198e:	f7ff fde7 	bl	8001560 <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d914      	bls.n	80019c6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d10d      	bne.n	80019c6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ae:	f043 0210 	orr.w	r2, r3, #16
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ba:	f043 0201 	orr.w	r2, r3, #1
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e007      	b.n	80019d6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d0dc      	beq.n	800198e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a12:	4a04      	ldr	r2, [pc, #16]	@ (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	60d3      	str	r3, [r2, #12]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a2c:	4b04      	ldr	r3, [pc, #16]	@ (8001a40 <__NVIC_GetPriorityGrouping+0x18>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	f003 0307 	and.w	r3, r3, #7
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db0b      	blt.n	8001a6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	4906      	ldr	r1, [pc, #24]	@ (8001a78 <__NVIC_EnableIRQ+0x34>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	095b      	lsrs	r3, r3, #5
 8001a64:	2001      	movs	r0, #1
 8001a66:	fa00 f202 	lsl.w	r2, r0, r2
 8001a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	e000e100 	.word	0xe000e100

08001a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	6039      	str	r1, [r7, #0]
 8001a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	db0a      	blt.n	8001aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	490c      	ldr	r1, [pc, #48]	@ (8001ac8 <__NVIC_SetPriority+0x4c>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	0112      	lsls	r2, r2, #4
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa4:	e00a      	b.n	8001abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	4908      	ldr	r1, [pc, #32]	@ (8001acc <__NVIC_SetPriority+0x50>)
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	3b04      	subs	r3, #4
 8001ab4:	0112      	lsls	r2, r2, #4
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	440b      	add	r3, r1
 8001aba:	761a      	strb	r2, [r3, #24]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000e100 	.word	0xe000e100
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b089      	sub	sp, #36	@ 0x24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	f1c3 0307 	rsb	r3, r3, #7
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	bf28      	it	cs
 8001aee:	2304      	movcs	r3, #4
 8001af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3304      	adds	r3, #4
 8001af6:	2b06      	cmp	r3, #6
 8001af8:	d902      	bls.n	8001b00 <NVIC_EncodePriority+0x30>
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	3b03      	subs	r3, #3
 8001afe:	e000      	b.n	8001b02 <NVIC_EncodePriority+0x32>
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	f04f 32ff 	mov.w	r2, #4294967295
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0e:	43da      	mvns	r2, r3
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	401a      	ands	r2, r3
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b18:	f04f 31ff 	mov.w	r1, #4294967295
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b22:	43d9      	mvns	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	4313      	orrs	r3, r2
         );
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3724      	adds	r7, #36	@ 0x24
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ff4f 	bl	80019e0 <__NVIC_SetPriorityGrouping>
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4603      	mov	r3, r0
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
 8001b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b5c:	f7ff ff64 	bl	8001a28 <__NVIC_GetPriorityGrouping>
 8001b60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	6978      	ldr	r0, [r7, #20]
 8001b68:	f7ff ffb2 	bl	8001ad0 <NVIC_EncodePriority>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b72:	4611      	mov	r1, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff81 	bl	8001a7c <__NVIC_SetPriority>
}
 8001b7a:	bf00      	nop
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	4603      	mov	r3, r0
 8001b8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ff57 	bl	8001a44 <__NVIC_EnableIRQ>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b085      	sub	sp, #20
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d008      	beq.n	8001bc8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2204      	movs	r2, #4
 8001bba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e020      	b.n	8001c0a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 020e 	bic.w	r2, r2, #14
 8001bd6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 0201 	bic.w	r2, r2, #1
 8001be6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr

08001c14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d005      	beq.n	8001c38 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2204      	movs	r2, #4
 8001c30:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	73fb      	strb	r3, [r7, #15]
 8001c36:	e051      	b.n	8001cdc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 020e 	bic.w	r2, r2, #14
 8001c46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 0201 	bic.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a22      	ldr	r2, [pc, #136]	@ (8001ce8 <HAL_DMA_Abort_IT+0xd4>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d029      	beq.n	8001cb6 <HAL_DMA_Abort_IT+0xa2>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a21      	ldr	r2, [pc, #132]	@ (8001cec <HAL_DMA_Abort_IT+0xd8>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d022      	beq.n	8001cb2 <HAL_DMA_Abort_IT+0x9e>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf0 <HAL_DMA_Abort_IT+0xdc>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01a      	beq.n	8001cac <HAL_DMA_Abort_IT+0x98>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cf4 <HAL_DMA_Abort_IT+0xe0>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d012      	beq.n	8001ca6 <HAL_DMA_Abort_IT+0x92>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf8 <HAL_DMA_Abort_IT+0xe4>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00a      	beq.n	8001ca0 <HAL_DMA_Abort_IT+0x8c>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cfc <HAL_DMA_Abort_IT+0xe8>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d102      	bne.n	8001c9a <HAL_DMA_Abort_IT+0x86>
 8001c94:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001c98:	e00e      	b.n	8001cb8 <HAL_DMA_Abort_IT+0xa4>
 8001c9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c9e:	e00b      	b.n	8001cb8 <HAL_DMA_Abort_IT+0xa4>
 8001ca0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ca4:	e008      	b.n	8001cb8 <HAL_DMA_Abort_IT+0xa4>
 8001ca6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001caa:	e005      	b.n	8001cb8 <HAL_DMA_Abort_IT+0xa4>
 8001cac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cb0:	e002      	b.n	8001cb8 <HAL_DMA_Abort_IT+0xa4>
 8001cb2:	2310      	movs	r3, #16
 8001cb4:	e000      	b.n	8001cb8 <HAL_DMA_Abort_IT+0xa4>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	4a11      	ldr	r2, [pc, #68]	@ (8001d00 <HAL_DMA_Abort_IT+0xec>)
 8001cba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d003      	beq.n	8001cdc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	4798      	blx	r3
    } 
  }
  return status;
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40020008 	.word	0x40020008
 8001cec:	4002001c 	.word	0x4002001c
 8001cf0:	40020030 	.word	0x40020030
 8001cf4:	40020044 	.word	0x40020044
 8001cf8:	40020058 	.word	0x40020058
 8001cfc:	4002006c 	.word	0x4002006c
 8001d00:	40020000 	.word	0x40020000

08001d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b08b      	sub	sp, #44	@ 0x2c
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d16:	e169      	b.n	8001fec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d18:	2201      	movs	r2, #1
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	69fa      	ldr	r2, [r7, #28]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	f040 8158 	bne.w	8001fe6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4a9a      	ldr	r2, [pc, #616]	@ (8001fa4 <HAL_GPIO_Init+0x2a0>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d05e      	beq.n	8001dfe <HAL_GPIO_Init+0xfa>
 8001d40:	4a98      	ldr	r2, [pc, #608]	@ (8001fa4 <HAL_GPIO_Init+0x2a0>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d875      	bhi.n	8001e32 <HAL_GPIO_Init+0x12e>
 8001d46:	4a98      	ldr	r2, [pc, #608]	@ (8001fa8 <HAL_GPIO_Init+0x2a4>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d058      	beq.n	8001dfe <HAL_GPIO_Init+0xfa>
 8001d4c:	4a96      	ldr	r2, [pc, #600]	@ (8001fa8 <HAL_GPIO_Init+0x2a4>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d86f      	bhi.n	8001e32 <HAL_GPIO_Init+0x12e>
 8001d52:	4a96      	ldr	r2, [pc, #600]	@ (8001fac <HAL_GPIO_Init+0x2a8>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d052      	beq.n	8001dfe <HAL_GPIO_Init+0xfa>
 8001d58:	4a94      	ldr	r2, [pc, #592]	@ (8001fac <HAL_GPIO_Init+0x2a8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d869      	bhi.n	8001e32 <HAL_GPIO_Init+0x12e>
 8001d5e:	4a94      	ldr	r2, [pc, #592]	@ (8001fb0 <HAL_GPIO_Init+0x2ac>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d04c      	beq.n	8001dfe <HAL_GPIO_Init+0xfa>
 8001d64:	4a92      	ldr	r2, [pc, #584]	@ (8001fb0 <HAL_GPIO_Init+0x2ac>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d863      	bhi.n	8001e32 <HAL_GPIO_Init+0x12e>
 8001d6a:	4a92      	ldr	r2, [pc, #584]	@ (8001fb4 <HAL_GPIO_Init+0x2b0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d046      	beq.n	8001dfe <HAL_GPIO_Init+0xfa>
 8001d70:	4a90      	ldr	r2, [pc, #576]	@ (8001fb4 <HAL_GPIO_Init+0x2b0>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d85d      	bhi.n	8001e32 <HAL_GPIO_Init+0x12e>
 8001d76:	2b12      	cmp	r3, #18
 8001d78:	d82a      	bhi.n	8001dd0 <HAL_GPIO_Init+0xcc>
 8001d7a:	2b12      	cmp	r3, #18
 8001d7c:	d859      	bhi.n	8001e32 <HAL_GPIO_Init+0x12e>
 8001d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d84 <HAL_GPIO_Init+0x80>)
 8001d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d84:	08001dff 	.word	0x08001dff
 8001d88:	08001dd9 	.word	0x08001dd9
 8001d8c:	08001deb 	.word	0x08001deb
 8001d90:	08001e2d 	.word	0x08001e2d
 8001d94:	08001e33 	.word	0x08001e33
 8001d98:	08001e33 	.word	0x08001e33
 8001d9c:	08001e33 	.word	0x08001e33
 8001da0:	08001e33 	.word	0x08001e33
 8001da4:	08001e33 	.word	0x08001e33
 8001da8:	08001e33 	.word	0x08001e33
 8001dac:	08001e33 	.word	0x08001e33
 8001db0:	08001e33 	.word	0x08001e33
 8001db4:	08001e33 	.word	0x08001e33
 8001db8:	08001e33 	.word	0x08001e33
 8001dbc:	08001e33 	.word	0x08001e33
 8001dc0:	08001e33 	.word	0x08001e33
 8001dc4:	08001e33 	.word	0x08001e33
 8001dc8:	08001de1 	.word	0x08001de1
 8001dcc:	08001df5 	.word	0x08001df5
 8001dd0:	4a79      	ldr	r2, [pc, #484]	@ (8001fb8 <HAL_GPIO_Init+0x2b4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d013      	beq.n	8001dfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dd6:	e02c      	b.n	8001e32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	623b      	str	r3, [r7, #32]
          break;
 8001dde:	e029      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	3304      	adds	r3, #4
 8001de6:	623b      	str	r3, [r7, #32]
          break;
 8001de8:	e024      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	3308      	adds	r3, #8
 8001df0:	623b      	str	r3, [r7, #32]
          break;
 8001df2:	e01f      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	330c      	adds	r3, #12
 8001dfa:	623b      	str	r3, [r7, #32]
          break;
 8001dfc:	e01a      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d102      	bne.n	8001e0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e06:	2304      	movs	r3, #4
 8001e08:	623b      	str	r3, [r7, #32]
          break;
 8001e0a:	e013      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d105      	bne.n	8001e20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e14:	2308      	movs	r3, #8
 8001e16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69fa      	ldr	r2, [r7, #28]
 8001e1c:	611a      	str	r2, [r3, #16]
          break;
 8001e1e:	e009      	b.n	8001e34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e20:	2308      	movs	r3, #8
 8001e22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	69fa      	ldr	r2, [r7, #28]
 8001e28:	615a      	str	r2, [r3, #20]
          break;
 8001e2a:	e003      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	623b      	str	r3, [r7, #32]
          break;
 8001e30:	e000      	b.n	8001e34 <HAL_GPIO_Init+0x130>
          break;
 8001e32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	2bff      	cmp	r3, #255	@ 0xff
 8001e38:	d801      	bhi.n	8001e3e <HAL_GPIO_Init+0x13a>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	e001      	b.n	8001e42 <HAL_GPIO_Init+0x13e>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3304      	adds	r3, #4
 8001e42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	2bff      	cmp	r3, #255	@ 0xff
 8001e48:	d802      	bhi.n	8001e50 <HAL_GPIO_Init+0x14c>
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	e002      	b.n	8001e56 <HAL_GPIO_Init+0x152>
 8001e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e52:	3b08      	subs	r3, #8
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	210f      	movs	r1, #15
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	fa01 f303 	lsl.w	r3, r1, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	401a      	ands	r2, r3
 8001e68:	6a39      	ldr	r1, [r7, #32]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e70:	431a      	orrs	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 80b1 	beq.w	8001fe6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e84:	4b4d      	ldr	r3, [pc, #308]	@ (8001fbc <HAL_GPIO_Init+0x2b8>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a4c      	ldr	r2, [pc, #304]	@ (8001fbc <HAL_GPIO_Init+0x2b8>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b4a      	ldr	r3, [pc, #296]	@ (8001fbc <HAL_GPIO_Init+0x2b8>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e9c:	4a48      	ldr	r2, [pc, #288]	@ (8001fc0 <HAL_GPIO_Init+0x2bc>)
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea0:	089b      	lsrs	r3, r3, #2
 8001ea2:	3302      	adds	r3, #2
 8001ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	220f      	movs	r2, #15
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a40      	ldr	r2, [pc, #256]	@ (8001fc4 <HAL_GPIO_Init+0x2c0>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d013      	beq.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a3f      	ldr	r2, [pc, #252]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d00d      	beq.n	8001eec <HAL_GPIO_Init+0x1e8>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a3e      	ldr	r2, [pc, #248]	@ (8001fcc <HAL_GPIO_Init+0x2c8>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d007      	beq.n	8001ee8 <HAL_GPIO_Init+0x1e4>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a3d      	ldr	r2, [pc, #244]	@ (8001fd0 <HAL_GPIO_Init+0x2cc>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d101      	bne.n	8001ee4 <HAL_GPIO_Init+0x1e0>
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e006      	b.n	8001ef2 <HAL_GPIO_Init+0x1ee>
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	e004      	b.n	8001ef2 <HAL_GPIO_Init+0x1ee>
 8001ee8:	2302      	movs	r3, #2
 8001eea:	e002      	b.n	8001ef2 <HAL_GPIO_Init+0x1ee>
 8001eec:	2301      	movs	r3, #1
 8001eee:	e000      	b.n	8001ef2 <HAL_GPIO_Init+0x1ee>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ef4:	f002 0203 	and.w	r2, r2, #3
 8001ef8:	0092      	lsls	r2, r2, #2
 8001efa:	4093      	lsls	r3, r2
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f02:	492f      	ldr	r1, [pc, #188]	@ (8001fc0 <HAL_GPIO_Init+0x2bc>)
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f06:	089b      	lsrs	r3, r3, #2
 8001f08:	3302      	adds	r3, #2
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d006      	beq.n	8001f2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	492c      	ldr	r1, [pc, #176]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	608b      	str	r3, [r1, #8]
 8001f28:	e006      	b.n	8001f38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	43db      	mvns	r3, r3
 8001f32:	4928      	ldr	r1, [pc, #160]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d006      	beq.n	8001f52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f44:	4b23      	ldr	r3, [pc, #140]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f46:	68da      	ldr	r2, [r3, #12]
 8001f48:	4922      	ldr	r1, [pc, #136]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	60cb      	str	r3, [r1, #12]
 8001f50:	e006      	b.n	8001f60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f52:	4b20      	ldr	r3, [pc, #128]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	491e      	ldr	r1, [pc, #120]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d006      	beq.n	8001f7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f6c:	4b19      	ldr	r3, [pc, #100]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	4918      	ldr	r1, [pc, #96]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	604b      	str	r3, [r1, #4]
 8001f78:	e006      	b.n	8001f88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f7a:	4b16      	ldr	r3, [pc, #88]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	4914      	ldr	r1, [pc, #80]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d021      	beq.n	8001fd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f94:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	490e      	ldr	r1, [pc, #56]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	600b      	str	r3, [r1, #0]
 8001fa0:	e021      	b.n	8001fe6 <HAL_GPIO_Init+0x2e2>
 8001fa2:	bf00      	nop
 8001fa4:	10320000 	.word	0x10320000
 8001fa8:	10310000 	.word	0x10310000
 8001fac:	10220000 	.word	0x10220000
 8001fb0:	10210000 	.word	0x10210000
 8001fb4:	10120000 	.word	0x10120000
 8001fb8:	10110000 	.word	0x10110000
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40010000 	.word	0x40010000
 8001fc4:	40010800 	.word	0x40010800
 8001fc8:	40010c00 	.word	0x40010c00
 8001fcc:	40011000 	.word	0x40011000
 8001fd0:	40011400 	.word	0x40011400
 8001fd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <HAL_GPIO_Init+0x304>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	4909      	ldr	r1, [pc, #36]	@ (8002008 <HAL_GPIO_Init+0x304>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe8:	3301      	adds	r3, #1
 8001fea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f47f ae8e 	bne.w	8001d18 <HAL_GPIO_Init+0x14>
  }
}
 8001ffc:	bf00      	nop
 8001ffe:	bf00      	nop
 8002000:	372c      	adds	r7, #44	@ 0x2c
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr
 8002008:	40010400 	.word	0x40010400

0800200c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	887b      	ldrh	r3, [r7, #2]
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d002      	beq.n	800202a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002024:	2301      	movs	r3, #1
 8002026:	73fb      	strb	r3, [r7, #15]
 8002028:	e001      	b.n	800202e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800202a:	2300      	movs	r3, #0
 800202c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800202e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr

0800203a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	460b      	mov	r3, r1
 8002044:	807b      	strh	r3, [r7, #2]
 8002046:	4613      	mov	r3, r2
 8002048:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800204a:	787b      	ldrb	r3, [r7, #1]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002050:	887a      	ldrh	r2, [r7, #2]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002056:	e003      	b.n	8002060 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002058:	887b      	ldrh	r3, [r7, #2]
 800205a:	041a      	lsls	r2, r3, #16
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	611a      	str	r2, [r3, #16]
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr

0800206a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800206a:	b480      	push	{r7}
 800206c:	b085      	sub	sp, #20
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
 8002072:	460b      	mov	r3, r1
 8002074:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800207c:	887a      	ldrh	r2, [r7, #2]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4013      	ands	r3, r2
 8002082:	041a      	lsls	r2, r3, #16
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	43d9      	mvns	r1, r3
 8002088:	887b      	ldrh	r3, [r7, #2]
 800208a:	400b      	ands	r3, r1
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	611a      	str	r2, [r3, #16]
}
 8002092:	bf00      	nop
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e12b      	b.n	8002306 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d106      	bne.n	80020c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f7fe fe48 	bl	8000d58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2224      	movs	r2, #36	@ 0x24
 80020cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0201 	bic.w	r2, r2, #1
 80020de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002100:	f000 fcda 	bl	8002ab8 <HAL_RCC_GetPCLK1Freq>
 8002104:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	4a81      	ldr	r2, [pc, #516]	@ (8002310 <HAL_I2C_Init+0x274>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d807      	bhi.n	8002120 <HAL_I2C_Init+0x84>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4a80      	ldr	r2, [pc, #512]	@ (8002314 <HAL_I2C_Init+0x278>)
 8002114:	4293      	cmp	r3, r2
 8002116:	bf94      	ite	ls
 8002118:	2301      	movls	r3, #1
 800211a:	2300      	movhi	r3, #0
 800211c:	b2db      	uxtb	r3, r3
 800211e:	e006      	b.n	800212e <HAL_I2C_Init+0x92>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4a7d      	ldr	r2, [pc, #500]	@ (8002318 <HAL_I2C_Init+0x27c>)
 8002124:	4293      	cmp	r3, r2
 8002126:	bf94      	ite	ls
 8002128:	2301      	movls	r3, #1
 800212a:	2300      	movhi	r3, #0
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e0e7      	b.n	8002306 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	4a78      	ldr	r2, [pc, #480]	@ (800231c <HAL_I2C_Init+0x280>)
 800213a:	fba2 2303 	umull	r2, r3, r2, r3
 800213e:	0c9b      	lsrs	r3, r3, #18
 8002140:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	430a      	orrs	r2, r1
 8002154:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4a6a      	ldr	r2, [pc, #424]	@ (8002310 <HAL_I2C_Init+0x274>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d802      	bhi.n	8002170 <HAL_I2C_Init+0xd4>
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	3301      	adds	r3, #1
 800216e:	e009      	b.n	8002184 <HAL_I2C_Init+0xe8>
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	4a69      	ldr	r2, [pc, #420]	@ (8002320 <HAL_I2C_Init+0x284>)
 800217c:	fba2 2303 	umull	r2, r3, r2, r3
 8002180:	099b      	lsrs	r3, r3, #6
 8002182:	3301      	adds	r3, #1
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6812      	ldr	r2, [r2, #0]
 8002188:	430b      	orrs	r3, r1
 800218a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002196:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	495c      	ldr	r1, [pc, #368]	@ (8002310 <HAL_I2C_Init+0x274>)
 80021a0:	428b      	cmp	r3, r1
 80021a2:	d819      	bhi.n	80021d8 <HAL_I2C_Init+0x13c>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1e59      	subs	r1, r3, #1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80021b2:	1c59      	adds	r1, r3, #1
 80021b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021b8:	400b      	ands	r3, r1
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00a      	beq.n	80021d4 <HAL_I2C_Init+0x138>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	1e59      	subs	r1, r3, #1
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80021cc:	3301      	adds	r3, #1
 80021ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d2:	e051      	b.n	8002278 <HAL_I2C_Init+0x1dc>
 80021d4:	2304      	movs	r3, #4
 80021d6:	e04f      	b.n	8002278 <HAL_I2C_Init+0x1dc>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d111      	bne.n	8002204 <HAL_I2C_Init+0x168>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1e58      	subs	r0, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	440b      	add	r3, r1
 80021ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f2:	3301      	adds	r3, #1
 80021f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf0c      	ite	eq
 80021fc:	2301      	moveq	r3, #1
 80021fe:	2300      	movne	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	e012      	b.n	800222a <HAL_I2C_Init+0x18e>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	1e58      	subs	r0, r3, #1
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6859      	ldr	r1, [r3, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	0099      	lsls	r1, r3, #2
 8002214:	440b      	add	r3, r1
 8002216:	fbb0 f3f3 	udiv	r3, r0, r3
 800221a:	3301      	adds	r3, #1
 800221c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002220:	2b00      	cmp	r3, #0
 8002222:	bf0c      	ite	eq
 8002224:	2301      	moveq	r3, #1
 8002226:	2300      	movne	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_I2C_Init+0x196>
 800222e:	2301      	movs	r3, #1
 8002230:	e022      	b.n	8002278 <HAL_I2C_Init+0x1dc>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10e      	bne.n	8002258 <HAL_I2C_Init+0x1bc>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1e58      	subs	r0, r3, #1
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6859      	ldr	r1, [r3, #4]
 8002242:	460b      	mov	r3, r1
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	440b      	add	r3, r1
 8002248:	fbb0 f3f3 	udiv	r3, r0, r3
 800224c:	3301      	adds	r3, #1
 800224e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002256:	e00f      	b.n	8002278 <HAL_I2C_Init+0x1dc>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	1e58      	subs	r0, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6859      	ldr	r1, [r3, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	0099      	lsls	r1, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	fbb0 f3f3 	udiv	r3, r0, r3
 800226e:	3301      	adds	r3, #1
 8002270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002274:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	6809      	ldr	r1, [r1, #0]
 800227c:	4313      	orrs	r3, r2
 800227e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69da      	ldr	r2, [r3, #28]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	6911      	ldr	r1, [r2, #16]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68d2      	ldr	r2, [r2, #12]
 80022b2:	4311      	orrs	r1, r2
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	430b      	orrs	r3, r1
 80022ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695a      	ldr	r2, [r3, #20]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f042 0201 	orr.w	r2, r2, #1
 80022e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2220      	movs	r2, #32
 80022f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	000186a0 	.word	0x000186a0
 8002314:	001e847f 	.word	0x001e847f
 8002318:	003d08ff 	.word	0x003d08ff
 800231c:	431bde83 	.word	0x431bde83
 8002320:	10624dd3 	.word	0x10624dd3

08002324 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e272      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 8087 	beq.w	8002452 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002344:	4b92      	ldr	r3, [pc, #584]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 030c 	and.w	r3, r3, #12
 800234c:	2b04      	cmp	r3, #4
 800234e:	d00c      	beq.n	800236a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002350:	4b8f      	ldr	r3, [pc, #572]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 030c 	and.w	r3, r3, #12
 8002358:	2b08      	cmp	r3, #8
 800235a:	d112      	bne.n	8002382 <HAL_RCC_OscConfig+0x5e>
 800235c:	4b8c      	ldr	r3, [pc, #560]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002368:	d10b      	bne.n	8002382 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800236a:	4b89      	ldr	r3, [pc, #548]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d06c      	beq.n	8002450 <HAL_RCC_OscConfig+0x12c>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d168      	bne.n	8002450 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e24c      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800238a:	d106      	bne.n	800239a <HAL_RCC_OscConfig+0x76>
 800238c:	4b80      	ldr	r3, [pc, #512]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a7f      	ldr	r2, [pc, #508]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002396:	6013      	str	r3, [r2, #0]
 8002398:	e02e      	b.n	80023f8 <HAL_RCC_OscConfig+0xd4>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10c      	bne.n	80023bc <HAL_RCC_OscConfig+0x98>
 80023a2:	4b7b      	ldr	r3, [pc, #492]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a7a      	ldr	r2, [pc, #488]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ac:	6013      	str	r3, [r2, #0]
 80023ae:	4b78      	ldr	r3, [pc, #480]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a77      	ldr	r2, [pc, #476]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	e01d      	b.n	80023f8 <HAL_RCC_OscConfig+0xd4>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023c4:	d10c      	bne.n	80023e0 <HAL_RCC_OscConfig+0xbc>
 80023c6:	4b72      	ldr	r3, [pc, #456]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a71      	ldr	r2, [pc, #452]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	4b6f      	ldr	r3, [pc, #444]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a6e      	ldr	r2, [pc, #440]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	e00b      	b.n	80023f8 <HAL_RCC_OscConfig+0xd4>
 80023e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ea:	6013      	str	r3, [r2, #0]
 80023ec:	4b68      	ldr	r3, [pc, #416]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a67      	ldr	r2, [pc, #412]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80023f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d013      	beq.n	8002428 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002400:	f7ff f8ae 	bl	8001560 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002408:	f7ff f8aa 	bl	8001560 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b64      	cmp	r3, #100	@ 0x64
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e200      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241a:	4b5d      	ldr	r3, [pc, #372]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0f0      	beq.n	8002408 <HAL_RCC_OscConfig+0xe4>
 8002426:	e014      	b.n	8002452 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002428:	f7ff f89a 	bl	8001560 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002430:	f7ff f896 	bl	8001560 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b64      	cmp	r3, #100	@ 0x64
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e1ec      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002442:	4b53      	ldr	r3, [pc, #332]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f0      	bne.n	8002430 <HAL_RCC_OscConfig+0x10c>
 800244e:	e000      	b.n	8002452 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d063      	beq.n	8002526 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800245e:	4b4c      	ldr	r3, [pc, #304]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f003 030c 	and.w	r3, r3, #12
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00b      	beq.n	8002482 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800246a:	4b49      	ldr	r3, [pc, #292]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 030c 	and.w	r3, r3, #12
 8002472:	2b08      	cmp	r3, #8
 8002474:	d11c      	bne.n	80024b0 <HAL_RCC_OscConfig+0x18c>
 8002476:	4b46      	ldr	r3, [pc, #280]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d116      	bne.n	80024b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002482:	4b43      	ldr	r3, [pc, #268]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d005      	beq.n	800249a <HAL_RCC_OscConfig+0x176>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d001      	beq.n	800249a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e1c0      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800249a:	4b3d      	ldr	r3, [pc, #244]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4939      	ldr	r1, [pc, #228]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ae:	e03a      	b.n	8002526 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d020      	beq.n	80024fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024b8:	4b36      	ldr	r3, [pc, #216]	@ (8002594 <HAL_RCC_OscConfig+0x270>)
 80024ba:	2201      	movs	r2, #1
 80024bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024be:	f7ff f84f 	bl	8001560 <HAL_GetTick>
 80024c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024c6:	f7ff f84b 	bl	8001560 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e1a1      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0f0      	beq.n	80024c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	4927      	ldr	r1, [pc, #156]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	600b      	str	r3, [r1, #0]
 80024f8:	e015      	b.n	8002526 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024fa:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <HAL_RCC_OscConfig+0x270>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002500:	f7ff f82e 	bl	8001560 <HAL_GetTick>
 8002504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002506:	e008      	b.n	800251a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002508:	f7ff f82a 	bl	8001560 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b02      	cmp	r3, #2
 8002514:	d901      	bls.n	800251a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e180      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800251a:	4b1d      	ldr	r3, [pc, #116]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1f0      	bne.n	8002508 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d03a      	beq.n	80025a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d019      	beq.n	800256e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800253a:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <HAL_RCC_OscConfig+0x274>)
 800253c:	2201      	movs	r2, #1
 800253e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002540:	f7ff f80e 	bl	8001560 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002548:	f7ff f80a 	bl	8001560 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e160      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800255a:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <HAL_RCC_OscConfig+0x26c>)
 800255c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002566:	2001      	movs	r0, #1
 8002568:	f000 fafe 	bl	8002b68 <RCC_Delay>
 800256c:	e01c      	b.n	80025a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800256e:	4b0a      	ldr	r3, [pc, #40]	@ (8002598 <HAL_RCC_OscConfig+0x274>)
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002574:	f7fe fff4 	bl	8001560 <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800257a:	e00f      	b.n	800259c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800257c:	f7fe fff0 	bl	8001560 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d908      	bls.n	800259c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e146      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	42420000 	.word	0x42420000
 8002598:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800259c:	4b92      	ldr	r3, [pc, #584]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800259e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1e9      	bne.n	800257c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80a6 	beq.w	8002702 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025b6:	2300      	movs	r3, #0
 80025b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ba:	4b8b      	ldr	r3, [pc, #556]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10d      	bne.n	80025e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025c6:	4b88      	ldr	r3, [pc, #544]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	4a87      	ldr	r2, [pc, #540]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025d0:	61d3      	str	r3, [r2, #28]
 80025d2:	4b85      	ldr	r3, [pc, #532]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025da:	60bb      	str	r3, [r7, #8]
 80025dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025de:	2301      	movs	r3, #1
 80025e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e2:	4b82      	ldr	r3, [pc, #520]	@ (80027ec <HAL_RCC_OscConfig+0x4c8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d118      	bne.n	8002620 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ee:	4b7f      	ldr	r3, [pc, #508]	@ (80027ec <HAL_RCC_OscConfig+0x4c8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a7e      	ldr	r2, [pc, #504]	@ (80027ec <HAL_RCC_OscConfig+0x4c8>)
 80025f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025fa:	f7fe ffb1 	bl	8001560 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002602:	f7fe ffad 	bl	8001560 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b64      	cmp	r3, #100	@ 0x64
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e103      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002614:	4b75      	ldr	r3, [pc, #468]	@ (80027ec <HAL_RCC_OscConfig+0x4c8>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d106      	bne.n	8002636 <HAL_RCC_OscConfig+0x312>
 8002628:	4b6f      	ldr	r3, [pc, #444]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	4a6e      	ldr	r2, [pc, #440]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	6213      	str	r3, [r2, #32]
 8002634:	e02d      	b.n	8002692 <HAL_RCC_OscConfig+0x36e>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10c      	bne.n	8002658 <HAL_RCC_OscConfig+0x334>
 800263e:	4b6a      	ldr	r3, [pc, #424]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	4a69      	ldr	r2, [pc, #420]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002644:	f023 0301 	bic.w	r3, r3, #1
 8002648:	6213      	str	r3, [r2, #32]
 800264a:	4b67      	ldr	r3, [pc, #412]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	4a66      	ldr	r2, [pc, #408]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002650:	f023 0304 	bic.w	r3, r3, #4
 8002654:	6213      	str	r3, [r2, #32]
 8002656:	e01c      	b.n	8002692 <HAL_RCC_OscConfig+0x36e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	2b05      	cmp	r3, #5
 800265e:	d10c      	bne.n	800267a <HAL_RCC_OscConfig+0x356>
 8002660:	4b61      	ldr	r3, [pc, #388]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	4a60      	ldr	r2, [pc, #384]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002666:	f043 0304 	orr.w	r3, r3, #4
 800266a:	6213      	str	r3, [r2, #32]
 800266c:	4b5e      	ldr	r3, [pc, #376]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	4a5d      	ldr	r2, [pc, #372]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	6213      	str	r3, [r2, #32]
 8002678:	e00b      	b.n	8002692 <HAL_RCC_OscConfig+0x36e>
 800267a:	4b5b      	ldr	r3, [pc, #364]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	4a5a      	ldr	r2, [pc, #360]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002680:	f023 0301 	bic.w	r3, r3, #1
 8002684:	6213      	str	r3, [r2, #32]
 8002686:	4b58      	ldr	r3, [pc, #352]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	4a57      	ldr	r2, [pc, #348]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800268c:	f023 0304 	bic.w	r3, r3, #4
 8002690:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d015      	beq.n	80026c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269a:	f7fe ff61 	bl	8001560 <HAL_GetTick>
 800269e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a0:	e00a      	b.n	80026b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a2:	f7fe ff5d 	bl	8001560 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e0b1      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b8:	4b4b      	ldr	r3, [pc, #300]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0ee      	beq.n	80026a2 <HAL_RCC_OscConfig+0x37e>
 80026c4:	e014      	b.n	80026f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c6:	f7fe ff4b 	bl	8001560 <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026cc:	e00a      	b.n	80026e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ce:	f7fe ff47 	bl	8001560 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026dc:	4293      	cmp	r3, r2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e09b      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e4:	4b40      	ldr	r3, [pc, #256]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1ee      	bne.n	80026ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026f0:	7dfb      	ldrb	r3, [r7, #23]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d105      	bne.n	8002702 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f6:	4b3c      	ldr	r3, [pc, #240]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	4a3b      	ldr	r2, [pc, #236]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002700:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	2b00      	cmp	r3, #0
 8002708:	f000 8087 	beq.w	800281a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270c:	4b36      	ldr	r3, [pc, #216]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 030c 	and.w	r3, r3, #12
 8002714:	2b08      	cmp	r3, #8
 8002716:	d061      	beq.n	80027dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d146      	bne.n	80027ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002720:	4b33      	ldr	r3, [pc, #204]	@ (80027f0 <HAL_RCC_OscConfig+0x4cc>)
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002726:	f7fe ff1b 	bl	8001560 <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272e:	f7fe ff17 	bl	8001560 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e06d      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002740:	4b29      	ldr	r3, [pc, #164]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f0      	bne.n	800272e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002754:	d108      	bne.n	8002768 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002756:	4b24      	ldr	r3, [pc, #144]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	4921      	ldr	r1, [pc, #132]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 8002764:	4313      	orrs	r3, r2
 8002766:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002768:	4b1f      	ldr	r3, [pc, #124]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a19      	ldr	r1, [r3, #32]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	430b      	orrs	r3, r1
 800277a:	491b      	ldr	r1, [pc, #108]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 800277c:	4313      	orrs	r3, r2
 800277e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <HAL_RCC_OscConfig+0x4cc>)
 8002782:	2201      	movs	r2, #1
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002786:	f7fe feeb 	bl	8001560 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe fee7 	bl	8001560 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e03d      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027a0:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x46a>
 80027ac:	e035      	b.n	800281a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ae:	4b10      	ldr	r3, [pc, #64]	@ (80027f0 <HAL_RCC_OscConfig+0x4cc>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b4:	f7fe fed4 	bl	8001560 <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027bc:	f7fe fed0 	bl	8001560 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e026      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ce:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <HAL_RCC_OscConfig+0x4c4>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f0      	bne.n	80027bc <HAL_RCC_OscConfig+0x498>
 80027da:	e01e      	b.n	800281a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d107      	bne.n	80027f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e019      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
 80027e8:	40021000 	.word	0x40021000
 80027ec:	40007000 	.word	0x40007000
 80027f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <HAL_RCC_OscConfig+0x500>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	429a      	cmp	r2, r3
 8002806:	d106      	bne.n	8002816 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002812:	429a      	cmp	r2, r3
 8002814:	d001      	beq.n	800281a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40021000 	.word	0x40021000

08002828 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e0d0      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800283c:	4b6a      	ldr	r3, [pc, #424]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d910      	bls.n	800286c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284a:	4b67      	ldr	r3, [pc, #412]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f023 0207 	bic.w	r2, r3, #7
 8002852:	4965      	ldr	r1, [pc, #404]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	4313      	orrs	r3, r2
 8002858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285a:	4b63      	ldr	r3, [pc, #396]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	429a      	cmp	r2, r3
 8002866:	d001      	beq.n	800286c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e0b8      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d020      	beq.n	80028ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d005      	beq.n	8002890 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002884:	4b59      	ldr	r3, [pc, #356]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4a58      	ldr	r2, [pc, #352]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800288e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b00      	cmp	r3, #0
 800289a:	d005      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800289c:	4b53      	ldr	r3, [pc, #332]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	4a52      	ldr	r2, [pc, #328]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80028a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80028a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a8:	4b50      	ldr	r3, [pc, #320]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	494d      	ldr	r1, [pc, #308]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d040      	beq.n	8002948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d107      	bne.n	80028de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	4b47      	ldr	r3, [pc, #284]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d115      	bne.n	8002906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e07f      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d107      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e6:	4b41      	ldr	r3, [pc, #260]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d109      	bne.n	8002906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e073      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f6:	4b3d      	ldr	r3, [pc, #244]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e06b      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002906:	4b39      	ldr	r3, [pc, #228]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f023 0203 	bic.w	r2, r3, #3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	4936      	ldr	r1, [pc, #216]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002918:	f7fe fe22 	bl	8001560 <HAL_GetTick>
 800291c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291e:	e00a      	b.n	8002936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002920:	f7fe fe1e 	bl	8001560 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e053      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002936:	4b2d      	ldr	r3, [pc, #180]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 020c 	and.w	r2, r3, #12
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	429a      	cmp	r2, r3
 8002946:	d1eb      	bne.n	8002920 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002948:	4b27      	ldr	r3, [pc, #156]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d210      	bcs.n	8002978 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002956:	4b24      	ldr	r3, [pc, #144]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 0207 	bic.w	r2, r3, #7
 800295e:	4922      	ldr	r1, [pc, #136]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	4313      	orrs	r3, r2
 8002964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002966:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d001      	beq.n	8002978 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e032      	b.n	80029de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0304 	and.w	r3, r3, #4
 8002980:	2b00      	cmp	r3, #0
 8002982:	d008      	beq.n	8002996 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002984:	4b19      	ldr	r3, [pc, #100]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	4916      	ldr	r1, [pc, #88]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 8002992:	4313      	orrs	r3, r2
 8002994:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d009      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029a2:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	490e      	ldr	r1, [pc, #56]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029b6:	f000 f821 	bl	80029fc <HAL_RCC_GetSysClockFreq>
 80029ba:	4602      	mov	r2, r0
 80029bc:	4b0b      	ldr	r3, [pc, #44]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	091b      	lsrs	r3, r3, #4
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	490a      	ldr	r1, [pc, #40]	@ (80029f0 <HAL_RCC_ClockConfig+0x1c8>)
 80029c8:	5ccb      	ldrb	r3, [r1, r3]
 80029ca:	fa22 f303 	lsr.w	r3, r2, r3
 80029ce:	4a09      	ldr	r2, [pc, #36]	@ (80029f4 <HAL_RCC_ClockConfig+0x1cc>)
 80029d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029d2:	4b09      	ldr	r3, [pc, #36]	@ (80029f8 <HAL_RCC_ClockConfig+0x1d0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe fb04 	bl	8000fe4 <HAL_InitTick>

  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40022000 	.word	0x40022000
 80029ec:	40021000 	.word	0x40021000
 80029f0:	08007cac 	.word	0x08007cac
 80029f4:	20000000 	.word	0x20000000
 80029f8:	20000004 	.word	0x20000004

080029fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b087      	sub	sp, #28
 8002a00:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a16:	4b1e      	ldr	r3, [pc, #120]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d002      	beq.n	8002a2c <HAL_RCC_GetSysClockFreq+0x30>
 8002a26:	2b08      	cmp	r3, #8
 8002a28:	d003      	beq.n	8002a32 <HAL_RCC_GetSysClockFreq+0x36>
 8002a2a:	e027      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a2c:	4b19      	ldr	r3, [pc, #100]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a2e:	613b      	str	r3, [r7, #16]
      break;
 8002a30:	e027      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	0c9b      	lsrs	r3, r3, #18
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	4a17      	ldr	r2, [pc, #92]	@ (8002a98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a3c:	5cd3      	ldrb	r3, [r2, r3]
 8002a3e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d010      	beq.n	8002a6c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a4a:	4b11      	ldr	r3, [pc, #68]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	0c5b      	lsrs	r3, r3, #17
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	4a11      	ldr	r2, [pc, #68]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a56:	5cd3      	ldrb	r3, [r2, r3]
 8002a58:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a5e:	fb03 f202 	mul.w	r2, r3, r2
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	e004      	b.n	8002a76 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a70:	fb02 f303 	mul.w	r3, r2, r3
 8002a74:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	613b      	str	r3, [r7, #16]
      break;
 8002a7a:	e002      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a7e:	613b      	str	r3, [r7, #16]
      break;
 8002a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a82:	693b      	ldr	r3, [r7, #16]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	371c      	adds	r7, #28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	40021000 	.word	0x40021000
 8002a94:	007a1200 	.word	0x007a1200
 8002a98:	08007cc4 	.word	0x08007cc4
 8002a9c:	08007cd4 	.word	0x08007cd4
 8002aa0:	003d0900 	.word	0x003d0900

08002aa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aa8:	4b02      	ldr	r3, [pc, #8]	@ (8002ab4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr
 8002ab4:	20000000 	.word	0x20000000

08002ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002abc:	f7ff fff2 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	4b05      	ldr	r3, [pc, #20]	@ (8002ad8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	0a1b      	lsrs	r3, r3, #8
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	4903      	ldr	r1, [pc, #12]	@ (8002adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ace:	5ccb      	ldrb	r3, [r1, r3]
 8002ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	08007cbc 	.word	0x08007cbc

08002ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ae4:	f7ff ffde 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b05      	ldr	r3, [pc, #20]	@ (8002b00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	0adb      	lsrs	r3, r3, #11
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4903      	ldr	r1, [pc, #12]	@ (8002b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	08007cbc 	.word	0x08007cbc

08002b08 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	220f      	movs	r2, #15
 8002b16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b18:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <HAL_RCC_GetClockConfig+0x58>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 0203 	and.w	r2, r3, #3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b24:	4b0e      	ldr	r3, [pc, #56]	@ (8002b60 <HAL_RCC_GetClockConfig+0x58>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b30:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <HAL_RCC_GetClockConfig+0x58>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002b3c:	4b08      	ldr	r3, [pc, #32]	@ (8002b60 <HAL_RCC_GetClockConfig+0x58>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	08db      	lsrs	r3, r3, #3
 8002b42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b4a:	4b06      	ldr	r3, [pc, #24]	@ (8002b64 <HAL_RCC_GetClockConfig+0x5c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0207 	and.w	r2, r3, #7
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40022000 	.word	0x40022000

08002b68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b70:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <RCC_Delay+0x34>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba0 <RCC_Delay+0x38>)
 8002b76:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7a:	0a5b      	lsrs	r3, r3, #9
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	fb02 f303 	mul.w	r3, r2, r3
 8002b82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b84:	bf00      	nop
  }
  while (Delay --);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	1e5a      	subs	r2, r3, #1
 8002b8a:	60fa      	str	r2, [r7, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1f9      	bne.n	8002b84 <RCC_Delay+0x1c>
}
 8002b90:	bf00      	nop
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr
 8002b9c:	20000000 	.word	0x20000000
 8002ba0:	10624dd3 	.word	0x10624dd3

08002ba4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	613b      	str	r3, [r7, #16]
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d07d      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bc4:	4b4f      	ldr	r3, [pc, #316]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10d      	bne.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bd0:	4b4c      	ldr	r3, [pc, #304]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	4a4b      	ldr	r2, [pc, #300]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bda:	61d3      	str	r3, [r2, #28]
 8002bdc:	4b49      	ldr	r3, [pc, #292]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bde:	69db      	ldr	r3, [r3, #28]
 8002be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be4:	60bb      	str	r3, [r7, #8]
 8002be6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002be8:	2301      	movs	r3, #1
 8002bea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bec:	4b46      	ldr	r3, [pc, #280]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d118      	bne.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bf8:	4b43      	ldr	r3, [pc, #268]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a42      	ldr	r2, [pc, #264]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c04:	f7fe fcac 	bl	8001560 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c0a:	e008      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0c:	f7fe fca8 	bl	8001560 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	@ 0x64
 8002c18:	d901      	bls.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e06d      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c2a:	4b36      	ldr	r3, [pc, #216]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c32:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d02e      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d027      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c48:	4b2e      	ldr	r3, [pc, #184]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c50:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c52:	4b2e      	ldr	r3, [pc, #184]	@ (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c58:	4b2c      	ldr	r3, [pc, #176]	@ (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c5e:	4a29      	ldr	r2, [pc, #164]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d014      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6e:	f7fe fc77 	bl	8001560 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c74:	e00a      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c76:	f7fe fc73 	bl	8001560 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d901      	bls.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e036      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0ee      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c98:	4b1a      	ldr	r3, [pc, #104]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	4917      	ldr	r1, [pc, #92]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002caa:	7dfb      	ldrb	r3, [r7, #23]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d105      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb0:	4b14      	ldr	r3, [pc, #80]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb2:	69db      	ldr	r3, [r3, #28]
 8002cb4:	4a13      	ldr	r2, [pc, #76]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	490b      	ldr	r1, [pc, #44]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d008      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ce6:	4b07      	ldr	r3, [pc, #28]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	4904      	ldr	r1, [pc, #16]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40007000 	.word	0x40007000
 8002d0c:	42420440 	.word	0x42420440

08002d10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e041      	b.n	8002da6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d106      	bne.n	8002d3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe f85e 	bl	8000df8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4610      	mov	r0, r2
 8002d50:	f000 fa5c 	bl	800320c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d001      	beq.n	8002dc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e03a      	b.n	8002e3e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2202      	movs	r2, #2
 8002dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a18      	ldr	r2, [pc, #96]	@ (8002e48 <HAL_TIM_Base_Start_IT+0x98>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d00e      	beq.n	8002e08 <HAL_TIM_Base_Start_IT+0x58>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002df2:	d009      	beq.n	8002e08 <HAL_TIM_Base_Start_IT+0x58>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a14      	ldr	r2, [pc, #80]	@ (8002e4c <HAL_TIM_Base_Start_IT+0x9c>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d004      	beq.n	8002e08 <HAL_TIM_Base_Start_IT+0x58>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a13      	ldr	r2, [pc, #76]	@ (8002e50 <HAL_TIM_Base_Start_IT+0xa0>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d111      	bne.n	8002e2c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2b06      	cmp	r3, #6
 8002e18:	d010      	beq.n	8002e3c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0201 	orr.w	r2, r2, #1
 8002e28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2a:	e007      	b.n	8002e3c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr
 8002e48:	40012c00 	.word	0x40012c00
 8002e4c:	40000400 	.word	0x40000400
 8002e50:	40000800 	.word	0x40000800

08002e54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d020      	beq.n	8002eb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d01b      	beq.n	8002eb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f06f 0202 	mvn.w	r2, #2
 8002e88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f998 	bl	80031d4 <HAL_TIM_IC_CaptureCallback>
 8002ea4:	e005      	b.n	8002eb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f98b 	bl	80031c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 f99a 	bl	80031e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d020      	beq.n	8002f04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01b      	beq.n	8002f04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f06f 0204 	mvn.w	r2, #4
 8002ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2202      	movs	r2, #2
 8002eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f972 	bl	80031d4 <HAL_TIM_IC_CaptureCallback>
 8002ef0:	e005      	b.n	8002efe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f965 	bl	80031c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 f974 	bl	80031e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d020      	beq.n	8002f50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f003 0308 	and.w	r3, r3, #8
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d01b      	beq.n	8002f50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f06f 0208 	mvn.w	r2, #8
 8002f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2204      	movs	r2, #4
 8002f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 f94c 	bl	80031d4 <HAL_TIM_IC_CaptureCallback>
 8002f3c:	e005      	b.n	8002f4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f93f 	bl	80031c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 f94e 	bl	80031e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	f003 0310 	and.w	r3, r3, #16
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d020      	beq.n	8002f9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f003 0310 	and.w	r3, r3, #16
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01b      	beq.n	8002f9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f06f 0210 	mvn.w	r2, #16
 8002f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2208      	movs	r2, #8
 8002f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f926 	bl	80031d4 <HAL_TIM_IC_CaptureCallback>
 8002f88:	e005      	b.n	8002f96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 f919 	bl	80031c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f928 	bl	80031e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00c      	beq.n	8002fc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d007      	beq.n	8002fc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f06f 0201 	mvn.w	r2, #1
 8002fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fd fe3e 	bl	8000c3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00c      	beq.n	8002fe4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d007      	beq.n	8002fe4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 fa7f 	bl	80034e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00c      	beq.n	8003008 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f8f8 	bl	80031f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 0320 	and.w	r3, r3, #32
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00c      	beq.n	800302c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0320 	and.w	r3, r3, #32
 8003018:	2b00      	cmp	r3, #0
 800301a:	d007      	beq.n	800302c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f06f 0220 	mvn.w	r2, #32
 8003024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 fa52 	bl	80034d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800302c:	bf00      	nop
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003048:	2b01      	cmp	r3, #1
 800304a:	d101      	bne.n	8003050 <HAL_TIM_ConfigClockSource+0x1c>
 800304c:	2302      	movs	r3, #2
 800304e:	e0b4      	b.n	80031ba <HAL_TIM_ConfigClockSource+0x186>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800306e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003076:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003088:	d03e      	beq.n	8003108 <HAL_TIM_ConfigClockSource+0xd4>
 800308a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800308e:	f200 8087 	bhi.w	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 8003092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003096:	f000 8086 	beq.w	80031a6 <HAL_TIM_ConfigClockSource+0x172>
 800309a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800309e:	d87f      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030a0:	2b70      	cmp	r3, #112	@ 0x70
 80030a2:	d01a      	beq.n	80030da <HAL_TIM_ConfigClockSource+0xa6>
 80030a4:	2b70      	cmp	r3, #112	@ 0x70
 80030a6:	d87b      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030a8:	2b60      	cmp	r3, #96	@ 0x60
 80030aa:	d050      	beq.n	800314e <HAL_TIM_ConfigClockSource+0x11a>
 80030ac:	2b60      	cmp	r3, #96	@ 0x60
 80030ae:	d877      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030b0:	2b50      	cmp	r3, #80	@ 0x50
 80030b2:	d03c      	beq.n	800312e <HAL_TIM_ConfigClockSource+0xfa>
 80030b4:	2b50      	cmp	r3, #80	@ 0x50
 80030b6:	d873      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030b8:	2b40      	cmp	r3, #64	@ 0x40
 80030ba:	d058      	beq.n	800316e <HAL_TIM_ConfigClockSource+0x13a>
 80030bc:	2b40      	cmp	r3, #64	@ 0x40
 80030be:	d86f      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030c0:	2b30      	cmp	r3, #48	@ 0x30
 80030c2:	d064      	beq.n	800318e <HAL_TIM_ConfigClockSource+0x15a>
 80030c4:	2b30      	cmp	r3, #48	@ 0x30
 80030c6:	d86b      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	d060      	beq.n	800318e <HAL_TIM_ConfigClockSource+0x15a>
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	d867      	bhi.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d05c      	beq.n	800318e <HAL_TIM_ConfigClockSource+0x15a>
 80030d4:	2b10      	cmp	r3, #16
 80030d6:	d05a      	beq.n	800318e <HAL_TIM_ConfigClockSource+0x15a>
 80030d8:	e062      	b.n	80031a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030ea:	f000 f974 	bl	80033d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	609a      	str	r2, [r3, #8]
      break;
 8003106:	e04f      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003118:	f000 f95d 	bl	80033d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800312a:	609a      	str	r2, [r3, #8]
      break;
 800312c:	e03c      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800313a:	461a      	mov	r2, r3
 800313c:	f000 f8d4 	bl	80032e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2150      	movs	r1, #80	@ 0x50
 8003146:	4618      	mov	r0, r3
 8003148:	f000 f92b 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 800314c:	e02c      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800315a:	461a      	mov	r2, r3
 800315c:	f000 f8f2 	bl	8003344 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2160      	movs	r1, #96	@ 0x60
 8003166:	4618      	mov	r0, r3
 8003168:	f000 f91b 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 800316c:	e01c      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800317a:	461a      	mov	r2, r3
 800317c:	f000 f8b4 	bl	80032e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2140      	movs	r1, #64	@ 0x40
 8003186:	4618      	mov	r0, r3
 8003188:	f000 f90b 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 800318c:	e00c      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4619      	mov	r1, r3
 8003198:	4610      	mov	r0, r2
 800319a:	f000 f902 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 800319e:	e003      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
      break;
 80031a4:	e000      	b.n	80031a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031c2:	b480      	push	{r7}
 80031c4:	b083      	sub	sp, #12
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bc80      	pop	{r7}
 80031d2:	4770      	bx	lr

080031d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr

080031e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr

080031f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
	...

0800320c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a2f      	ldr	r2, [pc, #188]	@ (80032dc <TIM_Base_SetConfig+0xd0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00b      	beq.n	800323c <TIM_Base_SetConfig+0x30>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800322a:	d007      	beq.n	800323c <TIM_Base_SetConfig+0x30>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a2c      	ldr	r2, [pc, #176]	@ (80032e0 <TIM_Base_SetConfig+0xd4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d003      	beq.n	800323c <TIM_Base_SetConfig+0x30>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a2b      	ldr	r2, [pc, #172]	@ (80032e4 <TIM_Base_SetConfig+0xd8>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d108      	bne.n	800324e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	4313      	orrs	r3, r2
 800324c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a22      	ldr	r2, [pc, #136]	@ (80032dc <TIM_Base_SetConfig+0xd0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00b      	beq.n	800326e <TIM_Base_SetConfig+0x62>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800325c:	d007      	beq.n	800326e <TIM_Base_SetConfig+0x62>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a1f      	ldr	r2, [pc, #124]	@ (80032e0 <TIM_Base_SetConfig+0xd4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d003      	beq.n	800326e <TIM_Base_SetConfig+0x62>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a1e      	ldr	r2, [pc, #120]	@ (80032e4 <TIM_Base_SetConfig+0xd8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d108      	bne.n	8003280 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003274:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	4313      	orrs	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a0d      	ldr	r2, [pc, #52]	@ (80032dc <TIM_Base_SetConfig+0xd0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d103      	bne.n	80032b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	691a      	ldr	r2, [r3, #16]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d005      	beq.n	80032d2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	f023 0201 	bic.w	r2, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	611a      	str	r2, [r3, #16]
  }
}
 80032d2:	bf00      	nop
 80032d4:	3714      	adds	r7, #20
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bc80      	pop	{r7}
 80032da:	4770      	bx	lr
 80032dc:	40012c00 	.word	0x40012c00
 80032e0:	40000400 	.word	0x40000400
 80032e4:	40000800 	.word	0x40000800

080032e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	f023 0201 	bic.w	r2, r3, #1
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003312:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f023 030a 	bic.w	r3, r3, #10
 8003324:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4313      	orrs	r3, r2
 800332c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	621a      	str	r2, [r3, #32]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	f023 0210 	bic.w	r2, r3, #16
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800336e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	031b      	lsls	r3, r3, #12
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003380:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	011b      	lsls	r3, r3, #4
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	4313      	orrs	r3, r2
 800338a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	621a      	str	r2, [r3, #32]
}
 8003398:	bf00      	nop
 800339a:	371c      	adds	r7, #28
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr

080033a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b085      	sub	sp, #20
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4313      	orrs	r3, r2
 80033c0:	f043 0307 	orr.w	r3, r3, #7
 80033c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	609a      	str	r2, [r3, #8]
}
 80033cc:	bf00      	nop
 80033ce:	3714      	adds	r7, #20
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bc80      	pop	{r7}
 80033d4:	4770      	bx	lr

080033d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b087      	sub	sp, #28
 80033da:	af00      	add	r7, sp, #0
 80033dc:	60f8      	str	r0, [r7, #12]
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	021a      	lsls	r2, r3, #8
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	431a      	orrs	r2, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4313      	orrs	r3, r2
 8003402:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	609a      	str	r2, [r3, #8]
}
 800340a:	bf00      	nop
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003428:	2302      	movs	r3, #2
 800342a:	e046      	b.n	80034ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2202      	movs	r2, #2
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003452:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a16      	ldr	r2, [pc, #88]	@ (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d00e      	beq.n	800348e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003478:	d009      	beq.n	800348e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a12      	ldr	r2, [pc, #72]	@ (80034c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d004      	beq.n	800348e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a10      	ldr	r2, [pc, #64]	@ (80034cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d10c      	bne.n	80034a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003494:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	4313      	orrs	r3, r2
 800349e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr
 80034c4:	40012c00 	.word	0x40012c00
 80034c8:	40000400 	.word	0x40000400
 80034cc:	40000800 	.word	0x40000800

080034d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	bc80      	pop	{r7}
 80034e0:	4770      	bx	lr

080034e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bc80      	pop	{r7}
 80034f2:	4770      	bx	lr

080034f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e042      	b.n	800358c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d106      	bne.n	8003520 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7fd fc8a 	bl	8000e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2224      	movs	r2, #36	@ 0x24
 8003524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003536:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 fdb7 	bl	80040ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	691a      	ldr	r2, [r3, #16]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800354c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	695a      	ldr	r2, [r3, #20]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800355c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68da      	ldr	r2, [r3, #12]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800356c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2220      	movs	r2, #32
 8003578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08a      	sub	sp, #40	@ 0x28
 8003598:	af02      	add	r7, sp, #8
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	603b      	str	r3, [r7, #0]
 80035a0:	4613      	mov	r3, r2
 80035a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035a4:	2300      	movs	r3, #0
 80035a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b20      	cmp	r3, #32
 80035b2:	d175      	bne.n	80036a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d002      	beq.n	80035c0 <HAL_UART_Transmit+0x2c>
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e06e      	b.n	80036a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2221      	movs	r2, #33	@ 0x21
 80035ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035d2:	f7fd ffc5 	bl	8001560 <HAL_GetTick>
 80035d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	88fa      	ldrh	r2, [r7, #6]
 80035dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	88fa      	ldrh	r2, [r7, #6]
 80035e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ec:	d108      	bne.n	8003600 <HAL_UART_Transmit+0x6c>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d104      	bne.n	8003600 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80035f6:	2300      	movs	r3, #0
 80035f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	61bb      	str	r3, [r7, #24]
 80035fe:	e003      	b.n	8003608 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003604:	2300      	movs	r3, #0
 8003606:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003608:	e02e      	b.n	8003668 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	2200      	movs	r2, #0
 8003612:	2180      	movs	r1, #128	@ 0x80
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f000 fb1c 	bl	8003c52 <UART_WaitOnFlagUntilTimeout>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e03a      	b.n	80036a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10b      	bne.n	800364a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	881b      	ldrh	r3, [r3, #0]
 8003636:	461a      	mov	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003640:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	3302      	adds	r3, #2
 8003646:	61bb      	str	r3, [r7, #24]
 8003648:	e007      	b.n	800365a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	781a      	ldrb	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	3301      	adds	r3, #1
 8003658:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800365e:	b29b      	uxth	r3, r3
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800366c:	b29b      	uxth	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1cb      	bne.n	800360a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	2200      	movs	r2, #0
 800367a:	2140      	movs	r1, #64	@ 0x40
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 fae8 	bl	8003c52 <UART_WaitOnFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d005      	beq.n	8003694 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2220      	movs	r2, #32
 800368c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e006      	b.n	80036a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800369c:	2300      	movs	r3, #0
 800369e:	e000      	b.n	80036a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036a0:	2302      	movs	r3, #2
  }
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3720      	adds	r7, #32
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b084      	sub	sp, #16
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	60f8      	str	r0, [r7, #12]
 80036b2:	60b9      	str	r1, [r7, #8]
 80036b4:	4613      	mov	r3, r2
 80036b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b20      	cmp	r3, #32
 80036c2:	d112      	bne.n	80036ea <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d002      	beq.n	80036d0 <HAL_UART_Receive_IT+0x26>
 80036ca:	88fb      	ldrh	r3, [r7, #6]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e00b      	b.n	80036ec <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80036da:	88fb      	ldrh	r3, [r7, #6]
 80036dc:	461a      	mov	r2, r3
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 fb0f 	bl	8003d04 <UART_Start_Receive_IT>
 80036e6:	4603      	mov	r3, r0
 80036e8:	e000      	b.n	80036ec <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80036ea:	2302      	movs	r3, #2
  }
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b0ba      	sub	sp, #232	@ 0xe8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800371a:	2300      	movs	r3, #0
 800371c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003720:	2300      	movs	r3, #0
 8003722:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003732:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10f      	bne.n	800375a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800373a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800373e:	f003 0320 	and.w	r3, r3, #32
 8003742:	2b00      	cmp	r3, #0
 8003744:	d009      	beq.n	800375a <HAL_UART_IRQHandler+0x66>
 8003746:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800374a:	f003 0320 	and.w	r3, r3, #32
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fbec 	bl	8003f30 <UART_Receive_IT>
      return;
 8003758:	e25b      	b.n	8003c12 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800375a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 80de 	beq.w	8003920 <HAL_UART_IRQHandler+0x22c>
 8003764:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b00      	cmp	r3, #0
 800376e:	d106      	bne.n	800377e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003774:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 80d1 	beq.w	8003920 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800377e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00b      	beq.n	80037a2 <HAL_UART_IRQHandler+0xae>
 800378a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800378e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003792:	2b00      	cmp	r3, #0
 8003794:	d005      	beq.n	80037a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	f043 0201 	orr.w	r2, r3, #1
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00b      	beq.n	80037c6 <HAL_UART_IRQHandler+0xd2>
 80037ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d005      	beq.n	80037c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037be:	f043 0202 	orr.w	r2, r3, #2
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00b      	beq.n	80037ea <HAL_UART_IRQHandler+0xf6>
 80037d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d005      	beq.n	80037ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e2:	f043 0204 	orr.w	r2, r3, #4
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80037ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d011      	beq.n	800381a <HAL_UART_IRQHandler+0x126>
 80037f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d105      	bne.n	800380e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003812:	f043 0208 	orr.w	r2, r3, #8
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 81f2 	beq.w	8003c08 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d008      	beq.n	8003842 <HAL_UART_IRQHandler+0x14e>
 8003830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003834:	f003 0320 	and.w	r3, r3, #32
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 fb77 	bl	8003f30 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384c:	2b00      	cmp	r3, #0
 800384e:	bf14      	ite	ne
 8003850:	2301      	movne	r3, #1
 8003852:	2300      	moveq	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800385e:	f003 0308 	and.w	r3, r3, #8
 8003862:	2b00      	cmp	r3, #0
 8003864:	d103      	bne.n	800386e <HAL_UART_IRQHandler+0x17a>
 8003866:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800386a:	2b00      	cmp	r3, #0
 800386c:	d04f      	beq.n	800390e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 fa81 	bl	8003d76 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800387e:	2b00      	cmp	r3, #0
 8003880:	d041      	beq.n	8003906 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	3314      	adds	r3, #20
 8003888:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003890:	e853 3f00 	ldrex	r3, [r3]
 8003894:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003898:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800389c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	3314      	adds	r3, #20
 80038aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038be:	e841 2300 	strex	r3, r2, [r1]
 80038c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1d9      	bne.n	8003882 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d013      	beq.n	80038fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038da:	4a7e      	ldr	r2, [pc, #504]	@ (8003ad4 <HAL_UART_IRQHandler+0x3e0>)
 80038dc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe f996 	bl	8001c14 <HAL_DMA_Abort_IT>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d016      	beq.n	800391c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80038f8:	4610      	mov	r0, r2
 80038fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038fc:	e00e      	b.n	800391c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f993 	bl	8003c2a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003904:	e00a      	b.n	800391c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f98f 	bl	8003c2a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800390c:	e006      	b.n	800391c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f98b 	bl	8003c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800391a:	e175      	b.n	8003c08 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800391c:	bf00      	nop
    return;
 800391e:	e173      	b.n	8003c08 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003924:	2b01      	cmp	r3, #1
 8003926:	f040 814f 	bne.w	8003bc8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800392a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800392e:	f003 0310 	and.w	r3, r3, #16
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 8148 	beq.w	8003bc8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800393c:	f003 0310 	and.w	r3, r3, #16
 8003940:	2b00      	cmp	r3, #0
 8003942:	f000 8141 	beq.w	8003bc8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003946:	2300      	movs	r3, #0
 8003948:	60bb      	str	r3, [r7, #8]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003966:	2b00      	cmp	r3, #0
 8003968:	f000 80b6 	beq.w	8003ad8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003978:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 8145 	beq.w	8003c0c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003986:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800398a:	429a      	cmp	r2, r3
 800398c:	f080 813e 	bcs.w	8003c0c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003996:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	2b20      	cmp	r3, #32
 80039a0:	f000 8088 	beq.w	8003ab4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	330c      	adds	r3, #12
 80039aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039b2:	e853 3f00 	ldrex	r3, [r3]
 80039b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	330c      	adds	r3, #12
 80039cc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80039d0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039dc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039e0:	e841 2300 	strex	r3, r2, [r1]
 80039e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1d9      	bne.n	80039a4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	3314      	adds	r3, #20
 80039f6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039fa:	e853 3f00 	ldrex	r3, [r3]
 80039fe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a02:	f023 0301 	bic.w	r3, r3, #1
 8003a06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3314      	adds	r3, #20
 8003a10:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a14:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a18:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a20:	e841 2300 	strex	r3, r2, [r1]
 8003a24:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1e1      	bne.n	80039f0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	3314      	adds	r3, #20
 8003a32:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a36:	e853 3f00 	ldrex	r3, [r3]
 8003a3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3314      	adds	r3, #20
 8003a4c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a50:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a52:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a54:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a56:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a58:	e841 2300 	strex	r3, r2, [r1]
 8003a5c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e3      	bne.n	8003a2c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	330c      	adds	r3, #12
 8003a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a7c:	e853 3f00 	ldrex	r3, [r3]
 8003a80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a84:	f023 0310 	bic.w	r3, r3, #16
 8003a88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	330c      	adds	r3, #12
 8003a92:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003a96:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a98:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a9e:	e841 2300 	strex	r3, r2, [r1]
 8003aa2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003aa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1e3      	bne.n	8003a72 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fe f875 	bl	8001b9e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	4619      	mov	r1, r3
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f8b6 	bl	8003c3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ad0:	e09c      	b.n	8003c0c <HAL_UART_IRQHandler+0x518>
 8003ad2:	bf00      	nop
 8003ad4:	08003e3b 	.word	0x08003e3b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 808e 	beq.w	8003c10 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003af4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 8089 	beq.w	8003c10 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	330c      	adds	r3, #12
 8003b04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b08:	e853 3f00 	ldrex	r3, [r3]
 8003b0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b22:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b2a:	e841 2300 	strex	r3, r2, [r1]
 8003b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1e3      	bne.n	8003afe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3314      	adds	r3, #20
 8003b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b40:	e853 3f00 	ldrex	r3, [r3]
 8003b44:	623b      	str	r3, [r7, #32]
   return(result);
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	f023 0301 	bic.w	r3, r3, #1
 8003b4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	3314      	adds	r3, #20
 8003b56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b5a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b62:	e841 2300 	strex	r3, r2, [r1]
 8003b66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1e3      	bne.n	8003b36 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2220      	movs	r2, #32
 8003b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	330c      	adds	r3, #12
 8003b82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	e853 3f00 	ldrex	r3, [r3]
 8003b8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f023 0310 	bic.w	r3, r3, #16
 8003b92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	330c      	adds	r3, #12
 8003b9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ba0:	61fa      	str	r2, [r7, #28]
 8003ba2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba4:	69b9      	ldr	r1, [r7, #24]
 8003ba6:	69fa      	ldr	r2, [r7, #28]
 8003ba8:	e841 2300 	strex	r3, r2, [r1]
 8003bac:	617b      	str	r3, [r7, #20]
   return(result);
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e3      	bne.n	8003b7c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 f83b 	bl	8003c3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bc6:	e023      	b.n	8003c10 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d009      	beq.n	8003be8 <HAL_UART_IRQHandler+0x4f4>
 8003bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f93e 	bl	8003e62 <UART_Transmit_IT>
    return;
 8003be6:	e014      	b.n	8003c12 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00e      	beq.n	8003c12 <HAL_UART_IRQHandler+0x51e>
 8003bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f97d 	bl	8003f00 <UART_EndTransmit_IT>
    return;
 8003c06:	e004      	b.n	8003c12 <HAL_UART_IRQHandler+0x51e>
    return;
 8003c08:	bf00      	nop
 8003c0a:	e002      	b.n	8003c12 <HAL_UART_IRQHandler+0x51e>
      return;
 8003c0c:	bf00      	nop
 8003c0e:	e000      	b.n	8003c12 <HAL_UART_IRQHandler+0x51e>
      return;
 8003c10:	bf00      	nop
  }
}
 8003c12:	37e8      	adds	r7, #232	@ 0xe8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr

08003c2a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr

08003c3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bc80      	pop	{r7}
 8003c50:	4770      	bx	lr

08003c52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b086      	sub	sp, #24
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	60f8      	str	r0, [r7, #12]
 8003c5a:	60b9      	str	r1, [r7, #8]
 8003c5c:	603b      	str	r3, [r7, #0]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c62:	e03b      	b.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c64:	6a3b      	ldr	r3, [r7, #32]
 8003c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6a:	d037      	beq.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c6c:	f7fd fc78 	bl	8001560 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	6a3a      	ldr	r2, [r7, #32]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d302      	bcc.n	8003c82 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e03a      	b.n	8003cfc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	f003 0304 	and.w	r3, r3, #4
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d023      	beq.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	2b80      	cmp	r3, #128	@ 0x80
 8003c98:	d020      	beq.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2b40      	cmp	r3, #64	@ 0x40
 8003c9e:	d01d      	beq.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d116      	bne.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	617b      	str	r3, [r7, #20]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 f856 	bl	8003d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2208      	movs	r2, #8
 8003cce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e00f      	b.n	8003cfc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	bf0c      	ite	eq
 8003cec:	2301      	moveq	r3, #1
 8003cee:	2300      	movne	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d0b4      	beq.n	8003c64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	88fa      	ldrh	r2, [r7, #6]
 8003d1c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	88fa      	ldrh	r2, [r7, #6]
 8003d22:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2222      	movs	r2, #34	@ 0x22
 8003d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d007      	beq.n	8003d4a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68da      	ldr	r2, [r3, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d48:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695a      	ldr	r2, [r3, #20]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0201 	orr.w	r2, r2, #1
 8003d58:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68da      	ldr	r2, [r3, #12]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 0220 	orr.w	r2, r2, #32
 8003d68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b095      	sub	sp, #84	@ 0x54
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	330c      	adds	r3, #12
 8003d84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d88:	e853 3f00 	ldrex	r3, [r3]
 8003d8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	330c      	adds	r3, #12
 8003d9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d9e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003da4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003da6:	e841 2300 	strex	r3, r2, [r1]
 8003daa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1e5      	bne.n	8003d7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	3314      	adds	r3, #20
 8003db8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	e853 3f00 	ldrex	r3, [r3]
 8003dc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	f023 0301 	bic.w	r3, r3, #1
 8003dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	3314      	adds	r3, #20
 8003dd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dda:	e841 2300 	strex	r3, r2, [r1]
 8003dde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1e5      	bne.n	8003db2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d119      	bne.n	8003e22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	330c      	adds	r3, #12
 8003df4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	e853 3f00 	ldrex	r3, [r3]
 8003dfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	f023 0310 	bic.w	r3, r3, #16
 8003e04:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	330c      	adds	r3, #12
 8003e0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e0e:	61ba      	str	r2, [r7, #24]
 8003e10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e12:	6979      	ldr	r1, [r7, #20]
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	e841 2300 	strex	r3, r2, [r1]
 8003e1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1e5      	bne.n	8003dee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e30:	bf00      	nop
 8003e32:	3754      	adds	r7, #84	@ 0x54
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr

08003e3a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e46:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f7ff fee8 	bl	8003c2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e5a:	bf00      	nop
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b085      	sub	sp, #20
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b21      	cmp	r3, #33	@ 0x21
 8003e74:	d13e      	bne.n	8003ef4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e7e:	d114      	bne.n	8003eaa <UART_Transmit_IT+0x48>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d110      	bne.n	8003eaa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	461a      	mov	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e9c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	1c9a      	adds	r2, r3, #2
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	621a      	str	r2, [r3, #32]
 8003ea8:	e008      	b.n	8003ebc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	1c59      	adds	r1, r3, #1
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6211      	str	r1, [r2, #32]
 8003eb4:	781a      	ldrb	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	4619      	mov	r1, r3
 8003eca:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10f      	bne.n	8003ef0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ede:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003eee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	e000      	b.n	8003ef6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ef4:	2302      	movs	r3, #2
  }
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3714      	adds	r7, #20
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr

08003f00 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f16:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f7ff fe79 	bl	8003c18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08c      	sub	sp, #48	@ 0x30
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b22      	cmp	r3, #34	@ 0x22
 8003f42:	f040 80ae 	bne.w	80040a2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f4e:	d117      	bne.n	8003f80 <UART_Receive_IT+0x50>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d113      	bne.n	8003f80 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f60:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f72:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f78:	1c9a      	adds	r2, r3, #2
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f7e:	e026      	b.n	8003fce <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f92:	d007      	beq.n	8003fa4 <UART_Receive_IT+0x74>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10a      	bne.n	8003fb2 <UART_Receive_IT+0x82>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d106      	bne.n	8003fb2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	b2da      	uxtb	r2, r3
 8003fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fae:	701a      	strb	r2, [r3, #0]
 8003fb0:	e008      	b.n	8003fc4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fc2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc8:	1c5a      	adds	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	4619      	mov	r1, r3
 8003fdc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d15d      	bne.n	800409e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68da      	ldr	r2, [r3, #12]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0220 	bic.w	r2, r2, #32
 8003ff0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68da      	ldr	r2, [r3, #12]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004000:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695a      	ldr	r2, [r3, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0201 	bic.w	r2, r2, #1
 8004010:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004024:	2b01      	cmp	r3, #1
 8004026:	d135      	bne.n	8004094 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	330c      	adds	r3, #12
 8004034:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	e853 3f00 	ldrex	r3, [r3]
 800403c:	613b      	str	r3, [r7, #16]
   return(result);
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	f023 0310 	bic.w	r3, r3, #16
 8004044:	627b      	str	r3, [r7, #36]	@ 0x24
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	330c      	adds	r3, #12
 800404c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800404e:	623a      	str	r2, [r7, #32]
 8004050:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004052:	69f9      	ldr	r1, [r7, #28]
 8004054:	6a3a      	ldr	r2, [r7, #32]
 8004056:	e841 2300 	strex	r3, r2, [r1]
 800405a:	61bb      	str	r3, [r7, #24]
   return(result);
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e5      	bne.n	800402e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0310 	and.w	r3, r3, #16
 800406c:	2b10      	cmp	r3, #16
 800406e:	d10a      	bne.n	8004086 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004070:	2300      	movs	r3, #0
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800408a:	4619      	mov	r1, r3
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f7ff fdd5 	bl	8003c3c <HAL_UARTEx_RxEventCallback>
 8004092:	e002      	b.n	800409a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7fd f95b 	bl	8001350 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800409a:	2300      	movs	r3, #0
 800409c:	e002      	b.n	80040a4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	e000      	b.n	80040a4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040a2:	2302      	movs	r3, #2
  }
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3730      	adds	r7, #48	@ 0x30
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689a      	ldr	r2, [r3, #8]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80040e6:	f023 030c 	bic.w	r3, r3, #12
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6812      	ldr	r2, [r2, #0]
 80040ee:	68b9      	ldr	r1, [r7, #8]
 80040f0:	430b      	orrs	r3, r1
 80040f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699a      	ldr	r2, [r3, #24]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a2c      	ldr	r2, [pc, #176]	@ (80041c0 <UART_SetConfig+0x114>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d103      	bne.n	800411c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004114:	f7fe fce4 	bl	8002ae0 <HAL_RCC_GetPCLK2Freq>
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	e002      	b.n	8004122 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800411c:	f7fe fccc 	bl	8002ab8 <HAL_RCC_GetPCLK1Freq>
 8004120:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4613      	mov	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4413      	add	r3, r2
 800412a:	009a      	lsls	r2, r3, #2
 800412c:	441a      	add	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	fbb2 f3f3 	udiv	r3, r2, r3
 8004138:	4a22      	ldr	r2, [pc, #136]	@ (80041c4 <UART_SetConfig+0x118>)
 800413a:	fba2 2303 	umull	r2, r3, r2, r3
 800413e:	095b      	lsrs	r3, r3, #5
 8004140:	0119      	lsls	r1, r3, #4
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4613      	mov	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	009a      	lsls	r2, r3, #2
 800414c:	441a      	add	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	fbb2 f2f3 	udiv	r2, r2, r3
 8004158:	4b1a      	ldr	r3, [pc, #104]	@ (80041c4 <UART_SetConfig+0x118>)
 800415a:	fba3 0302 	umull	r0, r3, r3, r2
 800415e:	095b      	lsrs	r3, r3, #5
 8004160:	2064      	movs	r0, #100	@ 0x64
 8004162:	fb00 f303 	mul.w	r3, r0, r3
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	3332      	adds	r3, #50	@ 0x32
 800416c:	4a15      	ldr	r2, [pc, #84]	@ (80041c4 <UART_SetConfig+0x118>)
 800416e:	fba2 2303 	umull	r2, r3, r2, r3
 8004172:	095b      	lsrs	r3, r3, #5
 8004174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004178:	4419      	add	r1, r3
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	009a      	lsls	r2, r3, #2
 8004184:	441a      	add	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004190:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <UART_SetConfig+0x118>)
 8004192:	fba3 0302 	umull	r0, r3, r3, r2
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	2064      	movs	r0, #100	@ 0x64
 800419a:	fb00 f303 	mul.w	r3, r0, r3
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	3332      	adds	r3, #50	@ 0x32
 80041a4:	4a07      	ldr	r2, [pc, #28]	@ (80041c4 <UART_SetConfig+0x118>)
 80041a6:	fba2 2303 	umull	r2, r3, r2, r3
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	f003 020f 	and.w	r2, r3, #15
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	440a      	add	r2, r1
 80041b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40013800 	.word	0x40013800
 80041c4:	51eb851f 	.word	0x51eb851f

080041c8 <__NVIC_SetPriority>:
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	6039      	str	r1, [r7, #0]
 80041d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	db0a      	blt.n	80041f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	490c      	ldr	r1, [pc, #48]	@ (8004214 <__NVIC_SetPriority+0x4c>)
 80041e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e6:	0112      	lsls	r2, r2, #4
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	440b      	add	r3, r1
 80041ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80041f0:	e00a      	b.n	8004208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	4908      	ldr	r1, [pc, #32]	@ (8004218 <__NVIC_SetPriority+0x50>)
 80041f8:	79fb      	ldrb	r3, [r7, #7]
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	3b04      	subs	r3, #4
 8004200:	0112      	lsls	r2, r2, #4
 8004202:	b2d2      	uxtb	r2, r2
 8004204:	440b      	add	r3, r1
 8004206:	761a      	strb	r2, [r3, #24]
}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	bc80      	pop	{r7}
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	e000e100 	.word	0xe000e100
 8004218:	e000ed00 	.word	0xe000ed00

0800421c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004220:	4b05      	ldr	r3, [pc, #20]	@ (8004238 <SysTick_Handler+0x1c>)
 8004222:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004224:	f001 fd38 	bl	8005c98 <xTaskGetSchedulerState>
 8004228:	4603      	mov	r3, r0
 800422a:	2b01      	cmp	r3, #1
 800422c:	d001      	beq.n	8004232 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800422e:	f002 fadb 	bl	80067e8 <xPortSysTickHandler>
  }
}
 8004232:	bf00      	nop
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	e000e010 	.word	0xe000e010

0800423c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004240:	2100      	movs	r1, #0
 8004242:	f06f 0004 	mvn.w	r0, #4
 8004246:	f7ff ffbf 	bl	80041c8 <__NVIC_SetPriority>
#endif
}
 800424a:	bf00      	nop
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004256:	f3ef 8305 	mrs	r3, IPSR
 800425a:	603b      	str	r3, [r7, #0]
  return(result);
 800425c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004262:	f06f 0305 	mvn.w	r3, #5
 8004266:	607b      	str	r3, [r7, #4]
 8004268:	e00c      	b.n	8004284 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800426a:	4b09      	ldr	r3, [pc, #36]	@ (8004290 <osKernelInitialize+0x40>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d105      	bne.n	800427e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004272:	4b07      	ldr	r3, [pc, #28]	@ (8004290 <osKernelInitialize+0x40>)
 8004274:	2201      	movs	r2, #1
 8004276:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004278:	2300      	movs	r3, #0
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	e002      	b.n	8004284 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800427e:	f04f 33ff 	mov.w	r3, #4294967295
 8004282:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004284:	687b      	ldr	r3, [r7, #4]
}
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr
 8004290:	200003c8 	.word	0x200003c8

08004294 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800429a:	f3ef 8305 	mrs	r3, IPSR
 800429e:	603b      	str	r3, [r7, #0]
  return(result);
 80042a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <osKernelStart+0x1a>
    stat = osErrorISR;
 80042a6:	f06f 0305 	mvn.w	r3, #5
 80042aa:	607b      	str	r3, [r7, #4]
 80042ac:	e010      	b.n	80042d0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80042ae:	4b0b      	ldr	r3, [pc, #44]	@ (80042dc <osKernelStart+0x48>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d109      	bne.n	80042ca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80042b6:	f7ff ffc1 	bl	800423c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80042ba:	4b08      	ldr	r3, [pc, #32]	@ (80042dc <osKernelStart+0x48>)
 80042bc:	2202      	movs	r2, #2
 80042be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80042c0:	f001 f88a 	bl	80053d8 <vTaskStartScheduler>
      stat = osOK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	e002      	b.n	80042d0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80042ca:	f04f 33ff 	mov.w	r3, #4294967295
 80042ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042d0:	687b      	ldr	r3, [r7, #4]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	200003c8 	.word	0x200003c8

080042e0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08e      	sub	sp, #56	@ 0x38
 80042e4:	af04      	add	r7, sp, #16
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80042ec:	2300      	movs	r3, #0
 80042ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042f0:	f3ef 8305 	mrs	r3, IPSR
 80042f4:	617b      	str	r3, [r7, #20]
  return(result);
 80042f6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d17e      	bne.n	80043fa <osThreadNew+0x11a>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d07b      	beq.n	80043fa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004302:	2380      	movs	r3, #128	@ 0x80
 8004304:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004306:	2318      	movs	r3, #24
 8004308:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800430a:	2300      	movs	r3, #0
 800430c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800430e:	f04f 33ff 	mov.w	r3, #4294967295
 8004312:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d045      	beq.n	80043a6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <osThreadNew+0x48>
        name = attr->name;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d008      	beq.n	800434e <osThreadNew+0x6e>
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	2b38      	cmp	r3, #56	@ 0x38
 8004340:	d805      	bhi.n	800434e <osThreadNew+0x6e>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <osThreadNew+0x72>
        return (NULL);
 800434e:	2300      	movs	r3, #0
 8004350:	e054      	b.n	80043fc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00e      	beq.n	8004388 <osThreadNew+0xa8>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004370:	d90a      	bls.n	8004388 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004376:	2b00      	cmp	r3, #0
 8004378:	d006      	beq.n	8004388 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <osThreadNew+0xa8>
        mem = 1;
 8004382:	2301      	movs	r3, #1
 8004384:	61bb      	str	r3, [r7, #24]
 8004386:	e010      	b.n	80043aa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10c      	bne.n	80043aa <osThreadNew+0xca>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d108      	bne.n	80043aa <osThreadNew+0xca>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d104      	bne.n	80043aa <osThreadNew+0xca>
          mem = 0;
 80043a0:	2300      	movs	r3, #0
 80043a2:	61bb      	str	r3, [r7, #24]
 80043a4:	e001      	b.n	80043aa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80043a6:	2300      	movs	r3, #0
 80043a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d110      	bne.n	80043d2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043b8:	9202      	str	r2, [sp, #8]
 80043ba:	9301      	str	r3, [sp, #4]
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	6a3a      	ldr	r2, [r7, #32]
 80043c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f000 fe12 	bl	8004ff0 <xTaskCreateStatic>
 80043cc:	4603      	mov	r3, r0
 80043ce:	613b      	str	r3, [r7, #16]
 80043d0:	e013      	b.n	80043fa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d110      	bne.n	80043fa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	b29a      	uxth	r2, r3
 80043dc:	f107 0310 	add.w	r3, r7, #16
 80043e0:	9301      	str	r3, [sp, #4]
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f000 fe60 	bl	80050b0 <xTaskCreate>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d001      	beq.n	80043fa <osThreadNew+0x11a>
            hTask = NULL;
 80043f6:	2300      	movs	r3, #0
 80043f8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80043fa:	693b      	ldr	r3, [r7, #16]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3728      	adds	r7, #40	@ 0x28
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800440c:	f3ef 8305 	mrs	r3, IPSR
 8004410:	60bb      	str	r3, [r7, #8]
  return(result);
 8004412:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <osDelay+0x1c>
    stat = osErrorISR;
 8004418:	f06f 0305 	mvn.w	r3, #5
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	e007      	b.n	8004430 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <osDelay+0x2c>
      vTaskDelay(ticks);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 ff9e 	bl	800536c <vTaskDelay>
    }
  }

  return (stat);
 8004430:	68fb      	ldr	r3, [r7, #12]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
	...

0800443c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4a06      	ldr	r2, [pc, #24]	@ (8004464 <vApplicationGetIdleTaskMemory+0x28>)
 800444c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	4a05      	ldr	r2, [pc, #20]	@ (8004468 <vApplicationGetIdleTaskMemory+0x2c>)
 8004452:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2280      	movs	r2, #128	@ 0x80
 8004458:	601a      	str	r2, [r3, #0]
}
 800445a:	bf00      	nop
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	bc80      	pop	{r7}
 8004462:	4770      	bx	lr
 8004464:	200003cc 	.word	0x200003cc
 8004468:	20000474 	.word	0x20000474

0800446c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4a07      	ldr	r2, [pc, #28]	@ (8004498 <vApplicationGetTimerTaskMemory+0x2c>)
 800447c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	4a06      	ldr	r2, [pc, #24]	@ (800449c <vApplicationGetTimerTaskMemory+0x30>)
 8004482:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800448a:	601a      	str	r2, [r3, #0]
}
 800448c:	bf00      	nop
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	bc80      	pop	{r7}
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	20000674 	.word	0x20000674
 800449c:	2000071c 	.word	0x2000071c

080044a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f103 0208 	add.w	r2, r3, #8
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f04f 32ff 	mov.w	r2, #4294967295
 80044b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f103 0208 	add.w	r2, r3, #8
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f103 0208 	add.w	r2, r3, #8
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr

080044de <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80044de:	b480      	push	{r7}
 80044e0:	b083      	sub	sp, #12
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr

080044f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044f6:	b480      	push	{r7}
 80044f8:	b085      	sub	sp, #20
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
 80044fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	601a      	str	r2, [r3, #0]
}
 8004532:	bf00      	nop
 8004534:	3714      	adds	r7, #20
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004552:	d103      	bne.n	800455c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	e00c      	b.n	8004576 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3308      	adds	r3, #8
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	e002      	b.n	800456a <vListInsert+0x2e>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	60fb      	str	r3, [r7, #12]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	429a      	cmp	r2, r3
 8004574:	d2f6      	bcs.n	8004564 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	601a      	str	r2, [r3, #0]
}
 80045a2:	bf00      	nop
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr

080045ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	691b      	ldr	r3, [r3, #16]
 80045b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	6892      	ldr	r2, [r2, #8]
 80045c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6852      	ldr	r2, [r2, #4]
 80045cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d103      	bne.n	80045e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	1e5a      	subs	r2, r3, #1
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3714      	adds	r7, #20
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bc80      	pop	{r7}
 80045fc:	4770      	bx	lr
	...

08004600 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10b      	bne.n	800462c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004618:	f383 8811 	msr	BASEPRI, r3
 800461c:	f3bf 8f6f 	isb	sy
 8004620:	f3bf 8f4f 	dsb	sy
 8004624:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004626:	bf00      	nop
 8004628:	bf00      	nop
 800462a:	e7fd      	b.n	8004628 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800462c:	f002 f85e 	bl	80066ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004638:	68f9      	ldr	r1, [r7, #12]
 800463a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800463c:	fb01 f303 	mul.w	r3, r1, r3
 8004640:	441a      	add	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465c:	3b01      	subs	r3, #1
 800465e:	68f9      	ldr	r1, [r7, #12]
 8004660:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004662:	fb01 f303 	mul.w	r3, r1, r3
 8004666:	441a      	add	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	22ff      	movs	r2, #255	@ 0xff
 8004670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	22ff      	movs	r2, #255	@ 0xff
 8004678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d114      	bne.n	80046ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d01a      	beq.n	80046c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	3310      	adds	r3, #16
 800468e:	4618      	mov	r0, r3
 8004690:	f001 f93c 	bl	800590c <xTaskRemoveFromEventList>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d012      	beq.n	80046c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800469a:	4b0d      	ldr	r3, [pc, #52]	@ (80046d0 <xQueueGenericReset+0xd0>)
 800469c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	f3bf 8f4f 	dsb	sy
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	e009      	b.n	80046c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	3310      	adds	r3, #16
 80046b0:	4618      	mov	r0, r3
 80046b2:	f7ff fef5 	bl	80044a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	3324      	adds	r3, #36	@ 0x24
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff fef0 	bl	80044a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80046c0:	f002 f844 	bl	800674c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80046c4:	2301      	movs	r3, #1
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	e000ed04 	.word	0xe000ed04

080046d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08e      	sub	sp, #56	@ 0x38
 80046d8:	af02      	add	r7, sp, #8
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10b      	bne.n	8004700 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80046e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ec:	f383 8811 	msr	BASEPRI, r3
 80046f0:	f3bf 8f6f 	isb	sy
 80046f4:	f3bf 8f4f 	dsb	sy
 80046f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046fa:	bf00      	nop
 80046fc:	bf00      	nop
 80046fe:	e7fd      	b.n	80046fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10b      	bne.n	800471e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800470a:	f383 8811 	msr	BASEPRI, r3
 800470e:	f3bf 8f6f 	isb	sy
 8004712:	f3bf 8f4f 	dsb	sy
 8004716:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004718:	bf00      	nop
 800471a:	bf00      	nop
 800471c:	e7fd      	b.n	800471a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d002      	beq.n	800472a <xQueueGenericCreateStatic+0x56>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <xQueueGenericCreateStatic+0x5a>
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <xQueueGenericCreateStatic+0x5c>
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10b      	bne.n	800474c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004738:	f383 8811 	msr	BASEPRI, r3
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	623b      	str	r3, [r7, #32]
}
 8004746:	bf00      	nop
 8004748:	bf00      	nop
 800474a:	e7fd      	b.n	8004748 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d102      	bne.n	8004758 <xQueueGenericCreateStatic+0x84>
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d101      	bne.n	800475c <xQueueGenericCreateStatic+0x88>
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <xQueueGenericCreateStatic+0x8a>
 800475c:	2300      	movs	r3, #0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d10b      	bne.n	800477a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004766:	f383 8811 	msr	BASEPRI, r3
 800476a:	f3bf 8f6f 	isb	sy
 800476e:	f3bf 8f4f 	dsb	sy
 8004772:	61fb      	str	r3, [r7, #28]
}
 8004774:	bf00      	nop
 8004776:	bf00      	nop
 8004778:	e7fd      	b.n	8004776 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800477a:	2350      	movs	r3, #80	@ 0x50
 800477c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2b50      	cmp	r3, #80	@ 0x50
 8004782:	d00b      	beq.n	800479c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	61bb      	str	r3, [r7, #24]
}
 8004796:	bf00      	nop
 8004798:	bf00      	nop
 800479a:	e7fd      	b.n	8004798 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800479c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80047a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00d      	beq.n	80047c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80047a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80047b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80047b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	4613      	mov	r3, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	68b9      	ldr	r1, [r7, #8]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 f805 	bl	80047ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80047c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3730      	adds	r7, #48	@ 0x30
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b084      	sub	sp, #16
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d103      	bne.n	80047ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	e002      	b.n	80047f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80047fc:	2101      	movs	r1, #1
 80047fe:	69b8      	ldr	r0, [r7, #24]
 8004800:	f7ff fefe 	bl	8004600 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	78fa      	ldrb	r2, [r7, #3]
 8004808:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800480c:	bf00      	nop
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b08e      	sub	sp, #56	@ 0x38
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
 8004820:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004822:	2300      	movs	r3, #0
 8004824:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800482a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10b      	bne.n	8004848 <xQueueGenericSend+0x34>
	__asm volatile
 8004830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004842:	bf00      	nop
 8004844:	bf00      	nop
 8004846:	e7fd      	b.n	8004844 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d103      	bne.n	8004856 <xQueueGenericSend+0x42>
 800484e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <xQueueGenericSend+0x46>
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <xQueueGenericSend+0x48>
 800485a:	2300      	movs	r3, #0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10b      	bne.n	8004878 <xQueueGenericSend+0x64>
	__asm volatile
 8004860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004864:	f383 8811 	msr	BASEPRI, r3
 8004868:	f3bf 8f6f 	isb	sy
 800486c:	f3bf 8f4f 	dsb	sy
 8004870:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004872:	bf00      	nop
 8004874:	bf00      	nop
 8004876:	e7fd      	b.n	8004874 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	2b02      	cmp	r3, #2
 800487c:	d103      	bne.n	8004886 <xQueueGenericSend+0x72>
 800487e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	2b01      	cmp	r3, #1
 8004884:	d101      	bne.n	800488a <xQueueGenericSend+0x76>
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <xQueueGenericSend+0x78>
 800488a:	2300      	movs	r3, #0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10b      	bne.n	80048a8 <xQueueGenericSend+0x94>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004894:	f383 8811 	msr	BASEPRI, r3
 8004898:	f3bf 8f6f 	isb	sy
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	623b      	str	r3, [r7, #32]
}
 80048a2:	bf00      	nop
 80048a4:	bf00      	nop
 80048a6:	e7fd      	b.n	80048a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048a8:	f001 f9f6 	bl	8005c98 <xTaskGetSchedulerState>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d102      	bne.n	80048b8 <xQueueGenericSend+0xa4>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <xQueueGenericSend+0xa8>
 80048b8:	2301      	movs	r3, #1
 80048ba:	e000      	b.n	80048be <xQueueGenericSend+0xaa>
 80048bc:	2300      	movs	r3, #0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d10b      	bne.n	80048da <xQueueGenericSend+0xc6>
	__asm volatile
 80048c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c6:	f383 8811 	msr	BASEPRI, r3
 80048ca:	f3bf 8f6f 	isb	sy
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	61fb      	str	r3, [r7, #28]
}
 80048d4:	bf00      	nop
 80048d6:	bf00      	nop
 80048d8:	e7fd      	b.n	80048d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048da:	f001 ff07 	bl	80066ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d302      	bcc.n	80048f0 <xQueueGenericSend+0xdc>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d129      	bne.n	8004944 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	68b9      	ldr	r1, [r7, #8]
 80048f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048f6:	f000 fa0f 	bl	8004d18 <prvCopyDataToQueue>
 80048fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	2b00      	cmp	r3, #0
 8004902:	d010      	beq.n	8004926 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004906:	3324      	adds	r3, #36	@ 0x24
 8004908:	4618      	mov	r0, r3
 800490a:	f000 ffff 	bl	800590c <xTaskRemoveFromEventList>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d013      	beq.n	800493c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004914:	4b3f      	ldr	r3, [pc, #252]	@ (8004a14 <xQueueGenericSend+0x200>)
 8004916:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	e00a      	b.n	800493c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004928:	2b00      	cmp	r3, #0
 800492a:	d007      	beq.n	800493c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800492c:	4b39      	ldr	r3, [pc, #228]	@ (8004a14 <xQueueGenericSend+0x200>)
 800492e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800493c:	f001 ff06 	bl	800674c <vPortExitCritical>
				return pdPASS;
 8004940:	2301      	movs	r3, #1
 8004942:	e063      	b.n	8004a0c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d103      	bne.n	8004952 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800494a:	f001 feff 	bl	800674c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800494e:	2300      	movs	r3, #0
 8004950:	e05c      	b.n	8004a0c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004954:	2b00      	cmp	r3, #0
 8004956:	d106      	bne.n	8004966 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004958:	f107 0314 	add.w	r3, r7, #20
 800495c:	4618      	mov	r0, r3
 800495e:	f001 f839 	bl	80059d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004962:	2301      	movs	r3, #1
 8004964:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004966:	f001 fef1 	bl	800674c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800496a:	f000 fda5 	bl	80054b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800496e:	f001 febd 	bl	80066ec <vPortEnterCritical>
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004978:	b25b      	sxtb	r3, r3
 800497a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497e:	d103      	bne.n	8004988 <xQueueGenericSend+0x174>
 8004980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004982:	2200      	movs	r2, #0
 8004984:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800498e:	b25b      	sxtb	r3, r3
 8004990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004994:	d103      	bne.n	800499e <xQueueGenericSend+0x18a>
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	2200      	movs	r2, #0
 800499a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800499e:	f001 fed5 	bl	800674c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80049a2:	1d3a      	adds	r2, r7, #4
 80049a4:	f107 0314 	add.w	r3, r7, #20
 80049a8:	4611      	mov	r1, r2
 80049aa:	4618      	mov	r0, r3
 80049ac:	f001 f828 	bl	8005a00 <xTaskCheckForTimeOut>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d124      	bne.n	8004a00 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80049b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049b8:	f000 faa6 	bl	8004f08 <prvIsQueueFull>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d018      	beq.n	80049f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80049c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c4:	3310      	adds	r3, #16
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	4611      	mov	r1, r2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 ff4c 	bl	8005868 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80049d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049d2:	f000 fa31 	bl	8004e38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80049d6:	f000 fd7d 	bl	80054d4 <xTaskResumeAll>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f47f af7c 	bne.w	80048da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80049e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004a14 <xQueueGenericSend+0x200>)
 80049e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049e8:	601a      	str	r2, [r3, #0]
 80049ea:	f3bf 8f4f 	dsb	sy
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	e772      	b.n	80048da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80049f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049f6:	f000 fa1f 	bl	8004e38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049fa:	f000 fd6b 	bl	80054d4 <xTaskResumeAll>
 80049fe:	e76c      	b.n	80048da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a02:	f000 fa19 	bl	8004e38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a06:	f000 fd65 	bl	80054d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3738      	adds	r7, #56	@ 0x38
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	e000ed04 	.word	0xe000ed04

08004a18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b090      	sub	sp, #64	@ 0x40
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
 8004a24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10b      	bne.n	8004a48 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a34:	f383 8811 	msr	BASEPRI, r3
 8004a38:	f3bf 8f6f 	isb	sy
 8004a3c:	f3bf 8f4f 	dsb	sy
 8004a40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a42:	bf00      	nop
 8004a44:	bf00      	nop
 8004a46:	e7fd      	b.n	8004a44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d103      	bne.n	8004a56 <xQueueGenericSendFromISR+0x3e>
 8004a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <xQueueGenericSendFromISR+0x42>
 8004a56:	2301      	movs	r3, #1
 8004a58:	e000      	b.n	8004a5c <xQueueGenericSendFromISR+0x44>
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10b      	bne.n	8004a78 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a64:	f383 8811 	msr	BASEPRI, r3
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a72:	bf00      	nop
 8004a74:	bf00      	nop
 8004a76:	e7fd      	b.n	8004a74 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d103      	bne.n	8004a86 <xQueueGenericSendFromISR+0x6e>
 8004a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d101      	bne.n	8004a8a <xQueueGenericSendFromISR+0x72>
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <xQueueGenericSendFromISR+0x74>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10b      	bne.n	8004aa8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	623b      	str	r3, [r7, #32]
}
 8004aa2:	bf00      	nop
 8004aa4:	bf00      	nop
 8004aa6:	e7fd      	b.n	8004aa4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004aa8:	f001 fee2 	bl	8006870 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004aac:	f3ef 8211 	mrs	r2, BASEPRI
 8004ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	61fa      	str	r2, [r7, #28]
 8004ac2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ac4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ac6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d302      	bcc.n	8004ada <xQueueGenericSendFromISR+0xc2>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d12f      	bne.n	8004b3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004adc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ae0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	68b9      	ldr	r1, [r7, #8]
 8004aee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004af0:	f000 f912 	bl	8004d18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004af4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afc:	d112      	bne.n	8004b24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d016      	beq.n	8004b34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b08:	3324      	adds	r3, #36	@ 0x24
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fefe 	bl	800590c <xTaskRemoveFromEventList>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00e      	beq.n	8004b34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00b      	beq.n	8004b34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	e007      	b.n	8004b34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004b28:	3301      	adds	r3, #1
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	b25a      	sxtb	r2, r3
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004b34:	2301      	movs	r3, #1
 8004b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004b38:	e001      	b.n	8004b3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004b48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3740      	adds	r7, #64	@ 0x40
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08c      	sub	sp, #48	@ 0x30
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004b60:	2300      	movs	r3, #0
 8004b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <xQueueReceive+0x32>
	__asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	623b      	str	r3, [r7, #32]
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	e7fd      	b.n	8004b82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d103      	bne.n	8004b94 <xQueueReceive+0x40>
 8004b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <xQueueReceive+0x44>
 8004b94:	2301      	movs	r3, #1
 8004b96:	e000      	b.n	8004b9a <xQueueReceive+0x46>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10b      	bne.n	8004bb6 <xQueueReceive+0x62>
	__asm volatile
 8004b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba2:	f383 8811 	msr	BASEPRI, r3
 8004ba6:	f3bf 8f6f 	isb	sy
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	61fb      	str	r3, [r7, #28]
}
 8004bb0:	bf00      	nop
 8004bb2:	bf00      	nop
 8004bb4:	e7fd      	b.n	8004bb2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bb6:	f001 f86f 	bl	8005c98 <xTaskGetSchedulerState>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <xQueueReceive+0x72>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d101      	bne.n	8004bca <xQueueReceive+0x76>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e000      	b.n	8004bcc <xQueueReceive+0x78>
 8004bca:	2300      	movs	r3, #0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10b      	bne.n	8004be8 <xQueueReceive+0x94>
	__asm volatile
 8004bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd4:	f383 8811 	msr	BASEPRI, r3
 8004bd8:	f3bf 8f6f 	isb	sy
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	61bb      	str	r3, [r7, #24]
}
 8004be2:	bf00      	nop
 8004be4:	bf00      	nop
 8004be6:	e7fd      	b.n	8004be4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004be8:	f001 fd80 	bl	80066ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d01f      	beq.n	8004c38 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bfc:	f000 f8f6 	bl	8004dec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c02:	1e5a      	subs	r2, r3, #1
 8004c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c06:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00f      	beq.n	8004c30 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c12:	3310      	adds	r3, #16
 8004c14:	4618      	mov	r0, r3
 8004c16:	f000 fe79 	bl	800590c <xTaskRemoveFromEventList>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d007      	beq.n	8004c30 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c20:	4b3c      	ldr	r3, [pc, #240]	@ (8004d14 <xQueueReceive+0x1c0>)
 8004c22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c30:	f001 fd8c 	bl	800674c <vPortExitCritical>
				return pdPASS;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e069      	b.n	8004d0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d103      	bne.n	8004c46 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c3e:	f001 fd85 	bl	800674c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004c42:	2300      	movs	r3, #0
 8004c44:	e062      	b.n	8004d0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d106      	bne.n	8004c5a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c4c:	f107 0310 	add.w	r3, r7, #16
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 febf 	bl	80059d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c56:	2301      	movs	r3, #1
 8004c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c5a:	f001 fd77 	bl	800674c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c5e:	f000 fc2b 	bl	80054b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c62:	f001 fd43 	bl	80066ec <vPortEnterCritical>
 8004c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c6c:	b25b      	sxtb	r3, r3
 8004c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c72:	d103      	bne.n	8004c7c <xQueueReceive+0x128>
 8004c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c82:	b25b      	sxtb	r3, r3
 8004c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c88:	d103      	bne.n	8004c92 <xQueueReceive+0x13e>
 8004c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c92:	f001 fd5b 	bl	800674c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c96:	1d3a      	adds	r2, r7, #4
 8004c98:	f107 0310 	add.w	r3, r7, #16
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 feae 	bl	8005a00 <xTaskCheckForTimeOut>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d123      	bne.n	8004cf2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004caa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cac:	f000 f916 	bl	8004edc <prvIsQueueEmpty>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d017      	beq.n	8004ce6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb8:	3324      	adds	r3, #36	@ 0x24
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f000 fdd2 	bl	8005868 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004cc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cc6:	f000 f8b7 	bl	8004e38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004cca:	f000 fc03 	bl	80054d4 <xTaskResumeAll>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d189      	bne.n	8004be8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d14 <xQueueReceive+0x1c0>)
 8004cd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	f3bf 8f4f 	dsb	sy
 8004ce0:	f3bf 8f6f 	isb	sy
 8004ce4:	e780      	b.n	8004be8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ce6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ce8:	f000 f8a6 	bl	8004e38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004cec:	f000 fbf2 	bl	80054d4 <xTaskResumeAll>
 8004cf0:	e77a      	b.n	8004be8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004cf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cf4:	f000 f8a0 	bl	8004e38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004cf8:	f000 fbec 	bl	80054d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004cfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cfe:	f000 f8ed 	bl	8004edc <prvIsQueueEmpty>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f43f af6f 	beq.w	8004be8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3730      	adds	r7, #48	@ 0x30
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	e000ed04 	.word	0xe000ed04

08004d18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d24:	2300      	movs	r3, #0
 8004d26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10d      	bne.n	8004d52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d14d      	bne.n	8004dda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 ffc6 	bl	8005cd4 <xTaskPriorityDisinherit>
 8004d48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	609a      	str	r2, [r3, #8]
 8004d50:	e043      	b.n	8004dda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d119      	bne.n	8004d8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6858      	ldr	r0, [r3, #4]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d60:	461a      	mov	r2, r3
 8004d62:	68b9      	ldr	r1, [r7, #8]
 8004d64:	f002 f892 	bl	8006e8c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d70:	441a      	add	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d32b      	bcc.n	8004dda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	605a      	str	r2, [r3, #4]
 8004d8a:	e026      	b.n	8004dda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	68d8      	ldr	r0, [r3, #12]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d94:	461a      	mov	r2, r3
 8004d96:	68b9      	ldr	r1, [r7, #8]
 8004d98:	f002 f878 	bl	8006e8c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	425b      	negs	r3, r3
 8004da6:	441a      	add	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	68da      	ldr	r2, [r3, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d207      	bcs.n	8004dc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc0:	425b      	negs	r3, r3
 8004dc2:	441a      	add	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d105      	bne.n	8004dda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d002      	beq.n	8004dda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004de2:	697b      	ldr	r3, [r7, #20]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d018      	beq.n	8004e30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e06:	441a      	add	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d303      	bcc.n	8004e20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	68d9      	ldr	r1, [r3, #12]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	461a      	mov	r2, r3
 8004e2a:	6838      	ldr	r0, [r7, #0]
 8004e2c:	f002 f82e 	bl	8006e8c <memcpy>
	}
}
 8004e30:	bf00      	nop
 8004e32:	3708      	adds	r7, #8
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e40:	f001 fc54 	bl	80066ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e4c:	e011      	b.n	8004e72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d012      	beq.n	8004e7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	3324      	adds	r3, #36	@ 0x24
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f000 fd56 	bl	800590c <xTaskRemoveFromEventList>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d001      	beq.n	8004e6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e66:	f000 fe2f 	bl	8005ac8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e6a:	7bfb      	ldrb	r3, [r7, #15]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	dce9      	bgt.n	8004e4e <prvUnlockQueue+0x16>
 8004e7a:	e000      	b.n	8004e7e <prvUnlockQueue+0x46>
					break;
 8004e7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	22ff      	movs	r2, #255	@ 0xff
 8004e82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004e86:	f001 fc61 	bl	800674c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e8a:	f001 fc2f 	bl	80066ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e96:	e011      	b.n	8004ebc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d012      	beq.n	8004ec6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	3310      	adds	r3, #16
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 fd31 	bl	800590c <xTaskRemoveFromEventList>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d001      	beq.n	8004eb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004eb0:	f000 fe0a 	bl	8005ac8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004eb4:	7bbb      	ldrb	r3, [r7, #14]
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ebc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	dce9      	bgt.n	8004e98 <prvUnlockQueue+0x60>
 8004ec4:	e000      	b.n	8004ec8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ec6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	22ff      	movs	r2, #255	@ 0xff
 8004ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004ed0:	f001 fc3c 	bl	800674c <vPortExitCritical>
}
 8004ed4:	bf00      	nop
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ee4:	f001 fc02 	bl	80066ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d102      	bne.n	8004ef6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	e001      	b.n	8004efa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004efa:	f001 fc27 	bl	800674c <vPortExitCritical>

	return xReturn;
 8004efe:	68fb      	ldr	r3, [r7, #12]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f10:	f001 fbec 	bl	80066ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d102      	bne.n	8004f26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f20:	2301      	movs	r3, #1
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	e001      	b.n	8004f2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f26:	2300      	movs	r3, #0
 8004f28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f2a:	f001 fc0f 	bl	800674c <vPortExitCritical>

	return xReturn;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f42:	2300      	movs	r3, #0
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	e014      	b.n	8004f72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004f48:	4a0e      	ldr	r2, [pc, #56]	@ (8004f84 <vQueueAddToRegistry+0x4c>)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10b      	bne.n	8004f6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f54:	490b      	ldr	r1, [pc, #44]	@ (8004f84 <vQueueAddToRegistry+0x4c>)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f5e:	4a09      	ldr	r2, [pc, #36]	@ (8004f84 <vQueueAddToRegistry+0x4c>)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4413      	add	r3, r2
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004f6a:	e006      	b.n	8004f7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	60fb      	str	r3, [r7, #12]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2b07      	cmp	r3, #7
 8004f76:	d9e7      	bls.n	8004f48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bc80      	pop	{r7}
 8004f82:	4770      	bx	lr
 8004f84:	20000b1c 	.word	0x20000b1c

08004f88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004f98:	f001 fba8 	bl	80066ec <vPortEnterCritical>
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fa2:	b25b      	sxtb	r3, r3
 8004fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa8:	d103      	bne.n	8004fb2 <vQueueWaitForMessageRestricted+0x2a>
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fb8:	b25b      	sxtb	r3, r3
 8004fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fbe:	d103      	bne.n	8004fc8 <vQueueWaitForMessageRestricted+0x40>
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fc8:	f001 fbc0 	bl	800674c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d106      	bne.n	8004fe2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	3324      	adds	r3, #36	@ 0x24
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	68b9      	ldr	r1, [r7, #8]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fc69 	bl	80058b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004fe2:	6978      	ldr	r0, [r7, #20]
 8004fe4:	f7ff ff28 	bl	8004e38 <prvUnlockQueue>
	}
 8004fe8:	bf00      	nop
 8004fea:	3718      	adds	r7, #24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b08e      	sub	sp, #56	@ 0x38
 8004ff4:	af04      	add	r7, sp, #16
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]
 8004ffc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10b      	bne.n	800501c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	623b      	str	r3, [r7, #32]
}
 8005016:	bf00      	nop
 8005018:	bf00      	nop
 800501a:	e7fd      	b.n	8005018 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800501c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005026:	f383 8811 	msr	BASEPRI, r3
 800502a:	f3bf 8f6f 	isb	sy
 800502e:	f3bf 8f4f 	dsb	sy
 8005032:	61fb      	str	r3, [r7, #28]
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	e7fd      	b.n	8005036 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800503a:	23a8      	movs	r3, #168	@ 0xa8
 800503c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	2ba8      	cmp	r3, #168	@ 0xa8
 8005042:	d00b      	beq.n	800505c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	61bb      	str	r3, [r7, #24]
}
 8005056:	bf00      	nop
 8005058:	bf00      	nop
 800505a:	e7fd      	b.n	8005058 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800505c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800505e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005060:	2b00      	cmp	r3, #0
 8005062:	d01e      	beq.n	80050a2 <xTaskCreateStatic+0xb2>
 8005064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005066:	2b00      	cmp	r3, #0
 8005068:	d01b      	beq.n	80050a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800506a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800506e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005072:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	2202      	movs	r2, #2
 8005078:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800507c:	2300      	movs	r3, #0
 800507e:	9303      	str	r3, [sp, #12]
 8005080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005082:	9302      	str	r3, [sp, #8]
 8005084:	f107 0314 	add.w	r3, r7, #20
 8005088:	9301      	str	r3, [sp, #4]
 800508a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	68b9      	ldr	r1, [r7, #8]
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 f851 	bl	800513c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800509a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800509c:	f000 f8f6 	bl	800528c <prvAddNewTaskToReadyList>
 80050a0:	e001      	b.n	80050a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80050a2:	2300      	movs	r3, #0
 80050a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80050a6:	697b      	ldr	r3, [r7, #20]
	}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3728      	adds	r7, #40	@ 0x28
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08c      	sub	sp, #48	@ 0x30
 80050b4:	af04      	add	r7, sp, #16
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	603b      	str	r3, [r7, #0]
 80050bc:	4613      	mov	r3, r2
 80050be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80050c0:	88fb      	ldrh	r3, [r7, #6]
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	4618      	mov	r0, r3
 80050c6:	f001 fc13 	bl	80068f0 <pvPortMalloc>
 80050ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00e      	beq.n	80050f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80050d2:	20a8      	movs	r0, #168	@ 0xa8
 80050d4:	f001 fc0c 	bl	80068f0 <pvPortMalloc>
 80050d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d003      	beq.n	80050e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80050e6:	e005      	b.n	80050f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80050e8:	6978      	ldr	r0, [r7, #20]
 80050ea:	f001 fccf 	bl	8006a8c <vPortFree>
 80050ee:	e001      	b.n	80050f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d017      	beq.n	800512a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005102:	88fa      	ldrh	r2, [r7, #6]
 8005104:	2300      	movs	r3, #0
 8005106:	9303      	str	r3, [sp, #12]
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	9302      	str	r3, [sp, #8]
 800510c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800510e:	9301      	str	r3, [sp, #4]
 8005110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	68b9      	ldr	r1, [r7, #8]
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 f80f 	bl	800513c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800511e:	69f8      	ldr	r0, [r7, #28]
 8005120:	f000 f8b4 	bl	800528c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005124:	2301      	movs	r3, #1
 8005126:	61bb      	str	r3, [r7, #24]
 8005128:	e002      	b.n	8005130 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800512a:	f04f 33ff 	mov.w	r3, #4294967295
 800512e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005130:	69bb      	ldr	r3, [r7, #24]
	}
 8005132:	4618      	mov	r0, r3
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
	...

0800513c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b088      	sub	sp, #32
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
 8005148:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800514a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	461a      	mov	r2, r3
 8005154:	21a5      	movs	r1, #165	@ 0xa5
 8005156:	f001 fdd9 	bl	8006d0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005164:	3b01      	subs	r3, #1
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	f023 0307 	bic.w	r3, r3, #7
 8005172:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00b      	beq.n	8005196 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	617b      	str	r3, [r7, #20]
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	e7fd      	b.n	8005192 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d01f      	beq.n	80051dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800519c:	2300      	movs	r3, #0
 800519e:	61fb      	str	r3, [r7, #28]
 80051a0:	e012      	b.n	80051c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	4413      	add	r3, r2
 80051a8:	7819      	ldrb	r1, [r3, #0]
 80051aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	4413      	add	r3, r2
 80051b0:	3334      	adds	r3, #52	@ 0x34
 80051b2:	460a      	mov	r2, r1
 80051b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	4413      	add	r3, r2
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d006      	beq.n	80051d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	3301      	adds	r3, #1
 80051c6:	61fb      	str	r3, [r7, #28]
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	2b0f      	cmp	r3, #15
 80051cc:	d9e9      	bls.n	80051a2 <prvInitialiseNewTask+0x66>
 80051ce:	e000      	b.n	80051d2 <prvInitialiseNewTask+0x96>
			{
				break;
 80051d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80051d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051da:	e003      	b.n	80051e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80051dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80051e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e6:	2b37      	cmp	r3, #55	@ 0x37
 80051e8:	d901      	bls.n	80051ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80051ea:	2337      	movs	r3, #55	@ 0x37
 80051ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80051ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80051f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051f8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80051fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051fc:	2200      	movs	r2, #0
 80051fe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005202:	3304      	adds	r3, #4
 8005204:	4618      	mov	r0, r3
 8005206:	f7ff f96a 	bl	80044de <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800520a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800520c:	3318      	adds	r3, #24
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff f965 	bl	80044de <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005218:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800521a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005222:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005228:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800522a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522c:	2200      	movs	r2, #0
 800522e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005234:	2200      	movs	r2, #0
 8005236:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	3354      	adds	r3, #84	@ 0x54
 800523e:	224c      	movs	r2, #76	@ 0x4c
 8005240:	2100      	movs	r1, #0
 8005242:	4618      	mov	r0, r3
 8005244:	f001 fd62 	bl	8006d0c <memset>
 8005248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524a:	4a0d      	ldr	r2, [pc, #52]	@ (8005280 <prvInitialiseNewTask+0x144>)
 800524c:	659a      	str	r2, [r3, #88]	@ 0x58
 800524e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005250:	4a0c      	ldr	r2, [pc, #48]	@ (8005284 <prvInitialiseNewTask+0x148>)
 8005252:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005256:	4a0c      	ldr	r2, [pc, #48]	@ (8005288 <prvInitialiseNewTask+0x14c>)
 8005258:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	68f9      	ldr	r1, [r7, #12]
 800525e:	69b8      	ldr	r0, [r7, #24]
 8005260:	f001 f954 	bl	800650c <pxPortInitialiseStack>
 8005264:	4602      	mov	r2, r0
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800526a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005274:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005276:	bf00      	nop
 8005278:	3720      	adds	r7, #32
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20001db0 	.word	0x20001db0
 8005284:	20001e18 	.word	0x20001e18
 8005288:	20001e80 	.word	0x20001e80

0800528c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005294:	f001 fa2a 	bl	80066ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005298:	4b2d      	ldr	r3, [pc, #180]	@ (8005350 <prvAddNewTaskToReadyList+0xc4>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3301      	adds	r3, #1
 800529e:	4a2c      	ldr	r2, [pc, #176]	@ (8005350 <prvAddNewTaskToReadyList+0xc4>)
 80052a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80052a2:	4b2c      	ldr	r3, [pc, #176]	@ (8005354 <prvAddNewTaskToReadyList+0xc8>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d109      	bne.n	80052be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052aa:	4a2a      	ldr	r2, [pc, #168]	@ (8005354 <prvAddNewTaskToReadyList+0xc8>)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052b0:	4b27      	ldr	r3, [pc, #156]	@ (8005350 <prvAddNewTaskToReadyList+0xc4>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d110      	bne.n	80052da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052b8:	f000 fc2a 	bl	8005b10 <prvInitialiseTaskLists>
 80052bc:	e00d      	b.n	80052da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80052be:	4b26      	ldr	r3, [pc, #152]	@ (8005358 <prvAddNewTaskToReadyList+0xcc>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d109      	bne.n	80052da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052c6:	4b23      	ldr	r3, [pc, #140]	@ (8005354 <prvAddNewTaskToReadyList+0xc8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d802      	bhi.n	80052da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80052d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005354 <prvAddNewTaskToReadyList+0xc8>)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80052da:	4b20      	ldr	r3, [pc, #128]	@ (800535c <prvAddNewTaskToReadyList+0xd0>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3301      	adds	r3, #1
 80052e0:	4a1e      	ldr	r2, [pc, #120]	@ (800535c <prvAddNewTaskToReadyList+0xd0>)
 80052e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80052e4:	4b1d      	ldr	r3, [pc, #116]	@ (800535c <prvAddNewTaskToReadyList+0xd0>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005360 <prvAddNewTaskToReadyList+0xd4>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d903      	bls.n	8005300 <prvAddNewTaskToReadyList+0x74>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fc:	4a18      	ldr	r2, [pc, #96]	@ (8005360 <prvAddNewTaskToReadyList+0xd4>)
 80052fe:	6013      	str	r3, [r2, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005304:	4613      	mov	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	4a15      	ldr	r2, [pc, #84]	@ (8005364 <prvAddNewTaskToReadyList+0xd8>)
 800530e:	441a      	add	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	3304      	adds	r3, #4
 8005314:	4619      	mov	r1, r3
 8005316:	4610      	mov	r0, r2
 8005318:	f7ff f8ed 	bl	80044f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800531c:	f001 fa16 	bl	800674c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005320:	4b0d      	ldr	r3, [pc, #52]	@ (8005358 <prvAddNewTaskToReadyList+0xcc>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00e      	beq.n	8005346 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005328:	4b0a      	ldr	r3, [pc, #40]	@ (8005354 <prvAddNewTaskToReadyList+0xc8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005332:	429a      	cmp	r2, r3
 8005334:	d207      	bcs.n	8005346 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005336:	4b0c      	ldr	r3, [pc, #48]	@ (8005368 <prvAddNewTaskToReadyList+0xdc>)
 8005338:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800533c:	601a      	str	r2, [r3, #0]
 800533e:	f3bf 8f4f 	dsb	sy
 8005342:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	20001030 	.word	0x20001030
 8005354:	20000b5c 	.word	0x20000b5c
 8005358:	2000103c 	.word	0x2000103c
 800535c:	2000104c 	.word	0x2000104c
 8005360:	20001038 	.word	0x20001038
 8005364:	20000b60 	.word	0x20000b60
 8005368:	e000ed04 	.word	0xe000ed04

0800536c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d018      	beq.n	80053b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800537e:	4b14      	ldr	r3, [pc, #80]	@ (80053d0 <vTaskDelay+0x64>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <vTaskDelay+0x32>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	60bb      	str	r3, [r7, #8]
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	e7fd      	b.n	800539a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800539e:	f000 f88b 	bl	80054b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053a2:	2100      	movs	r1, #0
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 fd05 	bl	8005db4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053aa:	f000 f893 	bl	80054d4 <xTaskResumeAll>
 80053ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d107      	bne.n	80053c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80053b6:	4b07      	ldr	r3, [pc, #28]	@ (80053d4 <vTaskDelay+0x68>)
 80053b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	f3bf 8f4f 	dsb	sy
 80053c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053c6:	bf00      	nop
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	20001058 	.word	0x20001058
 80053d4:	e000ed04 	.word	0xe000ed04

080053d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08a      	sub	sp, #40	@ 0x28
 80053dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80053e2:	2300      	movs	r3, #0
 80053e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80053e6:	463a      	mov	r2, r7
 80053e8:	1d39      	adds	r1, r7, #4
 80053ea:	f107 0308 	add.w	r3, r7, #8
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7ff f824 	bl	800443c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80053f4:	6839      	ldr	r1, [r7, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	9202      	str	r2, [sp, #8]
 80053fc:	9301      	str	r3, [sp, #4]
 80053fe:	2300      	movs	r3, #0
 8005400:	9300      	str	r3, [sp, #0]
 8005402:	2300      	movs	r3, #0
 8005404:	460a      	mov	r2, r1
 8005406:	4924      	ldr	r1, [pc, #144]	@ (8005498 <vTaskStartScheduler+0xc0>)
 8005408:	4824      	ldr	r0, [pc, #144]	@ (800549c <vTaskStartScheduler+0xc4>)
 800540a:	f7ff fdf1 	bl	8004ff0 <xTaskCreateStatic>
 800540e:	4603      	mov	r3, r0
 8005410:	4a23      	ldr	r2, [pc, #140]	@ (80054a0 <vTaskStartScheduler+0xc8>)
 8005412:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005414:	4b22      	ldr	r3, [pc, #136]	@ (80054a0 <vTaskStartScheduler+0xc8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800541c:	2301      	movs	r3, #1
 800541e:	617b      	str	r3, [r7, #20]
 8005420:	e001      	b.n	8005426 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005422:	2300      	movs	r3, #0
 8005424:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d102      	bne.n	8005432 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800542c:	f000 fd16 	bl	8005e5c <xTimerCreateTimerTask>
 8005430:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d11b      	bne.n	8005470 <vTaskStartScheduler+0x98>
	__asm volatile
 8005438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543c:	f383 8811 	msr	BASEPRI, r3
 8005440:	f3bf 8f6f 	isb	sy
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	613b      	str	r3, [r7, #16]
}
 800544a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800544c:	4b15      	ldr	r3, [pc, #84]	@ (80054a4 <vTaskStartScheduler+0xcc>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	3354      	adds	r3, #84	@ 0x54
 8005452:	4a15      	ldr	r2, [pc, #84]	@ (80054a8 <vTaskStartScheduler+0xd0>)
 8005454:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005456:	4b15      	ldr	r3, [pc, #84]	@ (80054ac <vTaskStartScheduler+0xd4>)
 8005458:	f04f 32ff 	mov.w	r2, #4294967295
 800545c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800545e:	4b14      	ldr	r3, [pc, #80]	@ (80054b0 <vTaskStartScheduler+0xd8>)
 8005460:	2201      	movs	r2, #1
 8005462:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005464:	4b13      	ldr	r3, [pc, #76]	@ (80054b4 <vTaskStartScheduler+0xdc>)
 8005466:	2200      	movs	r2, #0
 8005468:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800546a:	f001 f8cd 	bl	8006608 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800546e:	e00f      	b.n	8005490 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005476:	d10b      	bne.n	8005490 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547c:	f383 8811 	msr	BASEPRI, r3
 8005480:	f3bf 8f6f 	isb	sy
 8005484:	f3bf 8f4f 	dsb	sy
 8005488:	60fb      	str	r3, [r7, #12]
}
 800548a:	bf00      	nop
 800548c:	bf00      	nop
 800548e:	e7fd      	b.n	800548c <vTaskStartScheduler+0xb4>
}
 8005490:	bf00      	nop
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	08007c4c 	.word	0x08007c4c
 800549c:	08005ae1 	.word	0x08005ae1
 80054a0:	20001054 	.word	0x20001054
 80054a4:	20000b5c 	.word	0x20000b5c
 80054a8:	20000010 	.word	0x20000010
 80054ac:	20001050 	.word	0x20001050
 80054b0:	2000103c 	.word	0x2000103c
 80054b4:	20001034 	.word	0x20001034

080054b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054b8:	b480      	push	{r7}
 80054ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054bc:	4b04      	ldr	r3, [pc, #16]	@ (80054d0 <vTaskSuspendAll+0x18>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3301      	adds	r3, #1
 80054c2:	4a03      	ldr	r2, [pc, #12]	@ (80054d0 <vTaskSuspendAll+0x18>)
 80054c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054c6:	bf00      	nop
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bc80      	pop	{r7}
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	20001058 	.word	0x20001058

080054d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80054de:	2300      	movs	r3, #0
 80054e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80054e2:	4b42      	ldr	r3, [pc, #264]	@ (80055ec <xTaskResumeAll+0x118>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10b      	bne.n	8005502 <xTaskResumeAll+0x2e>
	__asm volatile
 80054ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ee:	f383 8811 	msr	BASEPRI, r3
 80054f2:	f3bf 8f6f 	isb	sy
 80054f6:	f3bf 8f4f 	dsb	sy
 80054fa:	603b      	str	r3, [r7, #0]
}
 80054fc:	bf00      	nop
 80054fe:	bf00      	nop
 8005500:	e7fd      	b.n	80054fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005502:	f001 f8f3 	bl	80066ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005506:	4b39      	ldr	r3, [pc, #228]	@ (80055ec <xTaskResumeAll+0x118>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3b01      	subs	r3, #1
 800550c:	4a37      	ldr	r2, [pc, #220]	@ (80055ec <xTaskResumeAll+0x118>)
 800550e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005510:	4b36      	ldr	r3, [pc, #216]	@ (80055ec <xTaskResumeAll+0x118>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d162      	bne.n	80055de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005518:	4b35      	ldr	r3, [pc, #212]	@ (80055f0 <xTaskResumeAll+0x11c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d05e      	beq.n	80055de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005520:	e02f      	b.n	8005582 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005522:	4b34      	ldr	r3, [pc, #208]	@ (80055f4 <xTaskResumeAll+0x120>)
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	3318      	adds	r3, #24
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff f83c 	bl	80045ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	3304      	adds	r3, #4
 8005538:	4618      	mov	r0, r3
 800553a:	f7ff f837 	bl	80045ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005542:	4b2d      	ldr	r3, [pc, #180]	@ (80055f8 <xTaskResumeAll+0x124>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	429a      	cmp	r2, r3
 8005548:	d903      	bls.n	8005552 <xTaskResumeAll+0x7e>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554e:	4a2a      	ldr	r2, [pc, #168]	@ (80055f8 <xTaskResumeAll+0x124>)
 8005550:	6013      	str	r3, [r2, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4a27      	ldr	r2, [pc, #156]	@ (80055fc <xTaskResumeAll+0x128>)
 8005560:	441a      	add	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	3304      	adds	r3, #4
 8005566:	4619      	mov	r1, r3
 8005568:	4610      	mov	r0, r2
 800556a:	f7fe ffc4 	bl	80044f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005572:	4b23      	ldr	r3, [pc, #140]	@ (8005600 <xTaskResumeAll+0x12c>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005578:	429a      	cmp	r2, r3
 800557a:	d302      	bcc.n	8005582 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800557c:	4b21      	ldr	r3, [pc, #132]	@ (8005604 <xTaskResumeAll+0x130>)
 800557e:	2201      	movs	r2, #1
 8005580:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005582:	4b1c      	ldr	r3, [pc, #112]	@ (80055f4 <xTaskResumeAll+0x120>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1cb      	bne.n	8005522 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005590:	f000 fb62 	bl	8005c58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005594:	4b1c      	ldr	r3, [pc, #112]	@ (8005608 <xTaskResumeAll+0x134>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d010      	beq.n	80055c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055a0:	f000 f844 	bl	800562c <xTaskIncrementTick>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d002      	beq.n	80055b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80055aa:	4b16      	ldr	r3, [pc, #88]	@ (8005604 <xTaskResumeAll+0x130>)
 80055ac:	2201      	movs	r2, #1
 80055ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1f1      	bne.n	80055a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80055bc:	4b12      	ldr	r3, [pc, #72]	@ (8005608 <xTaskResumeAll+0x134>)
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055c2:	4b10      	ldr	r3, [pc, #64]	@ (8005604 <xTaskResumeAll+0x130>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d009      	beq.n	80055de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055ca:	2301      	movs	r3, #1
 80055cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80055ce:	4b0f      	ldr	r3, [pc, #60]	@ (800560c <xTaskResumeAll+0x138>)
 80055d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055d4:	601a      	str	r2, [r3, #0]
 80055d6:	f3bf 8f4f 	dsb	sy
 80055da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055de:	f001 f8b5 	bl	800674c <vPortExitCritical>

	return xAlreadyYielded;
 80055e2:	68bb      	ldr	r3, [r7, #8]
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	20001058 	.word	0x20001058
 80055f0:	20001030 	.word	0x20001030
 80055f4:	20000ff0 	.word	0x20000ff0
 80055f8:	20001038 	.word	0x20001038
 80055fc:	20000b60 	.word	0x20000b60
 8005600:	20000b5c 	.word	0x20000b5c
 8005604:	20001044 	.word	0x20001044
 8005608:	20001040 	.word	0x20001040
 800560c:	e000ed04 	.word	0xe000ed04

08005610 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005616:	4b04      	ldr	r3, [pc, #16]	@ (8005628 <xTaskGetTickCount+0x18>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800561c:	687b      	ldr	r3, [r7, #4]
}
 800561e:	4618      	mov	r0, r3
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	bc80      	pop	{r7}
 8005626:	4770      	bx	lr
 8005628:	20001034 	.word	0x20001034

0800562c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005636:	4b4f      	ldr	r3, [pc, #316]	@ (8005774 <xTaskIncrementTick+0x148>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 8090 	bne.w	8005760 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005640:	4b4d      	ldr	r3, [pc, #308]	@ (8005778 <xTaskIncrementTick+0x14c>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3301      	adds	r3, #1
 8005646:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005648:	4a4b      	ldr	r2, [pc, #300]	@ (8005778 <xTaskIncrementTick+0x14c>)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d121      	bne.n	8005698 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005654:	4b49      	ldr	r3, [pc, #292]	@ (800577c <xTaskIncrementTick+0x150>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00b      	beq.n	8005676 <xTaskIncrementTick+0x4a>
	__asm volatile
 800565e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005662:	f383 8811 	msr	BASEPRI, r3
 8005666:	f3bf 8f6f 	isb	sy
 800566a:	f3bf 8f4f 	dsb	sy
 800566e:	603b      	str	r3, [r7, #0]
}
 8005670:	bf00      	nop
 8005672:	bf00      	nop
 8005674:	e7fd      	b.n	8005672 <xTaskIncrementTick+0x46>
 8005676:	4b41      	ldr	r3, [pc, #260]	@ (800577c <xTaskIncrementTick+0x150>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	60fb      	str	r3, [r7, #12]
 800567c:	4b40      	ldr	r3, [pc, #256]	@ (8005780 <xTaskIncrementTick+0x154>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a3e      	ldr	r2, [pc, #248]	@ (800577c <xTaskIncrementTick+0x150>)
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	4a3e      	ldr	r2, [pc, #248]	@ (8005780 <xTaskIncrementTick+0x154>)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	4b3e      	ldr	r3, [pc, #248]	@ (8005784 <xTaskIncrementTick+0x158>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	3301      	adds	r3, #1
 8005690:	4a3c      	ldr	r2, [pc, #240]	@ (8005784 <xTaskIncrementTick+0x158>)
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	f000 fae0 	bl	8005c58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005698:	4b3b      	ldr	r3, [pc, #236]	@ (8005788 <xTaskIncrementTick+0x15c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d349      	bcc.n	8005736 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056a2:	4b36      	ldr	r3, [pc, #216]	@ (800577c <xTaskIncrementTick+0x150>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d104      	bne.n	80056b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056ac:	4b36      	ldr	r3, [pc, #216]	@ (8005788 <xTaskIncrementTick+0x15c>)
 80056ae:	f04f 32ff 	mov.w	r2, #4294967295
 80056b2:	601a      	str	r2, [r3, #0]
					break;
 80056b4:	e03f      	b.n	8005736 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056b6:	4b31      	ldr	r3, [pc, #196]	@ (800577c <xTaskIncrementTick+0x150>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d203      	bcs.n	80056d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80056ce:	4a2e      	ldr	r2, [pc, #184]	@ (8005788 <xTaskIncrementTick+0x15c>)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80056d4:	e02f      	b.n	8005736 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	3304      	adds	r3, #4
 80056da:	4618      	mov	r0, r3
 80056dc:	f7fe ff66 	bl	80045ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d004      	beq.n	80056f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	3318      	adds	r3, #24
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fe ff5d 	bl	80045ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056f6:	4b25      	ldr	r3, [pc, #148]	@ (800578c <xTaskIncrementTick+0x160>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d903      	bls.n	8005706 <xTaskIncrementTick+0xda>
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005702:	4a22      	ldr	r2, [pc, #136]	@ (800578c <xTaskIncrementTick+0x160>)
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800570a:	4613      	mov	r3, r2
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	4413      	add	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	4a1f      	ldr	r2, [pc, #124]	@ (8005790 <xTaskIncrementTick+0x164>)
 8005714:	441a      	add	r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	3304      	adds	r3, #4
 800571a:	4619      	mov	r1, r3
 800571c:	4610      	mov	r0, r2
 800571e:	f7fe feea 	bl	80044f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005726:	4b1b      	ldr	r3, [pc, #108]	@ (8005794 <xTaskIncrementTick+0x168>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572c:	429a      	cmp	r2, r3
 800572e:	d3b8      	bcc.n	80056a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005730:	2301      	movs	r3, #1
 8005732:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005734:	e7b5      	b.n	80056a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005736:	4b17      	ldr	r3, [pc, #92]	@ (8005794 <xTaskIncrementTick+0x168>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800573c:	4914      	ldr	r1, [pc, #80]	@ (8005790 <xTaskIncrementTick+0x164>)
 800573e:	4613      	mov	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	440b      	add	r3, r1
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d901      	bls.n	8005752 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800574e:	2301      	movs	r3, #1
 8005750:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005752:	4b11      	ldr	r3, [pc, #68]	@ (8005798 <xTaskIncrementTick+0x16c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800575a:	2301      	movs	r3, #1
 800575c:	617b      	str	r3, [r7, #20]
 800575e:	e004      	b.n	800576a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005760:	4b0e      	ldr	r3, [pc, #56]	@ (800579c <xTaskIncrementTick+0x170>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3301      	adds	r3, #1
 8005766:	4a0d      	ldr	r2, [pc, #52]	@ (800579c <xTaskIncrementTick+0x170>)
 8005768:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800576a:	697b      	ldr	r3, [r7, #20]
}
 800576c:	4618      	mov	r0, r3
 800576e:	3718      	adds	r7, #24
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	20001058 	.word	0x20001058
 8005778:	20001034 	.word	0x20001034
 800577c:	20000fe8 	.word	0x20000fe8
 8005780:	20000fec 	.word	0x20000fec
 8005784:	20001048 	.word	0x20001048
 8005788:	20001050 	.word	0x20001050
 800578c:	20001038 	.word	0x20001038
 8005790:	20000b60 	.word	0x20000b60
 8005794:	20000b5c 	.word	0x20000b5c
 8005798:	20001044 	.word	0x20001044
 800579c:	20001040 	.word	0x20001040

080057a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005850 <vTaskSwitchContext+0xb0>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057ae:	4b29      	ldr	r3, [pc, #164]	@ (8005854 <vTaskSwitchContext+0xb4>)
 80057b0:	2201      	movs	r2, #1
 80057b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057b4:	e047      	b.n	8005846 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80057b6:	4b27      	ldr	r3, [pc, #156]	@ (8005854 <vTaskSwitchContext+0xb4>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057bc:	4b26      	ldr	r3, [pc, #152]	@ (8005858 <vTaskSwitchContext+0xb8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	60fb      	str	r3, [r7, #12]
 80057c2:	e011      	b.n	80057e8 <vTaskSwitchContext+0x48>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10b      	bne.n	80057e2 <vTaskSwitchContext+0x42>
	__asm volatile
 80057ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ce:	f383 8811 	msr	BASEPRI, r3
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	f3bf 8f4f 	dsb	sy
 80057da:	607b      	str	r3, [r7, #4]
}
 80057dc:	bf00      	nop
 80057de:	bf00      	nop
 80057e0:	e7fd      	b.n	80057de <vTaskSwitchContext+0x3e>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	3b01      	subs	r3, #1
 80057e6:	60fb      	str	r3, [r7, #12]
 80057e8:	491c      	ldr	r1, [pc, #112]	@ (800585c <vTaskSwitchContext+0xbc>)
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d0e3      	beq.n	80057c4 <vTaskSwitchContext+0x24>
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	4613      	mov	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4a15      	ldr	r2, [pc, #84]	@ (800585c <vTaskSwitchContext+0xbc>)
 8005808:	4413      	add	r3, r2
 800580a:	60bb      	str	r3, [r7, #8]
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	685a      	ldr	r2, [r3, #4]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	605a      	str	r2, [r3, #4]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	3308      	adds	r3, #8
 800581e:	429a      	cmp	r2, r3
 8005820:	d104      	bne.n	800582c <vTaskSwitchContext+0x8c>
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	605a      	str	r2, [r3, #4]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	4a0b      	ldr	r2, [pc, #44]	@ (8005860 <vTaskSwitchContext+0xc0>)
 8005834:	6013      	str	r3, [r2, #0]
 8005836:	4a08      	ldr	r2, [pc, #32]	@ (8005858 <vTaskSwitchContext+0xb8>)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800583c:	4b08      	ldr	r3, [pc, #32]	@ (8005860 <vTaskSwitchContext+0xc0>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3354      	adds	r3, #84	@ 0x54
 8005842:	4a08      	ldr	r2, [pc, #32]	@ (8005864 <vTaskSwitchContext+0xc4>)
 8005844:	6013      	str	r3, [r2, #0]
}
 8005846:	bf00      	nop
 8005848:	3714      	adds	r7, #20
 800584a:	46bd      	mov	sp, r7
 800584c:	bc80      	pop	{r7}
 800584e:	4770      	bx	lr
 8005850:	20001058 	.word	0x20001058
 8005854:	20001044 	.word	0x20001044
 8005858:	20001038 	.word	0x20001038
 800585c:	20000b60 	.word	0x20000b60
 8005860:	20000b5c 	.word	0x20000b5c
 8005864:	20000010 	.word	0x20000010

08005868 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d10b      	bne.n	8005890 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	f383 8811 	msr	BASEPRI, r3
 8005880:	f3bf 8f6f 	isb	sy
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	60fb      	str	r3, [r7, #12]
}
 800588a:	bf00      	nop
 800588c:	bf00      	nop
 800588e:	e7fd      	b.n	800588c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005890:	4b07      	ldr	r3, [pc, #28]	@ (80058b0 <vTaskPlaceOnEventList+0x48>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3318      	adds	r3, #24
 8005896:	4619      	mov	r1, r3
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7fe fe4f 	bl	800453c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800589e:	2101      	movs	r1, #1
 80058a0:	6838      	ldr	r0, [r7, #0]
 80058a2:	f000 fa87 	bl	8005db4 <prvAddCurrentTaskToDelayedList>
}
 80058a6:	bf00      	nop
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20000b5c 	.word	0x20000b5c

080058b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10b      	bne.n	80058de <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80058c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ca:	f383 8811 	msr	BASEPRI, r3
 80058ce:	f3bf 8f6f 	isb	sy
 80058d2:	f3bf 8f4f 	dsb	sy
 80058d6:	617b      	str	r3, [r7, #20]
}
 80058d8:	bf00      	nop
 80058da:	bf00      	nop
 80058dc:	e7fd      	b.n	80058da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058de:	4b0a      	ldr	r3, [pc, #40]	@ (8005908 <vTaskPlaceOnEventListRestricted+0x54>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3318      	adds	r3, #24
 80058e4:	4619      	mov	r1, r3
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f7fe fe05 	bl	80044f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80058f2:	f04f 33ff 	mov.w	r3, #4294967295
 80058f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80058f8:	6879      	ldr	r1, [r7, #4]
 80058fa:	68b8      	ldr	r0, [r7, #8]
 80058fc:	f000 fa5a 	bl	8005db4 <prvAddCurrentTaskToDelayedList>
	}
 8005900:	bf00      	nop
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	20000b5c 	.word	0x20000b5c

0800590c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10b      	bne.n	800593a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005926:	f383 8811 	msr	BASEPRI, r3
 800592a:	f3bf 8f6f 	isb	sy
 800592e:	f3bf 8f4f 	dsb	sy
 8005932:	60fb      	str	r3, [r7, #12]
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop
 8005938:	e7fd      	b.n	8005936 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	3318      	adds	r3, #24
 800593e:	4618      	mov	r0, r3
 8005940:	f7fe fe34 	bl	80045ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005944:	4b1d      	ldr	r3, [pc, #116]	@ (80059bc <xTaskRemoveFromEventList+0xb0>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d11d      	bne.n	8005988 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	3304      	adds	r3, #4
 8005950:	4618      	mov	r0, r3
 8005952:	f7fe fe2b 	bl	80045ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800595a:	4b19      	ldr	r3, [pc, #100]	@ (80059c0 <xTaskRemoveFromEventList+0xb4>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	429a      	cmp	r2, r3
 8005960:	d903      	bls.n	800596a <xTaskRemoveFromEventList+0x5e>
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005966:	4a16      	ldr	r2, [pc, #88]	@ (80059c0 <xTaskRemoveFromEventList+0xb4>)
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800596e:	4613      	mov	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4a13      	ldr	r2, [pc, #76]	@ (80059c4 <xTaskRemoveFromEventList+0xb8>)
 8005978:	441a      	add	r2, r3
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	3304      	adds	r3, #4
 800597e:	4619      	mov	r1, r3
 8005980:	4610      	mov	r0, r2
 8005982:	f7fe fdb8 	bl	80044f6 <vListInsertEnd>
 8005986:	e005      	b.n	8005994 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	3318      	adds	r3, #24
 800598c:	4619      	mov	r1, r3
 800598e:	480e      	ldr	r0, [pc, #56]	@ (80059c8 <xTaskRemoveFromEventList+0xbc>)
 8005990:	f7fe fdb1 	bl	80044f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005998:	4b0c      	ldr	r3, [pc, #48]	@ (80059cc <xTaskRemoveFromEventList+0xc0>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599e:	429a      	cmp	r2, r3
 80059a0:	d905      	bls.n	80059ae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059a2:	2301      	movs	r3, #1
 80059a4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059a6:	4b0a      	ldr	r3, [pc, #40]	@ (80059d0 <xTaskRemoveFromEventList+0xc4>)
 80059a8:	2201      	movs	r2, #1
 80059aa:	601a      	str	r2, [r3, #0]
 80059ac:	e001      	b.n	80059b2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80059ae:	2300      	movs	r3, #0
 80059b0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059b2:	697b      	ldr	r3, [r7, #20]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3718      	adds	r7, #24
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	20001058 	.word	0x20001058
 80059c0:	20001038 	.word	0x20001038
 80059c4:	20000b60 	.word	0x20000b60
 80059c8:	20000ff0 	.word	0x20000ff0
 80059cc:	20000b5c 	.word	0x20000b5c
 80059d0:	20001044 	.word	0x20001044

080059d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80059dc:	4b06      	ldr	r3, [pc, #24]	@ (80059f8 <vTaskInternalSetTimeOutState+0x24>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059e4:	4b05      	ldr	r3, [pc, #20]	@ (80059fc <vTaskInternalSetTimeOutState+0x28>)
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	605a      	str	r2, [r3, #4]
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bc80      	pop	{r7}
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	20001048 	.word	0x20001048
 80059fc:	20001034 	.word	0x20001034

08005a00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10b      	bne.n	8005a28 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a14:	f383 8811 	msr	BASEPRI, r3
 8005a18:	f3bf 8f6f 	isb	sy
 8005a1c:	f3bf 8f4f 	dsb	sy
 8005a20:	613b      	str	r3, [r7, #16]
}
 8005a22:	bf00      	nop
 8005a24:	bf00      	nop
 8005a26:	e7fd      	b.n	8005a24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10b      	bne.n	8005a46 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a32:	f383 8811 	msr	BASEPRI, r3
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	60fb      	str	r3, [r7, #12]
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	e7fd      	b.n	8005a42 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005a46:	f000 fe51 	bl	80066ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac0 <xTaskCheckForTimeOut+0xc0>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a62:	d102      	bne.n	8005a6a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a64:	2300      	movs	r3, #0
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	e023      	b.n	8005ab2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4b15      	ldr	r3, [pc, #84]	@ (8005ac4 <xTaskCheckForTimeOut+0xc4>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d007      	beq.n	8005a86 <xTaskCheckForTimeOut+0x86>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d302      	bcc.n	8005a86 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a80:	2301      	movs	r3, #1
 8005a82:	61fb      	str	r3, [r7, #28]
 8005a84:	e015      	b.n	8005ab2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d20b      	bcs.n	8005aa8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	1ad2      	subs	r2, r2, r3
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f7ff ff99 	bl	80059d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61fb      	str	r3, [r7, #28]
 8005aa6:	e004      	b.n	8005ab2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ab2:	f000 fe4b 	bl	800674c <vPortExitCritical>

	return xReturn;
 8005ab6:	69fb      	ldr	r3, [r7, #28]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3720      	adds	r7, #32
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	20001034 	.word	0x20001034
 8005ac4:	20001048 	.word	0x20001048

08005ac8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005acc:	4b03      	ldr	r3, [pc, #12]	@ (8005adc <vTaskMissedYield+0x14>)
 8005ace:	2201      	movs	r2, #1
 8005ad0:	601a      	str	r2, [r3, #0]
}
 8005ad2:	bf00      	nop
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bc80      	pop	{r7}
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	20001044 	.word	0x20001044

08005ae0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ae8:	f000 f852 	bl	8005b90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005aec:	4b06      	ldr	r3, [pc, #24]	@ (8005b08 <prvIdleTask+0x28>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d9f9      	bls.n	8005ae8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005af4:	4b05      	ldr	r3, [pc, #20]	@ (8005b0c <prvIdleTask+0x2c>)
 8005af6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b04:	e7f0      	b.n	8005ae8 <prvIdleTask+0x8>
 8005b06:	bf00      	nop
 8005b08:	20000b60 	.word	0x20000b60
 8005b0c:	e000ed04 	.word	0xe000ed04

08005b10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b16:	2300      	movs	r3, #0
 8005b18:	607b      	str	r3, [r7, #4]
 8005b1a:	e00c      	b.n	8005b36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4413      	add	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4a12      	ldr	r2, [pc, #72]	@ (8005b70 <prvInitialiseTaskLists+0x60>)
 8005b28:	4413      	add	r3, r2
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fe fcb8 	bl	80044a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	3301      	adds	r3, #1
 8005b34:	607b      	str	r3, [r7, #4]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b37      	cmp	r3, #55	@ 0x37
 8005b3a:	d9ef      	bls.n	8005b1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b3c:	480d      	ldr	r0, [pc, #52]	@ (8005b74 <prvInitialiseTaskLists+0x64>)
 8005b3e:	f7fe fcaf 	bl	80044a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b42:	480d      	ldr	r0, [pc, #52]	@ (8005b78 <prvInitialiseTaskLists+0x68>)
 8005b44:	f7fe fcac 	bl	80044a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b48:	480c      	ldr	r0, [pc, #48]	@ (8005b7c <prvInitialiseTaskLists+0x6c>)
 8005b4a:	f7fe fca9 	bl	80044a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b4e:	480c      	ldr	r0, [pc, #48]	@ (8005b80 <prvInitialiseTaskLists+0x70>)
 8005b50:	f7fe fca6 	bl	80044a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b54:	480b      	ldr	r0, [pc, #44]	@ (8005b84 <prvInitialiseTaskLists+0x74>)
 8005b56:	f7fe fca3 	bl	80044a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b88 <prvInitialiseTaskLists+0x78>)
 8005b5c:	4a05      	ldr	r2, [pc, #20]	@ (8005b74 <prvInitialiseTaskLists+0x64>)
 8005b5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b60:	4b0a      	ldr	r3, [pc, #40]	@ (8005b8c <prvInitialiseTaskLists+0x7c>)
 8005b62:	4a05      	ldr	r2, [pc, #20]	@ (8005b78 <prvInitialiseTaskLists+0x68>)
 8005b64:	601a      	str	r2, [r3, #0]
}
 8005b66:	bf00      	nop
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20000b60 	.word	0x20000b60
 8005b74:	20000fc0 	.word	0x20000fc0
 8005b78:	20000fd4 	.word	0x20000fd4
 8005b7c:	20000ff0 	.word	0x20000ff0
 8005b80:	20001004 	.word	0x20001004
 8005b84:	2000101c 	.word	0x2000101c
 8005b88:	20000fe8 	.word	0x20000fe8
 8005b8c:	20000fec 	.word	0x20000fec

08005b90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b96:	e019      	b.n	8005bcc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005b98:	f000 fda8 	bl	80066ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b9c:	4b10      	ldr	r3, [pc, #64]	@ (8005be0 <prvCheckTasksWaitingTermination+0x50>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f7fe fcff 	bl	80045ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bae:	4b0d      	ldr	r3, [pc, #52]	@ (8005be4 <prvCheckTasksWaitingTermination+0x54>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8005be4 <prvCheckTasksWaitingTermination+0x54>)
 8005bb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8005be8 <prvCheckTasksWaitingTermination+0x58>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8005be8 <prvCheckTasksWaitingTermination+0x58>)
 8005bc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bc2:	f000 fdc3 	bl	800674c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f810 	bl	8005bec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bcc:	4b06      	ldr	r3, [pc, #24]	@ (8005be8 <prvCheckTasksWaitingTermination+0x58>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1e1      	bne.n	8005b98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop
 8005bd8:	3708      	adds	r7, #8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20001004 	.word	0x20001004
 8005be4:	20001030 	.word	0x20001030
 8005be8:	20001018 	.word	0x20001018

08005bec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3354      	adds	r3, #84	@ 0x54
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f001 f8b5 	bl	8006d68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d108      	bne.n	8005c1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 ff3d 	bl	8006a8c <vPortFree>
				vPortFree( pxTCB );
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 ff3a 	bl	8006a8c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c18:	e019      	b.n	8005c4e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d103      	bne.n	8005c2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 ff31 	bl	8006a8c <vPortFree>
	}
 8005c2a:	e010      	b.n	8005c4e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d00b      	beq.n	8005c4e <prvDeleteTCB+0x62>
	__asm volatile
 8005c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	60fb      	str	r3, [r7, #12]
}
 8005c48:	bf00      	nop
 8005c4a:	bf00      	nop
 8005c4c:	e7fd      	b.n	8005c4a <prvDeleteTCB+0x5e>
	}
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
	...

08005c58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c90 <prvResetNextTaskUnblockTime+0x38>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d104      	bne.n	8005c72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c68:	4b0a      	ldr	r3, [pc, #40]	@ (8005c94 <prvResetNextTaskUnblockTime+0x3c>)
 8005c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c70:	e008      	b.n	8005c84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c72:	4b07      	ldr	r3, [pc, #28]	@ (8005c90 <prvResetNextTaskUnblockTime+0x38>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	4a04      	ldr	r2, [pc, #16]	@ (8005c94 <prvResetNextTaskUnblockTime+0x3c>)
 8005c82:	6013      	str	r3, [r2, #0]
}
 8005c84:	bf00      	nop
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bc80      	pop	{r7}
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	20000fe8 	.word	0x20000fe8
 8005c94:	20001050 	.word	0x20001050

08005c98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <xTaskGetSchedulerState+0x34>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d102      	bne.n	8005cac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	607b      	str	r3, [r7, #4]
 8005caa:	e008      	b.n	8005cbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cac:	4b08      	ldr	r3, [pc, #32]	@ (8005cd0 <xTaskGetSchedulerState+0x38>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d102      	bne.n	8005cba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	607b      	str	r3, [r7, #4]
 8005cb8:	e001      	b.n	8005cbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cbe:	687b      	ldr	r3, [r7, #4]
	}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bc80      	pop	{r7}
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	2000103c 	.word	0x2000103c
 8005cd0:	20001058 	.word	0x20001058

08005cd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d058      	beq.n	8005d9c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005cea:	4b2f      	ldr	r3, [pc, #188]	@ (8005da8 <xTaskPriorityDisinherit+0xd4>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d00b      	beq.n	8005d0c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	60fb      	str	r3, [r7, #12]
}
 8005d06:	bf00      	nop
 8005d08:	bf00      	nop
 8005d0a:	e7fd      	b.n	8005d08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d10b      	bne.n	8005d2c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d18:	f383 8811 	msr	BASEPRI, r3
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	f3bf 8f4f 	dsb	sy
 8005d24:	60bb      	str	r3, [r7, #8]
}
 8005d26:	bf00      	nop
 8005d28:	bf00      	nop
 8005d2a:	e7fd      	b.n	8005d28 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d30:	1e5a      	subs	r2, r3, #1
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d02c      	beq.n	8005d9c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d128      	bne.n	8005d9c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7fe fc2c 	bl	80045ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8005dac <xTaskPriorityDisinherit+0xd8>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d903      	bls.n	8005d7c <xTaskPriorityDisinherit+0xa8>
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d78:	4a0c      	ldr	r2, [pc, #48]	@ (8005dac <xTaskPriorityDisinherit+0xd8>)
 8005d7a:	6013      	str	r3, [r2, #0]
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d80:	4613      	mov	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	4413      	add	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4a09      	ldr	r2, [pc, #36]	@ (8005db0 <xTaskPriorityDisinherit+0xdc>)
 8005d8a:	441a      	add	r2, r3
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	3304      	adds	r3, #4
 8005d90:	4619      	mov	r1, r3
 8005d92:	4610      	mov	r0, r2
 8005d94:	f7fe fbaf 	bl	80044f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d9c:	697b      	ldr	r3, [r7, #20]
	}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	20000b5c 	.word	0x20000b5c
 8005dac:	20001038 	.word	0x20001038
 8005db0:	20000b60 	.word	0x20000b60

08005db4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005dbe:	4b21      	ldr	r3, [pc, #132]	@ (8005e44 <prvAddCurrentTaskToDelayedList+0x90>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dc4:	4b20      	ldr	r3, [pc, #128]	@ (8005e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3304      	adds	r3, #4
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f7fe fbee 	bl	80045ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd6:	d10a      	bne.n	8005dee <prvAddCurrentTaskToDelayedList+0x3a>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d007      	beq.n	8005dee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dde:	4b1a      	ldr	r3, [pc, #104]	@ (8005e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3304      	adds	r3, #4
 8005de4:	4619      	mov	r1, r3
 8005de6:	4819      	ldr	r0, [pc, #100]	@ (8005e4c <prvAddCurrentTaskToDelayedList+0x98>)
 8005de8:	f7fe fb85 	bl	80044f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005dec:	e026      	b.n	8005e3c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4413      	add	r3, r2
 8005df4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005df6:	4b14      	ldr	r3, [pc, #80]	@ (8005e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005dfe:	68ba      	ldr	r2, [r7, #8]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d209      	bcs.n	8005e1a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e06:	4b12      	ldr	r3, [pc, #72]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3304      	adds	r3, #4
 8005e10:	4619      	mov	r1, r3
 8005e12:	4610      	mov	r0, r2
 8005e14:	f7fe fb92 	bl	800453c <vListInsert>
}
 8005e18:	e010      	b.n	8005e3c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e54 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e48 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	3304      	adds	r3, #4
 8005e24:	4619      	mov	r1, r3
 8005e26:	4610      	mov	r0, r2
 8005e28:	f7fe fb88 	bl	800453c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d202      	bcs.n	8005e3c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e36:	4a08      	ldr	r2, [pc, #32]	@ (8005e58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	6013      	str	r3, [r2, #0]
}
 8005e3c:	bf00      	nop
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20001034 	.word	0x20001034
 8005e48:	20000b5c 	.word	0x20000b5c
 8005e4c:	2000101c 	.word	0x2000101c
 8005e50:	20000fec 	.word	0x20000fec
 8005e54:	20000fe8 	.word	0x20000fe8
 8005e58:	20001050 	.word	0x20001050

08005e5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b08a      	sub	sp, #40	@ 0x28
 8005e60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e66:	f000 fb11 	bl	800648c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ee0 <xTimerCreateTimerTask+0x84>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d021      	beq.n	8005eb6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e72:	2300      	movs	r3, #0
 8005e74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e76:	2300      	movs	r3, #0
 8005e78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e7a:	1d3a      	adds	r2, r7, #4
 8005e7c:	f107 0108 	add.w	r1, r7, #8
 8005e80:	f107 030c 	add.w	r3, r7, #12
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fe faf1 	bl	800446c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e8a:	6879      	ldr	r1, [r7, #4]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	9202      	str	r2, [sp, #8]
 8005e92:	9301      	str	r3, [sp, #4]
 8005e94:	2302      	movs	r3, #2
 8005e96:	9300      	str	r3, [sp, #0]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	460a      	mov	r2, r1
 8005e9c:	4911      	ldr	r1, [pc, #68]	@ (8005ee4 <xTimerCreateTimerTask+0x88>)
 8005e9e:	4812      	ldr	r0, [pc, #72]	@ (8005ee8 <xTimerCreateTimerTask+0x8c>)
 8005ea0:	f7ff f8a6 	bl	8004ff0 <xTaskCreateStatic>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	4a11      	ldr	r2, [pc, #68]	@ (8005eec <xTimerCreateTimerTask+0x90>)
 8005ea8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005eaa:	4b10      	ldr	r3, [pc, #64]	@ (8005eec <xTimerCreateTimerTask+0x90>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d001      	beq.n	8005eb6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10b      	bne.n	8005ed4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec0:	f383 8811 	msr	BASEPRI, r3
 8005ec4:	f3bf 8f6f 	isb	sy
 8005ec8:	f3bf 8f4f 	dsb	sy
 8005ecc:	613b      	str	r3, [r7, #16]
}
 8005ece:	bf00      	nop
 8005ed0:	bf00      	nop
 8005ed2:	e7fd      	b.n	8005ed0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005ed4:	697b      	ldr	r3, [r7, #20]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	2000108c 	.word	0x2000108c
 8005ee4:	08007c54 	.word	0x08007c54
 8005ee8:	08006029 	.word	0x08006029
 8005eec:	20001090 	.word	0x20001090

08005ef0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b08a      	sub	sp, #40	@ 0x28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
 8005efc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005efe:	2300      	movs	r3, #0
 8005f00:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d10b      	bne.n	8005f20 <xTimerGenericCommand+0x30>
	__asm volatile
 8005f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	623b      	str	r3, [r7, #32]
}
 8005f1a:	bf00      	nop
 8005f1c:	bf00      	nop
 8005f1e:	e7fd      	b.n	8005f1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f20:	4b19      	ldr	r3, [pc, #100]	@ (8005f88 <xTimerGenericCommand+0x98>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d02a      	beq.n	8005f7e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	2b05      	cmp	r3, #5
 8005f38:	dc18      	bgt.n	8005f6c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f3a:	f7ff fead 	bl	8005c98 <xTaskGetSchedulerState>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d109      	bne.n	8005f58 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f44:	4b10      	ldr	r3, [pc, #64]	@ (8005f88 <xTimerGenericCommand+0x98>)
 8005f46:	6818      	ldr	r0, [r3, #0]
 8005f48:	f107 0110 	add.w	r1, r7, #16
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f50:	f7fe fc60 	bl	8004814 <xQueueGenericSend>
 8005f54:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f56:	e012      	b.n	8005f7e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f58:	4b0b      	ldr	r3, [pc, #44]	@ (8005f88 <xTimerGenericCommand+0x98>)
 8005f5a:	6818      	ldr	r0, [r3, #0]
 8005f5c:	f107 0110 	add.w	r1, r7, #16
 8005f60:	2300      	movs	r3, #0
 8005f62:	2200      	movs	r2, #0
 8005f64:	f7fe fc56 	bl	8004814 <xQueueGenericSend>
 8005f68:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f6a:	e008      	b.n	8005f7e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f6c:	4b06      	ldr	r3, [pc, #24]	@ (8005f88 <xTimerGenericCommand+0x98>)
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	f107 0110 	add.w	r1, r7, #16
 8005f74:	2300      	movs	r3, #0
 8005f76:	683a      	ldr	r2, [r7, #0]
 8005f78:	f7fe fd4e 	bl	8004a18 <xQueueGenericSendFromISR>
 8005f7c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3728      	adds	r7, #40	@ 0x28
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	2000108c 	.word	0x2000108c

08005f8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b088      	sub	sp, #32
 8005f90:	af02      	add	r7, sp, #8
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f96:	4b23      	ldr	r3, [pc, #140]	@ (8006024 <prvProcessExpiredTimer+0x98>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	3304      	adds	r3, #4
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7fe fb01 	bl	80045ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fb0:	f003 0304 	and.w	r3, r3, #4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d023      	beq.n	8006000 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	699a      	ldr	r2, [r3, #24]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	18d1      	adds	r1, r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	6978      	ldr	r0, [r7, #20]
 8005fc6:	f000 f8d3 	bl	8006170 <prvInsertTimerInActiveList>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d020      	beq.n	8006012 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	2100      	movs	r1, #0
 8005fda:	6978      	ldr	r0, [r7, #20]
 8005fdc:	f7ff ff88 	bl	8005ef0 <xTimerGenericCommand>
 8005fe0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d114      	bne.n	8006012 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	60fb      	str	r3, [r7, #12]
}
 8005ffa:	bf00      	nop
 8005ffc:	bf00      	nop
 8005ffe:	e7fd      	b.n	8005ffc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006006:	f023 0301 	bic.w	r3, r3, #1
 800600a:	b2da      	uxtb	r2, r3
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	6978      	ldr	r0, [r7, #20]
 8006018:	4798      	blx	r3
}
 800601a:	bf00      	nop
 800601c:	3718      	adds	r7, #24
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	20001084 	.word	0x20001084

08006028 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006030:	f107 0308 	add.w	r3, r7, #8
 8006034:	4618      	mov	r0, r3
 8006036:	f000 f859 	bl	80060ec <prvGetNextExpireTime>
 800603a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	4619      	mov	r1, r3
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f000 f805 	bl	8006050 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006046:	f000 f8d5 	bl	80061f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800604a:	bf00      	nop
 800604c:	e7f0      	b.n	8006030 <prvTimerTask+0x8>
	...

08006050 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800605a:	f7ff fa2d 	bl	80054b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800605e:	f107 0308 	add.w	r3, r7, #8
 8006062:	4618      	mov	r0, r3
 8006064:	f000 f864 	bl	8006130 <prvSampleTimeNow>
 8006068:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d130      	bne.n	80060d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10a      	bne.n	800608c <prvProcessTimerOrBlockTask+0x3c>
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	429a      	cmp	r2, r3
 800607c:	d806      	bhi.n	800608c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800607e:	f7ff fa29 	bl	80054d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006082:	68f9      	ldr	r1, [r7, #12]
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f7ff ff81 	bl	8005f8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800608a:	e024      	b.n	80060d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d008      	beq.n	80060a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006092:	4b13      	ldr	r3, [pc, #76]	@ (80060e0 <prvProcessTimerOrBlockTask+0x90>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d101      	bne.n	80060a0 <prvProcessTimerOrBlockTask+0x50>
 800609c:	2301      	movs	r3, #1
 800609e:	e000      	b.n	80060a2 <prvProcessTimerOrBlockTask+0x52>
 80060a0:	2300      	movs	r3, #0
 80060a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060a4:	4b0f      	ldr	r3, [pc, #60]	@ (80060e4 <prvProcessTimerOrBlockTask+0x94>)
 80060a6:	6818      	ldr	r0, [r3, #0]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7fe ff69 	bl	8004f88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060b6:	f7ff fa0d 	bl	80054d4 <xTaskResumeAll>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10a      	bne.n	80060d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060c0:	4b09      	ldr	r3, [pc, #36]	@ (80060e8 <prvProcessTimerOrBlockTask+0x98>)
 80060c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	f3bf 8f4f 	dsb	sy
 80060cc:	f3bf 8f6f 	isb	sy
}
 80060d0:	e001      	b.n	80060d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060d2:	f7ff f9ff 	bl	80054d4 <xTaskResumeAll>
}
 80060d6:	bf00      	nop
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20001088 	.word	0x20001088
 80060e4:	2000108c 	.word	0x2000108c
 80060e8:	e000ed04 	.word	0xe000ed04

080060ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80060f4:	4b0d      	ldr	r3, [pc, #52]	@ (800612c <prvGetNextExpireTime+0x40>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d101      	bne.n	8006102 <prvGetNextExpireTime+0x16>
 80060fe:	2201      	movs	r2, #1
 8006100:	e000      	b.n	8006104 <prvGetNextExpireTime+0x18>
 8006102:	2200      	movs	r2, #0
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d105      	bne.n	800611c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006110:	4b06      	ldr	r3, [pc, #24]	@ (800612c <prvGetNextExpireTime+0x40>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	e001      	b.n	8006120 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800611c:	2300      	movs	r3, #0
 800611e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006120:	68fb      	ldr	r3, [r7, #12]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	bc80      	pop	{r7}
 800612a:	4770      	bx	lr
 800612c:	20001084 	.word	0x20001084

08006130 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006138:	f7ff fa6a 	bl	8005610 <xTaskGetTickCount>
 800613c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800613e:	4b0b      	ldr	r3, [pc, #44]	@ (800616c <prvSampleTimeNow+0x3c>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	429a      	cmp	r2, r3
 8006146:	d205      	bcs.n	8006154 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006148:	f000 f93a 	bl	80063c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	e002      	b.n	800615a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800615a:	4a04      	ldr	r2, [pc, #16]	@ (800616c <prvSampleTimeNow+0x3c>)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006160:	68fb      	ldr	r3, [r7, #12]
}
 8006162:	4618      	mov	r0, r3
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	20001094 	.word	0x20001094

08006170 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
 800617c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800617e:	2300      	movs	r3, #0
 8006180:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	429a      	cmp	r2, r3
 8006194:	d812      	bhi.n	80061bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	1ad2      	subs	r2, r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d302      	bcc.n	80061aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061a4:	2301      	movs	r3, #1
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	e01b      	b.n	80061e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061aa:	4b10      	ldr	r3, [pc, #64]	@ (80061ec <prvInsertTimerInActiveList+0x7c>)
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	3304      	adds	r3, #4
 80061b2:	4619      	mov	r1, r3
 80061b4:	4610      	mov	r0, r2
 80061b6:	f7fe f9c1 	bl	800453c <vListInsert>
 80061ba:	e012      	b.n	80061e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d206      	bcs.n	80061d2 <prvInsertTimerInActiveList+0x62>
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d302      	bcc.n	80061d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061cc:	2301      	movs	r3, #1
 80061ce:	617b      	str	r3, [r7, #20]
 80061d0:	e007      	b.n	80061e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061d2:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <prvInsertTimerInActiveList+0x80>)
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	3304      	adds	r3, #4
 80061da:	4619      	mov	r1, r3
 80061dc:	4610      	mov	r0, r2
 80061de:	f7fe f9ad 	bl	800453c <vListInsert>
		}
	}

	return xProcessTimerNow;
 80061e2:	697b      	ldr	r3, [r7, #20]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20001088 	.word	0x20001088
 80061f0:	20001084 	.word	0x20001084

080061f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b08e      	sub	sp, #56	@ 0x38
 80061f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061fa:	e0ce      	b.n	800639a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	da19      	bge.n	8006236 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006202:	1d3b      	adds	r3, r7, #4
 8006204:	3304      	adds	r3, #4
 8006206:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10b      	bne.n	8006226 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800620e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006212:	f383 8811 	msr	BASEPRI, r3
 8006216:	f3bf 8f6f 	isb	sy
 800621a:	f3bf 8f4f 	dsb	sy
 800621e:	61fb      	str	r3, [r7, #28]
}
 8006220:	bf00      	nop
 8006222:	bf00      	nop
 8006224:	e7fd      	b.n	8006222 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800622c:	6850      	ldr	r0, [r2, #4]
 800622e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006230:	6892      	ldr	r2, [r2, #8]
 8006232:	4611      	mov	r1, r2
 8006234:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b00      	cmp	r3, #0
 800623a:	f2c0 80ae 	blt.w	800639a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d004      	beq.n	8006254 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800624a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624c:	3304      	adds	r3, #4
 800624e:	4618      	mov	r0, r3
 8006250:	f7fe f9ac 	bl	80045ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006254:	463b      	mov	r3, r7
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff ff6a 	bl	8006130 <prvSampleTimeNow>
 800625c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2b09      	cmp	r3, #9
 8006262:	f200 8097 	bhi.w	8006394 <prvProcessReceivedCommands+0x1a0>
 8006266:	a201      	add	r2, pc, #4	@ (adr r2, 800626c <prvProcessReceivedCommands+0x78>)
 8006268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800626c:	08006295 	.word	0x08006295
 8006270:	08006295 	.word	0x08006295
 8006274:	08006295 	.word	0x08006295
 8006278:	0800630b 	.word	0x0800630b
 800627c:	0800631f 	.word	0x0800631f
 8006280:	0800636b 	.word	0x0800636b
 8006284:	08006295 	.word	0x08006295
 8006288:	08006295 	.word	0x08006295
 800628c:	0800630b 	.word	0x0800630b
 8006290:	0800631f 	.word	0x0800631f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006296:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800629a:	f043 0301 	orr.w	r3, r3, #1
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	18d1      	adds	r1, r2, r3
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062b4:	f7ff ff5c 	bl	8006170 <prvInsertTimerInActiveList>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d06c      	beq.n	8006398 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062cc:	f003 0304 	and.w	r3, r3, #4
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d061      	beq.n	8006398 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062d4:	68ba      	ldr	r2, [r7, #8]
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	441a      	add	r2, r3
 80062dc:	2300      	movs	r3, #0
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	2300      	movs	r3, #0
 80062e2:	2100      	movs	r1, #0
 80062e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062e6:	f7ff fe03 	bl	8005ef0 <xTimerGenericCommand>
 80062ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80062ec:	6a3b      	ldr	r3, [r7, #32]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d152      	bne.n	8006398 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	61bb      	str	r3, [r7, #24]
}
 8006304:	bf00      	nop
 8006306:	bf00      	nop
 8006308:	e7fd      	b.n	8006306 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800630a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006310:	f023 0301 	bic.w	r3, r3, #1
 8006314:	b2da      	uxtb	r2, r3
 8006316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006318:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800631c:	e03d      	b.n	800639a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006324:	f043 0301 	orr.w	r3, r3, #1
 8006328:	b2da      	uxtb	r2, r3
 800632a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800632c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006334:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d10b      	bne.n	8006356 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800633e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	617b      	str	r3, [r7, #20]
}
 8006350:	bf00      	nop
 8006352:	bf00      	nop
 8006354:	e7fd      	b.n	8006352 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006358:	699a      	ldr	r2, [r3, #24]
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	18d1      	adds	r1, r2, r3
 800635e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006362:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006364:	f7ff ff04 	bl	8006170 <prvInsertTimerInActiveList>
					break;
 8006368:	e017      	b.n	800639a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800636a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006370:	f003 0302 	and.w	r3, r3, #2
 8006374:	2b00      	cmp	r3, #0
 8006376:	d103      	bne.n	8006380 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006378:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800637a:	f000 fb87 	bl	8006a8c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800637e:	e00c      	b.n	800639a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006382:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006386:	f023 0301 	bic.w	r3, r3, #1
 800638a:	b2da      	uxtb	r2, r3
 800638c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006392:	e002      	b.n	800639a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006394:	bf00      	nop
 8006396:	e000      	b.n	800639a <prvProcessReceivedCommands+0x1a6>
					break;
 8006398:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800639a:	4b08      	ldr	r3, [pc, #32]	@ (80063bc <prvProcessReceivedCommands+0x1c8>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	1d39      	adds	r1, r7, #4
 80063a0:	2200      	movs	r2, #0
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7fe fbd6 	bl	8004b54 <xQueueReceive>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f47f af26 	bne.w	80061fc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80063b0:	bf00      	nop
 80063b2:	bf00      	nop
 80063b4:	3730      	adds	r7, #48	@ 0x30
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	2000108c 	.word	0x2000108c

080063c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063c6:	e049      	b.n	800645c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063c8:	4b2e      	ldr	r3, [pc, #184]	@ (8006484 <prvSwitchTimerLists+0xc4>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006484 <prvSwitchTimerLists+0xc4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	3304      	adds	r3, #4
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7fe f8e3 	bl	80045ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063f4:	f003 0304 	and.w	r3, r3, #4
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d02f      	beq.n	800645c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	4413      	add	r3, r2
 8006404:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	429a      	cmp	r2, r3
 800640c:	d90e      	bls.n	800642c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800641a:	4b1a      	ldr	r3, [pc, #104]	@ (8006484 <prvSwitchTimerLists+0xc4>)
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	3304      	adds	r3, #4
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f7fe f889 	bl	800453c <vListInsert>
 800642a:	e017      	b.n	800645c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800642c:	2300      	movs	r3, #0
 800642e:	9300      	str	r3, [sp, #0]
 8006430:	2300      	movs	r3, #0
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	2100      	movs	r1, #0
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f7ff fd5a 	bl	8005ef0 <xTimerGenericCommand>
 800643c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10b      	bne.n	800645c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006448:	f383 8811 	msr	BASEPRI, r3
 800644c:	f3bf 8f6f 	isb	sy
 8006450:	f3bf 8f4f 	dsb	sy
 8006454:	603b      	str	r3, [r7, #0]
}
 8006456:	bf00      	nop
 8006458:	bf00      	nop
 800645a:	e7fd      	b.n	8006458 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800645c:	4b09      	ldr	r3, [pc, #36]	@ (8006484 <prvSwitchTimerLists+0xc4>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1b0      	bne.n	80063c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006466:	4b07      	ldr	r3, [pc, #28]	@ (8006484 <prvSwitchTimerLists+0xc4>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800646c:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <prvSwitchTimerLists+0xc8>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a04      	ldr	r2, [pc, #16]	@ (8006484 <prvSwitchTimerLists+0xc4>)
 8006472:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006474:	4a04      	ldr	r2, [pc, #16]	@ (8006488 <prvSwitchTimerLists+0xc8>)
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	6013      	str	r3, [r2, #0]
}
 800647a:	bf00      	nop
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	20001084 	.word	0x20001084
 8006488:	20001088 	.word	0x20001088

0800648c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006492:	f000 f92b 	bl	80066ec <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006496:	4b15      	ldr	r3, [pc, #84]	@ (80064ec <prvCheckForValidListAndQueue+0x60>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d120      	bne.n	80064e0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800649e:	4814      	ldr	r0, [pc, #80]	@ (80064f0 <prvCheckForValidListAndQueue+0x64>)
 80064a0:	f7fd fffe 	bl	80044a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064a4:	4813      	ldr	r0, [pc, #76]	@ (80064f4 <prvCheckForValidListAndQueue+0x68>)
 80064a6:	f7fd fffb 	bl	80044a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064aa:	4b13      	ldr	r3, [pc, #76]	@ (80064f8 <prvCheckForValidListAndQueue+0x6c>)
 80064ac:	4a10      	ldr	r2, [pc, #64]	@ (80064f0 <prvCheckForValidListAndQueue+0x64>)
 80064ae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064b0:	4b12      	ldr	r3, [pc, #72]	@ (80064fc <prvCheckForValidListAndQueue+0x70>)
 80064b2:	4a10      	ldr	r2, [pc, #64]	@ (80064f4 <prvCheckForValidListAndQueue+0x68>)
 80064b4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064b6:	2300      	movs	r3, #0
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	4b11      	ldr	r3, [pc, #68]	@ (8006500 <prvCheckForValidListAndQueue+0x74>)
 80064bc:	4a11      	ldr	r2, [pc, #68]	@ (8006504 <prvCheckForValidListAndQueue+0x78>)
 80064be:	2110      	movs	r1, #16
 80064c0:	200a      	movs	r0, #10
 80064c2:	f7fe f907 	bl	80046d4 <xQueueGenericCreateStatic>
 80064c6:	4603      	mov	r3, r0
 80064c8:	4a08      	ldr	r2, [pc, #32]	@ (80064ec <prvCheckForValidListAndQueue+0x60>)
 80064ca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064cc:	4b07      	ldr	r3, [pc, #28]	@ (80064ec <prvCheckForValidListAndQueue+0x60>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d005      	beq.n	80064e0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064d4:	4b05      	ldr	r3, [pc, #20]	@ (80064ec <prvCheckForValidListAndQueue+0x60>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	490b      	ldr	r1, [pc, #44]	@ (8006508 <prvCheckForValidListAndQueue+0x7c>)
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fe fd2c 	bl	8004f38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064e0:	f000 f934 	bl	800674c <vPortExitCritical>
}
 80064e4:	bf00      	nop
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	2000108c 	.word	0x2000108c
 80064f0:	2000105c 	.word	0x2000105c
 80064f4:	20001070 	.word	0x20001070
 80064f8:	20001084 	.word	0x20001084
 80064fc:	20001088 	.word	0x20001088
 8006500:	20001138 	.word	0x20001138
 8006504:	20001098 	.word	0x20001098
 8006508:	08007c5c 	.word	0x08007c5c

0800650c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	3b04      	subs	r3, #4
 800651c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006524:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3b04      	subs	r3, #4
 800652a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	f023 0201 	bic.w	r2, r3, #1
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	3b04      	subs	r3, #4
 800653a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800653c:	4a08      	ldr	r2, [pc, #32]	@ (8006560 <pxPortInitialiseStack+0x54>)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	3b14      	subs	r3, #20
 8006546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	3b20      	subs	r3, #32
 8006552:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006554:	68fb      	ldr	r3, [r7, #12]
}
 8006556:	4618      	mov	r0, r3
 8006558:	3714      	adds	r7, #20
 800655a:	46bd      	mov	sp, r7
 800655c:	bc80      	pop	{r7}
 800655e:	4770      	bx	lr
 8006560:	08006565 	.word	0x08006565

08006564 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800656a:	2300      	movs	r3, #0
 800656c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800656e:	4b12      	ldr	r3, [pc, #72]	@ (80065b8 <prvTaskExitError+0x54>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006576:	d00b      	beq.n	8006590 <prvTaskExitError+0x2c>
	__asm volatile
 8006578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657c:	f383 8811 	msr	BASEPRI, r3
 8006580:	f3bf 8f6f 	isb	sy
 8006584:	f3bf 8f4f 	dsb	sy
 8006588:	60fb      	str	r3, [r7, #12]
}
 800658a:	bf00      	nop
 800658c:	bf00      	nop
 800658e:	e7fd      	b.n	800658c <prvTaskExitError+0x28>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	60bb      	str	r3, [r7, #8]
}
 80065a2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065a4:	bf00      	nop
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0fc      	beq.n	80065a6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065ac:	bf00      	nop
 80065ae:	bf00      	nop
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bc80      	pop	{r7}
 80065b6:	4770      	bx	lr
 80065b8:	2000000c 	.word	0x2000000c
 80065bc:	00000000 	.word	0x00000000

080065c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065c0:	4b07      	ldr	r3, [pc, #28]	@ (80065e0 <pxCurrentTCBConst2>)
 80065c2:	6819      	ldr	r1, [r3, #0]
 80065c4:	6808      	ldr	r0, [r1, #0]
 80065c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80065ca:	f380 8809 	msr	PSP, r0
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f04f 0000 	mov.w	r0, #0
 80065d6:	f380 8811 	msr	BASEPRI, r0
 80065da:	f04e 0e0d 	orr.w	lr, lr, #13
 80065de:	4770      	bx	lr

080065e0 <pxCurrentTCBConst2>:
 80065e0:	20000b5c 	.word	0x20000b5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop

080065e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80065e8:	4806      	ldr	r0, [pc, #24]	@ (8006604 <prvPortStartFirstTask+0x1c>)
 80065ea:	6800      	ldr	r0, [r0, #0]
 80065ec:	6800      	ldr	r0, [r0, #0]
 80065ee:	f380 8808 	msr	MSP, r0
 80065f2:	b662      	cpsie	i
 80065f4:	b661      	cpsie	f
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	f3bf 8f6f 	isb	sy
 80065fe:	df00      	svc	0
 8006600:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006602:	bf00      	nop
 8006604:	e000ed08 	.word	0xe000ed08

08006608 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800660e:	4b32      	ldr	r3, [pc, #200]	@ (80066d8 <xPortStartScheduler+0xd0>)
 8006610:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	b2db      	uxtb	r3, r3
 8006618:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	22ff      	movs	r2, #255	@ 0xff
 800661e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	b2db      	uxtb	r3, r3
 8006626:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006628:	78fb      	ldrb	r3, [r7, #3]
 800662a:	b2db      	uxtb	r3, r3
 800662c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006630:	b2da      	uxtb	r2, r3
 8006632:	4b2a      	ldr	r3, [pc, #168]	@ (80066dc <xPortStartScheduler+0xd4>)
 8006634:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006636:	4b2a      	ldr	r3, [pc, #168]	@ (80066e0 <xPortStartScheduler+0xd8>)
 8006638:	2207      	movs	r2, #7
 800663a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800663c:	e009      	b.n	8006652 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800663e:	4b28      	ldr	r3, [pc, #160]	@ (80066e0 <xPortStartScheduler+0xd8>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	3b01      	subs	r3, #1
 8006644:	4a26      	ldr	r2, [pc, #152]	@ (80066e0 <xPortStartScheduler+0xd8>)
 8006646:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006648:	78fb      	ldrb	r3, [r7, #3]
 800664a:	b2db      	uxtb	r3, r3
 800664c:	005b      	lsls	r3, r3, #1
 800664e:	b2db      	uxtb	r3, r3
 8006650:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006652:	78fb      	ldrb	r3, [r7, #3]
 8006654:	b2db      	uxtb	r3, r3
 8006656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800665a:	2b80      	cmp	r3, #128	@ 0x80
 800665c:	d0ef      	beq.n	800663e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800665e:	4b20      	ldr	r3, [pc, #128]	@ (80066e0 <xPortStartScheduler+0xd8>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f1c3 0307 	rsb	r3, r3, #7
 8006666:	2b04      	cmp	r3, #4
 8006668:	d00b      	beq.n	8006682 <xPortStartScheduler+0x7a>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	60bb      	str	r3, [r7, #8]
}
 800667c:	bf00      	nop
 800667e:	bf00      	nop
 8006680:	e7fd      	b.n	800667e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006682:	4b17      	ldr	r3, [pc, #92]	@ (80066e0 <xPortStartScheduler+0xd8>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	021b      	lsls	r3, r3, #8
 8006688:	4a15      	ldr	r2, [pc, #84]	@ (80066e0 <xPortStartScheduler+0xd8>)
 800668a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800668c:	4b14      	ldr	r3, [pc, #80]	@ (80066e0 <xPortStartScheduler+0xd8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006694:	4a12      	ldr	r2, [pc, #72]	@ (80066e0 <xPortStartScheduler+0xd8>)
 8006696:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	b2da      	uxtb	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066a0:	4b10      	ldr	r3, [pc, #64]	@ (80066e4 <xPortStartScheduler+0xdc>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a0f      	ldr	r2, [pc, #60]	@ (80066e4 <xPortStartScheduler+0xdc>)
 80066a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80066aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066ac:	4b0d      	ldr	r3, [pc, #52]	@ (80066e4 <xPortStartScheduler+0xdc>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a0c      	ldr	r2, [pc, #48]	@ (80066e4 <xPortStartScheduler+0xdc>)
 80066b2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80066b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066b8:	f000 f8b8 	bl	800682c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066bc:	4b0a      	ldr	r3, [pc, #40]	@ (80066e8 <xPortStartScheduler+0xe0>)
 80066be:	2200      	movs	r2, #0
 80066c0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80066c2:	f7ff ff91 	bl	80065e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80066c6:	f7ff f86b 	bl	80057a0 <vTaskSwitchContext>
	prvTaskExitError();
 80066ca:	f7ff ff4b 	bl	8006564 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	e000e400 	.word	0xe000e400
 80066dc:	20001188 	.word	0x20001188
 80066e0:	2000118c 	.word	0x2000118c
 80066e4:	e000ed20 	.word	0xe000ed20
 80066e8:	2000000c 	.word	0x2000000c

080066ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	607b      	str	r3, [r7, #4]
}
 8006704:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006706:	4b0f      	ldr	r3, [pc, #60]	@ (8006744 <vPortEnterCritical+0x58>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3301      	adds	r3, #1
 800670c:	4a0d      	ldr	r2, [pc, #52]	@ (8006744 <vPortEnterCritical+0x58>)
 800670e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006710:	4b0c      	ldr	r3, [pc, #48]	@ (8006744 <vPortEnterCritical+0x58>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d110      	bne.n	800673a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006718:	4b0b      	ldr	r3, [pc, #44]	@ (8006748 <vPortEnterCritical+0x5c>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00b      	beq.n	800673a <vPortEnterCritical+0x4e>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	603b      	str	r3, [r7, #0]
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	e7fd      	b.n	8006736 <vPortEnterCritical+0x4a>
	}
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	bc80      	pop	{r7}
 8006742:	4770      	bx	lr
 8006744:	2000000c 	.word	0x2000000c
 8006748:	e000ed04 	.word	0xe000ed04

0800674c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006752:	4b12      	ldr	r3, [pc, #72]	@ (800679c <vPortExitCritical+0x50>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10b      	bne.n	8006772 <vPortExitCritical+0x26>
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	607b      	str	r3, [r7, #4]
}
 800676c:	bf00      	nop
 800676e:	bf00      	nop
 8006770:	e7fd      	b.n	800676e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006772:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <vPortExitCritical+0x50>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3b01      	subs	r3, #1
 8006778:	4a08      	ldr	r2, [pc, #32]	@ (800679c <vPortExitCritical+0x50>)
 800677a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800677c:	4b07      	ldr	r3, [pc, #28]	@ (800679c <vPortExitCritical+0x50>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d105      	bne.n	8006790 <vPortExitCritical+0x44>
 8006784:	2300      	movs	r3, #0
 8006786:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f383 8811 	msr	BASEPRI, r3
}
 800678e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	bc80      	pop	{r7}
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	2000000c 	.word	0x2000000c

080067a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067a0:	f3ef 8009 	mrs	r0, PSP
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	4b0d      	ldr	r3, [pc, #52]	@ (80067e0 <pxCurrentTCBConst>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80067b0:	6010      	str	r0, [r2, #0]
 80067b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80067b6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80067ba:	f380 8811 	msr	BASEPRI, r0
 80067be:	f7fe ffef 	bl	80057a0 <vTaskSwitchContext>
 80067c2:	f04f 0000 	mov.w	r0, #0
 80067c6:	f380 8811 	msr	BASEPRI, r0
 80067ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80067ce:	6819      	ldr	r1, [r3, #0]
 80067d0:	6808      	ldr	r0, [r1, #0]
 80067d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80067d6:	f380 8809 	msr	PSP, r0
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	4770      	bx	lr

080067e0 <pxCurrentTCBConst>:
 80067e0:	20000b5c 	.word	0x20000b5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80067e4:	bf00      	nop
 80067e6:	bf00      	nop

080067e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
	__asm volatile
 80067ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	607b      	str	r3, [r7, #4]
}
 8006800:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006802:	f7fe ff13 	bl	800562c <xTaskIncrementTick>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d003      	beq.n	8006814 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800680c:	4b06      	ldr	r3, [pc, #24]	@ (8006828 <xPortSysTickHandler+0x40>)
 800680e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	2300      	movs	r3, #0
 8006816:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	f383 8811 	msr	BASEPRI, r3
}
 800681e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006820:	bf00      	nop
 8006822:	3708      	adds	r7, #8
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	e000ed04 	.word	0xe000ed04

0800682c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800682c:	b480      	push	{r7}
 800682e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006830:	4b0a      	ldr	r3, [pc, #40]	@ (800685c <vPortSetupTimerInterrupt+0x30>)
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006836:	4b0a      	ldr	r3, [pc, #40]	@ (8006860 <vPortSetupTimerInterrupt+0x34>)
 8006838:	2200      	movs	r2, #0
 800683a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800683c:	4b09      	ldr	r3, [pc, #36]	@ (8006864 <vPortSetupTimerInterrupt+0x38>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a09      	ldr	r2, [pc, #36]	@ (8006868 <vPortSetupTimerInterrupt+0x3c>)
 8006842:	fba2 2303 	umull	r2, r3, r2, r3
 8006846:	099b      	lsrs	r3, r3, #6
 8006848:	4a08      	ldr	r2, [pc, #32]	@ (800686c <vPortSetupTimerInterrupt+0x40>)
 800684a:	3b01      	subs	r3, #1
 800684c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800684e:	4b03      	ldr	r3, [pc, #12]	@ (800685c <vPortSetupTimerInterrupt+0x30>)
 8006850:	2207      	movs	r2, #7
 8006852:	601a      	str	r2, [r3, #0]
}
 8006854:	bf00      	nop
 8006856:	46bd      	mov	sp, r7
 8006858:	bc80      	pop	{r7}
 800685a:	4770      	bx	lr
 800685c:	e000e010 	.word	0xe000e010
 8006860:	e000e018 	.word	0xe000e018
 8006864:	20000000 	.word	0x20000000
 8006868:	10624dd3 	.word	0x10624dd3
 800686c:	e000e014 	.word	0xe000e014

08006870 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006876:	f3ef 8305 	mrs	r3, IPSR
 800687a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2b0f      	cmp	r3, #15
 8006880:	d915      	bls.n	80068ae <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006882:	4a17      	ldr	r2, [pc, #92]	@ (80068e0 <vPortValidateInterruptPriority+0x70>)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	4413      	add	r3, r2
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800688c:	4b15      	ldr	r3, [pc, #84]	@ (80068e4 <vPortValidateInterruptPriority+0x74>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	7afa      	ldrb	r2, [r7, #11]
 8006892:	429a      	cmp	r2, r3
 8006894:	d20b      	bcs.n	80068ae <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689a:	f383 8811 	msr	BASEPRI, r3
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	f3bf 8f4f 	dsb	sy
 80068a6:	607b      	str	r3, [r7, #4]
}
 80068a8:	bf00      	nop
 80068aa:	bf00      	nop
 80068ac:	e7fd      	b.n	80068aa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80068ae:	4b0e      	ldr	r3, [pc, #56]	@ (80068e8 <vPortValidateInterruptPriority+0x78>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80068b6:	4b0d      	ldr	r3, [pc, #52]	@ (80068ec <vPortValidateInterruptPriority+0x7c>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d90b      	bls.n	80068d6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80068be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	603b      	str	r3, [r7, #0]
}
 80068d0:	bf00      	nop
 80068d2:	bf00      	nop
 80068d4:	e7fd      	b.n	80068d2 <vPortValidateInterruptPriority+0x62>
	}
 80068d6:	bf00      	nop
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr
 80068e0:	e000e3f0 	.word	0xe000e3f0
 80068e4:	20001188 	.word	0x20001188
 80068e8:	e000ed0c 	.word	0xe000ed0c
 80068ec:	2000118c 	.word	0x2000118c

080068f0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08a      	sub	sp, #40	@ 0x28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80068f8:	2300      	movs	r3, #0
 80068fa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80068fc:	f7fe fddc 	bl	80054b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006900:	4b5c      	ldr	r3, [pc, #368]	@ (8006a74 <pvPortMalloc+0x184>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d101      	bne.n	800690c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006908:	f000 f924 	bl	8006b54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800690c:	4b5a      	ldr	r3, [pc, #360]	@ (8006a78 <pvPortMalloc+0x188>)
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4013      	ands	r3, r2
 8006914:	2b00      	cmp	r3, #0
 8006916:	f040 8095 	bne.w	8006a44 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d01e      	beq.n	800695e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006920:	2208      	movs	r2, #8
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4413      	add	r3, r2
 8006926:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	2b00      	cmp	r3, #0
 8006930:	d015      	beq.n	800695e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f023 0307 	bic.w	r3, r3, #7
 8006938:	3308      	adds	r3, #8
 800693a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00b      	beq.n	800695e <pvPortMalloc+0x6e>
	__asm volatile
 8006946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800694a:	f383 8811 	msr	BASEPRI, r3
 800694e:	f3bf 8f6f 	isb	sy
 8006952:	f3bf 8f4f 	dsb	sy
 8006956:	617b      	str	r3, [r7, #20]
}
 8006958:	bf00      	nop
 800695a:	bf00      	nop
 800695c:	e7fd      	b.n	800695a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d06f      	beq.n	8006a44 <pvPortMalloc+0x154>
 8006964:	4b45      	ldr	r3, [pc, #276]	@ (8006a7c <pvPortMalloc+0x18c>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	429a      	cmp	r2, r3
 800696c:	d86a      	bhi.n	8006a44 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800696e:	4b44      	ldr	r3, [pc, #272]	@ (8006a80 <pvPortMalloc+0x190>)
 8006970:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006972:	4b43      	ldr	r3, [pc, #268]	@ (8006a80 <pvPortMalloc+0x190>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006978:	e004      	b.n	8006984 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	429a      	cmp	r2, r3
 800698c:	d903      	bls.n	8006996 <pvPortMalloc+0xa6>
 800698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1f1      	bne.n	800697a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006996:	4b37      	ldr	r3, [pc, #220]	@ (8006a74 <pvPortMalloc+0x184>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800699c:	429a      	cmp	r2, r3
 800699e:	d051      	beq.n	8006a44 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80069a0:	6a3b      	ldr	r3, [r7, #32]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2208      	movs	r2, #8
 80069a6:	4413      	add	r3, r2
 80069a8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80069aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	1ad2      	subs	r2, r2, r3
 80069ba:	2308      	movs	r3, #8
 80069bc:	005b      	lsls	r3, r3, #1
 80069be:	429a      	cmp	r2, r3
 80069c0:	d920      	bls.n	8006a04 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80069c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4413      	add	r3, r2
 80069c8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	f003 0307 	and.w	r3, r3, #7
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d00b      	beq.n	80069ec <pvPortMalloc+0xfc>
	__asm volatile
 80069d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	613b      	str	r3, [r7, #16]
}
 80069e6:	bf00      	nop
 80069e8:	bf00      	nop
 80069ea:	e7fd      	b.n	80069e8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	1ad2      	subs	r2, r2, r3
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80069f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069fe:	69b8      	ldr	r0, [r7, #24]
 8006a00:	f000 f90a 	bl	8006c18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a04:	4b1d      	ldr	r3, [pc, #116]	@ (8006a7c <pvPortMalloc+0x18c>)
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	4a1b      	ldr	r2, [pc, #108]	@ (8006a7c <pvPortMalloc+0x18c>)
 8006a10:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a12:	4b1a      	ldr	r3, [pc, #104]	@ (8006a7c <pvPortMalloc+0x18c>)
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	4b1b      	ldr	r3, [pc, #108]	@ (8006a84 <pvPortMalloc+0x194>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d203      	bcs.n	8006a26 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a1e:	4b17      	ldr	r3, [pc, #92]	@ (8006a7c <pvPortMalloc+0x18c>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a18      	ldr	r2, [pc, #96]	@ (8006a84 <pvPortMalloc+0x194>)
 8006a24:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	4b13      	ldr	r3, [pc, #76]	@ (8006a78 <pvPortMalloc+0x188>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a32:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a36:	2200      	movs	r2, #0
 8006a38:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a3a:	4b13      	ldr	r3, [pc, #76]	@ (8006a88 <pvPortMalloc+0x198>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	4a11      	ldr	r2, [pc, #68]	@ (8006a88 <pvPortMalloc+0x198>)
 8006a42:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a44:	f7fe fd46 	bl	80054d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00b      	beq.n	8006a6a <pvPortMalloc+0x17a>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	60fb      	str	r3, [r7, #12]
}
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop
 8006a68:	e7fd      	b.n	8006a66 <pvPortMalloc+0x176>
	return pvReturn;
 8006a6a:	69fb      	ldr	r3, [r7, #28]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3728      	adds	r7, #40	@ 0x28
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	20001d98 	.word	0x20001d98
 8006a78:	20001dac 	.word	0x20001dac
 8006a7c:	20001d9c 	.word	0x20001d9c
 8006a80:	20001d90 	.word	0x20001d90
 8006a84:	20001da0 	.word	0x20001da0
 8006a88:	20001da4 	.word	0x20001da4

08006a8c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d04f      	beq.n	8006b3e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a9e:	2308      	movs	r3, #8
 8006aa0:	425b      	negs	r3, r3
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	4b25      	ldr	r3, [pc, #148]	@ (8006b48 <vPortFree+0xbc>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10b      	bne.n	8006ad2 <vPortFree+0x46>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	60fb      	str	r3, [r7, #12]
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	e7fd      	b.n	8006ace <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00b      	beq.n	8006af2 <vPortFree+0x66>
	__asm volatile
 8006ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	60bb      	str	r3, [r7, #8]
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	e7fd      	b.n	8006aee <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	4b14      	ldr	r3, [pc, #80]	@ (8006b48 <vPortFree+0xbc>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4013      	ands	r3, r2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d01e      	beq.n	8006b3e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d11a      	bne.n	8006b3e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8006b48 <vPortFree+0xbc>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	43db      	mvns	r3, r3
 8006b12:	401a      	ands	r2, r3
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b18:	f7fe fcce 	bl	80054b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	4b0a      	ldr	r3, [pc, #40]	@ (8006b4c <vPortFree+0xc0>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4413      	add	r3, r2
 8006b26:	4a09      	ldr	r2, [pc, #36]	@ (8006b4c <vPortFree+0xc0>)
 8006b28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b2a:	6938      	ldr	r0, [r7, #16]
 8006b2c:	f000 f874 	bl	8006c18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b30:	4b07      	ldr	r3, [pc, #28]	@ (8006b50 <vPortFree+0xc4>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3301      	adds	r3, #1
 8006b36:	4a06      	ldr	r2, [pc, #24]	@ (8006b50 <vPortFree+0xc4>)
 8006b38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b3a:	f7fe fccb 	bl	80054d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b3e:	bf00      	nop
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20001dac 	.word	0x20001dac
 8006b4c:	20001d9c 	.word	0x20001d9c
 8006b50:	20001da8 	.word	0x20001da8

08006b54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b5a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006b5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006b60:	4b27      	ldr	r3, [pc, #156]	@ (8006c00 <prvHeapInit+0xac>)
 8006b62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f003 0307 	and.w	r3, r3, #7
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00c      	beq.n	8006b88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	3307      	adds	r3, #7
 8006b72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0307 	bic.w	r3, r3, #7
 8006b7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	4a1f      	ldr	r2, [pc, #124]	@ (8006c00 <prvHeapInit+0xac>)
 8006b84:	4413      	add	r3, r2
 8006b86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8006c04 <prvHeapInit+0xb0>)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b92:	4b1c      	ldr	r3, [pc, #112]	@ (8006c04 <prvHeapInit+0xb0>)
 8006b94:	2200      	movs	r2, #0
 8006b96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	68ba      	ldr	r2, [r7, #8]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ba0:	2208      	movs	r2, #8
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	1a9b      	subs	r3, r3, r2
 8006ba6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 0307 	bic.w	r3, r3, #7
 8006bae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	4a15      	ldr	r2, [pc, #84]	@ (8006c08 <prvHeapInit+0xb4>)
 8006bb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006bb6:	4b14      	ldr	r3, [pc, #80]	@ (8006c08 <prvHeapInit+0xb4>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006bbe:	4b12      	ldr	r3, [pc, #72]	@ (8006c08 <prvHeapInit+0xb4>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	1ad2      	subs	r2, r2, r3
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006c08 <prvHeapInit+0xb4>)
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	4a0a      	ldr	r2, [pc, #40]	@ (8006c0c <prvHeapInit+0xb8>)
 8006be2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	4a09      	ldr	r2, [pc, #36]	@ (8006c10 <prvHeapInit+0xbc>)
 8006bea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006bec:	4b09      	ldr	r3, [pc, #36]	@ (8006c14 <prvHeapInit+0xc0>)
 8006bee:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006bf2:	601a      	str	r2, [r3, #0]
}
 8006bf4:	bf00      	nop
 8006bf6:	3714      	adds	r7, #20
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bc80      	pop	{r7}
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	20001190 	.word	0x20001190
 8006c04:	20001d90 	.word	0x20001d90
 8006c08:	20001d98 	.word	0x20001d98
 8006c0c:	20001da0 	.word	0x20001da0
 8006c10:	20001d9c 	.word	0x20001d9c
 8006c14:	20001dac 	.word	0x20001dac

08006c18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c20:	4b27      	ldr	r3, [pc, #156]	@ (8006cc0 <prvInsertBlockIntoFreeList+0xa8>)
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	e002      	b.n	8006c2c <prvInsertBlockIntoFreeList+0x14>
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	60fb      	str	r3, [r7, #12]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d8f7      	bhi.n	8006c26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	4413      	add	r3, r2
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d108      	bne.n	8006c5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	441a      	add	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	68ba      	ldr	r2, [r7, #8]
 8006c64:	441a      	add	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d118      	bne.n	8006ca0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	4b14      	ldr	r3, [pc, #80]	@ (8006cc4 <prvInsertBlockIntoFreeList+0xac>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d00d      	beq.n	8006c96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	441a      	add	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	e008      	b.n	8006ca8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c96:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc4 <prvInsertBlockIntoFreeList+0xac>)
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	e003      	b.n	8006ca8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d002      	beq.n	8006cb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cb6:	bf00      	nop
 8006cb8:	3714      	adds	r7, #20
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bc80      	pop	{r7}
 8006cbe:	4770      	bx	lr
 8006cc0:	20001d90 	.word	0x20001d90
 8006cc4:	20001d98 	.word	0x20001d98

08006cc8 <siprintf>:
 8006cc8:	b40e      	push	{r1, r2, r3}
 8006cca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006cce:	b510      	push	{r4, lr}
 8006cd0:	2400      	movs	r4, #0
 8006cd2:	b09d      	sub	sp, #116	@ 0x74
 8006cd4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006cd6:	9002      	str	r0, [sp, #8]
 8006cd8:	9006      	str	r0, [sp, #24]
 8006cda:	9107      	str	r1, [sp, #28]
 8006cdc:	9104      	str	r1, [sp, #16]
 8006cde:	4809      	ldr	r0, [pc, #36]	@ (8006d04 <siprintf+0x3c>)
 8006ce0:	4909      	ldr	r1, [pc, #36]	@ (8006d08 <siprintf+0x40>)
 8006ce2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ce6:	9105      	str	r1, [sp, #20]
 8006ce8:	6800      	ldr	r0, [r0, #0]
 8006cea:	a902      	add	r1, sp, #8
 8006cec:	9301      	str	r3, [sp, #4]
 8006cee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006cf0:	f000 fa2c 	bl	800714c <_svfiprintf_r>
 8006cf4:	9b02      	ldr	r3, [sp, #8]
 8006cf6:	701c      	strb	r4, [r3, #0]
 8006cf8:	b01d      	add	sp, #116	@ 0x74
 8006cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cfe:	b003      	add	sp, #12
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	20000010 	.word	0x20000010
 8006d08:	ffff0208 	.word	0xffff0208

08006d0c <memset>:
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	4402      	add	r2, r0
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d100      	bne.n	8006d16 <memset+0xa>
 8006d14:	4770      	bx	lr
 8006d16:	f803 1b01 	strb.w	r1, [r3], #1
 8006d1a:	e7f9      	b.n	8006d10 <memset+0x4>

08006d1c <strncmp>:
 8006d1c:	b510      	push	{r4, lr}
 8006d1e:	b16a      	cbz	r2, 8006d3c <strncmp+0x20>
 8006d20:	3901      	subs	r1, #1
 8006d22:	1884      	adds	r4, r0, r2
 8006d24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d103      	bne.n	8006d38 <strncmp+0x1c>
 8006d30:	42a0      	cmp	r0, r4
 8006d32:	d001      	beq.n	8006d38 <strncmp+0x1c>
 8006d34:	2a00      	cmp	r2, #0
 8006d36:	d1f5      	bne.n	8006d24 <strncmp+0x8>
 8006d38:	1ad0      	subs	r0, r2, r3
 8006d3a:	bd10      	pop	{r4, pc}
 8006d3c:	4610      	mov	r0, r2
 8006d3e:	e7fc      	b.n	8006d3a <strncmp+0x1e>

08006d40 <strncpy>:
 8006d40:	4603      	mov	r3, r0
 8006d42:	b510      	push	{r4, lr}
 8006d44:	3901      	subs	r1, #1
 8006d46:	b132      	cbz	r2, 8006d56 <strncpy+0x16>
 8006d48:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006d4c:	3a01      	subs	r2, #1
 8006d4e:	f803 4b01 	strb.w	r4, [r3], #1
 8006d52:	2c00      	cmp	r4, #0
 8006d54:	d1f7      	bne.n	8006d46 <strncpy+0x6>
 8006d56:	2100      	movs	r1, #0
 8006d58:	441a      	add	r2, r3
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d100      	bne.n	8006d60 <strncpy+0x20>
 8006d5e:	bd10      	pop	{r4, pc}
 8006d60:	f803 1b01 	strb.w	r1, [r3], #1
 8006d64:	e7f9      	b.n	8006d5a <strncpy+0x1a>
	...

08006d68 <_reclaim_reent>:
 8006d68:	4b2d      	ldr	r3, [pc, #180]	@ (8006e20 <_reclaim_reent+0xb8>)
 8006d6a:	b570      	push	{r4, r5, r6, lr}
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4604      	mov	r4, r0
 8006d70:	4283      	cmp	r3, r0
 8006d72:	d053      	beq.n	8006e1c <_reclaim_reent+0xb4>
 8006d74:	69c3      	ldr	r3, [r0, #28]
 8006d76:	b31b      	cbz	r3, 8006dc0 <_reclaim_reent+0x58>
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	b163      	cbz	r3, 8006d96 <_reclaim_reent+0x2e>
 8006d7c:	2500      	movs	r5, #0
 8006d7e:	69e3      	ldr	r3, [r4, #28]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	5959      	ldr	r1, [r3, r5]
 8006d84:	b9b1      	cbnz	r1, 8006db4 <_reclaim_reent+0x4c>
 8006d86:	3504      	adds	r5, #4
 8006d88:	2d80      	cmp	r5, #128	@ 0x80
 8006d8a:	d1f8      	bne.n	8006d7e <_reclaim_reent+0x16>
 8006d8c:	69e3      	ldr	r3, [r4, #28]
 8006d8e:	4620      	mov	r0, r4
 8006d90:	68d9      	ldr	r1, [r3, #12]
 8006d92:	f000 f889 	bl	8006ea8 <_free_r>
 8006d96:	69e3      	ldr	r3, [r4, #28]
 8006d98:	6819      	ldr	r1, [r3, #0]
 8006d9a:	b111      	cbz	r1, 8006da2 <_reclaim_reent+0x3a>
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f000 f883 	bl	8006ea8 <_free_r>
 8006da2:	69e3      	ldr	r3, [r4, #28]
 8006da4:	689d      	ldr	r5, [r3, #8]
 8006da6:	b15d      	cbz	r5, 8006dc0 <_reclaim_reent+0x58>
 8006da8:	4629      	mov	r1, r5
 8006daa:	4620      	mov	r0, r4
 8006dac:	682d      	ldr	r5, [r5, #0]
 8006dae:	f000 f87b 	bl	8006ea8 <_free_r>
 8006db2:	e7f8      	b.n	8006da6 <_reclaim_reent+0x3e>
 8006db4:	680e      	ldr	r6, [r1, #0]
 8006db6:	4620      	mov	r0, r4
 8006db8:	f000 f876 	bl	8006ea8 <_free_r>
 8006dbc:	4631      	mov	r1, r6
 8006dbe:	e7e1      	b.n	8006d84 <_reclaim_reent+0x1c>
 8006dc0:	6961      	ldr	r1, [r4, #20]
 8006dc2:	b111      	cbz	r1, 8006dca <_reclaim_reent+0x62>
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f000 f86f 	bl	8006ea8 <_free_r>
 8006dca:	69e1      	ldr	r1, [r4, #28]
 8006dcc:	b111      	cbz	r1, 8006dd4 <_reclaim_reent+0x6c>
 8006dce:	4620      	mov	r0, r4
 8006dd0:	f000 f86a 	bl	8006ea8 <_free_r>
 8006dd4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006dd6:	b111      	cbz	r1, 8006dde <_reclaim_reent+0x76>
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f000 f865 	bl	8006ea8 <_free_r>
 8006dde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006de0:	b111      	cbz	r1, 8006de8 <_reclaim_reent+0x80>
 8006de2:	4620      	mov	r0, r4
 8006de4:	f000 f860 	bl	8006ea8 <_free_r>
 8006de8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006dea:	b111      	cbz	r1, 8006df2 <_reclaim_reent+0x8a>
 8006dec:	4620      	mov	r0, r4
 8006dee:	f000 f85b 	bl	8006ea8 <_free_r>
 8006df2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006df4:	b111      	cbz	r1, 8006dfc <_reclaim_reent+0x94>
 8006df6:	4620      	mov	r0, r4
 8006df8:	f000 f856 	bl	8006ea8 <_free_r>
 8006dfc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006dfe:	b111      	cbz	r1, 8006e06 <_reclaim_reent+0x9e>
 8006e00:	4620      	mov	r0, r4
 8006e02:	f000 f851 	bl	8006ea8 <_free_r>
 8006e06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006e08:	b111      	cbz	r1, 8006e10 <_reclaim_reent+0xa8>
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f000 f84c 	bl	8006ea8 <_free_r>
 8006e10:	6a23      	ldr	r3, [r4, #32]
 8006e12:	b11b      	cbz	r3, 8006e1c <_reclaim_reent+0xb4>
 8006e14:	4620      	mov	r0, r4
 8006e16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e1a:	4718      	bx	r3
 8006e1c:	bd70      	pop	{r4, r5, r6, pc}
 8006e1e:	bf00      	nop
 8006e20:	20000010 	.word	0x20000010

08006e24 <__errno>:
 8006e24:	4b01      	ldr	r3, [pc, #4]	@ (8006e2c <__errno+0x8>)
 8006e26:	6818      	ldr	r0, [r3, #0]
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	20000010 	.word	0x20000010

08006e30 <__libc_init_array>:
 8006e30:	b570      	push	{r4, r5, r6, lr}
 8006e32:	2600      	movs	r6, #0
 8006e34:	4d0c      	ldr	r5, [pc, #48]	@ (8006e68 <__libc_init_array+0x38>)
 8006e36:	4c0d      	ldr	r4, [pc, #52]	@ (8006e6c <__libc_init_array+0x3c>)
 8006e38:	1b64      	subs	r4, r4, r5
 8006e3a:	10a4      	asrs	r4, r4, #2
 8006e3c:	42a6      	cmp	r6, r4
 8006e3e:	d109      	bne.n	8006e54 <__libc_init_array+0x24>
 8006e40:	f000 fc7e 	bl	8007740 <_init>
 8006e44:	2600      	movs	r6, #0
 8006e46:	4d0a      	ldr	r5, [pc, #40]	@ (8006e70 <__libc_init_array+0x40>)
 8006e48:	4c0a      	ldr	r4, [pc, #40]	@ (8006e74 <__libc_init_array+0x44>)
 8006e4a:	1b64      	subs	r4, r4, r5
 8006e4c:	10a4      	asrs	r4, r4, #2
 8006e4e:	42a6      	cmp	r6, r4
 8006e50:	d105      	bne.n	8006e5e <__libc_init_array+0x2e>
 8006e52:	bd70      	pop	{r4, r5, r6, pc}
 8006e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e58:	4798      	blx	r3
 8006e5a:	3601      	adds	r6, #1
 8006e5c:	e7ee      	b.n	8006e3c <__libc_init_array+0xc>
 8006e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e62:	4798      	blx	r3
 8006e64:	3601      	adds	r6, #1
 8006e66:	e7f2      	b.n	8006e4e <__libc_init_array+0x1e>
 8006e68:	08007d14 	.word	0x08007d14
 8006e6c:	08007d14 	.word	0x08007d14
 8006e70:	08007d14 	.word	0x08007d14
 8006e74:	08007d18 	.word	0x08007d18

08006e78 <__retarget_lock_acquire_recursive>:
 8006e78:	4770      	bx	lr

08006e7a <__retarget_lock_release_recursive>:
 8006e7a:	4770      	bx	lr

08006e7c <strcpy>:
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e82:	f803 2b01 	strb.w	r2, [r3], #1
 8006e86:	2a00      	cmp	r2, #0
 8006e88:	d1f9      	bne.n	8006e7e <strcpy+0x2>
 8006e8a:	4770      	bx	lr

08006e8c <memcpy>:
 8006e8c:	440a      	add	r2, r1
 8006e8e:	4291      	cmp	r1, r2
 8006e90:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e94:	d100      	bne.n	8006e98 <memcpy+0xc>
 8006e96:	4770      	bx	lr
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e9e:	4291      	cmp	r1, r2
 8006ea0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ea4:	d1f9      	bne.n	8006e9a <memcpy+0xe>
 8006ea6:	bd10      	pop	{r4, pc}

08006ea8 <_free_r>:
 8006ea8:	b538      	push	{r3, r4, r5, lr}
 8006eaa:	4605      	mov	r5, r0
 8006eac:	2900      	cmp	r1, #0
 8006eae:	d040      	beq.n	8006f32 <_free_r+0x8a>
 8006eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006eb4:	1f0c      	subs	r4, r1, #4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	bfb8      	it	lt
 8006eba:	18e4      	addlt	r4, r4, r3
 8006ebc:	f000 f8de 	bl	800707c <__malloc_lock>
 8006ec0:	4a1c      	ldr	r2, [pc, #112]	@ (8006f34 <_free_r+0x8c>)
 8006ec2:	6813      	ldr	r3, [r2, #0]
 8006ec4:	b933      	cbnz	r3, 8006ed4 <_free_r+0x2c>
 8006ec6:	6063      	str	r3, [r4, #4]
 8006ec8:	6014      	str	r4, [r2, #0]
 8006eca:	4628      	mov	r0, r5
 8006ecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ed0:	f000 b8da 	b.w	8007088 <__malloc_unlock>
 8006ed4:	42a3      	cmp	r3, r4
 8006ed6:	d908      	bls.n	8006eea <_free_r+0x42>
 8006ed8:	6820      	ldr	r0, [r4, #0]
 8006eda:	1821      	adds	r1, r4, r0
 8006edc:	428b      	cmp	r3, r1
 8006ede:	bf01      	itttt	eq
 8006ee0:	6819      	ldreq	r1, [r3, #0]
 8006ee2:	685b      	ldreq	r3, [r3, #4]
 8006ee4:	1809      	addeq	r1, r1, r0
 8006ee6:	6021      	streq	r1, [r4, #0]
 8006ee8:	e7ed      	b.n	8006ec6 <_free_r+0x1e>
 8006eea:	461a      	mov	r2, r3
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	b10b      	cbz	r3, 8006ef4 <_free_r+0x4c>
 8006ef0:	42a3      	cmp	r3, r4
 8006ef2:	d9fa      	bls.n	8006eea <_free_r+0x42>
 8006ef4:	6811      	ldr	r1, [r2, #0]
 8006ef6:	1850      	adds	r0, r2, r1
 8006ef8:	42a0      	cmp	r0, r4
 8006efa:	d10b      	bne.n	8006f14 <_free_r+0x6c>
 8006efc:	6820      	ldr	r0, [r4, #0]
 8006efe:	4401      	add	r1, r0
 8006f00:	1850      	adds	r0, r2, r1
 8006f02:	4283      	cmp	r3, r0
 8006f04:	6011      	str	r1, [r2, #0]
 8006f06:	d1e0      	bne.n	8006eca <_free_r+0x22>
 8006f08:	6818      	ldr	r0, [r3, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	4408      	add	r0, r1
 8006f0e:	6010      	str	r0, [r2, #0]
 8006f10:	6053      	str	r3, [r2, #4]
 8006f12:	e7da      	b.n	8006eca <_free_r+0x22>
 8006f14:	d902      	bls.n	8006f1c <_free_r+0x74>
 8006f16:	230c      	movs	r3, #12
 8006f18:	602b      	str	r3, [r5, #0]
 8006f1a:	e7d6      	b.n	8006eca <_free_r+0x22>
 8006f1c:	6820      	ldr	r0, [r4, #0]
 8006f1e:	1821      	adds	r1, r4, r0
 8006f20:	428b      	cmp	r3, r1
 8006f22:	bf01      	itttt	eq
 8006f24:	6819      	ldreq	r1, [r3, #0]
 8006f26:	685b      	ldreq	r3, [r3, #4]
 8006f28:	1809      	addeq	r1, r1, r0
 8006f2a:	6021      	streq	r1, [r4, #0]
 8006f2c:	6063      	str	r3, [r4, #4]
 8006f2e:	6054      	str	r4, [r2, #4]
 8006f30:	e7cb      	b.n	8006eca <_free_r+0x22>
 8006f32:	bd38      	pop	{r3, r4, r5, pc}
 8006f34:	20001ef4 	.word	0x20001ef4

08006f38 <sbrk_aligned>:
 8006f38:	b570      	push	{r4, r5, r6, lr}
 8006f3a:	4e0f      	ldr	r6, [pc, #60]	@ (8006f78 <sbrk_aligned+0x40>)
 8006f3c:	460c      	mov	r4, r1
 8006f3e:	6831      	ldr	r1, [r6, #0]
 8006f40:	4605      	mov	r5, r0
 8006f42:	b911      	cbnz	r1, 8006f4a <sbrk_aligned+0x12>
 8006f44:	f000 fba8 	bl	8007698 <_sbrk_r>
 8006f48:	6030      	str	r0, [r6, #0]
 8006f4a:	4621      	mov	r1, r4
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	f000 fba3 	bl	8007698 <_sbrk_r>
 8006f52:	1c43      	adds	r3, r0, #1
 8006f54:	d103      	bne.n	8006f5e <sbrk_aligned+0x26>
 8006f56:	f04f 34ff 	mov.w	r4, #4294967295
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	bd70      	pop	{r4, r5, r6, pc}
 8006f5e:	1cc4      	adds	r4, r0, #3
 8006f60:	f024 0403 	bic.w	r4, r4, #3
 8006f64:	42a0      	cmp	r0, r4
 8006f66:	d0f8      	beq.n	8006f5a <sbrk_aligned+0x22>
 8006f68:	1a21      	subs	r1, r4, r0
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f000 fb94 	bl	8007698 <_sbrk_r>
 8006f70:	3001      	adds	r0, #1
 8006f72:	d1f2      	bne.n	8006f5a <sbrk_aligned+0x22>
 8006f74:	e7ef      	b.n	8006f56 <sbrk_aligned+0x1e>
 8006f76:	bf00      	nop
 8006f78:	20001ef0 	.word	0x20001ef0

08006f7c <_malloc_r>:
 8006f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f80:	1ccd      	adds	r5, r1, #3
 8006f82:	f025 0503 	bic.w	r5, r5, #3
 8006f86:	3508      	adds	r5, #8
 8006f88:	2d0c      	cmp	r5, #12
 8006f8a:	bf38      	it	cc
 8006f8c:	250c      	movcc	r5, #12
 8006f8e:	2d00      	cmp	r5, #0
 8006f90:	4606      	mov	r6, r0
 8006f92:	db01      	blt.n	8006f98 <_malloc_r+0x1c>
 8006f94:	42a9      	cmp	r1, r5
 8006f96:	d904      	bls.n	8006fa2 <_malloc_r+0x26>
 8006f98:	230c      	movs	r3, #12
 8006f9a:	6033      	str	r3, [r6, #0]
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007078 <_malloc_r+0xfc>
 8006fa6:	f000 f869 	bl	800707c <__malloc_lock>
 8006faa:	f8d8 3000 	ldr.w	r3, [r8]
 8006fae:	461c      	mov	r4, r3
 8006fb0:	bb44      	cbnz	r4, 8007004 <_malloc_r+0x88>
 8006fb2:	4629      	mov	r1, r5
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	f7ff ffbf 	bl	8006f38 <sbrk_aligned>
 8006fba:	1c43      	adds	r3, r0, #1
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	d158      	bne.n	8007072 <_malloc_r+0xf6>
 8006fc0:	f8d8 4000 	ldr.w	r4, [r8]
 8006fc4:	4627      	mov	r7, r4
 8006fc6:	2f00      	cmp	r7, #0
 8006fc8:	d143      	bne.n	8007052 <_malloc_r+0xd6>
 8006fca:	2c00      	cmp	r4, #0
 8006fcc:	d04b      	beq.n	8007066 <_malloc_r+0xea>
 8006fce:	6823      	ldr	r3, [r4, #0]
 8006fd0:	4639      	mov	r1, r7
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	eb04 0903 	add.w	r9, r4, r3
 8006fd8:	f000 fb5e 	bl	8007698 <_sbrk_r>
 8006fdc:	4581      	cmp	r9, r0
 8006fde:	d142      	bne.n	8007066 <_malloc_r+0xea>
 8006fe0:	6821      	ldr	r1, [r4, #0]
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	1a6d      	subs	r5, r5, r1
 8006fe6:	4629      	mov	r1, r5
 8006fe8:	f7ff ffa6 	bl	8006f38 <sbrk_aligned>
 8006fec:	3001      	adds	r0, #1
 8006fee:	d03a      	beq.n	8007066 <_malloc_r+0xea>
 8006ff0:	6823      	ldr	r3, [r4, #0]
 8006ff2:	442b      	add	r3, r5
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	f8d8 3000 	ldr.w	r3, [r8]
 8006ffa:	685a      	ldr	r2, [r3, #4]
 8006ffc:	bb62      	cbnz	r2, 8007058 <_malloc_r+0xdc>
 8006ffe:	f8c8 7000 	str.w	r7, [r8]
 8007002:	e00f      	b.n	8007024 <_malloc_r+0xa8>
 8007004:	6822      	ldr	r2, [r4, #0]
 8007006:	1b52      	subs	r2, r2, r5
 8007008:	d420      	bmi.n	800704c <_malloc_r+0xd0>
 800700a:	2a0b      	cmp	r2, #11
 800700c:	d917      	bls.n	800703e <_malloc_r+0xc2>
 800700e:	1961      	adds	r1, r4, r5
 8007010:	42a3      	cmp	r3, r4
 8007012:	6025      	str	r5, [r4, #0]
 8007014:	bf18      	it	ne
 8007016:	6059      	strne	r1, [r3, #4]
 8007018:	6863      	ldr	r3, [r4, #4]
 800701a:	bf08      	it	eq
 800701c:	f8c8 1000 	streq.w	r1, [r8]
 8007020:	5162      	str	r2, [r4, r5]
 8007022:	604b      	str	r3, [r1, #4]
 8007024:	4630      	mov	r0, r6
 8007026:	f000 f82f 	bl	8007088 <__malloc_unlock>
 800702a:	f104 000b 	add.w	r0, r4, #11
 800702e:	1d23      	adds	r3, r4, #4
 8007030:	f020 0007 	bic.w	r0, r0, #7
 8007034:	1ac2      	subs	r2, r0, r3
 8007036:	bf1c      	itt	ne
 8007038:	1a1b      	subne	r3, r3, r0
 800703a:	50a3      	strne	r3, [r4, r2]
 800703c:	e7af      	b.n	8006f9e <_malloc_r+0x22>
 800703e:	6862      	ldr	r2, [r4, #4]
 8007040:	42a3      	cmp	r3, r4
 8007042:	bf0c      	ite	eq
 8007044:	f8c8 2000 	streq.w	r2, [r8]
 8007048:	605a      	strne	r2, [r3, #4]
 800704a:	e7eb      	b.n	8007024 <_malloc_r+0xa8>
 800704c:	4623      	mov	r3, r4
 800704e:	6864      	ldr	r4, [r4, #4]
 8007050:	e7ae      	b.n	8006fb0 <_malloc_r+0x34>
 8007052:	463c      	mov	r4, r7
 8007054:	687f      	ldr	r7, [r7, #4]
 8007056:	e7b6      	b.n	8006fc6 <_malloc_r+0x4a>
 8007058:	461a      	mov	r2, r3
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	42a3      	cmp	r3, r4
 800705e:	d1fb      	bne.n	8007058 <_malloc_r+0xdc>
 8007060:	2300      	movs	r3, #0
 8007062:	6053      	str	r3, [r2, #4]
 8007064:	e7de      	b.n	8007024 <_malloc_r+0xa8>
 8007066:	230c      	movs	r3, #12
 8007068:	4630      	mov	r0, r6
 800706a:	6033      	str	r3, [r6, #0]
 800706c:	f000 f80c 	bl	8007088 <__malloc_unlock>
 8007070:	e794      	b.n	8006f9c <_malloc_r+0x20>
 8007072:	6005      	str	r5, [r0, #0]
 8007074:	e7d6      	b.n	8007024 <_malloc_r+0xa8>
 8007076:	bf00      	nop
 8007078:	20001ef4 	.word	0x20001ef4

0800707c <__malloc_lock>:
 800707c:	4801      	ldr	r0, [pc, #4]	@ (8007084 <__malloc_lock+0x8>)
 800707e:	f7ff befb 	b.w	8006e78 <__retarget_lock_acquire_recursive>
 8007082:	bf00      	nop
 8007084:	20001eec 	.word	0x20001eec

08007088 <__malloc_unlock>:
 8007088:	4801      	ldr	r0, [pc, #4]	@ (8007090 <__malloc_unlock+0x8>)
 800708a:	f7ff bef6 	b.w	8006e7a <__retarget_lock_release_recursive>
 800708e:	bf00      	nop
 8007090:	20001eec 	.word	0x20001eec

08007094 <__ssputs_r>:
 8007094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007098:	461f      	mov	r7, r3
 800709a:	688e      	ldr	r6, [r1, #8]
 800709c:	4682      	mov	sl, r0
 800709e:	42be      	cmp	r6, r7
 80070a0:	460c      	mov	r4, r1
 80070a2:	4690      	mov	r8, r2
 80070a4:	680b      	ldr	r3, [r1, #0]
 80070a6:	d82d      	bhi.n	8007104 <__ssputs_r+0x70>
 80070a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070b0:	d026      	beq.n	8007100 <__ssputs_r+0x6c>
 80070b2:	6965      	ldr	r5, [r4, #20]
 80070b4:	6909      	ldr	r1, [r1, #16]
 80070b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070ba:	eba3 0901 	sub.w	r9, r3, r1
 80070be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070c2:	1c7b      	adds	r3, r7, #1
 80070c4:	444b      	add	r3, r9
 80070c6:	106d      	asrs	r5, r5, #1
 80070c8:	429d      	cmp	r5, r3
 80070ca:	bf38      	it	cc
 80070cc:	461d      	movcc	r5, r3
 80070ce:	0553      	lsls	r3, r2, #21
 80070d0:	d527      	bpl.n	8007122 <__ssputs_r+0x8e>
 80070d2:	4629      	mov	r1, r5
 80070d4:	f7ff ff52 	bl	8006f7c <_malloc_r>
 80070d8:	4606      	mov	r6, r0
 80070da:	b360      	cbz	r0, 8007136 <__ssputs_r+0xa2>
 80070dc:	464a      	mov	r2, r9
 80070de:	6921      	ldr	r1, [r4, #16]
 80070e0:	f7ff fed4 	bl	8006e8c <memcpy>
 80070e4:	89a3      	ldrh	r3, [r4, #12]
 80070e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ee:	81a3      	strh	r3, [r4, #12]
 80070f0:	6126      	str	r6, [r4, #16]
 80070f2:	444e      	add	r6, r9
 80070f4:	6026      	str	r6, [r4, #0]
 80070f6:	463e      	mov	r6, r7
 80070f8:	6165      	str	r5, [r4, #20]
 80070fa:	eba5 0509 	sub.w	r5, r5, r9
 80070fe:	60a5      	str	r5, [r4, #8]
 8007100:	42be      	cmp	r6, r7
 8007102:	d900      	bls.n	8007106 <__ssputs_r+0x72>
 8007104:	463e      	mov	r6, r7
 8007106:	4632      	mov	r2, r6
 8007108:	4641      	mov	r1, r8
 800710a:	6820      	ldr	r0, [r4, #0]
 800710c:	f000 faaa 	bl	8007664 <memmove>
 8007110:	2000      	movs	r0, #0
 8007112:	68a3      	ldr	r3, [r4, #8]
 8007114:	1b9b      	subs	r3, r3, r6
 8007116:	60a3      	str	r3, [r4, #8]
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	4433      	add	r3, r6
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007122:	462a      	mov	r2, r5
 8007124:	f000 fad6 	bl	80076d4 <_realloc_r>
 8007128:	4606      	mov	r6, r0
 800712a:	2800      	cmp	r0, #0
 800712c:	d1e0      	bne.n	80070f0 <__ssputs_r+0x5c>
 800712e:	4650      	mov	r0, sl
 8007130:	6921      	ldr	r1, [r4, #16]
 8007132:	f7ff feb9 	bl	8006ea8 <_free_r>
 8007136:	230c      	movs	r3, #12
 8007138:	f8ca 3000 	str.w	r3, [sl]
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	f04f 30ff 	mov.w	r0, #4294967295
 8007142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007146:	81a3      	strh	r3, [r4, #12]
 8007148:	e7e9      	b.n	800711e <__ssputs_r+0x8a>
	...

0800714c <_svfiprintf_r>:
 800714c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007150:	4698      	mov	r8, r3
 8007152:	898b      	ldrh	r3, [r1, #12]
 8007154:	4607      	mov	r7, r0
 8007156:	061b      	lsls	r3, r3, #24
 8007158:	460d      	mov	r5, r1
 800715a:	4614      	mov	r4, r2
 800715c:	b09d      	sub	sp, #116	@ 0x74
 800715e:	d510      	bpl.n	8007182 <_svfiprintf_r+0x36>
 8007160:	690b      	ldr	r3, [r1, #16]
 8007162:	b973      	cbnz	r3, 8007182 <_svfiprintf_r+0x36>
 8007164:	2140      	movs	r1, #64	@ 0x40
 8007166:	f7ff ff09 	bl	8006f7c <_malloc_r>
 800716a:	6028      	str	r0, [r5, #0]
 800716c:	6128      	str	r0, [r5, #16]
 800716e:	b930      	cbnz	r0, 800717e <_svfiprintf_r+0x32>
 8007170:	230c      	movs	r3, #12
 8007172:	603b      	str	r3, [r7, #0]
 8007174:	f04f 30ff 	mov.w	r0, #4294967295
 8007178:	b01d      	add	sp, #116	@ 0x74
 800717a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717e:	2340      	movs	r3, #64	@ 0x40
 8007180:	616b      	str	r3, [r5, #20]
 8007182:	2300      	movs	r3, #0
 8007184:	9309      	str	r3, [sp, #36]	@ 0x24
 8007186:	2320      	movs	r3, #32
 8007188:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800718c:	2330      	movs	r3, #48	@ 0x30
 800718e:	f04f 0901 	mov.w	r9, #1
 8007192:	f8cd 800c 	str.w	r8, [sp, #12]
 8007196:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007330 <_svfiprintf_r+0x1e4>
 800719a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800719e:	4623      	mov	r3, r4
 80071a0:	469a      	mov	sl, r3
 80071a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071a6:	b10a      	cbz	r2, 80071ac <_svfiprintf_r+0x60>
 80071a8:	2a25      	cmp	r2, #37	@ 0x25
 80071aa:	d1f9      	bne.n	80071a0 <_svfiprintf_r+0x54>
 80071ac:	ebba 0b04 	subs.w	fp, sl, r4
 80071b0:	d00b      	beq.n	80071ca <_svfiprintf_r+0x7e>
 80071b2:	465b      	mov	r3, fp
 80071b4:	4622      	mov	r2, r4
 80071b6:	4629      	mov	r1, r5
 80071b8:	4638      	mov	r0, r7
 80071ba:	f7ff ff6b 	bl	8007094 <__ssputs_r>
 80071be:	3001      	adds	r0, #1
 80071c0:	f000 80a7 	beq.w	8007312 <_svfiprintf_r+0x1c6>
 80071c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071c6:	445a      	add	r2, fp
 80071c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80071ca:	f89a 3000 	ldrb.w	r3, [sl]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f000 809f 	beq.w	8007312 <_svfiprintf_r+0x1c6>
 80071d4:	2300      	movs	r3, #0
 80071d6:	f04f 32ff 	mov.w	r2, #4294967295
 80071da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071de:	f10a 0a01 	add.w	sl, sl, #1
 80071e2:	9304      	str	r3, [sp, #16]
 80071e4:	9307      	str	r3, [sp, #28]
 80071e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80071ec:	4654      	mov	r4, sl
 80071ee:	2205      	movs	r2, #5
 80071f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071f4:	484e      	ldr	r0, [pc, #312]	@ (8007330 <_svfiprintf_r+0x1e4>)
 80071f6:	f000 fa5f 	bl	80076b8 <memchr>
 80071fa:	9a04      	ldr	r2, [sp, #16]
 80071fc:	b9d8      	cbnz	r0, 8007236 <_svfiprintf_r+0xea>
 80071fe:	06d0      	lsls	r0, r2, #27
 8007200:	bf44      	itt	mi
 8007202:	2320      	movmi	r3, #32
 8007204:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007208:	0711      	lsls	r1, r2, #28
 800720a:	bf44      	itt	mi
 800720c:	232b      	movmi	r3, #43	@ 0x2b
 800720e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007212:	f89a 3000 	ldrb.w	r3, [sl]
 8007216:	2b2a      	cmp	r3, #42	@ 0x2a
 8007218:	d015      	beq.n	8007246 <_svfiprintf_r+0xfa>
 800721a:	4654      	mov	r4, sl
 800721c:	2000      	movs	r0, #0
 800721e:	f04f 0c0a 	mov.w	ip, #10
 8007222:	9a07      	ldr	r2, [sp, #28]
 8007224:	4621      	mov	r1, r4
 8007226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800722a:	3b30      	subs	r3, #48	@ 0x30
 800722c:	2b09      	cmp	r3, #9
 800722e:	d94b      	bls.n	80072c8 <_svfiprintf_r+0x17c>
 8007230:	b1b0      	cbz	r0, 8007260 <_svfiprintf_r+0x114>
 8007232:	9207      	str	r2, [sp, #28]
 8007234:	e014      	b.n	8007260 <_svfiprintf_r+0x114>
 8007236:	eba0 0308 	sub.w	r3, r0, r8
 800723a:	fa09 f303 	lsl.w	r3, r9, r3
 800723e:	4313      	orrs	r3, r2
 8007240:	46a2      	mov	sl, r4
 8007242:	9304      	str	r3, [sp, #16]
 8007244:	e7d2      	b.n	80071ec <_svfiprintf_r+0xa0>
 8007246:	9b03      	ldr	r3, [sp, #12]
 8007248:	1d19      	adds	r1, r3, #4
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	9103      	str	r1, [sp, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	bfbb      	ittet	lt
 8007252:	425b      	neglt	r3, r3
 8007254:	f042 0202 	orrlt.w	r2, r2, #2
 8007258:	9307      	strge	r3, [sp, #28]
 800725a:	9307      	strlt	r3, [sp, #28]
 800725c:	bfb8      	it	lt
 800725e:	9204      	strlt	r2, [sp, #16]
 8007260:	7823      	ldrb	r3, [r4, #0]
 8007262:	2b2e      	cmp	r3, #46	@ 0x2e
 8007264:	d10a      	bne.n	800727c <_svfiprintf_r+0x130>
 8007266:	7863      	ldrb	r3, [r4, #1]
 8007268:	2b2a      	cmp	r3, #42	@ 0x2a
 800726a:	d132      	bne.n	80072d2 <_svfiprintf_r+0x186>
 800726c:	9b03      	ldr	r3, [sp, #12]
 800726e:	3402      	adds	r4, #2
 8007270:	1d1a      	adds	r2, r3, #4
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	9203      	str	r2, [sp, #12]
 8007276:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800727a:	9305      	str	r3, [sp, #20]
 800727c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007334 <_svfiprintf_r+0x1e8>
 8007280:	2203      	movs	r2, #3
 8007282:	4650      	mov	r0, sl
 8007284:	7821      	ldrb	r1, [r4, #0]
 8007286:	f000 fa17 	bl	80076b8 <memchr>
 800728a:	b138      	cbz	r0, 800729c <_svfiprintf_r+0x150>
 800728c:	2240      	movs	r2, #64	@ 0x40
 800728e:	9b04      	ldr	r3, [sp, #16]
 8007290:	eba0 000a 	sub.w	r0, r0, sl
 8007294:	4082      	lsls	r2, r0
 8007296:	4313      	orrs	r3, r2
 8007298:	3401      	adds	r4, #1
 800729a:	9304      	str	r3, [sp, #16]
 800729c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072a0:	2206      	movs	r2, #6
 80072a2:	4825      	ldr	r0, [pc, #148]	@ (8007338 <_svfiprintf_r+0x1ec>)
 80072a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072a8:	f000 fa06 	bl	80076b8 <memchr>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d036      	beq.n	800731e <_svfiprintf_r+0x1d2>
 80072b0:	4b22      	ldr	r3, [pc, #136]	@ (800733c <_svfiprintf_r+0x1f0>)
 80072b2:	bb1b      	cbnz	r3, 80072fc <_svfiprintf_r+0x1b0>
 80072b4:	9b03      	ldr	r3, [sp, #12]
 80072b6:	3307      	adds	r3, #7
 80072b8:	f023 0307 	bic.w	r3, r3, #7
 80072bc:	3308      	adds	r3, #8
 80072be:	9303      	str	r3, [sp, #12]
 80072c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072c2:	4433      	add	r3, r6
 80072c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072c6:	e76a      	b.n	800719e <_svfiprintf_r+0x52>
 80072c8:	460c      	mov	r4, r1
 80072ca:	2001      	movs	r0, #1
 80072cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80072d0:	e7a8      	b.n	8007224 <_svfiprintf_r+0xd8>
 80072d2:	2300      	movs	r3, #0
 80072d4:	f04f 0c0a 	mov.w	ip, #10
 80072d8:	4619      	mov	r1, r3
 80072da:	3401      	adds	r4, #1
 80072dc:	9305      	str	r3, [sp, #20]
 80072de:	4620      	mov	r0, r4
 80072e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072e4:	3a30      	subs	r2, #48	@ 0x30
 80072e6:	2a09      	cmp	r2, #9
 80072e8:	d903      	bls.n	80072f2 <_svfiprintf_r+0x1a6>
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d0c6      	beq.n	800727c <_svfiprintf_r+0x130>
 80072ee:	9105      	str	r1, [sp, #20]
 80072f0:	e7c4      	b.n	800727c <_svfiprintf_r+0x130>
 80072f2:	4604      	mov	r4, r0
 80072f4:	2301      	movs	r3, #1
 80072f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80072fa:	e7f0      	b.n	80072de <_svfiprintf_r+0x192>
 80072fc:	ab03      	add	r3, sp, #12
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	462a      	mov	r2, r5
 8007302:	4638      	mov	r0, r7
 8007304:	4b0e      	ldr	r3, [pc, #56]	@ (8007340 <_svfiprintf_r+0x1f4>)
 8007306:	a904      	add	r1, sp, #16
 8007308:	f3af 8000 	nop.w
 800730c:	1c42      	adds	r2, r0, #1
 800730e:	4606      	mov	r6, r0
 8007310:	d1d6      	bne.n	80072c0 <_svfiprintf_r+0x174>
 8007312:	89ab      	ldrh	r3, [r5, #12]
 8007314:	065b      	lsls	r3, r3, #25
 8007316:	f53f af2d 	bmi.w	8007174 <_svfiprintf_r+0x28>
 800731a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800731c:	e72c      	b.n	8007178 <_svfiprintf_r+0x2c>
 800731e:	ab03      	add	r3, sp, #12
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	462a      	mov	r2, r5
 8007324:	4638      	mov	r0, r7
 8007326:	4b06      	ldr	r3, [pc, #24]	@ (8007340 <_svfiprintf_r+0x1f4>)
 8007328:	a904      	add	r1, sp, #16
 800732a:	f000 f87d 	bl	8007428 <_printf_i>
 800732e:	e7ed      	b.n	800730c <_svfiprintf_r+0x1c0>
 8007330:	08007cd6 	.word	0x08007cd6
 8007334:	08007cdc 	.word	0x08007cdc
 8007338:	08007ce0 	.word	0x08007ce0
 800733c:	00000000 	.word	0x00000000
 8007340:	08007095 	.word	0x08007095

08007344 <_printf_common>:
 8007344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007348:	4616      	mov	r6, r2
 800734a:	4698      	mov	r8, r3
 800734c:	688a      	ldr	r2, [r1, #8]
 800734e:	690b      	ldr	r3, [r1, #16]
 8007350:	4607      	mov	r7, r0
 8007352:	4293      	cmp	r3, r2
 8007354:	bfb8      	it	lt
 8007356:	4613      	movlt	r3, r2
 8007358:	6033      	str	r3, [r6, #0]
 800735a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800735e:	460c      	mov	r4, r1
 8007360:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007364:	b10a      	cbz	r2, 800736a <_printf_common+0x26>
 8007366:	3301      	adds	r3, #1
 8007368:	6033      	str	r3, [r6, #0]
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	0699      	lsls	r1, r3, #26
 800736e:	bf42      	ittt	mi
 8007370:	6833      	ldrmi	r3, [r6, #0]
 8007372:	3302      	addmi	r3, #2
 8007374:	6033      	strmi	r3, [r6, #0]
 8007376:	6825      	ldr	r5, [r4, #0]
 8007378:	f015 0506 	ands.w	r5, r5, #6
 800737c:	d106      	bne.n	800738c <_printf_common+0x48>
 800737e:	f104 0a19 	add.w	sl, r4, #25
 8007382:	68e3      	ldr	r3, [r4, #12]
 8007384:	6832      	ldr	r2, [r6, #0]
 8007386:	1a9b      	subs	r3, r3, r2
 8007388:	42ab      	cmp	r3, r5
 800738a:	dc2b      	bgt.n	80073e4 <_printf_common+0xa0>
 800738c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007390:	6822      	ldr	r2, [r4, #0]
 8007392:	3b00      	subs	r3, #0
 8007394:	bf18      	it	ne
 8007396:	2301      	movne	r3, #1
 8007398:	0692      	lsls	r2, r2, #26
 800739a:	d430      	bmi.n	80073fe <_printf_common+0xba>
 800739c:	4641      	mov	r1, r8
 800739e:	4638      	mov	r0, r7
 80073a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073a4:	47c8      	blx	r9
 80073a6:	3001      	adds	r0, #1
 80073a8:	d023      	beq.n	80073f2 <_printf_common+0xae>
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	6922      	ldr	r2, [r4, #16]
 80073ae:	f003 0306 	and.w	r3, r3, #6
 80073b2:	2b04      	cmp	r3, #4
 80073b4:	bf14      	ite	ne
 80073b6:	2500      	movne	r5, #0
 80073b8:	6833      	ldreq	r3, [r6, #0]
 80073ba:	f04f 0600 	mov.w	r6, #0
 80073be:	bf08      	it	eq
 80073c0:	68e5      	ldreq	r5, [r4, #12]
 80073c2:	f104 041a 	add.w	r4, r4, #26
 80073c6:	bf08      	it	eq
 80073c8:	1aed      	subeq	r5, r5, r3
 80073ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80073ce:	bf08      	it	eq
 80073d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073d4:	4293      	cmp	r3, r2
 80073d6:	bfc4      	itt	gt
 80073d8:	1a9b      	subgt	r3, r3, r2
 80073da:	18ed      	addgt	r5, r5, r3
 80073dc:	42b5      	cmp	r5, r6
 80073de:	d11a      	bne.n	8007416 <_printf_common+0xd2>
 80073e0:	2000      	movs	r0, #0
 80073e2:	e008      	b.n	80073f6 <_printf_common+0xb2>
 80073e4:	2301      	movs	r3, #1
 80073e6:	4652      	mov	r2, sl
 80073e8:	4641      	mov	r1, r8
 80073ea:	4638      	mov	r0, r7
 80073ec:	47c8      	blx	r9
 80073ee:	3001      	adds	r0, #1
 80073f0:	d103      	bne.n	80073fa <_printf_common+0xb6>
 80073f2:	f04f 30ff 	mov.w	r0, #4294967295
 80073f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073fa:	3501      	adds	r5, #1
 80073fc:	e7c1      	b.n	8007382 <_printf_common+0x3e>
 80073fe:	2030      	movs	r0, #48	@ 0x30
 8007400:	18e1      	adds	r1, r4, r3
 8007402:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800740c:	4422      	add	r2, r4
 800740e:	3302      	adds	r3, #2
 8007410:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007414:	e7c2      	b.n	800739c <_printf_common+0x58>
 8007416:	2301      	movs	r3, #1
 8007418:	4622      	mov	r2, r4
 800741a:	4641      	mov	r1, r8
 800741c:	4638      	mov	r0, r7
 800741e:	47c8      	blx	r9
 8007420:	3001      	adds	r0, #1
 8007422:	d0e6      	beq.n	80073f2 <_printf_common+0xae>
 8007424:	3601      	adds	r6, #1
 8007426:	e7d9      	b.n	80073dc <_printf_common+0x98>

08007428 <_printf_i>:
 8007428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800742c:	7e0f      	ldrb	r7, [r1, #24]
 800742e:	4691      	mov	r9, r2
 8007430:	2f78      	cmp	r7, #120	@ 0x78
 8007432:	4680      	mov	r8, r0
 8007434:	460c      	mov	r4, r1
 8007436:	469a      	mov	sl, r3
 8007438:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800743a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800743e:	d807      	bhi.n	8007450 <_printf_i+0x28>
 8007440:	2f62      	cmp	r7, #98	@ 0x62
 8007442:	d80a      	bhi.n	800745a <_printf_i+0x32>
 8007444:	2f00      	cmp	r7, #0
 8007446:	f000 80d1 	beq.w	80075ec <_printf_i+0x1c4>
 800744a:	2f58      	cmp	r7, #88	@ 0x58
 800744c:	f000 80b8 	beq.w	80075c0 <_printf_i+0x198>
 8007450:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007454:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007458:	e03a      	b.n	80074d0 <_printf_i+0xa8>
 800745a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800745e:	2b15      	cmp	r3, #21
 8007460:	d8f6      	bhi.n	8007450 <_printf_i+0x28>
 8007462:	a101      	add	r1, pc, #4	@ (adr r1, 8007468 <_printf_i+0x40>)
 8007464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007468:	080074c1 	.word	0x080074c1
 800746c:	080074d5 	.word	0x080074d5
 8007470:	08007451 	.word	0x08007451
 8007474:	08007451 	.word	0x08007451
 8007478:	08007451 	.word	0x08007451
 800747c:	08007451 	.word	0x08007451
 8007480:	080074d5 	.word	0x080074d5
 8007484:	08007451 	.word	0x08007451
 8007488:	08007451 	.word	0x08007451
 800748c:	08007451 	.word	0x08007451
 8007490:	08007451 	.word	0x08007451
 8007494:	080075d3 	.word	0x080075d3
 8007498:	080074ff 	.word	0x080074ff
 800749c:	0800758d 	.word	0x0800758d
 80074a0:	08007451 	.word	0x08007451
 80074a4:	08007451 	.word	0x08007451
 80074a8:	080075f5 	.word	0x080075f5
 80074ac:	08007451 	.word	0x08007451
 80074b0:	080074ff 	.word	0x080074ff
 80074b4:	08007451 	.word	0x08007451
 80074b8:	08007451 	.word	0x08007451
 80074bc:	08007595 	.word	0x08007595
 80074c0:	6833      	ldr	r3, [r6, #0]
 80074c2:	1d1a      	adds	r2, r3, #4
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	6032      	str	r2, [r6, #0]
 80074c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074d0:	2301      	movs	r3, #1
 80074d2:	e09c      	b.n	800760e <_printf_i+0x1e6>
 80074d4:	6833      	ldr	r3, [r6, #0]
 80074d6:	6820      	ldr	r0, [r4, #0]
 80074d8:	1d19      	adds	r1, r3, #4
 80074da:	6031      	str	r1, [r6, #0]
 80074dc:	0606      	lsls	r6, r0, #24
 80074de:	d501      	bpl.n	80074e4 <_printf_i+0xbc>
 80074e0:	681d      	ldr	r5, [r3, #0]
 80074e2:	e003      	b.n	80074ec <_printf_i+0xc4>
 80074e4:	0645      	lsls	r5, r0, #25
 80074e6:	d5fb      	bpl.n	80074e0 <_printf_i+0xb8>
 80074e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074ec:	2d00      	cmp	r5, #0
 80074ee:	da03      	bge.n	80074f8 <_printf_i+0xd0>
 80074f0:	232d      	movs	r3, #45	@ 0x2d
 80074f2:	426d      	negs	r5, r5
 80074f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074f8:	230a      	movs	r3, #10
 80074fa:	4858      	ldr	r0, [pc, #352]	@ (800765c <_printf_i+0x234>)
 80074fc:	e011      	b.n	8007522 <_printf_i+0xfa>
 80074fe:	6821      	ldr	r1, [r4, #0]
 8007500:	6833      	ldr	r3, [r6, #0]
 8007502:	0608      	lsls	r0, r1, #24
 8007504:	f853 5b04 	ldr.w	r5, [r3], #4
 8007508:	d402      	bmi.n	8007510 <_printf_i+0xe8>
 800750a:	0649      	lsls	r1, r1, #25
 800750c:	bf48      	it	mi
 800750e:	b2ad      	uxthmi	r5, r5
 8007510:	2f6f      	cmp	r7, #111	@ 0x6f
 8007512:	6033      	str	r3, [r6, #0]
 8007514:	bf14      	ite	ne
 8007516:	230a      	movne	r3, #10
 8007518:	2308      	moveq	r3, #8
 800751a:	4850      	ldr	r0, [pc, #320]	@ (800765c <_printf_i+0x234>)
 800751c:	2100      	movs	r1, #0
 800751e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007522:	6866      	ldr	r6, [r4, #4]
 8007524:	2e00      	cmp	r6, #0
 8007526:	60a6      	str	r6, [r4, #8]
 8007528:	db05      	blt.n	8007536 <_printf_i+0x10e>
 800752a:	6821      	ldr	r1, [r4, #0]
 800752c:	432e      	orrs	r6, r5
 800752e:	f021 0104 	bic.w	r1, r1, #4
 8007532:	6021      	str	r1, [r4, #0]
 8007534:	d04b      	beq.n	80075ce <_printf_i+0x1a6>
 8007536:	4616      	mov	r6, r2
 8007538:	fbb5 f1f3 	udiv	r1, r5, r3
 800753c:	fb03 5711 	mls	r7, r3, r1, r5
 8007540:	5dc7      	ldrb	r7, [r0, r7]
 8007542:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007546:	462f      	mov	r7, r5
 8007548:	42bb      	cmp	r3, r7
 800754a:	460d      	mov	r5, r1
 800754c:	d9f4      	bls.n	8007538 <_printf_i+0x110>
 800754e:	2b08      	cmp	r3, #8
 8007550:	d10b      	bne.n	800756a <_printf_i+0x142>
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	07df      	lsls	r7, r3, #31
 8007556:	d508      	bpl.n	800756a <_printf_i+0x142>
 8007558:	6923      	ldr	r3, [r4, #16]
 800755a:	6861      	ldr	r1, [r4, #4]
 800755c:	4299      	cmp	r1, r3
 800755e:	bfde      	ittt	le
 8007560:	2330      	movle	r3, #48	@ 0x30
 8007562:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007566:	f106 36ff 	addle.w	r6, r6, #4294967295
 800756a:	1b92      	subs	r2, r2, r6
 800756c:	6122      	str	r2, [r4, #16]
 800756e:	464b      	mov	r3, r9
 8007570:	4621      	mov	r1, r4
 8007572:	4640      	mov	r0, r8
 8007574:	f8cd a000 	str.w	sl, [sp]
 8007578:	aa03      	add	r2, sp, #12
 800757a:	f7ff fee3 	bl	8007344 <_printf_common>
 800757e:	3001      	adds	r0, #1
 8007580:	d14a      	bne.n	8007618 <_printf_i+0x1f0>
 8007582:	f04f 30ff 	mov.w	r0, #4294967295
 8007586:	b004      	add	sp, #16
 8007588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	f043 0320 	orr.w	r3, r3, #32
 8007592:	6023      	str	r3, [r4, #0]
 8007594:	2778      	movs	r7, #120	@ 0x78
 8007596:	4832      	ldr	r0, [pc, #200]	@ (8007660 <_printf_i+0x238>)
 8007598:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	6831      	ldr	r1, [r6, #0]
 80075a0:	061f      	lsls	r7, r3, #24
 80075a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80075a6:	d402      	bmi.n	80075ae <_printf_i+0x186>
 80075a8:	065f      	lsls	r7, r3, #25
 80075aa:	bf48      	it	mi
 80075ac:	b2ad      	uxthmi	r5, r5
 80075ae:	6031      	str	r1, [r6, #0]
 80075b0:	07d9      	lsls	r1, r3, #31
 80075b2:	bf44      	itt	mi
 80075b4:	f043 0320 	orrmi.w	r3, r3, #32
 80075b8:	6023      	strmi	r3, [r4, #0]
 80075ba:	b11d      	cbz	r5, 80075c4 <_printf_i+0x19c>
 80075bc:	2310      	movs	r3, #16
 80075be:	e7ad      	b.n	800751c <_printf_i+0xf4>
 80075c0:	4826      	ldr	r0, [pc, #152]	@ (800765c <_printf_i+0x234>)
 80075c2:	e7e9      	b.n	8007598 <_printf_i+0x170>
 80075c4:	6823      	ldr	r3, [r4, #0]
 80075c6:	f023 0320 	bic.w	r3, r3, #32
 80075ca:	6023      	str	r3, [r4, #0]
 80075cc:	e7f6      	b.n	80075bc <_printf_i+0x194>
 80075ce:	4616      	mov	r6, r2
 80075d0:	e7bd      	b.n	800754e <_printf_i+0x126>
 80075d2:	6833      	ldr	r3, [r6, #0]
 80075d4:	6825      	ldr	r5, [r4, #0]
 80075d6:	1d18      	adds	r0, r3, #4
 80075d8:	6961      	ldr	r1, [r4, #20]
 80075da:	6030      	str	r0, [r6, #0]
 80075dc:	062e      	lsls	r6, r5, #24
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	d501      	bpl.n	80075e6 <_printf_i+0x1be>
 80075e2:	6019      	str	r1, [r3, #0]
 80075e4:	e002      	b.n	80075ec <_printf_i+0x1c4>
 80075e6:	0668      	lsls	r0, r5, #25
 80075e8:	d5fb      	bpl.n	80075e2 <_printf_i+0x1ba>
 80075ea:	8019      	strh	r1, [r3, #0]
 80075ec:	2300      	movs	r3, #0
 80075ee:	4616      	mov	r6, r2
 80075f0:	6123      	str	r3, [r4, #16]
 80075f2:	e7bc      	b.n	800756e <_printf_i+0x146>
 80075f4:	6833      	ldr	r3, [r6, #0]
 80075f6:	2100      	movs	r1, #0
 80075f8:	1d1a      	adds	r2, r3, #4
 80075fa:	6032      	str	r2, [r6, #0]
 80075fc:	681e      	ldr	r6, [r3, #0]
 80075fe:	6862      	ldr	r2, [r4, #4]
 8007600:	4630      	mov	r0, r6
 8007602:	f000 f859 	bl	80076b8 <memchr>
 8007606:	b108      	cbz	r0, 800760c <_printf_i+0x1e4>
 8007608:	1b80      	subs	r0, r0, r6
 800760a:	6060      	str	r0, [r4, #4]
 800760c:	6863      	ldr	r3, [r4, #4]
 800760e:	6123      	str	r3, [r4, #16]
 8007610:	2300      	movs	r3, #0
 8007612:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007616:	e7aa      	b.n	800756e <_printf_i+0x146>
 8007618:	4632      	mov	r2, r6
 800761a:	4649      	mov	r1, r9
 800761c:	4640      	mov	r0, r8
 800761e:	6923      	ldr	r3, [r4, #16]
 8007620:	47d0      	blx	sl
 8007622:	3001      	adds	r0, #1
 8007624:	d0ad      	beq.n	8007582 <_printf_i+0x15a>
 8007626:	6823      	ldr	r3, [r4, #0]
 8007628:	079b      	lsls	r3, r3, #30
 800762a:	d413      	bmi.n	8007654 <_printf_i+0x22c>
 800762c:	68e0      	ldr	r0, [r4, #12]
 800762e:	9b03      	ldr	r3, [sp, #12]
 8007630:	4298      	cmp	r0, r3
 8007632:	bfb8      	it	lt
 8007634:	4618      	movlt	r0, r3
 8007636:	e7a6      	b.n	8007586 <_printf_i+0x15e>
 8007638:	2301      	movs	r3, #1
 800763a:	4632      	mov	r2, r6
 800763c:	4649      	mov	r1, r9
 800763e:	4640      	mov	r0, r8
 8007640:	47d0      	blx	sl
 8007642:	3001      	adds	r0, #1
 8007644:	d09d      	beq.n	8007582 <_printf_i+0x15a>
 8007646:	3501      	adds	r5, #1
 8007648:	68e3      	ldr	r3, [r4, #12]
 800764a:	9903      	ldr	r1, [sp, #12]
 800764c:	1a5b      	subs	r3, r3, r1
 800764e:	42ab      	cmp	r3, r5
 8007650:	dcf2      	bgt.n	8007638 <_printf_i+0x210>
 8007652:	e7eb      	b.n	800762c <_printf_i+0x204>
 8007654:	2500      	movs	r5, #0
 8007656:	f104 0619 	add.w	r6, r4, #25
 800765a:	e7f5      	b.n	8007648 <_printf_i+0x220>
 800765c:	08007ce7 	.word	0x08007ce7
 8007660:	08007cf8 	.word	0x08007cf8

08007664 <memmove>:
 8007664:	4288      	cmp	r0, r1
 8007666:	b510      	push	{r4, lr}
 8007668:	eb01 0402 	add.w	r4, r1, r2
 800766c:	d902      	bls.n	8007674 <memmove+0x10>
 800766e:	4284      	cmp	r4, r0
 8007670:	4623      	mov	r3, r4
 8007672:	d807      	bhi.n	8007684 <memmove+0x20>
 8007674:	1e43      	subs	r3, r0, #1
 8007676:	42a1      	cmp	r1, r4
 8007678:	d008      	beq.n	800768c <memmove+0x28>
 800767a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800767e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007682:	e7f8      	b.n	8007676 <memmove+0x12>
 8007684:	4601      	mov	r1, r0
 8007686:	4402      	add	r2, r0
 8007688:	428a      	cmp	r2, r1
 800768a:	d100      	bne.n	800768e <memmove+0x2a>
 800768c:	bd10      	pop	{r4, pc}
 800768e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007692:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007696:	e7f7      	b.n	8007688 <memmove+0x24>

08007698 <_sbrk_r>:
 8007698:	b538      	push	{r3, r4, r5, lr}
 800769a:	2300      	movs	r3, #0
 800769c:	4d05      	ldr	r5, [pc, #20]	@ (80076b4 <_sbrk_r+0x1c>)
 800769e:	4604      	mov	r4, r0
 80076a0:	4608      	mov	r0, r1
 80076a2:	602b      	str	r3, [r5, #0]
 80076a4:	f7f9 fd5c 	bl	8001160 <_sbrk>
 80076a8:	1c43      	adds	r3, r0, #1
 80076aa:	d102      	bne.n	80076b2 <_sbrk_r+0x1a>
 80076ac:	682b      	ldr	r3, [r5, #0]
 80076ae:	b103      	cbz	r3, 80076b2 <_sbrk_r+0x1a>
 80076b0:	6023      	str	r3, [r4, #0]
 80076b2:	bd38      	pop	{r3, r4, r5, pc}
 80076b4:	20001ee8 	.word	0x20001ee8

080076b8 <memchr>:
 80076b8:	4603      	mov	r3, r0
 80076ba:	b510      	push	{r4, lr}
 80076bc:	b2c9      	uxtb	r1, r1
 80076be:	4402      	add	r2, r0
 80076c0:	4293      	cmp	r3, r2
 80076c2:	4618      	mov	r0, r3
 80076c4:	d101      	bne.n	80076ca <memchr+0x12>
 80076c6:	2000      	movs	r0, #0
 80076c8:	e003      	b.n	80076d2 <memchr+0x1a>
 80076ca:	7804      	ldrb	r4, [r0, #0]
 80076cc:	3301      	adds	r3, #1
 80076ce:	428c      	cmp	r4, r1
 80076d0:	d1f6      	bne.n	80076c0 <memchr+0x8>
 80076d2:	bd10      	pop	{r4, pc}

080076d4 <_realloc_r>:
 80076d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d8:	4607      	mov	r7, r0
 80076da:	4614      	mov	r4, r2
 80076dc:	460d      	mov	r5, r1
 80076de:	b921      	cbnz	r1, 80076ea <_realloc_r+0x16>
 80076e0:	4611      	mov	r1, r2
 80076e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076e6:	f7ff bc49 	b.w	8006f7c <_malloc_r>
 80076ea:	b92a      	cbnz	r2, 80076f8 <_realloc_r+0x24>
 80076ec:	f7ff fbdc 	bl	8006ea8 <_free_r>
 80076f0:	4625      	mov	r5, r4
 80076f2:	4628      	mov	r0, r5
 80076f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f8:	f000 f81a 	bl	8007730 <_malloc_usable_size_r>
 80076fc:	4284      	cmp	r4, r0
 80076fe:	4606      	mov	r6, r0
 8007700:	d802      	bhi.n	8007708 <_realloc_r+0x34>
 8007702:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007706:	d8f4      	bhi.n	80076f2 <_realloc_r+0x1e>
 8007708:	4621      	mov	r1, r4
 800770a:	4638      	mov	r0, r7
 800770c:	f7ff fc36 	bl	8006f7c <_malloc_r>
 8007710:	4680      	mov	r8, r0
 8007712:	b908      	cbnz	r0, 8007718 <_realloc_r+0x44>
 8007714:	4645      	mov	r5, r8
 8007716:	e7ec      	b.n	80076f2 <_realloc_r+0x1e>
 8007718:	42b4      	cmp	r4, r6
 800771a:	4622      	mov	r2, r4
 800771c:	4629      	mov	r1, r5
 800771e:	bf28      	it	cs
 8007720:	4632      	movcs	r2, r6
 8007722:	f7ff fbb3 	bl	8006e8c <memcpy>
 8007726:	4629      	mov	r1, r5
 8007728:	4638      	mov	r0, r7
 800772a:	f7ff fbbd 	bl	8006ea8 <_free_r>
 800772e:	e7f1      	b.n	8007714 <_realloc_r+0x40>

08007730 <_malloc_usable_size_r>:
 8007730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007734:	1f18      	subs	r0, r3, #4
 8007736:	2b00      	cmp	r3, #0
 8007738:	bfbc      	itt	lt
 800773a:	580b      	ldrlt	r3, [r1, r0]
 800773c:	18c0      	addlt	r0, r0, r3
 800773e:	4770      	bx	lr

08007740 <_init>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	bf00      	nop
 8007744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007746:	bc08      	pop	{r3}
 8007748:	469e      	mov	lr, r3
 800774a:	4770      	bx	lr

0800774c <_fini>:
 800774c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800774e:	bf00      	nop
 8007750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007752:	bc08      	pop	{r3}
 8007754:	469e      	mov	lr, r3
 8007756:	4770      	bx	lr
