

================================================================
== Vitis HLS Report for 'loop_variable_bounds'
================================================================
* Date:           Mon Aug 16 21:46:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        loop_max_bounds_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.002 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_X  |        ?|        ?|         2|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     38|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|     74|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |out_accum_V_1_fu_100_p2  |         +|   0|  0|  14|          13|          13|
    |x_V_1_fu_80_p2           |         +|   0|  0|  13|           5|           1|
    |icmp_ln13_fu_86_p2       |      icmp|   0|  0|   9|           5|           5|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  36|          23|          19|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  20|          4|    1|          4|
    |out_accum_V_reg_57  |   9|          2|   13|         26|
    |x_V_reg_69          |   9|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  38|          8|   19|         40|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |out_accum_V_reg_57  |  13|   0|   13|          0|
    |x_V_1_reg_111       |   5|   0|    5|          0|
    |x_V_reg_69          |   5|   0|    5|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  26|   0|   26|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|ap_return   |  out|   13|  ap_ctrl_hs|  loop_variable_bounds|  return value|
|A_address0  |  out|    5|   ap_memory|                     A|         array|
|A_ce0       |  out|    1|   ap_memory|                     A|         array|
|A_q0        |   in|    8|   ap_memory|                     A|         array|
|width       |   in|    5|     ap_none|                 width|        scalar|
+------------+-----+-----+------------+----------------------+--------------+

