// Seed: 4153931868
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input uwire id_4
);
  wire id_6;
  assign module_2.type_13 = 0;
  assign module_1.type_0  = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri0 id_11
    , id_29,
    output uwire id_12,
    input wor id_13,
    input uwire id_14,
    output wire id_15,
    output tri id_16,
    input wand id_17,
    output wor id_18,
    input tri id_19,
    input supply1 id_20,
    output uwire id_21,
    input wor id_22,
    output tri1 id_23,
    input wand id_24,
    input uwire id_25,
    input tri1 id_26,
    input supply1 id_27
);
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_20,
      id_14
  );
endmodule
