/* ========================================================================
  Quartz Arc

  Role: Boot Code
  Date: 06/01/2023
  Created By: Ryan McClue
  Notice: spx license identifier
   ======================================================================== */

#include "boot.hpp"

// System Initialize Function
QA_Result
SystemInitialize(void)
{
  SCB_EnableICache();
  SCB_EnableDCache();

  // adaptive real time accelerator
  // quicker access to in-build flash
  __HAL_FLASH_ART_ENABLE();
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();

  // so instead of major.minor interrupt priorities,
  // only have single number between 0-15
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);

  // set systick to a high priority
  HAL_InitTick(TICK_INT_PRIORITY);

  // LSE powers RTC
  // The processor has some sort of 'backup' domain circuitry,
  // i.e. memory and registers that are preserved on reset, code flashing
  // RTC is part of this 'backup' domain also?
  HAL_PWR_EnableBkUpAccess();
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);





  return QA_OK;
}
