
---------- Begin Simulation Statistics ----------
final_tick                               164629617972000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829164                       # Number of bytes of host memory used
host_op_rate                                    60550                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   284.73                       # Real time elapsed on the host
host_tick_rate                               87773358                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024991                       # Number of seconds simulated
sim_ticks                                 24991328250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       512065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1032407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6507172                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562949                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6995122                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2723471                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6507172                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3783701                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7153608                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83840                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       383461                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17600284                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11398001                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562971                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1029854                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19369012                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240039                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46939191                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.367285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.386318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42159510     89.82%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1665292      3.55%     93.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       359688      0.77%     94.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       924353      1.97%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       402084      0.86%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       226229      0.48%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       101268      0.22%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        70913      0.15%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1029854      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46939191                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177967                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454883                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454883     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240039                       # Class of committed instruction
system.switch_cpus.commit.refs                4088996                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.998262                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.998262                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40777980                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44233228                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2392506                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4817007                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563784                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1427512                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5314052                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786565                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              975062                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25399                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7153608                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2472316                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46649900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29448752                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1127568                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.143122                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2764954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2807311                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.589180                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49978795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.020161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.461088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41563719     83.16%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           386576      0.77%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           577024      1.15%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           536480      1.07%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           861209      1.72%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           970256      1.94%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           374563      0.75%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           378888      0.76%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4330080      8.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49978795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       739564                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3739964                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.697825                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11472178                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             974941                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21244666                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6670827                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73931                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1462656                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36591622                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10497237                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1280346                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34879115                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         227640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3132063                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563784                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3508785                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       577510                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       113995                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1376                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3215944                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       828543                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1376                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       587042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       152522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30513495                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28675208                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685028                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20902610                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.573703                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28823725                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47572222                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23735769                       # number of integer regfile writes
system.switch_cpus.ipc                       0.200070                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.200070                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       338993      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24025429     66.44%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1071      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10750432     29.73%     97.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1043536      2.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36159461                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1355145                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037477                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          292194     21.56%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1021963     75.41%     96.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         40988      3.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37175613                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    124068813                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28675208                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55944183                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36591622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36159461                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19351571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       415951                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26471930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49978795                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.723496                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.658223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38904681     77.84%     77.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3140531      6.28%     84.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1640764      3.28%     87.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1507744      3.02%     90.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1722551      3.45%     93.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1232392      2.47%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1000785      2.00%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477480      0.96%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       351867      0.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49978795                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.723440                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2472339                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       471259                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       514098                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6670827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1462656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20254026                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 49982635                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30724709                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4094120                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3061478                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7626757                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        239632                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106441542                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41444680                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50458266                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5282930                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         105590                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563784                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10340285                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29046364                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57149864                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5603                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6854                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7307043                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6832                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             82518388                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76292391                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        51764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          51764                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             514231                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        77490                       # Transaction distribution
system.membus.trans_dist::CleanEvict           434575                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6111                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        514231                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1552749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1552749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1552749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38261248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38261248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38261248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            520342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  520342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              520342                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1450211000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2887796000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24991328250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       284158                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1193327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20839                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936327                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     74485376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74489344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          521343                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4959360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1478571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183804                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1426807     96.50%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  51764      3.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1478571                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1163350000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435741500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       436886                       # number of demand (read+write) hits
system.l2.demand_hits::total                   436886                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       436886                       # number of overall hits
system.l2.overall_hits::total                  436886                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       520275                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       520275                       # number of overall misses
system.l2.overall_misses::total                520342                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5053500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  52353311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52358365000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5053500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  52353311500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52358365000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957228                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957228                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.543561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.543561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82844.262295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100626.229398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100622.984499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82844.262295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100626.229398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100622.984499                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               77490                       # number of writebacks
system.l2.writebacks::total                     77490                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       520275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       520275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  47150561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47155005000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  47150561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47155005000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.543561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.543561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543586                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72844.262295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90626.229398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90624.144783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72844.262295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90626.229398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90624.144783                       # average overall mshr miss latency
system.l2.replacements                         521343                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       206668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           206668                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       206668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       206668                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        42486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         42486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6111                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    522850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     522850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.293248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85558.828342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85558.828342                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    461740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    461740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.293248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.293248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75558.828342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75558.828342                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5053500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5053500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82844.262295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81508.064516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72844.262295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72844.262295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       422158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            422158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       514164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          514169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  51830461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  51830461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.549132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100805.310173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100804.329899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       514164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       514164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  46688821500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46688821500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.549132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.549129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90805.310173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90805.310173                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8115.854203                       # Cycle average of tags in use
system.l2.tags.total_refs                     1832649                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    521343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.515246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     158.187732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.109281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.743214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7956.794463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.971288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990705                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4356275                       # Number of tag accesses
system.l2.tags.data_accesses                  4356275                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33297600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33301888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4959360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4959360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       520275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              520342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        77490                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77490                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       156214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1332366158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1332537737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       156214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           158775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198443234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198443234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198443234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       156214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1332366158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1530980971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    518441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415049750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1022337                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              72753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      520336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77490                       # Number of write requests accepted
system.mem_ctrls.readBursts                    520336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77490                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            31616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4918                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15900570500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2592510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25622483000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30666.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49416.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    77765                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                520336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77490                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  191208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  116892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   32118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       495708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.938068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.174449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.016546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       438608     88.48%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        47086      9.50%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6831      1.38%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1953      0.39%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          668      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          326      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          127      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       495708                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.471174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.728512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.383957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4249     88.12%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          493     10.22%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           70      1.45%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            6      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.358795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4683     97.12%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.60%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               82      1.70%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.50%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33184128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  117376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4955712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33301504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4959360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1327.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1332.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24989746000                       # Total gap between requests
system.mem_ctrls.avgGap                      41801.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     33180224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4955712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 156214.186014702922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1327669488.715550661087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198297263.371745765209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       520275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77490                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1934750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  25620548250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 611383441750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31717.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49244.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7889836.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1769027820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            940230225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1849766940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          202901400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1972379760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11026795350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        310888320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18071989815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        723.130425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    717083250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    834340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23439894250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1770441540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            940981635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1852337340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          201298860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1972379760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10996868070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        336124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18070431525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        723.068072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    782571750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    834340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23374405750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24991317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2472200                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2472210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2472200                       # number of overall hits
system.cpu.icache.overall_hits::total         2472210                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8190500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8190500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2472316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2472327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2472316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2472327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5146000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5146000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84360.655738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84360.655738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84360.655738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84360.655738                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2472200                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2472210                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2472316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2472327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70004.273504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84360.655738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84360.655738                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4944716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4944716                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3498702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3498704                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3498702                       # number of overall hits
system.cpu.dcache.overall_hits::total         3498704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2044990                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2044995                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2044990                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044995                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 125490020840                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 125490020840                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 125490020840                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 125490020840                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5543692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5543699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5543692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5543699                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.368886                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.368886                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.368886                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.368886                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61364.613441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61364.463405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61364.613441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61364.463405                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     18457953                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            592724                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.140890                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       206668                       # number of writebacks
system.cpu.dcache.writebacks::total            206668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1087829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1087829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1087829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1087829                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  58507593905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58507593905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  58507593905                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58507593905                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172657                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61126.178255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61126.178255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61126.178255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61126.178255                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2885534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2885534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2024045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2024050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 124754773500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 124754773500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4909579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4909584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.412264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.412265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61636.363569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61636.211309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1087385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1087385                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  57799257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57799257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61707.831017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61707.831017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    735247340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    735247340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35103.716400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35103.716400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    708336905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    708336905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34551.334325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34551.334325                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164629617972000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.155317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4449587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956142                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.653688                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.155316                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12044564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12044564                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164704952973500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829300                       # Number of bytes of host memory used
host_op_rate                                    81987                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   842.35                       # Real time elapsed on the host
host_tick_rate                               89434606                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075335                       # Number of seconds simulated
sim_ticks                                 75335001500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1531139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3062262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19764623                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1680736                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21190152                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8298587                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19764623                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11466036                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21645187                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246187                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1129386                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53119591                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34461362                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1680736                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3047962                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59170621                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821445                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    141433924                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.366400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.381546                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    126971036     89.77%     89.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5106437      3.61%     93.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1059264      0.75%     94.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2800887      1.98%     96.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1208145      0.85%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       683261      0.48%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       337286      0.24%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219646      0.16%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3047962      2.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    141433924                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631822                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399634                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399634     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821445                       # Class of committed instruction
system.switch_cpus.commit.refs               12331794                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.022334                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.022334                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     122946384                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      133668072                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7166372                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14594082                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1682801                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4280364                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16155202                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326833                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2961402                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70891                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21645187                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7486760                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             140644129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        359126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               88907029                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3365602                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.143660                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8343073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8544774                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.590078                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    150670003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.022256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.462269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        125229718     83.12%     83.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1160653      0.77%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1783638      1.18%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1611505      1.07%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2566070      1.70%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2921182      1.94%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1214557      0.81%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1158171      0.77%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13024509      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    150670003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2201171                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11283716                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.692261                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33446975                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2959359                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        66673520                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20271233                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4423711                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    110936821                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30487616                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3791601                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104302978                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         672846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8912302                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1682801                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10035276                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1620842                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       349391                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3834                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9871577                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2491547                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3834                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1728923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          92821049                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              86801545                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682945                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63391709                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.576104                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87250699                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        141425462                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71888285                       # number of integer regfile writes
system.switch_cpus.ipc                       0.199111                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.199111                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1018578      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72674089     67.23%     68.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3258      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31234834     28.90%     97.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3163821      2.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      108094580                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3835117                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035479                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          881240     22.98%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2838697     74.02%     97.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        115180      3.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110911119                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    371984077                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     86801545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    170054731                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          110936821                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         108094580                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59115285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1289798                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81043581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    150670003                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.717426                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.656595                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    117642663     78.08%     78.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9359366      6.21%     84.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4913563      3.26%     87.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4518006      3.00%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5031609      3.34%     93.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3651050      2.42%     96.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3000431      1.99%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1456722      0.97%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1096593      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    150670003                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.717426                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7486760                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1364961                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1511255                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20271233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4423711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        60020195                       # number of misc regfile reads
system.switch_cpus.numCycles                150670003                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        94276357                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11992728                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9166896                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       21371036                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        661106                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     322129544                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125358120                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    152721832                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          15990374                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         322268                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1682801                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29539064                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88452178                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    172984632                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14511                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20355                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21861202                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20302                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            249378028                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           231324427                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       155814                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604862                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         155814                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1512787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       242368                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1288771                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18336                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1512787                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4593385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4593385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4593385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    113503424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    113503424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               113503424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1531123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1531123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1531123                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4352714000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8486222000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  75335001500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       881473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3483455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    220258304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              220258304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1562497                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15511552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4364928                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035697                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.185533                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4209114     96.43%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 155814      3.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4364928                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3441536000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203646500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1271308                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1271308                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1271308                       # number of overall hits
system.l2.overall_hits::total                 1271308                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1531123                       # number of demand (read+write) misses
system.l2.demand_misses::total                1531123                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1531123                       # number of overall misses
system.l2.overall_misses::total               1531123                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 153679851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     153679851500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 153679851500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    153679851500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802431                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802431                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.546355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.546355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100370.676621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100370.676621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100370.676621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100370.676621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              242368                       # number of writebacks
system.l2.writebacks::total                    242368                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1531123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1531123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1531123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1531123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 138368621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138368621500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 138368621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138368621500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.546355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.546355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546355                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90370.676621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90370.676621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90370.676621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90370.676621                       # average overall mshr miss latency
system.l2.replacements                        1562497                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       639105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           639105                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       639105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       639105                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       124456                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        124456                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        50977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50977                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        18336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18336                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1550605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1550605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.264539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.264539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84566.154014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84566.154014                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        18336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1367245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1367245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.264539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.264539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74566.154014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74566.154014                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1220331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1220331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1512787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1512787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 152129246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 152129246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.553502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.553502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100562.238108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100562.238108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1512787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1512787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 137001376500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 137001376500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.553502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.553502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90562.238108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90562.238108                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     5518641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1570689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.513516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     167.601829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8024.398171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12772221                       # Number of tag accesses
system.l2.tags.data_accesses                 12772221                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75335001500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     97991872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           97991872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15511552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15511552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1531123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1531123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       242368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1300748258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1300748258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205900998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205900998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205900998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1300748258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1506649257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    242064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1525191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000370112000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15074                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15074                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3019440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1531123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     242368                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1531123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   242368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5932                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   304                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             96804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             94366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             95599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             94122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            98016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            97133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46404740500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7625955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75002071750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30425.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49175.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244204                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1531123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               242368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  542117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  554399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  335875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   92800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1456798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.639601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.568207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.591821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1280308     87.89%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       145487      9.99%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21090      1.45%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5966      0.41%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2136      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          971      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          433      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          201      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          206      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1456798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.195170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.364371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.184189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1285      8.52%      8.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          8426     55.90%     64.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1839     12.20%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          692      4.59%     81.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          458      3.04%     84.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          295      1.96%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          242      1.61%     87.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          225      1.49%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          219      1.45%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          215      1.43%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          171      1.13%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          178      1.18%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          153      1.01%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          127      0.84%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          134      0.89%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           84      0.56%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           96      0.64%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           59      0.39%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           39      0.26%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           33      0.22%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           32      0.21%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           22      0.15%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           14      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           11      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            9      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            5      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            4      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15074                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.360373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14643     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.57%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              249      1.65%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      0.58%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15074                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               97612224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  379648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15492160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                97991872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15511552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1295.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1300.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75336515000                       # Total gap between requests
system.mem_ctrls.avgGap                      42479.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     97612224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15492160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1295708794.802373647690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205643587.861347556114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1531123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       242368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  75002071750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1852680165250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48985.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7644079.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5229150360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2779385895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5473095600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          633180780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5947256640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33162098970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1002662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54226830645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.809246                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2330873000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2515760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70488368500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5172287400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2749162515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5416768140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          630398520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5947256640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33032207940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1112044320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54060125475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        717.596395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2616721500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2515760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70202520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   100326319000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9958960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9958970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9958960                       # number of overall hits
system.cpu.icache.overall_hits::total         9958970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8190500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8190500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8190500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9959076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9959087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9959076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9959087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70004.273504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5146000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5146000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84360.655738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84360.655738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84360.655738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84360.655738                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9958960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9958970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9959076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9959087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70607.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70004.273504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84360.655738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84360.655738                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.037749                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9959032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160629.548387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19918236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19918236                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14235138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14235140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14235138                       # number of overall hits
system.cpu.dcache.overall_hits::total        14235140                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8132018                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8132023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8132018                       # number of overall misses
system.cpu.dcache.overall_misses::total       8132023                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 497713447023                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 497713447023                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 497713447023                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 497713447023                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22367156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22367163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22367156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22367163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.363570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.363570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.363570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.363570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61204.174293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61204.136661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61204.174293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61204.136661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     70682503                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2256413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              59                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.325162                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.186441                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       845773                       # number of writebacks
system.cpu.dcache.writebacks::total            845773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4372426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4372426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4372426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4372426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759592                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 230156497234                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 230156497234                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 230156497234                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 230156497234                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.168085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.168085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.168085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.168085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61218.477227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61218.477227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61218.477227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61218.477227                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758573                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11759388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11759388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8041495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8041500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 494700910000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 494700910000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19800883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19800888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.406118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.406118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61518.524851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61518.486601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4370686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4370686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 227258379500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 227258379500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.185386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.185386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61909.617063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61909.617063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475752                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3012537023                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3012537023                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 33279.244203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33279.244203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2898117734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2898117734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32642.710136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32642.710136                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164704952973500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.623617                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17994737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.786347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.623616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48493923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48493923                       # Number of data accesses

---------- End Simulation Statistics   ----------
