Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jan  5 11:07:56 2022
| Host         : emin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.837      -57.869                     16                  277        0.189        0.000                      0                  277        4.500        0.000                       0                   156  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.837      -57.869                     16                  277        0.189        0.000                      0                  277        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -3.837ns,  Total Violation      -57.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.837ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.768ns  (logic 6.006ns (43.621%)  route 7.762ns (56.379%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.991    18.736    usd/distance0__77_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I1_O)        0.124    18.860 r  usd/distance[8]_i_1/O
                         net (fo=1, routed)           0.000    18.860    usd/p_0_in__0[8]
    SLICE_X61Y50         FDRE                                         r  usd/distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.509    14.850    usd/CLK
    SLICE_X61Y50         FDRE                                         r  usd/distance_reg[8]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y50         FDRE (Setup_fdre_C_D)        0.029    15.023    usd/distance_reg[8]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -18.860    
  -------------------------------------------------------------------
                         slack                                 -3.837    

Slack (VIOLATED) :        -3.802ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.826ns  (logic 6.006ns (43.440%)  route 7.820ns (56.560%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          1.049    18.793    usd/distance0__77_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.124    18.917 r  usd/distance[14]_i_1/O
                         net (fo=1, routed)           0.000    18.917    usd/p_0_in__0[14]
    SLICE_X63Y49         FDRE                                         r  usd/distance_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X63Y49         FDRE                                         r  usd/distance_reg[14]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.029    15.115    usd/distance_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                 -3.802    

Slack (VIOLATED) :        -3.769ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.795ns  (logic 6.006ns (43.537%)  route 7.789ns (56.463%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          1.018    18.762    usd/distance0__77_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I1_O)        0.124    18.886 r  usd/distance[13]_i_1/O
                         net (fo=1, routed)           0.000    18.886    usd/p_0_in__0[13]
    SLICE_X63Y47         FDRE                                         r  usd/distance_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X63Y47         FDRE                                         r  usd/distance_reg[13]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.031    15.117    usd/distance_reg[13]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -3.769    

Slack (VIOLATED) :        -3.724ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.795ns  (logic 6.006ns (43.537%)  route 7.789ns (56.463%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          1.018    18.762    usd/distance0__77_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.124    18.886 r  usd/distance[10]_i_1/O
                         net (fo=1, routed)           0.000    18.886    usd/p_0_in__0[10]
    SLICE_X60Y49         FDRE                                         r  usd/distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.519    14.860    usd/CLK
    SLICE_X60Y49         FDRE                                         r  usd/distance_reg[10]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDRE (Setup_fdre_C_D)        0.077    15.162    usd/distance_reg[10]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -3.724    

Slack (VIOLATED) :        -3.685ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 6.006ns (43.651%)  route 7.753ns (56.349%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.982    18.726    usd/distance0__77_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I1_O)        0.124    18.850 r  usd/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    18.850    usd/p_0_in__0[3]
    SLICE_X60Y49         FDRE                                         r  usd/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.519    14.860    usd/CLK
    SLICE_X60Y49         FDRE                                         r  usd/distance_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDRE (Setup_fdre_C_D)        0.081    15.166    usd/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -18.850    
  -------------------------------------------------------------------
                         slack                                 -3.685    

Slack (VIOLATED) :        -3.669ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.696ns  (logic 6.006ns (43.852%)  route 7.690ns (56.148%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.919    18.663    usd/distance0__77_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.787 r  usd/distance[0]_i_1/O
                         net (fo=1, routed)           0.000    18.787    usd/p_0_in__0[0]
    SLICE_X63Y48         FDRE                                         r  usd/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X63Y48         FDRE                                         r  usd/distance_reg[0]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y48         FDRE (Setup_fdre_C_D)        0.032    15.118    usd/distance_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -18.787    
  -------------------------------------------------------------------
                         slack                                 -3.669    

Slack (VIOLATED) :        -3.665ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.691ns  (logic 6.006ns (43.868%)  route 7.685ns (56.132%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.914    18.658    usd/distance0__77_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.782 r  usd/distance[1]_i_1/O
                         net (fo=1, routed)           0.000    18.782    usd/p_0_in__0[1]
    SLICE_X63Y48         FDRE                                         r  usd/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X63Y48         FDRE                                         r  usd/distance_reg[1]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y48         FDRE (Setup_fdre_C_D)        0.031    15.117    usd/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -18.782    
  -------------------------------------------------------------------
                         slack                                 -3.665    

Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.658ns  (logic 6.006ns (43.974%)  route 7.652ns (56.026%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.881    18.625    usd/distance0__77_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.124    18.749 r  usd/distance[4]_i_1/O
                         net (fo=1, routed)           0.000    18.749    usd/p_0_in__0[4]
    SLICE_X63Y49         FDRE                                         r  usd/distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X63Y49         FDRE                                         r  usd/distance_reg[4]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.031    15.117    usd/distance_reg[4]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -18.749    
  -------------------------------------------------------------------
                         slack                                 -3.632    

Slack (VIOLATED) :        -3.610ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.634ns  (logic 6.006ns (44.053%)  route 7.628ns (55.947%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.856    18.601    usd/distance0__77_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I1_O)        0.124    18.725 r  usd/distance[11]_i_1/O
                         net (fo=1, routed)           0.000    18.725    usd/p_0_in__0[11]
    SLICE_X63Y47         FDRE                                         r  usd/distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X63Y47         FDRE                                         r  usd/distance_reg[11]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.029    15.115    usd/distance_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.725    
  -------------------------------------------------------------------
                         slack                                 -3.610    

Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 usd/us_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.637ns  (logic 6.006ns (44.042%)  route 7.631ns (55.958%))
  Logic Levels:           20  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570     5.091    usd/CLK
    SLICE_X54Y41         FDRE                                         r  usd/us_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  usd/us_counter_reg[19]/Q
                         net (fo=35, routed)          0.871     6.480    usd/us_counter_reg[19]
    SLICE_X53Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.604 r  usd/distance0__4_i_4/O
                         net (fo=1, routed)           0.622     7.226    usd/distance0__4_i_4_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.752 r  usd/distance0__4/CO[3]
                         net (fo=1, routed)           0.000     7.752    usd/distance0__4_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  usd/distance0__5/CO[3]
                         net (fo=1, routed)           0.000     7.866    usd/distance0__5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  usd/distance0__6/O[0]
                         net (fo=3, routed)           0.735     8.823    usd/distance0__6_n_7
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.299     9.122 r  usd/distance0__41_i_1/O
                         net (fo=1, routed)           0.607     9.729    usd/distance0__41_i_1_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.114 r  usd/distance0__41/CO[3]
                         net (fo=1, routed)           0.000    10.114    usd/distance0__41_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.336 r  usd/distance0__42/O[0]
                         net (fo=5, routed)           0.690    11.026    usd/distance0__42_n_7
    SLICE_X65Y41         LUT3 (Prop_lut3_I2_O)        0.299    11.325 r  usd/distance0__55_i_12/O
                         net (fo=1, routed)           0.294    11.619    usd/distance0__55_i_12_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.743 r  usd/distance0__55_i_4/O
                         net (fo=1, routed)           0.750    12.494    usd/distance0__55_i_4_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.020 r  usd/distance0__55/CO[3]
                         net (fo=1, routed)           0.000    13.020    usd/distance0__55_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.354 r  usd/distance0__56/O[1]
                         net (fo=11, routed)          1.180    14.534    usd/distance0__56_n_6
    SLICE_X62Y44         LUT3 (Prop_lut3_I0_O)        0.303    14.837 r  usd/distance0__64_i_1/O
                         net (fo=1, routed)           0.339    15.176    usd/distance0__64_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.561 r  usd/distance0__64/CO[3]
                         net (fo=1, routed)           0.000    15.561    usd/distance0__64_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.895 r  usd/distance0__65/O[1]
                         net (fo=3, routed)           0.683    16.578    usd/distance0__65_n_6
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.303    16.881 r  usd/distance0__74_i_8/O
                         net (fo=1, routed)           0.000    16.881    usd/distance0__74_i_8_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.394 r  usd/distance0__74/CO[3]
                         net (fo=1, routed)           0.000    17.394    usd/distance0__74_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.511 r  usd/distance0__75/CO[3]
                         net (fo=1, routed)           0.000    17.511    usd/distance0__75_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.628 r  usd/distance0__76/CO[3]
                         net (fo=1, routed)           0.000    17.628    usd/distance0__76_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.745 r  usd/distance0__77/CO[3]
                         net (fo=16, routed)          0.860    18.604    usd/distance0__77_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.728 r  usd/distance[9]_i_1/O
                         net (fo=1, routed)           0.000    18.728    usd/p_0_in__0[9]
    SLICE_X64Y48         FDRE                                         r  usd/distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520    14.861    usd/CLK
    SLICE_X64Y48         FDRE                                         r  usd/distance_reg[9]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.077    15.163    usd/distance_reg[9]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -18.728    
  -------------------------------------------------------------------
                         slack                                 -3.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga/vga_sync_unit/CLK
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.160     1.748    vga/vga_sync_unit/v_count_reg_reg_n_0_[9]
    SLICE_X50Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  vga/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga/vga_sync_unit/vsync_next
    SLICE_X50Y38         FDCE                                         r  vga/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    vga/vga_sync_unit/CLK
    SLICE_X50Y38         FDCE                                         r  vga/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.120     1.604    vga/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 usd/ten_us_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/ten_us_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    usd/CLK
    SLICE_X63Y88         FDRE                                         r  usd/ten_us_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  usd/ten_us_cnt_reg[7]/Q
                         net (fo=3, routed)           0.108     1.723    usd/ten_us_cnt_reg__0[7]
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  usd/ten_us_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.768    usd/ten_us_cnt0[8]
    SLICE_X62Y88         FDRE                                         r  usd/ten_us_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.861     1.989    usd/CLK
    SLICE_X62Y88         FDRE                                         r  usd/ten_us_cnt_reg[8]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.091     1.578    usd/ten_us_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga/vga_sync_unit/CLK
    SLICE_X49Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.132     1.720    vga/vga_sync_unit/v_count_reg_reg_n_0_[1]
    SLICE_X48Y38         LUT5 (Prop_lut5_I3_O)        0.048     1.768 r  vga/vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.768    vga/vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga/vga_sync_unit/CLK
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.107     1.567    vga/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga/vga_sync_unit/CLK
    SLICE_X49Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.132     1.720    vga/vga_sync_unit/v_count_reg_reg_n_0_[1]
    SLICE_X48Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.765 r  vga/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    vga/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga/vga_sync_unit/CLK
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.091     1.551    vga/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga/vga_sync_unit/CLK
    SLICE_X49Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.133     1.721    vga/vga_sync_unit/v_count_reg_reg_n_0_[1]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  vga/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.766    vga/vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga/vga_sync_unit/CLK
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.092     1.552    vga/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 usd/ten_us_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usd/ten_us_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    usd/CLK
    SLICE_X63Y89         FDRE                                         r  usd/ten_us_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  usd/ten_us_cnt_reg[0]/Q
                         net (fo=9, routed)           0.142     1.758    usd/ten_us_cnt_reg__0[0]
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  usd/ten_us_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    usd/ten_us_cnt[4]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  usd/ten_us_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.861     1.989    usd/CLK
    SLICE_X62Y89         FDRE                                         r  usd/ten_us_cnt_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.091     1.578    usd/ten_us_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.742%)  route 0.147ns (41.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vga/vga_sync_unit/CLK
    SLICE_X50Y37         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.147     1.757    vga/vga_sync_unit/h_count_reg_reg_n_0_[7]
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  vga/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga/vga_sync_unit/hsync_next
    SLICE_X49Y37         FDCE                                         r  vga/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.832     1.959    vga/vga_sync_unit/CLK
    SLICE_X49Y37         FDCE                                         r  vga/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X49Y37         FDCE (Hold_fdce_C_D)         0.091     1.572    vga/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.337%)  route 0.165ns (46.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga/vga_sync_unit/CLK
    SLICE_X51Y38         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.165     1.753    vga/vga_sync_unit/h_count_reg_reg_n_0_[0]
    SLICE_X51Y37         LUT3 (Prop_lut3_I2_O)        0.048     1.801 r  vga/vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga/vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X51Y37         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.960    vga/vga_sync_unit/CLK
    SLICE_X51Y37         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X51Y37         FDCE (Hold_fdce_C_D)         0.107     1.568    vga/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.573%)  route 0.168ns (47.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vga/vga_sync_unit/CLK
    SLICE_X48Y37         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168     1.755    vga/vga_sync_unit/v_count_reg_reg_n_0_[5]
    SLICE_X48Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  vga/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vga/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga/vga_sync_unit/CLK
    SLICE_X48Y38         FDCE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.092     1.555    vga/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga/vga_sync_unit/CLK
    SLICE_X51Y38         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.165     1.753    vga/vga_sync_unit/h_count_reg_reg_n_0_[0]
    SLICE_X51Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  vga/vga_sync_unit/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/vga_sync_unit/h_count_reg[1]_i_1_n_0
    SLICE_X51Y37         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.960    vga/vga_sync_unit/CLK
    SLICE_X51Y37         FDCE                                         r  vga/vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X51Y37         FDCE (Hold_fdce_C_D)         0.091     1.552    vga/vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   svg/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   svg/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   svg/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   svg/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   svg/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   svg/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   svg/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   svg/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   svg/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   usd/forty_ms_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   usd/forty_ms_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   usd/forty_ms_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   usd/forty_ms_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   usd/forty_ms_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   usd/forty_ms_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   usd/forty_ms_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   usd/forty_ms_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   usd/forty_ms_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   usd/forty_ms_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   svg/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   svg/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   svg/count_reg[5]/C



