Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Jul 21 18:29:06 2020
| Host         : chap2 running 64-bit Debian GNU/Linux 9.3 (stretch)
| Command      : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design       : top_gcu1f3
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 910 register/latch pins with no clock driven by root clock pin: adca_dclkp[0] (HIGH)

 There are 804 register/latch pins with no clock driven by root clock pin: adca_dclkp[1] (HIGH)

 There are 804 register/latch pins with no clock driven by root clock pin: adca_dclkp[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[0]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[0]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[1]_rep__0/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[1]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[2]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: network_interface_i/payload_1/ipbus_subsys_i/dsp_readout/ipbus_slave_1/valint_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DATA_READY_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: synch_link_i/ttc_trg_time_1/FSM_sequential_s_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: synch_link_i/ttc_trg_time_1/FSM_sequential_s_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: synch_link_i/ttc_trg_time_1/FSM_sequential_s_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5726 pins that are not constrained for maximum delay. (HIGH)

 There are 60 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.106        0.000                      0                49636       -0.094       -0.442                      5                49620        0.264        0.000                       0                 20163  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
U0_rgmii_rx_clk                                                                             {0.000 4.000}        8.000           125.000         
board_clk                                                                                   {0.000 4.000}        8.000           125.000         
  clk_fbout_in                                                                              {0.000 4.000}        8.000           125.000         
  clk_out0_in                                                                               {0.000 4.000}        8.000           125.000         
  clk_out1_in                                                                               {0.000 2.000}        4.000           250.000         
  clk_out2_in                                                                               {0.000 2.500}        5.000           200.000         
  clk_out3_in                                                                               {0.000 5.000}        10.000          100.000         
  clk_out4_in                                                                               {2.000 6.000}        8.000           125.000         
    U0_rgmii_tx_clk                                                                         {2.000 6.000}        8.000           125.000         
  clk_out5_in                                                                               {0.000 16.000}       32.000          31.250          
clk_cdr                                                                                     {0.000 2.000}        4.000           250.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
rgmii_rxc                                                                                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk                                                                                         5.604        0.000                      0                   48        0.625        0.000                      0                   48        2.000        0.000                       0                    49  
  clk_fbout_in                                                                                                                                                                                                                                6.591        0.000                       0                     3  
  clk_out0_in                                                                                     1.708        0.000                      0                 8960        0.058        0.000                      0                 8960        3.358        0.000                       0                  4058  
  clk_out1_in                                                                                     0.910        0.000                      0                 1062        0.076        0.000                      0                 1062        1.358        0.000                       0                   573  
  clk_out2_in                                                                                                                                                                                                                                 0.264        0.000                       0                     9  
  clk_out3_in                                                                                     4.354        0.000                      0                  581        0.083        0.000                      0                  581        4.232        0.000                       0                   232  
  clk_out4_in                                                                                     6.028        0.000                      0                    1        0.266        0.000                      0                    1        3.600        0.000                       0                     8  
  clk_out5_in                                                                                    18.321        0.000                      0                27714        0.058        0.000                      0                27714       15.232        0.000                       0                 14251  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.102        0.000                      0                  928        0.048        0.000                      0                  928       15.732        0.000                       0                   483  
rgmii_rxc                                                                                         3.890        0.000                      0                  992        0.076        0.000                      0                  992        3.232        0.000                       0                   497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_in                                                                                 clk_out0_in                                                                                       0.997        0.000                      0                  264        0.162        0.000                      0                  264  
rgmii_rxc                                                                                   clk_out0_in                                                                                      30.560        0.000                      0                   17                                                                        
clk_out5_in                                                                                 clk_out1_in                                                                                       1.458        0.000                      0                    1        0.391        0.000                      0                    1  
clk_out0_in                                                                                 U0_rgmii_tx_clk                                                                                   0.259        0.000                      0                    5        0.331        0.000                      0                    5  
clk_out0_in                                                                                 clk_out5_in                                                                                       2.666        0.000                      0                   80        0.134        0.000                      0                   80  
clk_out1_in                                                                                 clk_out5_in                                                                                       0.106        0.000                      0                   64        0.064        0.000                      0                   64  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out5_in                                                                                      32.304        0.000                      0                    8                                                                        
clk_out5_in                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.319        0.000                      0                    8                                                                        
U0_rgmii_rx_clk                                                                             rgmii_rxc                                                                                         1.609        0.000                      0                    5       -0.094       -0.442                      5                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out0_in                                                                                 clk_out0_in                                                                                       4.532        0.000                      0                   21        0.235        0.000                      0                   21  
**async_default**                                                                           clk_out1_in                                                                                 clk_out1_in                                                                                       1.486        0.000                      0                  304        0.360        0.000                      0                  304  
**async_default**                                                                           clk_out5_in                                                                                 clk_out5_in                                                                                       9.949        0.000                      0                 8665        0.124        0.000                      0                 8665  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.543        0.000                      0                  100        0.276        0.000                      0                  100  
**async_default**                                                                           rgmii_rxc                                                                                   rgmii_rxc                                                                                         6.954        0.000                      0                   23        0.275        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 local_time_GCU_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            local_time_GCU_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (board_clk rise@8.000ns - board_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 1.168ns (46.850%)  route 1.325ns (53.150%))
  Logic Levels:           12  (CARRY4=11 LUT1=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          4.575     5.804    board_clk_IBUF
    SLICE_X48Y284        FDRE                                         r  local_time_GCU_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y284        FDRE (Prop_fdre_C_Q)         0.223     6.027 f  local_time_GCU_reg[0]/Q
                         net (fo=2, routed)           1.325     7.352    local_time_GCU_reg[0]
    SLICE_X48Y284        LUT1 (Prop_lut1_I0_O)        0.043     7.395 r  local_time_GCU[0]_i_2/O
                         net (fo=1, routed)           0.000     7.395    local_time_GCU[0]_i_2_n_0
    SLICE_X48Y284        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.654 r  local_time_GCU_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.654    local_time_GCU_reg[0]_i_1_n_0
    SLICE_X48Y285        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.707 r  local_time_GCU_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.707    local_time_GCU_reg[4]_i_1_n_0
    SLICE_X48Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.760 r  local_time_GCU_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    local_time_GCU_reg[8]_i_1_n_0
    SLICE_X48Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.813 r  local_time_GCU_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    local_time_GCU_reg[12]_i_1_n_0
    SLICE_X48Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.866 r  local_time_GCU_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.866    local_time_GCU_reg[16]_i_1_n_0
    SLICE_X48Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.919 r  local_time_GCU_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    local_time_GCU_reg[20]_i_1_n_0
    SLICE_X48Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.972 r  local_time_GCU_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    local_time_GCU_reg[24]_i_1_n_0
    SLICE_X48Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.025 r  local_time_GCU_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    local_time_GCU_reg[28]_i_1_n_0
    SLICE_X48Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.078 r  local_time_GCU_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.078    local_time_GCU_reg[32]_i_1_n_0
    SLICE_X48Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.131 r  local_time_GCU_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    local_time_GCU_reg[36]_i_1_n_0
    SLICE_X48Y294        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.297 r  local_time_GCU_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.297    local_time_GCU_reg[40]_i_1_n_6
    SLICE_X48Y294        FDRE                                         r  local_time_GCU_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     9.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          3.930    13.046    board_clk_IBUF
    SLICE_X48Y294        FDRE                                         r  local_time_GCU_reg[41]/C
                         clock pessimism              0.849    13.895    
                         clock uncertainty           -0.043    13.852    
    SLICE_X48Y294        FDRE (Setup_fdre_C_D)        0.049    13.901    local_time_GCU_reg[41]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  5.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 local_time_GCU_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            local_time_GCU_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.253ns (30.333%)  route 0.581ns (69.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          2.325     2.944    board_clk_IBUF
    SLICE_X48Y285        FDRE                                         r  local_time_GCU_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y285        FDRE (Prop_fdre_C_Q)         0.100     3.044 r  local_time_GCU_reg[7]/Q
                         net (fo=3, routed)           0.581     3.625    local_time_GCU_reg[7]
    SLICE_X48Y285        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.737 r  local_time_GCU_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.737    local_time_GCU_reg[4]_i_1_n_0
    SLICE_X48Y286        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.778 r  local_time_GCU_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.778    local_time_GCU_reg[8]_i_1_n_7
    SLICE_X48Y286        FDRE                                         r  local_time_GCU_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          2.912     3.697    board_clk_IBUF
    SLICE_X48Y286        FDRE                                         r  local_time_GCU_reg[8]/C
                         clock pessimism             -0.615     3.082    
    SLICE_X48Y286        FDRE (Hold_fdre_C_D)         0.071     3.153    local_time_GCU_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.625    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fbout_in
  To Clock:  clk_fbout_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fbout_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y13   clk_manager_1/clock_generator/clkfbout_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_in
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack        1.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out0_in rise@8.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.223ns (4.131%)  route 5.175ns (95.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 6.718 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.864    -1.424    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X3Y33          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.223    -1.201 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=177, routed)         5.175     3.974    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_out
    SLICE_X17Y132        FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     9.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    10.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143     2.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     5.307    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.390 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.328     6.718    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X17Y132        FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/C
                         clock pessimism             -0.663     6.055    
                         clock uncertainty           -0.069     5.986    
    SLICE_X17Y132        FDRE (Setup_fdre_C_R)       -0.304     5.682    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[81]/C
                            (rising edge-triggered cell FDSE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[97]_srl2___network_interface_i_ipbus_ctrl_1_udp_if_RARP_block_data_buffer_reg_r_35/D
                            (rising edge-triggered cell SRL16E clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_in rise@0.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.634%)  route 0.096ns (51.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.652    -0.327    network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/clk_out0
    SLICE_X19Y266        FDSE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDSE (Prop_fdse_C_Q)         0.091    -0.236 r  network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[81]/Q
                         net (fo=1, routed)           0.096    -0.140    network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer[81]
    SLICE_X18Y267        SRL16E                                       r  network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[97]_srl2___network_interface_i_ipbus_ctrl_1_udp_if_RARP_block_data_buffer_reg_r_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.874    -0.286    network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/clk_out0
    SLICE_X18Y267        SRL16E                                       r  network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[97]_srl2___network_interface_i_ipbus_ctrl_1_udp_if_RARP_block_data_buffer_reg_r_35/CLK
                         clock pessimism             -0.030    -0.316    
    SLICE_X18Y267        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.198    network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[97]_srl2___network_interface_i_ipbus_ctrl_1_udp_if_RARP_block_data_buffer_reg_r_35
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y47     network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X52Y261    network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___network_interface_i_ipbus_ctrl_1_udp_if_rx_packet_parser_pkt_data_reg_r_64/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X42Y266    network_interface_i/ipbus_ctrl_1/udp_if/IPADDR/pkt_mask_reg[39]_srl20____network_interface_i_ipbus_ctrl_1_udp_if_rx_packet_parser_pkt_mask_reg_s_18/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_in
  To Clock:  clk_out1_in

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.s_received_word_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_in rise@4.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.803ns (27.230%)  route 2.146ns (72.770%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 2.463 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.665ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.197    -2.091    synch_link_i/Inst_ttc_decoder/Inst_deserializer/clk_out1
    SLICE_X79Y230        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.s_received_word_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y230        FDCE (Prop_fdce_C_Q)         0.204    -1.887 r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.s_received_word_reg[26]/Q
                         net (fo=6, routed)           0.478    -1.409    synch_link_i/Inst_ttc_decoder/Inst_deserializer/p_12_in
    SLICE_X81Y230        LUT5 (Prop_lut5_I2_O)        0.133    -1.276 r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[32]_i_8/O
                         net (fo=1, routed)           0.319    -0.958    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[32]_i_8_n_0
    SLICE_X80Y229        LUT6 (Prop_lut6_I0_O)        0.136    -0.822 f  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[32]_i_5/O
                         net (fo=7, routed)           0.429    -0.392    synch_link_i/Inst_ttc_decoder/Inst_deserializer/p_20_out__9
    SLICE_X78Y232        LUT2 (Prop_lut2_I1_O)        0.047    -0.345 r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[17]_i_3/O
                         net (fo=4, routed)           0.506     0.161    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[17]_i_3_n_0
    SLICE_X83Y233        LUT4 (Prop_lut4_I1_O)        0.146     0.307 r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[12]_i_5/O
                         net (fo=2, routed)           0.414     0.721    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[12]_i_5_n_0
    SLICE_X83Y231        LUT6 (Prop_lut6_I3_O)        0.137     0.858 r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[11]_i_1/O
                         net (fo=1, routed)           0.000     0.858    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o[11]_i_1_n_0
    SLICE_X83Y231        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      4.000     4.000 r  
    AD23                                              0.000     4.000 r  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.143    -1.041 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.073     2.463    synch_link_i/Inst_ttc_decoder/Inst_deserializer/clk_out1
    SLICE_X83Y231        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[11]/C
                         clock pessimism             -0.665     1.798    
                         clock uncertainty           -0.063     1.735    
    SLICE_X83Y231        FDCE (Setup_fdce_C_D)        0.033     1.768    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[11]
  -------------------------------------------------------------------
                         required time                          1.768    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_in rise@0.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.303ns (68.172%)  route 0.141ns (31.828%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.528    -0.451    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/clk_out1
    SLICE_X68Y247        FDRE                                         r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.351 f  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.141    -0.210    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[11]
    SLICE_X68Y247        LUT1 (Prop_lut1_I0_O)        0.028    -0.182 r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.182    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter[8]_i_2__0_n_0
    SLICE_X68Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.098 r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    -0.098    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[8]_i_1__3_n_0
    SLICE_X68Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.073 r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    -0.073    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[12]_i_1__3_n_0
    SLICE_X68Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.048 r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.047    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[16]_i_1__3_n_0
    SLICE_X68Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.006 r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.006    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[20]_i_1__3_n_7
    SLICE_X68Y250        FDRE                                         r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.327    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/clk_out1
    SLICE_X68Y250        FDRE                                         r  l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[20]/C
                         clock pessimism              0.173    -0.154    
    SLICE_X68Y250        FDRE (Hold_fdre_C_D)         0.071    -0.083    l1a_time_ready_MCP_b[1].mcp_block_1/shaper_1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         4.000       2.000      IDELAY_X1Y149    synch_link_i/Inst_ttc_encoder/GEN_IDELAY.IDELAYE2_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X70Y202    synch_link_i/Inst_ttc_decoder/Inst_ttcrx_coarse_delay/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X70Y202    synch_link_i/Inst_ttc_decoder/Inst_ttcrx_coarse_delay/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_in
  To Clock:  clk_out2_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  Delay_manager_inst/gcu_idelayctrl_common_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Delay_manager_inst/gcu_idelayctrl_common_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_in
  To Clock:  clk_out3_in

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 picoblaze_i/rom_1/kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picoblaze_i/uart_tx6_1/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_in rise@10.000ns - clk_out3_in rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 2.328ns (43.302%)  route 3.048ns (56.698%))
  Logic Levels:           5  (LUT2=1 LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.795ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y10       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         1.494    -1.795    picoblaze_i/rom_1/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  picoblaze_i/rom_1/kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     0.005 r  picoblaze_i/rom_1/kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.250     1.256    picoblaze_i/kcpsm6_1/lower_reg_banks/ADDRA0
    SLICE_X38Y111        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     1.303 r  picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.471     1.774    picoblaze_i/kcpsm6_1/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y111        LUT5 (Prop_lut5_I0_O)        0.145     1.919 r  picoblaze_i/kcpsm6_1/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.369     2.288    picoblaze_i/kcpsm6_1/kcpsm6_rom_l[0]
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.137     2.425 r  picoblaze_i/kcpsm6_1/pointer3_lut_i_1/O
                         net (fo=14, routed)          0.360     2.785    picoblaze_i/uart_tx6_1/data_present_lut/I2
    SLICE_X40Y113        LUT5 (Prop_lut5_I2_O)        0.054     2.839 r  picoblaze_i/uart_tx6_1/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.378     3.216    picoblaze_i/uart_tx6_1/pointer01_lut/I2
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.145     3.361 r  picoblaze_i/uart_tx6_1/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.220     3.582    picoblaze_i/uart_tx6_1/pointer_value_0
    SLICE_X40Y114        FDRE                                         r  picoblaze_i/uart_tx6_1/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_in rise edge)
                                                     10.000    10.000 r  
    AD23                                              0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    11.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    12.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.143     4.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.348     7.307    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y10       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.390 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         1.319     8.709    picoblaze_i/uart_tx6_1/clk_out3
    SLICE_X40Y114        FDRE                                         r  picoblaze_i/uart_tx6_1/pointer0_flop/C
                         clock pessimism             -0.590     8.119    
                         clock uncertainty           -0.071     8.048    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.112     7.936    picoblaze_i/uart_tx6_1/pointer0_flop
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  4.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 picoblaze_i/kcpsm6_1/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picoblaze_i/kcpsm6_1/stack_ram_high/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_in rise@0.000ns - clk_out3_in rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.684%)  route 0.119ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y10       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         0.628    -0.351    picoblaze_i/kcpsm6_1/clk_out3
    SLICE_X37Y113        FDRE                                         r  picoblaze_i/kcpsm6_1/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.251 r  picoblaze_i/kcpsm6_1/address_loop[9].pc_flop/Q
                         net (fo=4, routed)           0.119    -0.132    picoblaze_i/kcpsm6_1/stack_ram_high/DIC1
    SLICE_X38Y113        RAMD32                                       r  picoblaze_i/kcpsm6_1/stack_ram_high/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y10       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         0.846    -0.314    picoblaze_i/kcpsm6_1/stack_ram_high/WCLK
    SLICE_X38Y113        RAMD32                                       r  picoblaze_i/kcpsm6_1/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.007    -0.321    
    SLICE_X38Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.215    picoblaze_i/kcpsm6_1/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y23     picoblaze_i/rom_1/kcpsm6_rom_h/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y111    picoblaze_i/kcpsm6_1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y111    picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_in
  To Clock:  clk_out4_in

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out4_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_in rise@10.000ns - clk_out4_in rise@2.000ns)
  Data Path Delay:        1.463ns  (logic 0.204ns (13.942%)  route 1.259ns (86.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns = ( 0.570 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_in rise edge)
                                                      2.000     2.000 r  
    AD23                                              0.000     2.000 r  board_clk (IN)
                         net (fo=0)                   0.000     2.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     3.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     4.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -8.173    -3.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.482    -1.381    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.288 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.858     0.570    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/clk
    SLICE_X0Y28          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.204     0.774 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.259     2.033    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/tx_reset90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_in rise edge)
                                                     10.000    10.000 r  
    AD23                                              0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    11.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    12.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.143     4.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.348     7.307    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.390 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.787     9.177    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.586     8.591    
                         clock uncertainty           -0.069     8.522    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_R)       -0.461     8.061    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out4_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_in rise@2.000ns - clk_out4_in rise@2.000ns)
  Data Path Delay:        0.809ns  (logic 0.091ns (11.246%)  route 0.718ns (88.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns = ( 1.900 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.209ns = ( 1.791 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_in rise edge)
                                                      2.000     2.000 r  
    AD23                                              0.000     2.000 r  board_clk (IN)
                         net (fo=0)                   0.000     2.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     2.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     3.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.262    -0.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.135     0.995    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.021 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           0.770     1.791    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/clk
    SLICE_X0Y28          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.091     1.882 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           0.718     2.600    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/tx_reset90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_in rise edge)
                                                      2.000     2.000 r  
    AD23                                              0.000     2.000 r  board_clk (IN)
                         net (fo=0)                   0.000     2.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     2.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     3.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.732    -0.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.204     0.810    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.840 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.060     1.900    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.047     1.853    
    OLOGIC_X0Y28         ODDR (Hold_oddr_C_R)         0.481     2.334    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_in
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    clk_manager_1/clock_generator/clkout4_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y28      network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y28      network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack       18.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.321ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out5_in rise@32.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        12.797ns  (logic 1.236ns (9.658%)  route 11.561ns (90.342%))
  Logic Levels:           13  (LUT5=2 LUT6=5 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 30.488 - 32.000 ) 
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.665ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.364    -1.924    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/clk
    SLICE_X72Y285        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y285        FDCE (Prop_fdce_C_Q)         0.223    -1.701 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address_reg[1]/Q
                         net (fo=1211, routed)        5.165     3.464    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[1]
    SLICE_X118Y267       LUT6 (Prop_lut6_I2_O)        0.043     3.507 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_118/O
                         net (fo=1, routed)           0.000     3.507    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_118_n_0
    SLICE_X118Y267       MUXF7 (Prop_muxf7_I1_O)      0.103     3.610 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_54/O
                         net (fo=1, routed)           0.000     3.610    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_54_n_0
    SLICE_X118Y267       MUXF8 (Prop_muxf8_I1_O)      0.043     3.653 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_22/O
                         net (fo=1, routed)           1.250     4.903    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_22_n_0
    SLICE_X85Y274        LUT6 (Prop_lut6_I5_O)        0.125     5.028 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.028    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_6_n_0
    SLICE_X85Y274        MUXF7 (Prop_muxf7_I1_O)      0.108     5.136 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.136    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0_i_2_n_0
    SLICE_X85Y274        MUXF8 (Prop_muxf8_I1_O)      0.043     5.179 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/D_OUT[12]_INST_0/O
                         net (fo=9, routed)           1.417     6.596    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/D_OUT[12]
    SLICE_X72Y301        LUT5 (Prop_lut5_I4_O)        0.126     6.722 r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/rmw_input[12]_i_12/O
                         net (fo=1, routed)           0.462     7.184    network_interface_i/ipbus_ctrl_1/trans/sm/ipbr[6][ipb_rdata][9]
    SLICE_X64Y301        LUT6 (Prop_lut6_I1_O)        0.043     7.227 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[12]_i_7/O
                         net (fo=1, routed)           0.000     7.227    network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[12]_i_7_n_0
    SLICE_X64Y301        MUXF7 (Prop_muxf7_I1_O)      0.122     7.349 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[12]_i_4/O
                         net (fo=1, routed)           0.000     7.349    network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[12]_i_4_n_0
    SLICE_X64Y301        MUXF8 (Prop_muxf8_I0_O)      0.045     7.394 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[12]_i_3/O
                         net (fo=1, routed)           1.820     9.214    network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[12]_i_3_n_0
    SLICE_X58Y246        LUT6 (Prop_lut6_I5_O)        0.126     9.340 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[12]_i_1/O
                         net (fo=2, routed)           0.305     9.645    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_shim_in[ipb_rdata][12]
    SLICE_X53Y246        LUT6 (Prop_lut6_I5_O)        0.043     9.688 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_6_i_6/O
                         net (fo=1, routed)           0.292     9.979    network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_6_i_6_n_0
    SLICE_X53Y246        LUT5 (Prop_lut5_I4_O)        0.043    10.022 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_6_i_2/O
                         net (fo=1, routed)           0.851    10.873    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X2Y46         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.098    30.488    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/clk_out5
    RAMB36_X2Y46         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism             -0.665    29.822    
                         clock uncertainty           -0.086    29.737    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    29.194    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         29.194    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                 18.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.279ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.700    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X105Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y310       FDRE (Prop_fdre_C_Q)         0.100    -0.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.102    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X104Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.943    -0.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X104Y312       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.050    -0.267    
    SLICE_X104Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.000      29.905     RAMB36_X3Y60     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         16.000      15.232     SLICE_X58Y295    network_interface_i/payload_1/ipbus_subsys_i/fifotest1/loader_fifo/thefifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         16.000      15.232     SLICE_X56Y298    network_interface_i/payload_1/ipbus_subsys_i/fifotest1/loader_fifo/thefifo_reg_64_127_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.431ns (12.269%)  route 3.082ns (87.731%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 36.825 - 33.000 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.416     4.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y276        FDRE (Prop_fdre_C_Q)         0.259     4.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.646     5.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y276        LUT6 (Prop_lut6_I4_O)        0.043     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.175     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y276        LUT5 (Prop_lut5_I3_O)        0.043     5.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.442     6.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y313        LUT4 (Prop_lut4_I1_O)        0.043     7.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.261     7.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X79Y313        LUT5 (Prop_lut5_I4_O)        0.043     7.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.557     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X77Y314        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.327    36.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y314        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.493    37.318    
                         clock uncertainty           -0.035    37.282    
    SLICE_X77Y314        FDRE (Setup_fdre_C_R)       -0.304    36.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 29.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.275%)  route 0.112ns (52.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.702     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X115Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y311       FDCE (Prop_fdce_C_Q)         0.100     2.343 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.112     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X116Y311       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X116Y311       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.483     2.275    
    SLICE_X116Y311       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y9   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y311  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y311  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.266ns (6.996%)  route 3.536ns (93.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 10.424 - 8.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.234     1.234 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.563     1.797    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.314     2.111 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.569     2.680    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y31          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.223     2.903 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=162, routed)         2.872     5.775    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/O134
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.043     5.818 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.664     6.482    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx/SR[0]
    SLICE_X8Y47          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AF23                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.121     9.121 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.436     9.557    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.289     9.846 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.578    10.424    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X8Y47          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]/C
                         clock pessimism              0.265    10.689    
                         clock uncertainty           -0.035    10.654    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.281    10.373    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  3.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.761%)  route 0.104ns (53.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.624     0.624 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.266     0.890    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     0.980 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.310     1.290    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X15Y48         FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.091     1.381 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.104     1.485    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/DIB1
    SLICE_X16Y49         RAMD32                                       r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.790     0.790 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.338     1.128    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     1.221 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.350     1.571    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X16Y49         RAMD32                                       r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.241     1.330    
    SLICE_X16Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     1.409    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFR/I       n/a            1.851         8.000       6.149      BUFR_X0Y0    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/I
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         4.000       3.232      SLICE_X2Y35  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         4.000       3.232      SLICE_X2Y37  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack        0.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/s_ctrl_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            adu_instances[2].ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out0_in fall@4.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.223ns (9.170%)  route 2.209ns (90.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 2.844 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.279    -2.009    network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/clk_out5
    SLICE_X36Y246        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/s_ctrl_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y246        FDRE (Prop_fdre_C_Q)         0.223    -1.786 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/s_ctrl_reg_reg[7]/Q
                         net (fo=2, routed)           2.209     0.423    network_interface_i_n_57
    OLOGIC_X0Y143        ODDR                                         r  adu_instances[2].ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in fall edge)
                                                      4.000     4.000 f  
    AD23                                              0.000     4.000 f  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -1.041 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 f  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.454     2.844    cdrclk_o_125
    OLOGIC_X0Y143        ODDR                                         f  adu_instances[2].ODDR_inst/C
                         clock pessimism             -0.822     2.022    
                         clock uncertainty           -0.206     1.816    
    OLOGIC_X0Y143        ODDR (Setup_oddr_C_CE)      -0.397     1.419    adu_instances[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.419    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.086%)  route 0.573ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.561    -0.418    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out5
    SLICE_X46Y240        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y240        FDRE (Prop_fdre_C_Q)         0.118    -0.300 r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.573     0.273    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X38Y240        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.769    -0.391    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out0
    SLICE_X38Y240        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.254    -0.137    
                         clock uncertainty            0.206     0.069    
    SLICE_X38Y240        FDRE (Hold_fdre_C_D)         0.042     0.111    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack       30.560ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.560ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.474ns  (logic 0.352ns (23.884%)  route 1.122ns (76.116%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47                                       0.000     0.000 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.442     0.665    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[15]
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.043     0.708 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.318     1.026    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.043     1.069 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, routed)           0.362     1.431    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I2_O)        0.043     1.474 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     1.474    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X5Y49          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.034    32.034    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                 30.560    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  clk_out1_in

Setup :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_in rise@4.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.388ns (18.075%)  route 1.759ns (81.925%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 2.545 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.054ns
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.234    -2.054    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/clk_out5
    SLICE_X116Y213       FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y213       FDRE (Prop_fdre_C_Q)         0.259    -1.795 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[3]/Q
                         net (fo=7, routed)           0.477    -1.319    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg_n_0_[3]
    SLICE_X116Y208       LUT5 (Prop_lut5_I3_O)        0.043    -1.276 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_3/O
                         net (fo=1, routed)           0.345    -0.931    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/trig_request[0]
    SLICE_X117Y208       LUT3 (Prop_lut3_I0_O)        0.043    -0.888 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_2/O
                         net (fo=1, routed)           0.937     0.050    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/trig_request_or
    SLICE_X127Y183       LUT5 (Prop_lut5_I4_O)        0.043     0.093 r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1/O
                         net (fo=1, routed)           0.000     0.093    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1_n_0
    SLICE_X127Y183       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      4.000     4.000 r  
    AD23                                              0.000     4.000 r  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.143    -1.041 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.155     2.545    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/clk_out1
    SLICE_X127Y183       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/C
                         clock pessimism             -0.822     1.723    
                         clock uncertainty           -0.206     1.517    
    SLICE_X127Y183       FDCE (Setup_fdce_C_D)        0.033     1.550    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg
  -------------------------------------------------------------------
                         required time                          1.550    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  1.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.202ns (20.860%)  route 0.766ns (79.140%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.541    -0.438    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/clk_out5
    SLICE_X116Y213       FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y213       FDRE (Prop_fdre_C_Q)         0.118    -0.320 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[4]/Q
                         net (fo=151, routed)         0.118    -0.202    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/p_0_in
    SLICE_X116Y211       LUT5 (Prop_lut5_I0_O)        0.028    -0.174 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_4/O
                         net (fo=1, routed)           0.141    -0.034    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/trig_request[1]
    SLICE_X117Y208       LUT3 (Prop_lut3_I1_O)        0.028    -0.006 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_2/O
                         net (fo=1, routed)           0.508     0.503    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/trig_request_or
    SLICE_X127Y183       LUT5 (Prop_lut5_I4_O)        0.028     0.531 r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1/O
                         net (fo=1, routed)           0.000     0.531    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1_n_0
    SLICE_X127Y183       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.780    -0.380    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/clk_out1
    SLICE_X127Y183       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/C
                         clock pessimism              0.254    -0.126    
                         clock uncertainty            0.206     0.080    
    SLICE_X127Y183       FDCE (Hold_fdce_C_D)         0.060     0.140    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_in
  To Clock:  U0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             U0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (U0_rgmii_tx_clk fall@6.000ns - clk_out0_in fall@4.000ns)
  Data Path Delay:        1.688ns  (logic 1.688ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 7.052 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.089ns = ( 3.911 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in fall edge)
                                                      4.000     4.000 f  
    AD23                                              0.000     4.000 f  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     4.785 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     5.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732     1.606 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204     2.810    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.840 f  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.071     3.911    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk
    OLOGIC_X0Y1          ODDR                                         f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.221     4.132 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.132    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txd_obuf_1
    AK21                 OBUF (Prop_obuf_I_O)         1.467     5.599 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.599    rgmii_txd[1]
    AK21                                                              r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD23                                              0.000     6.000 f  board_clk (IN)
                         net (fo=0)                   0.000     6.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     6.619 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     7.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.262     3.860 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.135     4.995    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.021 f  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           0.793     5.814    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.192     6.006 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.006    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/I
    AE23                 OBUF (Prop_obuf_I_O)         1.046     7.052 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.052    rgmii_txc
    AE23                                                              f  rgmii_txc (OUT)
                         clock pessimism             -0.254     6.798    
                         clock uncertainty           -0.189     6.608    
                         output delay                -0.750     5.858    
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             U0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (U0_rgmii_tx_clk fall@6.000ns - clk_out0_in rise@8.000ns)
  Data Path Delay:        1.230ns  (logic 1.230ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 7.577 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.178ns = ( 7.822 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     8.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     9.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     5.860 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135     6.995    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.021 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.801     7.822    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk
    OLOGIC_X0Y5          ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y5          ODDR (Prop_oddr_C_Q)         0.192     8.014 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.014    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txd_obuf_3
    AH20                 OBUF (Prop_obuf_I_O)         1.038     9.052 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.052    rgmii_txd[3]
    AH20                                                              r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD23                                              0.000     6.000 f  board_clk (IN)
                         net (fo=0)                   0.000     6.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     6.785 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     7.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.732     3.606 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.204     4.810    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.840 f  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.060     5.900    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.221     6.121 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.121    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/I
    AE23                 OBUF (Prop_obuf_I_O)         1.456     7.577 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.577    rgmii_txc
    AE23                                                              f  rgmii_txc (OUT)
                         clock pessimism              0.254     7.832    
                         clock uncertainty            0.189     8.021    
                         output delay                 0.700     8.721    
  -------------------------------------------------------------------
                         required time                         -8.721    
                         arrival time                           9.052    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 network_interface_i/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/trans/sm/FSM_onehot_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out5_in rise@32.000ns - clk_out0_in rise@24.000ns)
  Data Path Delay:        4.430ns  (logic 0.223ns (5.033%)  route 4.207ns (94.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 30.462 - 32.000 ) 
    Source Clock Delay      (SCD):    -1.943ns = ( 22.057 - 24.000 ) 
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                     24.000    24.000 r  
    AD23                                              0.000    24.000 r  board_clk (IN)
                         net (fo=0)                   0.000    24.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229    25.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081    26.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    18.137 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    20.619    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.712 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.345    22.057    network_interface_i/clk_out0
    SLICE_X5Y243         FDRE                                         r  network_interface_i/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y243         FDRE (Prop_fdre_C_Q)         0.223    22.280 r  network_interface_i/rst_ipb_reg/Q
                         net (fo=1051, routed)        4.207    26.487    network_interface_i/ipbus_ctrl_1/trans/sm/SR[0]
    SLICE_X74Y249        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/FSM_onehot_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.072    30.462    network_interface_i/ipbus_ctrl_1/trans/sm/clk_out5
    SLICE_X74Y249        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.822    29.640    
                         clock uncertainty           -0.206    29.434    
    SLICE_X74Y249        FDRE (Setup_fdre_C_R)       -0.281    29.153    network_interface_i/ipbus_ctrl_1/trans/sm/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.153    
                         arrival time                         -26.487    
  -------------------------------------------------------------------
                         slack                                  2.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 network_interface_i/ipbus_ctrl_1/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.424%)  route 0.548ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.529    -0.450    network_interface_i/ipbus_ctrl_1/udp_if/tx_ram_selector/clk_out0
    SLICE_X55Y246        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y246        FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  network_interface_i/ipbus_ctrl_1/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=28, routed)          0.548     0.198    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/write_buf[2]
    SLICE_X54Y246        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.733    -0.427    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out5
    SLICE_X54Y246        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.254    -0.173    
                         clock uncertainty            0.206     0.033    
    SLICE_X54Y246        FDRE (Hold_fdre_C_D)         0.032     0.065    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[3].s_register_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_8/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out5_in rise@32.000ns - clk_out1_in rise@28.000ns)
  Data Path Delay:        2.806ns  (logic 0.352ns (12.542%)  route 2.454ns (87.458%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 30.569 - 32.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 26.085 - 28.000 ) 
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                     28.000    28.000 r  
    AD23                                              0.000    28.000 r  board_clk (IN)
                         net (fo=0)                   0.000    28.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229    29.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081    30.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.173    22.137 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.482    24.619    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    24.712 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.373    26.085    synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/clk_out1
    SLICE_X59Y252        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[3].s_register_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y252        FDCE (Prop_fdce_C_Q)         0.223    26.308 r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[3].s_register_reg[3][2]/Q
                         net (fo=4, routed)           0.991    27.299    network_interface_i/ipbus_ctrl_1/trans/sm/l1a_time[17]
    SLICE_X59Y251        LUT6 (Prop_lut6_I2_O)        0.043    27.342 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[17]_i_1/O
                         net (fo=2, routed)           0.242    27.584    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_shim_in[ipb_rdata][17]
    SLICE_X55Y251        LUT5 (Prop_lut5_I4_O)        0.043    27.627 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_8_i_4/O
                         net (fo=1, routed)           0.367    27.994    network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_8_i_4_n_0
    SLICE_X54Y247        LUT5 (Prop_lut5_I4_O)        0.043    28.037 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_8_i_1/O
                         net (fo=1, routed)           0.854    28.891    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/tx_dia[17]
    RAMB36_X1Y49         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_8/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.179    30.569    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/clk_out5
    RAMB36_X1Y49         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_8/CLKARDCLK
                         clock pessimism             -0.822    29.746    
                         clock uncertainty           -0.206    29.541    
    RAMB36_X1Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    28.998    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_8
  -------------------------------------------------------------------
                         required time                         28.998    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[5].s_register_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.128ns (17.404%)  route 0.607ns (82.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.528    -0.451    synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/clk_out1
    SLICE_X59Y240        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[5].s_register_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y240        FDCE (Prop_fdce_C_Q)         0.100    -0.351 r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[5].s_register_reg[5][0]/Q
                         net (fo=4, routed)           0.607     0.257    network_interface_i/ipbus_ctrl_1/trans/sm/l1a_time[31]
    SLICE_X54Y250        LUT6 (Prop_lut6_I2_O)        0.028     0.285 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[31]_i_2/O
                         net (fo=2, routed)           0.000     0.285    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_shim_in[ipb_rdata][31]
    SLICE_X54Y250        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.834    -0.326    network_interface_i/ipbus_ctrl_1/trans/sm/clk_out5
    SLICE_X54Y250        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[31]/C
                         clock pessimism              0.254    -0.072    
                         clock uncertainty            0.206     0.134    
    SLICE_X54Y250        FDRE (Hold_fdre_C_D)         0.087     0.221    network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack       32.304ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.642ns  (logic 0.204ns (31.779%)  route 0.438ns (68.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X107Y315       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.438     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X106Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X106Y315       FDCE (Setup_fdce_C_D)       -0.054    32.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.946    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 32.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.319ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.589ns  (logic 0.236ns (40.064%)  route 0.353ns (59.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X106Y315       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.353     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X107Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X107Y315       FDCE (Setup_fdce_C_D)       -0.092    31.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.908    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 31.319    





---------------------------------------------------------------------------------------------------
From Clock:  U0_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.094ns,  Total Violation       -0.442ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.149ns  (logic 1.149ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 13.285 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AK25                                              0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxd[0]
    AK25                 IBUF (Prop_ibuf_I_O)         0.818     3.318 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxd_ibuf_0
    IDELAY_X0Y19         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     3.649 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     3.649    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxd_delay_0
    ILOGIC_X0Y19         IDDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    AF23                                              0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.624     4.624 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.266     4.890    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090     4.980 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk_1/O
                         net (fo=5, routed)           0.305     5.285    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y19         IDDR                                         f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.285    
                         clock uncertainty           -0.025     5.260    
    ILOGIC_X0Y19         IDDR (Setup_iddr_C_D)       -0.003     5.257    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  1.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - U0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 1.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 6.851 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AK23                                              0.000    -2.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl
    AK23                 IBUF (Prop_ibuf_I_O)         1.142    -1.658 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.658    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y16         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    -1.083 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.083    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y16         IDDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    AF23                                              0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.234    -2.766 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.563    -2.203    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.314    -1.889 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk_1/O
                         net (fo=5, routed)           0.740    -1.149    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y16         IDDR                                         f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -1.149    
                         clock uncertainty            0.025    -1.124    
    ILOGIC_X0Y16         IDDR (Hold_iddr_C_D)         0.135    -0.989    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 -0.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out0_in
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack        4.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out0_in rise@8.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.259ns (9.432%)  route 2.487ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 6.555 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.644ns
    Clock Pessimism Removal (CPR):    -0.665ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.644    -1.644    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y52         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDPE (Prop_fdpe_C_Q)         0.259    -1.385 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.487     1.102    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X20Y197        FDPE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     9.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    10.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143     2.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     5.307    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.390 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.165     6.555    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X20Y197        FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.665     5.890    
                         clock uncertainty           -0.069     5.821    
    SLICE_X20Y197        FDPE (Recov_fdpe_C_PRE)     -0.187     5.634    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.634    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  4.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_in rise@0.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.107ns (36.902%)  route 0.183ns (63.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.748    -0.231    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X12Y48         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDPE (Prop_fdpe_C_Q)         0.107    -0.124 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     0.059    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X12Y52         FDCE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.937    -0.223    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y52         FDCE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.133    -0.090    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.086    -0.176    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_in
  To Clock:  clk_out1_in

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_tap_control/u_tap_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_in rise@4.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.359ns (16.685%)  route 1.793ns (83.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 2.538 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.052ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.236    -2.052    synch_link_i/Inst_ttc_decoder/clk_out1
    SLICE_X110Y206       FDRE                                         r  synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y206       FDRE (Prop_fdre_C_Q)         0.236    -1.816 f  synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/Q
                         net (fo=2, routed)           1.305    -0.511    synch_link_i/Inst_ttc_encoder/tap_reset_o
    SLICE_X124Y178       LUT3 (Prop_lut3_I2_O)        0.123    -0.388 f  synch_link_i/Inst_ttc_encoder/FSM_sequential_s_state[2]_i_3/O
                         net (fo=10, routed)          0.488     0.099    synch_link_i/Inst_tap_control/AR[0]
    SLICE_X128Y175       FDCE                                         f  synch_link_i/Inst_tap_control/u_tap_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      4.000     4.000 r  
    AD23                                              0.000     4.000 r  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.143    -1.041 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.148     2.538    synch_link_i/Inst_tap_control/clk_out1
    SLICE_X128Y175       FDCE                                         r  synch_link_i/Inst_tap_control/u_tap_count_reg[1]/C
                         clock pessimism             -0.678     1.860    
                         clock uncertainty           -0.063     1.797    
    SLICE_X128Y175       FDCE (Recov_fdce_C_CLR)     -0.212     1.585    synch_link_i/Inst_tap_control/u_tap_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.585    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  1.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 synch_link_i/Inst_ttc_decoder/s_mmcm_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_in rise@0.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.128ns (26.224%)  route 0.360ns (73.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.520    -0.459    synch_link_i/Inst_ttc_decoder/clk_out1
    SLICE_X73Y232        FDCE                                         r  synch_link_i/Inst_ttc_decoder/s_mmcm_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDCE (Prop_fdce_C_Q)         0.100    -0.359 r  synch_link_i/Inst_ttc_decoder/s_mmcm_lock_reg/Q
                         net (fo=2, routed)           0.114    -0.244    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_ready_o_reg[0]_1
    SLICE_X73Y232        LUT1 (Prop_lut1_I0_O)        0.028    -0.216 f  synch_link_i/Inst_ttc_decoder/Inst_deserializer/FSM_sequential_hamming.next_state[2]_i_2/O
                         net (fo=184, routed)         0.246     0.029    synch_link_i/Inst_ttc_decoder/Inst_deserializer/s_mmcm_lock_reg
    SLICE_X81Y232        FDCE                                         f  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.725    -0.435    synch_link_i/Inst_ttc_decoder/Inst_deserializer/clk_out1
    SLICE_X81Y232        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[7]/C
                         clock pessimism              0.173    -0.262    
    SLICE_X81Y232        FDCE (Remov_fdce_C_CLR)     -0.069    -0.331    synch_link_i/Inst_ttc_decoder/Inst_deserializer/hamming.data_out_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack        9.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/payload_1/ipbus_subsys_i/fifotest1/ipbus_slave_1/wr_enable_reg/CLR
                            (recovery check against rising-edge clock clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out5_in fall@16.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 0.582ns (10.252%)  route 5.095ns (89.748%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 14.595 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.372    -1.916    network_interface_i/ipbus_ctrl_1/trans/sm/clk_out5
    SLICE_X62Y251        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y251        FDRE (Prop_fdre_C_Q)         0.259    -1.657 f  network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[11]/Q
                         net (fo=15, routed)          0.599    -1.058    network_interface_i/ipbus_ctrl_1/trans/sm/Q[10]
    SLICE_X64Y254        LUT2 (Prop_lut2_I0_O)        0.053    -1.005 f  network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_slave_1_i_43/O
                         net (fo=2, routed)           0.243    -0.762    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_slave_1_i_43_n_0
    SLICE_X64Y254        LUT6 (Prop_lut6_I5_O)        0.135    -0.627 r  network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_slave_1_i_34/O
                         net (fo=1, routed)           0.349    -0.278    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_slave_1_i_34_n_0
    SLICE_X65Y254        LUT6 (Prop_lut6_I3_O)        0.043    -0.235 r  network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_slave_1_i_21/O
                         net (fo=188, routed)         3.255     3.020    network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[5]_0
    SLICE_X52Y296        LUT6 (Prop_lut6_I3_O)        0.043     3.063 r  network_interface_i/ipbus_ctrl_1/trans/sm/thefifo_reg_0_63_0_2_i_3/O
                         net (fo=6, routed)           0.261     3.324    network_interface_i/ipbus_ctrl_1/trans/sm/payload_1/ipbus_subsys_i/ipbw[1][ipb_strobe]
    SLICE_X51Y296        LUT2 (Prop_lut2_I1_O)        0.049     3.373 f  network_interface_i/ipbus_ctrl_1/trans/sm/wr_enable_i_1/O
                         net (fo=1, routed)           0.388     3.761    network_interface_i/payload_1/ipbus_subsys_i/fifotest1/ipbus_slave_1/wr_enable0
    SLICE_X50Y296        FDCE                                         f  network_interface_i/payload_1/ipbus_subsys_i/fifotest1/ipbus_slave_1/wr_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in fall edge)
                                                     16.000    16.000 f  
    AD23                                              0.000    16.000 f  board_clk (IN)
                         net (fo=0)                   0.000    16.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    17.116 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    18.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    10.959 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    13.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.390 f  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       1.205    14.595    network_interface_i/payload_1/ipbus_subsys_i/fifotest1/ipbus_slave_1/clk_out5
    SLICE_X50Y296        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/fifotest1/ipbus_slave_1/wr_enable_reg/C  (IS_INVERTED)
                         clock pessimism             -0.555    14.040    
                         clock uncertainty           -0.086    13.954    
    SLICE_X50Y296        FDCE (Recov_fdce_C_CLR)     -0.244    13.710    network_interface_i/payload_1/ipbus_subsys_i/fifotest1/ipbus_slave_1/wr_enable_reg
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  9.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/ipbus_slave_1/Opt_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/read_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.579%)  route 0.166ns (62.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.609    -0.370    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/ipbus_slave_1/clk_out5
    SLICE_X80Y293        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/ipbus_slave_1/Opt_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.100    -0.270 f  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/ipbus_slave_1/Opt_Reg_reg[1]/Q
                         net (fo=165, routed)         0.166    -0.104    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/CLR_i_2_n_0
    SLICE_X78Y293        FDCE                                         f  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/read_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=14212, routed)       0.829    -0.331    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/clk
    SLICE_X78Y293        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/read_cnt_reg[13]/C
                         clock pessimism              0.153    -0.178    
    SLICE_X78Y293        FDCE (Remov_fdce_C_CLR)     -0.050    -0.228    network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/read_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.543ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.388ns (12.267%)  route 2.775ns (87.733%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 36.824 - 33.000 ) 
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.416     4.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y276        FDRE (Prop_fdre_C_Q)         0.259     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.646     5.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X46Y276        LUT6 (Prop_lut6_I4_O)        0.043     5.312 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.377     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X46Y276        LUT4 (Prop_lut4_I3_O)        0.043     5.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.325     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y310        LUT1 (Prop_lut1_I0_O)        0.043     7.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.427     7.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.326    36.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.493    37.317    
                         clock uncertainty           -0.035    37.281    
    SLICE_X79Y313        FDCE (Recov_fdce_C_CLR)     -0.212    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                 29.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.693     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y316       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y316       FDPE (Prop_fdpe_C_Q)         0.107     2.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y317       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     2.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y317       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.501     2.245    
    SLICE_X102Y317       FDPE (Remov_fdpe_C_PRE)     -0.088     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.259ns (33.484%)  route 0.515ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.431 - 8.000 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.234     1.234 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.563     1.797    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.314     2.111 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.645     2.756    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X16Y45         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.015 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.515     3.530    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y47         FDCE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AF23                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.121     9.121 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.436     9.557    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.289     9.846 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.585    10.431    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X17Y47         FDCE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.300    10.731    
                         clock uncertainty           -0.035    10.696    
    SLICE_X17Y47         FDCE (Recov_fdce_C_CLR)     -0.212    10.484    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  6.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.459%)  route 0.121ns (50.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.624     0.624 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.266     0.890    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     0.980 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.311     1.291    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X16Y45         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.118     1.409 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.121     1.530    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y46         FDCE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.790     0.790 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.338     1.128    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     1.221 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.349     1.570    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X16Y46         FDCE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.265     1.305    
    SLICE_X16Y46         FDCE (Remov_fdce_C_CLR)     -0.050     1.255    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.275    





