[2025-09-17 11:17:21] START suite=qualcomm_srv trace=srv462_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv462_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2634074 heartbeat IPC: 3.796 cumulative IPC: 3.796 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5047012 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5047012 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5047013 heartbeat IPC: 4.144 cumulative IPC: 4 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13733811 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22154038 heartbeat IPC: 1.188 cumulative IPC: 1.169 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 30573774 heartbeat IPC: 1.188 cumulative IPC: 1.175 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39194951 heartbeat IPC: 1.16 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 47710298 heartbeat IPC: 1.174 cumulative IPC: 1.172 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 56309734 heartbeat IPC: 1.163 cumulative IPC: 1.17 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 64759832 heartbeat IPC: 1.183 cumulative IPC: 1.172 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 73269853 heartbeat IPC: 1.175 cumulative IPC: 1.173 (Simulation time: 00 hr 10 min 25 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv462_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 81826019 heartbeat IPC: 1.169 cumulative IPC: 1.172 (Simulation time: 00 hr 11 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85249767 cumulative IPC: 1.173 (Simulation time: 00 hr 12 min 46 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85249767 cumulative IPC: 1.173 (Simulation time: 00 hr 12 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv462_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.173 instructions: 100000002 cycles: 85249767
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.89 Average ROB Occupancy at Mispredict: 27.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2818
BRANCH_INDIRECT: 0.4151
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7123
BRANCH_INDIRECT_CALL: 0.5148
BRANCH_RETURN: 0.4567


====Backend Stall Breakdown====
ROB_STALL: 194594
LQ_STALL: 0
SQ_STALL: 552703


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.4918
REPLAY_LOAD: 81.888885
NON_REPLAY_LOAD: 18.212456

== Total ==
ADDR_TRANS: 15676
REPLAY_LOAD: 12529
NON_REPLAY_LOAD: 166389

== Counts ==
ADDR_TRANS: 122
REPLAY_LOAD: 153
NON_REPLAY_LOAD: 9136

cpu0->cpu0_STLB TOTAL        ACCESS:    1771254 HIT:    1766003 MISS:       5251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1771254 HIT:    1766003 MISS:       5251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 192.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7725344 HIT:    6742481 MISS:     982863 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6254439 HIT:    5438361 MISS:     816078 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     542708 HIT:     395814 MISS:     146894 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     918830 HIT:     906967 MISS:      11863 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9367 HIT:       1339 MISS:       8028 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14433957 HIT:    8063387 MISS:    6370570 MSHR_MERGE:    1526582
cpu0->cpu0_L1I LOAD         ACCESS:   14433957 HIT:    8063387 MISS:    6370570 MSHR_MERGE:    1526582
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29920516 HIT:   26551119 MISS:    3369397 MSHR_MERGE:    1406833
cpu0->cpu0_L1D LOAD         ACCESS:   16884231 HIT:   15124820 MISS:    1759411 MSHR_MERGE:     348930
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13025480 HIT:   11424875 MISS:    1600605 MSHR_MERGE:    1057889
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10805 HIT:       1424 MISS:       9381 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12066757 HIT:   10336749 MISS:    1730008 MSHR_MERGE:     869884
cpu0->cpu0_ITLB LOAD         ACCESS:   12066757 HIT:   10336749 MISS:    1730008 MSHR_MERGE:     869884
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.105 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28308590 HIT:   27095073 MISS:    1213517 MSHR_MERGE:     302387
cpu0->cpu0_DTLB LOAD         ACCESS:   28308590 HIT:   27095073 MISS:    1213517 MSHR_MERGE:     302387
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.021 cycles
cpu0->LLC TOTAL        ACCESS:    1195337 HIT:    1125159 MISS:      70178 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     816078 HIT:     789364 MISS:      26714 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     146894 HIT:     107925 MISS:      38969 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     224337 HIT:     224043 MISS:        294 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8028 HIT:       3827 MISS:       4201 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4220
  ROW_BUFFER_MISS:      65662
  AVG DBUS CONGESTED CYCLE: 3.604
Channel 0 WQ ROW_BUFFER_HIT:       1635
  ROW_BUFFER_MISS:      33431
  FULL:          0
Channel 0 REFRESHES ISSUED:       7104

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540799       405166        79068         4921
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          465          266          211
  STLB miss resolved @ L2C                0          407          463          481          149
  STLB miss resolved @ LLC                0          181          383         1939          918
  STLB miss resolved @ MEM                0            2          224         2017         2331

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154996        52527      1132159       128288          539
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          326          110           33
  STLB miss resolved @ L2C                0          259          299           21            5
  STLB miss resolved @ LLC                0           81          220          457           53
  STLB miss resolved @ MEM                0            0           64          246          119
[2025-09-17 11:30:08] END   suite=qualcomm_srv trace=srv462_ap (rc=0)
