/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.22
Hash     : e6edcf3
Date     : Mar 28 2024
Type     : Engineering
Log Time   : Thu Mar 28 08:54:47 2024 GMT

INFO: Created design: rams_sp_re_we_asynch_rst_1024x32_neg. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././sim/co_sim_tb/co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: rams_sp_re_we_asynch_rst_1024x32_neg
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/rams_sp_re_we_asynch_rst_1024x32_neg/run_1/synth_1_1/analysis/rams_sp_re_we_asynch_rst_1024x32_neg_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/rams_sp_re_we_asynch_rst_1024x32_neg/run_1/synth_1_1/analysis/rams_sp_re_we_asynch_rst_1024x32_neg_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 64fabce10, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/rams_sp_re_we_asynch_rst_1024x32_neg/run_1/synth_1_1/analysis/rams_sp_re_we_asynch_rst_1024x32_neg_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top rams_sp_re_we_asynch_rst_1024x32_neg' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 79113baf19, CPU: user 0.04s system 0.01s, MEM: 15.50 MB peak
Yosys 0.18+10 (git sha1 64fabce10, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design rams_sp_re_we_asynch_rst_1024x32_neg is analyzed
INFO: ANL: Top Modules: rams_sp_re_we_asynch_rst_1024x32_neg

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: rams_sp_re_we_asynch_rst_1024x32_neg
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/yosys -s rams_sp_re_we_asynch_rst_1024x32_neg.ys -l rams_sp_re_we_asynch_rst_1024x32_neg_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/yosys -s rams_sp_re_we_asynch_rst_1024x32_neg.ys -l rams_sp_re_we_asynch_rst_1024x32_neg_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 64fabce10, gcc 11.2.1 -fPIC -Os)


-- Executing script file `rams_sp_re_we_asynch_rst_1024x32_neg.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v' to AST representation.
Generating RTLIL representation for module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg

3.2. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg

4.17.2. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:19$9 in module rams_sp_re_we_asynch_rst_1024x32_neg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2 in module rams_sp_re_we_asynch_rst_1024x32_neg.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:19$9'.

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:19$9'.
     1/1: $0\dout[31:0]
Creating decoders for process `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2'.
     1/3: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$8
     2/3: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_DATA[31:0]$7
     3/3: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_ADDR[9:0]$6

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rams_sp_re_we_asynch_rst_1024x32_neg.\dout' using process `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:19$9'.
  created $adff cell `$procdff$22' with negative edge clock and positive level reset.
Creating register for signal `\rams_sp_re_we_asynch_rst_1024x32_neg.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_ADDR' using process `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2'.
  created $dff cell `$procdff$23' with negative edge clock.
Creating register for signal `\rams_sp_re_we_asynch_rst_1024x32_neg.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_DATA' using process `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2'.
  created $dff cell `$procdff$24' with negative edge clock.
Creating register for signal `\rams_sp_re_we_asynch_rst_1024x32_neg.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN' using process `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2'.
  created $dff cell `$procdff$25' with negative edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:19$9'.
Removing empty process `rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:19$9'.
Found and cleaned up 1 empty switch in `\rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2'.
Removing empty process `rams_sp_re_we_asynch_rst_1024x32_neg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:13$2'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 3 unused cells and 14 unused wires.
<suppressed ~4 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module rams_sp_re_we_asynch_rst_1024x32_neg...
Found and reported 0 problems.

4.28. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 12
   Number of wire bits:            216
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  7
     $adff                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            4

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
    Consolidated identical input bits for $mux cell $procmux$14:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5
      New ports: A=1'0, B=1'1, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0]
      New connections: $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [31:1] = { $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:16$1_EN[31:0]$5 [0] }
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 1 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$22 ($adff) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = $memrd$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:24$10_DATA, Q = \dout).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=32, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 11
   Number of wire bits:            184
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $adffe                          1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 11
   Number of wire bits:            184
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $adffe                          1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 11
   Number of wire bits:            184
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $adffe                          1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.100. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 11
   Number of wire bits:            184
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $adffe                          1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rams_sp_re_we_asynch_rst_1024x32_neg:
  created 0 $alu and 0 $macc cells.

4.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.111. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 11
   Number of wire bits:            184
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $adffe                          1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rams_sp_re_we_asynch_rst_1024x32_neg.RAM write port 0.

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\RAM'[0] in module `\rams_sp_re_we_asynch_rst_1024x32_neg': merging output FF to cell.
    Write port 0: non-transparent.

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 10
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mem_v2                         1
     $mux                            3

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory rams_sp_re_we_asynch_rst_1024x32_neg.RAM via $__RS_FACTOR_BRAM36_SDP
<suppressed ~193 debug messages>

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.121. Executing SPLITNETS pass (splitting up multi-bit signals).

Dumping port properties into 'port_info.json' file.

4.122. Executing HIERARCHY pass (managing design hierarchy).

4.122.1. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg

4.122.2. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg
Removed 0 unused modules.

4.123. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.
<suppressed ~1 debug messages>

4.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20.
    dead port 2/2 on $mux $procmux$20.
Removed 2 multiplexer ports.
<suppressed ~3 debug messages>

4.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.129. Executing OPT_SHARE pass.

4.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 2

4.140. Executing PMUXTREE pass.

4.141. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

4.142. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.143. Executing TECHMAP pass (map to technology primitives).

4.143.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.143.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.143.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~79 debug messages>

4.144. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 17
   Number of wire bits:            313
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_DFFE_NN_                     32
     $_DFFE_NP0P_                    1
     $_DFF_N_                        1
     $_MUX_                         97
     $_NOT_                          1
     TDP_RAM36K                      1

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.
<suppressed ~1 debug messages>

4.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.
<suppressed ~64 debug messages>

4.155. Executing TECHMAP pass (map to technology primitives).

4.155.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.155.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.156. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 16
   Number of wire bits:            281
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $_AND_                         32
     $_DFFE_NN_                     32
     $_DFFE_NP0P_                    1
     $_DFF_N_                        1
     $_MUX_                         32
     $_NOT_                          1
     TDP_RAM36K                      1

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.162. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.182. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 15
   Number of wire bits:            249
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $_AND_                         32
     $_DFFE_NN_                     32
     $_DFFE_NP0P_                    1
     $_DFF_N_                        1
     $_MUX_                         32
     $_NOT_                          1
     TDP_RAM36K                      1

   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.183. Executing ABC pass (technology mapping using ABC).

4.183.1. Summary of detected clock domains:
  35 cells in clk=!\clk, en=\re, arst=\rst, srst={ }
  33 cells in clk=!\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=!\clk, en=!\re, arst={ }, srst={ }

  #logic partitions = 3

4.183.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by \re, asynchronously reset by \rst
Extracted 34 gates and 68 wires to a netlist network with 33 inputs and 34 outputs (dfl=1).

4.183.2.1. Executing ABC.
[Time = 0.07 sec.]

4.183.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.183.3.1. Executing ABC.
[Time = 0.09 sec.]

4.183.4. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by !\re
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.183.4.1. Executing ABC.
[Time = 0.05 sec.]

4.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.189. Executing OPT_SHARE pass.

4.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 266 unused wires.
<suppressed ~1 debug messages>

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.193. Executing ABC pass (technology mapping using ABC).

4.193.1. Summary of detected clock domains:
  64 cells in clk=!\clk, en=!\re, arst={ }, srst={ }
  1 cells in clk=!\clk, en={ }, arst={ }, srst={ }
  35 cells in clk=!\clk, en=\re, arst=\rst, srst={ }

  #logic partitions = 3

4.193.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by !\re
Extracted 64 gates and 97 wires to a netlist network with 33 inputs and 64 outputs (dfl=1).

4.193.2.1. Executing ABC.
[Time = 0.06 sec.]

4.193.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by \re, asynchronously reset by \rst
Extracted 34 gates and 68 wires to a netlist network with 33 inputs and 34 outputs (dfl=1).

4.193.3.1. Executing ABC.
[Time = 0.05 sec.]

4.193.4. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.193.4.1. Executing ABC.
[Time = 0.04 sec.]

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.199. Executing OPT_SHARE pass.

4.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.203. Executing ABC pass (technology mapping using ABC).

4.203.1. Summary of detected clock domains:
  33 cells in clk=!\clk, en={ }, arst={ }, srst={ }
  35 cells in clk=!\clk, en=\re, arst=\rst, srst={ }
  32 cells in clk=!\clk, en=!\re, arst={ }, srst={ }

  #logic partitions = 3

4.203.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by \re, asynchronously reset by \rst
Extracted 34 gates and 68 wires to a netlist network with 33 inputs and 34 outputs (dfl=2).

4.203.2.1. Executing ABC.
[Time = 0.05 sec.]

4.203.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.203.3.1. Executing ABC.
[Time = 0.07 sec.]

4.203.4. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by !\re
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=2).

4.203.4.1. Executing ABC.
[Time = 0.05 sec.]

4.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.209. Executing OPT_SHARE pass.

4.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 297 unused wires.
<suppressed ~1 debug messages>

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.213. Executing ABC pass (technology mapping using ABC).

4.213.1. Summary of detected clock domains:
  64 cells in clk=!\clk, en=!\re, arst={ }, srst={ }
  1 cells in clk=!\clk, en={ }, arst={ }, srst={ }
  35 cells in clk=!\clk, en=\re, arst=\rst, srst={ }

  #logic partitions = 3

4.213.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by !\re
Extracted 64 gates and 97 wires to a netlist network with 33 inputs and 64 outputs (dfl=2).

4.213.2.1. Executing ABC.
[Time = 0.07 sec.]

4.213.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by \re, asynchronously reset by \rst
Extracted 34 gates and 68 wires to a netlist network with 33 inputs and 34 outputs (dfl=2).

4.213.3.1. Executing ABC.
[Time = 0.05 sec.]

4.213.4. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.213.4.1. Executing ABC.
[Time = 0.04 sec.]

4.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.219. Executing OPT_SHARE pass.

4.220. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.221. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.223. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.224. Executing ABC pass (technology mapping using ABC).

4.224.1. Summary of detected clock domains:
  35 cells in clk=!\clk, en=\re, arst=\rst, srst={ }
  33 cells in clk=!\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=!\clk, en=!\re, arst={ }, srst={ }

  #logic partitions = 3

4.224.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by \re, asynchronously reset by \rst
Extracted 34 gates and 68 wires to a netlist network with 33 inputs and 34 outputs (dfl=1).

4.224.2.1. Executing ABC.
[Time = 0.04 sec.]

4.224.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 33 gates and 98 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.224.3.1. Executing ABC.
[Time = 0.07 sec.]

4.224.4. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, enabled by !\re
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

4.224.4.1. Executing ABC.
[Time = 0.04 sec.]

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 266 unused wires.
<suppressed ~1 debug messages>

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.230. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.234. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.235. Executing ABC pass (technology mapping using ABC).

4.235.1. Summary of detected clock domains:
  36 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  97 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.235.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 97 gates and 130 wires to a netlist network with 33 inputs and 65 outputs (dfl=1).

4.235.2.1. Executing ABC.
[Time = 0.07 sec.]

4.235.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 35 gates and 70 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

4.235.3.1. Executing ABC.
[Time = 0.08 sec.]

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.242. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1337 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [0], Q = $auto$memory_libmap.cc:2298:execute$63 [0]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1336 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [1], Q = $auto$memory_libmap.cc:2298:execute$63 [1]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1335 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [2], Q = $auto$memory_libmap.cc:2298:execute$63 [2]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1334 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [3], Q = $auto$memory_libmap.cc:2298:execute$63 [3]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1333 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [4], Q = $auto$memory_libmap.cc:2298:execute$63 [4]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1332 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [5], Q = $auto$memory_libmap.cc:2298:execute$63 [5]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1331 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [6], Q = $auto$memory_libmap.cc:2298:execute$63 [6]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1330 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [7], Q = $auto$memory_libmap.cc:2298:execute$63 [7]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1329 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [8], Q = $auto$memory_libmap.cc:2298:execute$63 [8]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1328 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [9], Q = $auto$memory_libmap.cc:2298:execute$63 [9]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1327 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [10], Q = $auto$memory_libmap.cc:2298:execute$63 [10]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1326 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [11], Q = $auto$memory_libmap.cc:2298:execute$63 [11]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1325 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [12], Q = $auto$memory_libmap.cc:2298:execute$63 [12]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1324 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [13], Q = $auto$memory_libmap.cc:2298:execute$63 [13]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1323 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [14], Q = $auto$memory_libmap.cc:2298:execute$63 [14]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1322 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [15], Q = $auto$memory_libmap.cc:2298:execute$63 [15]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1321 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [16], Q = $auto$memory_libmap.cc:2298:execute$63 [16]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1320 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [17], Q = $auto$memory_libmap.cc:2298:execute$63 [17]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1319 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [18], Q = $auto$memory_libmap.cc:2298:execute$63 [18]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1318 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [19], Q = $auto$memory_libmap.cc:2298:execute$63 [19]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1317 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [20], Q = $auto$memory_libmap.cc:2298:execute$63 [20]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1316 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [21], Q = $auto$memory_libmap.cc:2298:execute$63 [21]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1315 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [22], Q = $auto$memory_libmap.cc:2298:execute$63 [22]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1314 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [23], Q = $auto$memory_libmap.cc:2298:execute$63 [23]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1313 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [24], Q = $auto$memory_libmap.cc:2298:execute$63 [24]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1312 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [25], Q = $auto$memory_libmap.cc:2298:execute$63 [25]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1311 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [26], Q = $auto$memory_libmap.cc:2298:execute$63 [26]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1310 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [27], Q = $auto$memory_libmap.cc:2298:execute$63 [27]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1309 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [28], Q = $auto$memory_libmap.cc:2298:execute$63 [28]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1308 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [29], Q = $auto$memory_libmap.cc:2298:execute$63 [29]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1307 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [30], Q = $auto$memory_libmap.cc:2298:execute$63 [30]).
Adding EN signal on $abc$1305$auto$blifparse.cc:362:parse_blif$1306 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [31], Q = $auto$memory_libmap.cc:2298:execute$63 [31]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.245. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.246. Executing ABC pass (technology mapping using ABC).

4.246.1. Summary of detected clock domains:
  36 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  97 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.246.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 97 gates and 130 wires to a netlist network with 33 inputs and 65 outputs (dfl=2).

4.246.2.1. Executing ABC.
[Time = 0.08 sec.]

4.246.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=2).

4.246.3.1. Executing ABC.
[Time = 0.05 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.250. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.253. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1602 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [0], Q = $auto$memory_libmap.cc:2298:execute$63 [0]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1601 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [10], Q = $auto$memory_libmap.cc:2298:execute$63 [10]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1600 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [11], Q = $auto$memory_libmap.cc:2298:execute$63 [11]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1599 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [12], Q = $auto$memory_libmap.cc:2298:execute$63 [12]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1598 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [13], Q = $auto$memory_libmap.cc:2298:execute$63 [13]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1597 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [14], Q = $auto$memory_libmap.cc:2298:execute$63 [14]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1596 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [15], Q = $auto$memory_libmap.cc:2298:execute$63 [15]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1595 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [16], Q = $auto$memory_libmap.cc:2298:execute$63 [16]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1594 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [17], Q = $auto$memory_libmap.cc:2298:execute$63 [17]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1593 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [18], Q = $auto$memory_libmap.cc:2298:execute$63 [18]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1592 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [19], Q = $auto$memory_libmap.cc:2298:execute$63 [19]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1591 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [1], Q = $auto$memory_libmap.cc:2298:execute$63 [1]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1590 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [20], Q = $auto$memory_libmap.cc:2298:execute$63 [20]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1589 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [21], Q = $auto$memory_libmap.cc:2298:execute$63 [21]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1588 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [22], Q = $auto$memory_libmap.cc:2298:execute$63 [22]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1587 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [23], Q = $auto$memory_libmap.cc:2298:execute$63 [23]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1586 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [24], Q = $auto$memory_libmap.cc:2298:execute$63 [24]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1585 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [25], Q = $auto$memory_libmap.cc:2298:execute$63 [25]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1584 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [26], Q = $auto$memory_libmap.cc:2298:execute$63 [26]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1583 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [27], Q = $auto$memory_libmap.cc:2298:execute$63 [27]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1582 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [28], Q = $auto$memory_libmap.cc:2298:execute$63 [28]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1581 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [29], Q = $auto$memory_libmap.cc:2298:execute$63 [29]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1580 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [2], Q = $auto$memory_libmap.cc:2298:execute$63 [2]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1579 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [30], Q = $auto$memory_libmap.cc:2298:execute$63 [30]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1578 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [31], Q = $auto$memory_libmap.cc:2298:execute$63 [31]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1577 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [3], Q = $auto$memory_libmap.cc:2298:execute$63 [3]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1576 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [4], Q = $auto$memory_libmap.cc:2298:execute$63 [4]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1575 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [5], Q = $auto$memory_libmap.cc:2298:execute$63 [5]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1574 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [6], Q = $auto$memory_libmap.cc:2298:execute$63 [6]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1573 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [7], Q = $auto$memory_libmap.cc:2298:execute$63 [7]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1572 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [8], Q = $auto$memory_libmap.cc:2298:execute$63 [8]).
Adding EN signal on $abc$1570$auto$blifparse.cc:362:parse_blif$1571 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [9], Q = $auto$memory_libmap.cc:2298:execute$63 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.256. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.257. Executing ABC pass (technology mapping using ABC).

4.257.1. Summary of detected clock domains:
  36 cells in clk=!\clk, en={ }, arst=\rst, srst={ }
  97 cells in clk=!\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.257.2. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk
Extracted 97 gates and 130 wires to a netlist network with 33 inputs and 65 outputs (dfl=2).

4.257.2.1. Executing ABC.
[Time = 0.08 sec.]

4.257.3. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \clk, asynchronously reset by \rst
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=2).

4.257.3.1. Executing ABC.
[Time = 0.05 sec.]

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.263. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.264. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1867 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [0], Q = $auto$memory_libmap.cc:2298:execute$63 [0]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1866 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [10], Q = $auto$memory_libmap.cc:2298:execute$63 [10]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1865 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [11], Q = $auto$memory_libmap.cc:2298:execute$63 [11]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1864 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [12], Q = $auto$memory_libmap.cc:2298:execute$63 [12]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1863 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [13], Q = $auto$memory_libmap.cc:2298:execute$63 [13]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1862 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [14], Q = $auto$memory_libmap.cc:2298:execute$63 [14]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1861 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [15], Q = $auto$memory_libmap.cc:2298:execute$63 [15]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1860 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [16], Q = $auto$memory_libmap.cc:2298:execute$63 [16]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1859 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [17], Q = $auto$memory_libmap.cc:2298:execute$63 [17]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1858 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [18], Q = $auto$memory_libmap.cc:2298:execute$63 [18]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1857 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [19], Q = $auto$memory_libmap.cc:2298:execute$63 [19]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1856 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [1], Q = $auto$memory_libmap.cc:2298:execute$63 [1]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1855 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [20], Q = $auto$memory_libmap.cc:2298:execute$63 [20]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1854 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [21], Q = $auto$memory_libmap.cc:2298:execute$63 [21]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1853 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [22], Q = $auto$memory_libmap.cc:2298:execute$63 [22]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1852 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [23], Q = $auto$memory_libmap.cc:2298:execute$63 [23]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1851 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [24], Q = $auto$memory_libmap.cc:2298:execute$63 [24]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1850 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [25], Q = $auto$memory_libmap.cc:2298:execute$63 [25]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1849 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [26], Q = $auto$memory_libmap.cc:2298:execute$63 [26]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1848 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [27], Q = $auto$memory_libmap.cc:2298:execute$63 [27]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1847 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [28], Q = $auto$memory_libmap.cc:2298:execute$63 [28]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1846 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [29], Q = $auto$memory_libmap.cc:2298:execute$63 [29]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1845 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [2], Q = $auto$memory_libmap.cc:2298:execute$63 [2]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1844 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [30], Q = $auto$memory_libmap.cc:2298:execute$63 [30]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1843 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [31], Q = $auto$memory_libmap.cc:2298:execute$63 [31]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1842 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [3], Q = $auto$memory_libmap.cc:2298:execute$63 [3]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1841 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [4], Q = $auto$memory_libmap.cc:2298:execute$63 [4]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1840 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [5], Q = $auto$memory_libmap.cc:2298:execute$63 [5]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1839 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [6], Q = $auto$memory_libmap.cc:2298:execute$63 [6]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1838 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [7], Q = $auto$memory_libmap.cc:2298:execute$63 [7]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1837 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [8], Q = $auto$memory_libmap.cc:2298:execute$63 [8]).
Adding EN signal on $abc$1835$auto$blifparse.cc:362:parse_blif$1836 ($_DFF_N_) from module rams_sp_re_we_asynch_rst_1024x32_neg (D = \dout [9], Q = $auto$memory_libmap.cc:2298:execute$63 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.267. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.268. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.274. Executing OPT_SHARE pass.

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.276. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.281. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.283. Executing OPT_SHARE pass.

4.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.285. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.290. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.292. Executing OPT_SHARE pass.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.295. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.297. Executing BMUXMAP pass.

4.298. Executing DEMUXMAP pass.

4.299. Executing ABC pass (technology mapping using ABC).

4.299.1. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs (dfl=1).

4.299.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.10 sec. at Pass 2]{map}[6]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.17 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.20 sec. at Pass 4]{map}[36]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.56 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.54 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.55 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.54 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  67  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.42 sec.
[Time = 5.48 sec.]

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 132 unused wires.
<suppressed ~1 debug messages>

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.309. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.311. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.313. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.314. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.315. Executing OPT_SHARE pass.

4.316. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.317. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.322. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.324. Executing OPT_SHARE pass.

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.326. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.327. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.329. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 14
   Number of wire bits:            217
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $_DFFE_NN_                     32
     $_DFFE_NP0P_                    1
     $_DFF_N_                        1
     $lut                           33
     TDP_RAM36K                      1

4.330. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.331. Executing RS_DFFSR_CONV pass.

4.332. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                 14
   Number of wire bits:            217
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $_DFFE_NP0N_                   32
     $_DFFE_NP0P_                    1
     $_DFF_N_                        1
     $lut                           33
     TDP_RAM36K                      1

4.333. Executing TECHMAP pass (map to technology primitives).

4.333.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.333.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.333.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~252 debug messages>

4.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.
<suppressed ~384 debug messages>

4.335. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.338. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 296 unused wires.
<suppressed ~1 debug messages>

4.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.
<suppressed ~32 debug messages>

4.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.345. Executing OPT_SHARE pass.

4.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.349. Executing TECHMAP pass (map to technology primitives).

4.349.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.349.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.350. Executing ABC pass (technology mapping using ABC).

4.350.1. Extracting gate netlist of module `\rams_sp_re_we_asynch_rst_1024x32_neg' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 137 wires to a netlist network with 69 inputs and 35 outputs (dfl=1).

4.350.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.10 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.09 sec. at Pass 2]{map}[6]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.16 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.21 sec. at Pass 4]{map}[36]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.55 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.53 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.51 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.53 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  69  #Luts =    35  Max Lvl =   1  Avg Lvl =   0.91  [   0.50 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.38 sec.
[Time = 5.44 sec.]

4.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

4.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rams_sp_re_we_asynch_rst_1024x32_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.354. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_re_we_asynch_rst_1024x32_neg.
Performed a total of 0 changes.

4.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_re_we_asynch_rst_1024x32_neg'.
Removed a total of 0 cells.

4.356. Executing OPT_SHARE pass.

4.357. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..
Removed 0 unused cells and 136 unused wires.
<suppressed ~1 debug messages>

4.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32_neg.

RUN-OPT ITERATIONS DONE : 1

4.360. Executing HIERARCHY pass (managing design hierarchy).

4.360.1. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg

4.360.2. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32_neg
Removed 0 unused modules.

4.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32_neg..

4.362. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.363. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-314.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.1-335.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:345.1-363.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-379.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.1-395.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.1-411.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.1-427.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.1-443.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.1-459.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.1-481.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:491.1-503.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:513.1-526.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:536.1-549.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559.1-566.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:576.1-587.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:597.1-606.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:616.1-632.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.1-657.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.1-681.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:691.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-757.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.1-806.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.1-822.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.1-838.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:848.1-856.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:866.1-874.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:884.1-937.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.1-976.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.1-998.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.1-1011.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1026.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.1-1040.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1049.1-1055.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.1-1070.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.1-1125.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.1-1164.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.1-1215.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.364. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on rams_sp_re_we_asynch_rst_1024x32_neg.$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73[0].
Inserting rs__CLK_BUF on rams_sp_re_we_asynch_rst_1024x32_neg.clk[0].

4.365. Executing TECHMAP pass (map to technology primitives).

4.365.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.365.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~8 debug messages>

4.366. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.clk using rs__I_BUF.
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.addr using rs__I_BUF.
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.di using rs__I_BUF.
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.dout using rs__O_BUF.
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.re using rs__I_BUF.
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.rst using rs__I_BUF.
Mapping port rams_sp_re_we_asynch_rst_1024x32_neg.we using rs__I_BUF.

4.367. Executing TECHMAP pass (map to technology primitives).

4.367.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.367.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~84 debug messages>

4.368. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                264
   Number of wire bits:            538
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                150
     $lut                           35
     CLK_BUF                         2
     DFFNRE                         34
     I_BUF                          46
     O_BUF                          32
     TDP_RAM36K                      1

4.369. Executing TECHMAP pass (map to technology primitives).

4.369.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.369.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~64 debug messages>

4.370. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32_neg ===

   Number of wires:                334
   Number of wire bits:            704
   Number of public wires:           9
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                150
     CLK_BUF                         2
     DFFNRE                         34
     I_BUF                          46
     LUT1                            3
     LUT4                           32
     O_BUF                          32
     TDP_RAM36K                      1

   Number of LUTs:                  35
   Number of REGs:                  34
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\rams_sp_re_we_asynch_rst_1024x32_neg'.

6. Executing BLIF backend.

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_rams_sp_re_we_asynch_rst_1024x32_neg.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\rams_sp_re_we_asynch_rst_1024x32_neg'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\rams_sp_re_we_asynch_rst_1024x32_neg'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_rams_sp_re_we_asynch_rst_1024x32_neg'.

13. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f5398423bc, CPU: user 1.26s system 0.14s, MEM: 23.66 MB peak
Yosys 0.18+10 (git sha1 64fabce10, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (161 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design rams_sp_re_we_asynch_rst_1024x32_neg is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: rams_sp_re_we_asynch_rst_1024x32_neg
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_rams_sp_re_we_asynch_rst_1024x32_neg -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././sim/co_sim_tb/co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/rams_sp_re_we_asynch_rst_1024x32_neg/run_1/synth_1_1/synthesis/rams_sp_re_we_asynch_rst_1024x32_neg_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.02 seconds.
RUNNING FUNCTORS
 ... done, 0.03 seconds.
 -F cprop ...
 ... Iteration detected 46 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 937 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 937 dangling signals and 13 events.
 ... done
CALCULATING ISLANDS
 ... done, 0.01 seconds.
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=5778 hit_count=35289
 ... done, 0 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2494e6144" -f"/tmp/ivrlg494e6144" -p"/tmp/ivrli494e6144" |/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh494e6144" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 70 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 90 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 1990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 2990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 3990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 4990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 5990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 6990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 7990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 8990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 9990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 10990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 11990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 12990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 13990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 14990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 15990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 16990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 17990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 18990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19550 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19570 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19590 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19610 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19630 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19650 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19670 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19690 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19710 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19730 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19750 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19770 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19790 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19810 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19830 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19850 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19870 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19890 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19910 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19930 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19950 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19970 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 19990 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20010 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20030 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20050 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20070 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20090 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20110 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20130 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20150 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20170 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20190 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20210 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20230 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20250 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20270 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20290 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20310 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20330 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20350 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20370 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20390 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20410 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20430 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20450 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20470 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20490 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20510 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20530 ns
dout mismatch. Golden: 0, Netlist: xxxxxxxx, Time: 20550 ns
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82040 ns where port B is writing to the same address, 2ba, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82060 ns where port B is writing to the same address, 34a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82180 ns where port B is writing to the same address, 311, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82240 ns where port B is writing to the same address, 342, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82320 ns where port B is writing to the same address, 1b6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82380 ns where port B is writing to the same address, 178, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82440 ns where port B is writing to the same address, 226, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82480 ns where port B is writing to the same address, 368, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82500 ns where port B is writing to the same address, 025, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82560 ns where port B is writing to the same address, 116, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82580 ns where port B is writing to the same address, 0a8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82660 ns where port B is writing to the same address, 108, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82720 ns where port B is writing to the same address, 27e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82780 ns where port B is writing to the same address, 2a7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82840 ns where port B is writing to the same address, 394, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82860 ns where port B is writing to the same address, 016, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82880 ns where port B is writing to the same address, 092, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82940 ns where port B is writing to the same address, 318, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 82960 ns where port B is writing to the same address, 23a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83000 ns where port B is writing to the same address, 020, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83100 ns where port B is writing to the same address, 091, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83140 ns where port B is writing to the same address, 0a9, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83160 ns where port B is writing to the same address, 351, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83220 ns where port B is writing to the same address, 313, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83260 ns where port B is writing to the same address, 1fa, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83280 ns where port B is writing to the same address, 3b6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83400 ns where port B is writing to the same address, 144, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83540 ns where port B is writing to the same address, 2cb, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83560 ns where port B is writing to the same address, 284, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83640 ns where port B is writing to the same address, 2dc, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83680 ns where port B is writing to the same address, 02b, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 83840 ns where port B is writing to the same address, 279, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84040 ns where port B is writing to the same address, 2ab, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84160 ns where port B is writing to the same address, 196, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84260 ns where port B is writing to the same address, 0e5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84360 ns where port B is writing to the same address, 294, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84600 ns where port B is writing to the same address, 1e9, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84660 ns where port B is writing to the same address, 138, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84680 ns where port B is writing to the same address, 0d7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84760 ns where port B is writing to the same address, 224, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 84780 ns where port B is writing to the same address, 238, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85060 ns where port B is writing to the same address, 306, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85160 ns where port B is writing to the same address, 315, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85260 ns where port B is writing to the same address, 3e5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85340 ns where port B is writing to the same address, 028, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85380 ns where port B is writing to the same address, 3f2, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85500 ns where port B is writing to the same address, 075, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85540 ns where port B is writing to the same address, 354, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85560 ns where port B is writing to the same address, 364, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85660 ns where port B is writing to the same address, 38d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85680 ns where port B is writing to the same address, 36d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85800 ns where port B is writing to the same address, 1d1, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85860 ns where port B is writing to the same address, 13f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 85900 ns where port B is writing to the same address, 1ec, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86040 ns where port B is writing to the same address, 391, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86120 ns where port B is writing to the same address, 00b, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86220 ns where port B is writing to the same address, 03f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86500 ns where port B is writing to the same address, 08a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86520 ns where port B is writing to the same address, 12d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86540 ns where port B is writing to the same address, 39f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86660 ns where port B is writing to the same address, 244, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86700 ns where port B is writing to the same address, 2f5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86720 ns where port B is writing to the same address, 37a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86860 ns where port B is writing to the same address, 30d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 86900 ns where port B is writing to the same address, 3ba, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87060 ns where port B is writing to the same address, 20d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87180 ns where port B is writing to the same address, 30c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87200 ns where port B is writing to the same address, 126, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87260 ns where port B is writing to the same address, 123, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87360 ns where port B is writing to the same address, 33d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87660 ns where port B is writing to the same address, 003, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87700 ns where port B is writing to the same address, 066, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87820 ns where port B is writing to the same address, 03e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87840 ns where port B is writing to the same address, 3ca, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87880 ns where port B is writing to the same address, 3aa, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87900 ns where port B is writing to the same address, 2d5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 87940 ns where port B is writing to the same address, 1b5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88020 ns where port B is writing to the same address, 023, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88100 ns where port B is writing to the same address, 170, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88120 ns where port B is writing to the same address, 146, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88140 ns where port B is writing to the same address, 3f4, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88260 ns where port B is writing to the same address, 081, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88320 ns where port B is writing to the same address, 183, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88340 ns where port B is writing to the same address, 259, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88500 ns where port B is writing to the same address, 236, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88580 ns where port B is writing to the same address, 2f6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88600 ns where port B is writing to the same address, 06f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88700 ns where port B is writing to the same address, 0ad, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88800 ns where port B is writing to the same address, 1da, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88880 ns where port B is writing to the same address, 3ca, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88900 ns where port B is writing to the same address, 2a7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88940 ns where port B is writing to the same address, 339, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88960 ns where port B is writing to the same address, 2c9, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 88980 ns where port B is writing to the same address, 373, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89000 ns where port B is writing to the same address, 000, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89100 ns where port B is writing to the same address, 021, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89140 ns where port B is writing to the same address, 208, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89180 ns where port B is writing to the same address, 28c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89200 ns where port B is writing to the same address, 2a8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89220 ns where port B is writing to the same address, 0a3, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89300 ns where port B is writing to the same address, 1bb, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89560 ns where port B is writing to the same address, 303, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89640 ns where port B is writing to the same address, 038, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89680 ns where port B is writing to the same address, 28e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89780 ns where port B is writing to the same address, 1b0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 89960 ns where port B is writing to the same address, 2da, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90100 ns where port B is writing to the same address, 220, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90180 ns where port B is writing to the same address, 393, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90300 ns where port B is writing to the same address, 11a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90380 ns where port B is writing to the same address, 3aa, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90680 ns where port B is writing to the same address, 2c7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90700 ns where port B is writing to the same address, 039, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90720 ns where port B is writing to the same address, 190, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90760 ns where port B is writing to the same address, 224, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 90840 ns where port B is writing to the same address, 17a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91140 ns where port B is writing to the same address, 1a8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91160 ns where port B is writing to the same address, 27b, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91240 ns where port B is writing to the same address, 16c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91320 ns where port B is writing to the same address, 161, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91400 ns where port B is writing to the same address, 095, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91680 ns where port B is writing to the same address, 396, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91700 ns where port B is writing to the same address, 124, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91800 ns where port B is writing to the same address, 2c7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91820 ns where port B is writing to the same address, 264, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91840 ns where port B is writing to the same address, 331, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91880 ns where port B is writing to the same address, 21a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 91940 ns where port B is writing to the same address, 355, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92000 ns where port B is writing to the same address, 06a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92080 ns where port B is writing to the same address, 11a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92200 ns where port B is writing to the same address, 23c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92320 ns where port B is writing to the same address, 1a6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92400 ns where port B is writing to the same address, 32c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92480 ns where port B is writing to the same address, 221, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92540 ns where port B is writing to the same address, 27f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92560 ns where port B is writing to the same address, 046, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92680 ns where port B is writing to the same address, 252, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92700 ns where port B is writing to the same address, 3c5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92760 ns where port B is writing to the same address, 225, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92820 ns where port B is writing to the same address, 0e5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92840 ns where port B is writing to the same address, 083, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92860 ns where port B is writing to the same address, 2f7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 92960 ns where port B is writing to the same address, 23f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93000 ns where port B is writing to the same address, 256, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93020 ns where port B is writing to the same address, 3b4, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93200 ns where port B is writing to the same address, 37d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93220 ns where port B is writing to the same address, 121, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93260 ns where port B is writing to the same address, 2f3, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93280 ns where port B is writing to the same address, 3cf, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93340 ns where port B is writing to the same address, 1cd, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93380 ns where port B is writing to the same address, 1ba, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93460 ns where port B is writing to the same address, 361, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93480 ns where port B is writing to the same address, 2e4, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93520 ns where port B is writing to the same address, 21a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93620 ns where port B is writing to the same address, 2ce, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93640 ns where port B is writing to the same address, 07a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93840 ns where port B is writing to the same address, 384, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 93880 ns where port B is writing to the same address, 3a0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94000 ns where port B is writing to the same address, 296, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94020 ns where port B is writing to the same address, 2bc, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94040 ns where port B is writing to the same address, 1b2, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94120 ns where port B is writing to the same address, 1ac, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94140 ns where port B is writing to the same address, 274, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94200 ns where port B is writing to the same address, 2b3, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94260 ns where port B is writing to the same address, 2a0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94280 ns where port B is writing to the same address, 3d8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94300 ns where port B is writing to the same address, 358, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94440 ns where port B is writing to the same address, 05e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94480 ns where port B is writing to the same address, 029, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94500 ns where port B is writing to the same address, 176, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94560 ns where port B is writing to the same address, 21e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94700 ns where port B is writing to the same address, 0fc, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94800 ns where port B is writing to the same address, 3d7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94820 ns where port B is writing to the same address, 1a5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94840 ns where port B is writing to the same address, 193, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 94960 ns where port B is writing to the same address, 0fa, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95040 ns where port B is writing to the same address, 0aa, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95080 ns where port B is writing to the same address, 34e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95120 ns where port B is writing to the same address, 338, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95140 ns where port B is writing to the same address, 173, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95200 ns where port B is writing to the same address, 35c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95240 ns where port B is writing to the same address, 185, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95360 ns where port B is writing to the same address, 281, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95380 ns where port B is writing to the same address, 22d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95420 ns where port B is writing to the same address, 0d0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95500 ns where port B is writing to the same address, 3c0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95520 ns where port B is writing to the same address, 1e9, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95600 ns where port B is writing to the same address, 1b5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95740 ns where port B is writing to the same address, 185, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95760 ns where port B is writing to the same address, 07b, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95780 ns where port B is writing to the same address, 2b6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95880 ns where port B is writing to the same address, 37f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 95980 ns where port B is writing to the same address, 020, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96100 ns where port B is writing to the same address, 14e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96200 ns where port B is writing to the same address, 240, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96300 ns where port B is writing to the same address, 1ff, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96380 ns where port B is writing to the same address, 3f1, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96440 ns where port B is writing to the same address, 03d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96460 ns where port B is writing to the same address, 110, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 96880 ns where port B is writing to the same address, 0e1, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97000 ns where port B is writing to the same address, 228, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97100 ns where port B is writing to the same address, 373, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97140 ns where port B is writing to the same address, 234, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97240 ns where port B is writing to the same address, 117, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97340 ns where port B is writing to the same address, 10e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97400 ns where port B is writing to the same address, 239, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97620 ns where port B is writing to the same address, 32f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97640 ns where port B is writing to the same address, 171, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97660 ns where port B is writing to the same address, 2fb, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 97860 ns where port B is writing to the same address, 05c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98000 ns where port B is writing to the same address, 00b, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98080 ns where port B is writing to the same address, 3de, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98200 ns where port B is writing to the same address, 3b0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98400 ns where port B is writing to the same address, 24c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98480 ns where port B is writing to the same address, 107, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98520 ns where port B is writing to the same address, 3e5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98600 ns where port B is writing to the same address, 346, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98740 ns where port B is writing to the same address, 3e8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98860 ns where port B is writing to the same address, 22d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98880 ns where port B is writing to the same address, 387, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 98920 ns where port B is writing to the same address, 24d, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99120 ns where port B is writing to the same address, 36c, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99200 ns where port B is writing to the same address, 2a5, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99220 ns where port B is writing to the same address, 214, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99300 ns where port B is writing to the same address, 334, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99460 ns where port B is writing to the same address, 0d4, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99500 ns where port B is writing to the same address, 04b, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99560 ns where port B is writing to the same address, 078, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99580 ns where port B is writing to the same address, 2b8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99660 ns where port B is writing to the same address, 070, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99700 ns where port B is writing to the same address, 033, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99720 ns where port B is writing to the same address, 342, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99780 ns where port B is writing to the same address, 183, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99820 ns where port B is writing to the same address, 102, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 99880 ns where port B is writing to the same address, 1ae, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100160 ns where port B is writing to the same address, 0ed, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100280 ns where port B is writing to the same address, 1e9, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100320 ns where port B is writing to the same address, 289, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100380 ns where port B is writing to the same address, 1f3, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100420 ns where port B is writing to the same address, 3d0, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100500 ns where port B is writing to the same address, 3cf, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100540 ns where port B is writing to the same address, 077, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100660 ns where port B is writing to the same address, 3ad, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100760 ns where port B is writing to the same address, 062, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100780 ns where port B is writing to the same address, 358, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100840 ns where port B is writing to the same address, 1c3, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 100940 ns where port B is writing to the same address, 1da, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101020 ns where port B is writing to the same address, 2fb, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101060 ns where port B is writing to the same address, 2a7, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101080 ns where port B is writing to the same address, 0fa, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101100 ns where port B is writing to the same address, 10a, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101340 ns where port B is writing to the same address, 354, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101520 ns where port B is writing to the same address, 1ad, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101560 ns where port B is writing to the same address, 092, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101580 ns where port B is writing to the same address, 0b4, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101600 ns where port B is writing to the same address, 2d6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101680 ns where port B is writing to the same address, 0da, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101740 ns where port B is writing to the same address, 018, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101760 ns where port B is writing to the same address, 11e, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101780 ns where port B is writing to the same address, 1b6, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101860 ns where port B is writing to the same address, 12f, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 101920 ns where port B is writing to the same address, 2e8, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 102220 ns where port B is writing to the same address, 261, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 102240 ns where port B is writing to the same address, 039, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 102260 ns where port B is writing to the same address, 3f3, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 102320 ns where port B is writing to the same address, 128, as port A is reading.
       The write data is valid but the read data is not.
ERROR: Memory collision occured on TDP_RAM36K instance co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.netlist.RAM.0.0 at time 102440 ns where port B is writing to the same address, 34b, as port A is reading.
       The write data is valid but the read data is not.
1025 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././sim/co_sim_tb/co_sim_rams_sp_re_we_asynch_rst_1024x32_neg.v:78: $finish called at 102650000 (1ps)
INFO: SGT: Gate simulation for design: rams_sp_re_we_asynch_rst_1024x32_neg had ended
