

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 0ef148d332ec3e00266bbeabe3fa3b75  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x556297fae49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_576/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb6270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb6500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb6790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb6a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb6cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb6f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb71d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb7460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb76e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb7960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb7be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb7e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb80e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb8360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb85e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556297fb8860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb8a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb8ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb8ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb90e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fb9fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fba1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fba400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fba620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fba840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556297fbaa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556298252100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556298252140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556298252180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5562982521c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556298251380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5562982520e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556297fbd900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556297fbd920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5562982520e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556297fbd904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5562982520f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fffc5a13b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x556297fae49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 174674
gpu_sim_insn = 166082560
gpu_ipc =     950.8145
gpu_tot_sim_cycle = 174674
gpu_tot_sim_insn = 166082560
gpu_tot_ipc =     950.8145
gpu_tot_issued_cta = 196
gpu_occupancy = 12.4584% 
gpu_tot_occupancy = 12.4584% 
max_total_param_size = 0
gpu_stall_dramfull = 502696
gpu_stall_icnt2sh    = 252
partiton_level_parallism =      12.6392
partiton_level_parallism_total  =      12.6392
partiton_level_parallism_util =      18.1077
partiton_level_parallism_util_total  =      18.1077
L2_BW  =     457.8433 GB/Sec
L2_BW_total  =     457.8433 GB/Sec
gpu_total_sim_rate=169992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1305
	L1D_cache_core[1]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1261
	L1D_cache_core[2]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 970
	L1D_cache_core[3]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 459
	L1D_cache_core[4]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3581
	L1D_cache_core[5]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1851
	L1D_cache_core[6]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1720
	L1D_cache_core[7]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[8]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1651
	L1D_cache_core[9]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1986
	L1D_cache_core[10]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1254
	L1D_cache_core[11]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2678
	L1D_cache_core[12]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1430
	L1D_cache_core[13]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1151
	L1D_cache_core[14]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 571
	L1D_cache_core[15]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1552
	L1D_cache_core[16]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2521
	L1D_cache_core[17]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[18]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1675
	L1D_cache_core[19]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2134
	L1D_cache_core[20]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[21]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[22]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 726
	L1D_cache_core[23]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1289
	L1D_cache_core[24]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[25]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 993
	L1D_cache_core[26]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
	L1D_cache_core[27]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1429
	L1D_cache_core[28]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[29]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[30]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2852
	L1D_cache_core[32]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[33]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 445
	L1D_cache_core[34]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1011
	L1D_cache_core[35]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[36]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[37]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[38]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3112
	L1D_cache_core[39]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1850
	L1D_cache_core[40]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[41]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1803
	L1D_cache_core[42]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
	L1D_cache_core[43]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[44]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1319
	L1D_cache_core[45]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1107
	L1D_cache_core[46]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[47]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 823
	L1D_cache_core[48]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 753
	L1D_cache_core[49]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1333
	L1D_cache_core[50]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 716
	L1D_cache_core[51]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 991
	L1D_cache_core[52]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2591
	L1D_cache_core[53]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3229
	L1D_cache_core[54]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 931
	L1D_cache_core[55]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1350
	L1D_cache_core[56]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1045
	L1D_cache_core[57]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[58]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 340
	L1D_cache_core[59]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075
	L1D_cache_core[60]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[61]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3208
	L1D_cache_core[62]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2980
	L1D_cache_core[63]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[64]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1529
	L1D_cache_core[65]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1188
	L1D_cache_core[66]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 908
	L1D_cache_core[67]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1119
	L1D_cache_core[68]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[69]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1092
	L1D_cache_core[70]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345
	L1D_cache_core[71]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071
	L1D_cache_core[72]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3320
	L1D_cache_core[73]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1190
	L1D_cache_core[74]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[75]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1212
	L1D_cache_core[76]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2458
	L1D_cache_core[77]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[78]: Access = 33792, Miss = 33792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[79]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1665
	L1D_total_cache_accesses = 2207744
	L1D_total_cache_misses = 2207744
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 101381
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.162
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1806336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1806336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 40761
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 60620
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6808, 6808, 6808, 6808, 6808, 6808, 6808, 6808, 
gpgpu_n_tot_thrd_icount = 170799104
gpgpu_n_tot_w_icount = 5337472
gpgpu_n_stall_shd_mem = 2950946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1806336
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3612672
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 15654912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 790272
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2160674
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23251760	W0_Idle:3106122	W0_Scoreboard:13000314	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5337472
single_issue_nums: WS0:1334368	WS1:1334368	WS2:1334368	WS3:1334368	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14450688 {8:1806336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72253440 {40:1806336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 3678 
max_icnt2mem_latency = 3462 
maxmrqlatency = 1285 
max_icnt2sh_latency = 935 
averagemflatency = 902 
avg_icnt2mem_latency = 483 
avg_mrq_latency = 84 
avg_icnt2sh_latency = 95 
mrq_lat_table:97527 	59152 	32302 	30512 	65839 	302723 	198857 	148780 	61486 	6142 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67917 	459515 	960483 	622615 	97214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	170366 	205746 	273084 	380775 	368871 	520227 	238932 	49743 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	658910 	205971 	175269 	190080 	211944 	231264 	232278 	231325 	70703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	72 	120 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        16        16        12        12        16        12        12        12        12        12        16        12        12        12 
dram[1]:        12        16        16        12        16        16        12        12        12        12        16        16        16        16        12        12 
dram[2]:        16        12        12        12        16        16        12        12        12        12        16        12        16        16        12        12 
dram[3]:        16        12        12        16        12        16        16        16        16        12        12        12        16        16        12        12 
dram[4]:        13        12        16        16        12        16        12        16        12        12        16        12        16        16        12        12 
dram[5]:        12        12        12        16        12        12        16        16        16        16        12        12        12        16        12        16 
dram[6]:        12        12        16        16        16        12        16        16        12        12        12        16        12        16        16        16 
dram[7]:        12        12        12        12        16        16        12        12        12        16        12        12        12        12        12        16 
dram[8]:        16        12        12        16        12        12        16        12        16        12        16        16        12        16        12        12 
dram[9]:        16        16        12        16        16        16        12        12        16        12        16        16        12        12        12        12 
dram[10]:        16        16        16        16        12        16        12        12        12        12        12        16        12        16        12        12 
dram[11]:        12        12        12        12        16        16        16        16        13        16        12        12        16        16        12        12 
dram[12]:        12        12        12        12        16        12        12        12        16        16        12        16        12        16        16        12 
dram[13]:        12        12        16        16        12        12        16        16        16        16        12        12        12        12        16        12 
dram[14]:        12        16        16        12        12        16        16        16        16        16        16        16        12        12        12        12 
dram[15]:        12        12        16        16        16        16        12        12        12        16        12        12        12        12        12        16 
dram[16]:        12        12        12        12        12        12        12        16        16        16        12        16        16        16        12        12 
dram[17]:        12        16        12        16        16        16        12        12        12        12        12        12        16        13        12        12 
dram[18]:        16        16        12        16        12        16        16        12        12        12        16        16        12        12        12        16 
dram[19]:        16        16        16        12        12        16        16        12        12        16        12        12        16        12        12        12 
dram[20]:        12        12        12        12        16        16        12        12        12        12        16        12        12        12        16        12 
dram[21]:        16        16        12        16        12        12        16        16        12        16        16        16        12        12        12        16 
dram[22]:        12        12        12        13        12        12        12        12        16        16        16        16        12        12        16        16 
dram[23]:        16        12        16        16        16        12        12        16        12        12        16        12        12        12        16        12 
dram[24]:        12        12        12        12        12        16        16        16        16        16        12        12        16        16        12        16 
dram[25]:        16        12        16        12        12        16        12        12        12        12        12        16        12        16        12        12 
dram[26]:        12        16        12        16        16        16        12        16        16        12        16        16        12        16        16        16 
dram[27]:        16        12        16        16        12        12        16        16        16        12        16        12        12        16        12        16 
dram[28]:        12        12        16        12        16        16        16        16        12        12        16        12        12        12        12        12 
dram[29]:        12        12        16        16        16        12        16        16        16        12        16        12        12        12        12        12 
dram[30]:        12        16        12        12        12        16        12        12        13        16        16        16        12        12        12        12 
dram[31]:        16        12        16        12        16        12        12        12        12        12        12        16        12        12        16        16 
maximum service time to same row:
dram[0]:     13644     13582     13620     13420     13283     13164     12705     12887     12763     13110     13182     12576     12646     13013     13596     13449 
dram[1]:     13322     13472     13328     13114     12683     12433     12906     13091     12591     12588     13375     13085     13271     12974     13323     13339 
dram[2]:     13184     13762     13050     13056     13174     12816     12676     13014     12379     12881     12664     12765     13206     13344     13382     13128 
dram[3]:     13611     13677     13081     13234     13178     12661     13508     13272     13496     13416     13727     13263     13836     12773     13018     13126 
dram[4]:     14141     13188     13229     13279     12706     12724     13095     13331     12785     13175     13312     12585     12862     12759     13656     14147 
dram[5]:     13018     13594     13332     13772     12528     13120     12912     12973     13134     12617     13171     13202     12978     13222     13183     12998 
dram[6]:     13421     13502     13515     13532     12935     13042     12987     12659     13164     13087     12917     12698     13142     12923     13485     13442 
dram[7]:     13663     13716     13163     12965     12744     12680     13353     13261     13071     13013     12709     13121     12836     13057     13469     13280 
dram[8]:     13736     13739     13161     13137     12647     12418     13040     13349     12264     13005     13423     13126     12871     12746     13233     13644 
dram[9]:     13187     13318     13461     13208     13435     13258     12687     12661     12746     12726     13058     12745     12770     12930     13066     13435 
dram[10]:     13555     13517     13428     13025     12745     13090     13282     12924     13114     13143     13008     13081     13053     12929     13046     13603 
dram[11]:     13542     13452     12986     13391     13275     12922     12871     13294     12536     13140     12388     13167     12850     13059     13742     13275 
dram[12]:     13223     13474     13233     13750     12717     13414     12730     12894     12477     13093     13006     13227     12863     13188     12990     13539 
dram[13]:     13774     13511     13270     13431     12860     12475     12980     12955     12781     12608     12938     12760     13030     12680     13198     13372 
dram[14]:     13958     13776     12913     12802     13006     13062     12883     12950     13055     12773     12946     13058     12775     13186     13873     13145 
dram[15]:     13747     13107     13071     13457     13026     13262     13440     13060     12544     13048     12423     12500     13452     12771     13638     13730 
dram[16]:     13468     13098     13379     13094     13047     13121     13300     12964     12271     12580     12914     13322     13284     12901     13294     13131 
dram[17]:     13527     13586     13005     13276     12472     12609     13604     13408     13387     13179     12778     12684     13423     12894     13386     13596 
dram[18]:     13630     14314     13349     13142     12948     12899     12915     13221     12625     12882     12923     12689     12640     12928     13529     13373 
dram[19]:     14028     13187     13715     13052     12681     12630     12777     12938     12741     13294     13010     13045     12650     13160     13529     13843 
dram[20]:     13673     13104     13330     13262     12636     12710     13106     12696     13017     13114     13347     12815     13339     13161     13777     13257 
dram[21]:     13308     13681     13095     12967     12633     12926     13241     13334     12702     12810     12886     13364     12965     13382     13159     13273 
dram[22]:     13376     13254     13332     13124     12805     13329     13152     13395     12997     12804     13320     12529     12636     12752     13539     13948 
dram[23]:     13336     13513     12902     13282     12448     12910     12681     12944     12724     12521     12904     13389     13091     13150     13331     13462 
dram[24]:     13557     13363     12926     13009     13156     12958     13166     13136     12947     12577     12541     12507     13238     12895     13239     13397 
dram[25]:     13723     13346     13360     13286     13085     13400     12911     12772     12632     12728     13164     12695     12891     13172     13625     13305 
dram[26]:     13505     13682     13210     13326     12669     12628     13143     12991     13167     12616     13017     13241     12854     12912     13834     13567 
dram[27]:     13201     13842     13162     13158     12793     12989     13295     12986     12567     12612     13147     12922     12703     13156     13539     13120 
dram[28]:     13383     13773     12906     13007     13174     12947     13090     13045     12657     12589     12732     13215     13147     13142     13528     13461 
dram[29]:     13323     12978     13395     13200     13244     12955     13354     13029     12523     12843     12613     12468     13009     12995     13608     13453 
dram[30]:     13997     13738     13090     13142     12858     12808     12696     13307     12692     12296     13010     13945     13155     12910     13830     13303 
dram[31]:     13128     13516     13508     13401     13215     12892     12670     12665     13263     12933     13317     12709     12707     13023     13411     13427 
average row accesses per activate:
dram[0]:  4.012000  3.937378  3.959432  3.991820  3.892430  3.987780  3.841487  3.809709  3.904192  3.896208  3.935223  3.907630  3.896000  3.872510  3.935484  3.880239 
dram[1]:  4.187891  3.927734  3.911824  3.790291  3.867327  3.963563  3.740952  3.908366  3.790698  3.865346  3.953252  3.971429  4.041494  3.983607  3.782946  3.796875 
dram[2]:  4.028112  3.906796  3.873016  3.904000  4.004098  3.877228  3.832359  3.869823  3.865613  3.965447  3.969388  3.979550  3.919517  3.841897  3.919679  4.008247 
dram[3]:  4.044355  3.943137  3.775629  3.888446  3.923695  3.900398  3.824903  3.837573  3.927711  3.873016  3.967347  3.892000  3.965377  3.826772  3.746641  3.901606 
dram[4]:  4.095918  3.956778  3.884462  3.878486  3.723282  3.704545  3.820663  3.955645  3.846758  3.718631  3.878486  3.880478  3.896208  3.888000  3.831372  3.721374 
dram[5]:  4.081301  4.034068  3.900000  3.983640  3.919679  3.894422  3.959596  3.945674  3.831702  3.825832  3.909639  3.967413  3.805068  3.804305  3.854043  3.750000 
dram[6]:  4.123203  3.834286  4.175589  3.987705  3.975560  3.842829  4.032922  3.865878  3.814815  3.790698  3.842209  3.949290  3.967480  3.841897  3.900200  3.842520 
dram[7]:  3.854127  3.918288  3.838583  3.981595  4.000000  3.888668  3.896620  3.969636  3.900398  3.873267  3.967413  4.056250  3.857708  3.782101  3.892430  3.850099 
dram[8]:  4.052419  4.112705  3.943434  3.957230  3.842520  3.892430  4.032922  3.935743  3.876984  4.004090  3.830709  3.867064  3.853755  3.955375  3.863366  3.919840 
dram[9]:  4.020000  4.114754  4.049793  3.857143  3.919679  4.087866  4.008180  3.920000  3.869307  3.921844  3.892000  3.896000  4.004107  3.892215  3.764479  3.904192 
dram[10]:  4.011976  3.859615  3.927565  3.943205  3.935484  3.939516  4.008180  3.935743  3.908000  3.801942  4.004115  3.979592  3.963415  3.979592  3.939394  3.850394 
dram[11]:  3.988095  4.040241  3.975560  3.983607  4.024742  3.963489  3.957576  3.881188  3.931590  3.923848  4.028986  3.995902  4.012346  3.979592  3.773694  3.725714 
dram[12]:  4.081301  3.883946  3.995910  3.846154  3.848425  3.850394  3.866142  3.852362  4.004098  3.904192  4.016563  3.971429  4.000000  3.927419  3.884692  3.880716 
dram[13]:  4.007984  4.064777  3.854043  3.846154  3.919840  3.943548  4.008163  4.012295  3.900200  3.983707  3.856859  4.052083  3.919355  3.927419  3.786822  3.857708 
dram[14]:  3.944990  4.052525  3.915832  4.054054  3.863636  3.820312  3.924000  3.947581  3.869307  3.842829  3.959184  4.094737  3.967347  3.935354  3.876984  3.967480 
dram[15]:  3.899029  3.842912  3.900200  4.062500  4.041322  3.983707  3.916168  3.947581  3.779497  3.827789  3.967280  3.939271  4.016529  3.957317  3.757692  3.790291 
dram[16]:  3.891683  4.040241  3.935484  3.876984  4.000000  3.850688  3.813592  3.904192  3.863636  3.861933  3.815324  3.963415  3.923541  3.865079  4.004107  3.794175 
dram[17]:  3.854406  3.952756  3.896208  3.876984  4.092050  3.873518  3.920160  3.805448  3.757692  3.846758  3.931174  3.793774  3.779070  3.865079  3.929435  3.854043 
dram[18]:  4.040161  3.906615  3.983674  3.939516  3.904192  3.850688  4.006123  3.912000  3.880952  3.831702  4.012397  3.853755  3.882470  4.000000  3.939394  3.875000 
dram[19]:  3.912451  4.007984  4.039338  3.923695  3.894422  4.000000  3.965657  3.880952  3.812865  3.947581  4.020704  3.907816  3.907816  3.927419  3.808594  3.721905 
dram[20]:  4.064646  3.982178  3.987755  3.923541  3.937500  3.726236  3.932000  3.935614  3.878486  3.803502  4.000000  3.853755  3.884692  3.876494  3.989733  3.911824 
dram[21]:  3.968442  3.982178  4.004098  4.037267  3.953441  4.016394  3.947791  3.949495  3.840237  3.951515  3.911469  3.947368  3.816406  3.884232  3.979508  3.842520 
dram[22]:  3.929688  3.945098  3.906000  3.963415  4.024692  3.691149  3.839844  3.912000  3.979550  3.850394  4.101266  3.838583  3.861660  3.899800  4.031120  3.850099 
dram[23]:  4.046278  3.929688  3.923695  3.955375  4.039256  3.769231  4.034908  3.959514  3.892000  3.850394  4.075472  3.963415  3.931590  3.995893  3.919355  3.805068 
dram[24]:  3.960552  4.044266  3.812500  3.909820  4.020576  3.847059  3.935743  3.939638  3.927711  3.798058  4.054054  3.899800  4.100841  3.859127  3.995902  3.931452 
dram[25]:  4.070994  3.948920  4.016461  3.935484  3.861660  3.847059  3.912176  3.890656  3.951515  3.857988  3.947368  3.823183  3.902000  4.004115  3.987730  3.779070 
dram[26]:  4.040241  3.916179  3.943434  3.975560  3.873016  3.892857  3.902390  3.945565  4.016427  3.904192  3.987730  3.939271  3.927565  3.830709  3.931452  3.884462 
dram[27]:  4.016000  3.925781  3.896208  3.983674  3.882704  3.892857  3.991853  4.028807  3.880952  3.812865  3.979592  3.931313  3.865346  3.923387  3.838583  3.771760 
dram[28]:  3.929550  3.925636  4.083858  3.927565  3.941414  3.931864  3.912176  3.929719  3.761996  3.888668  3.907816  4.066806  3.908000  3.861386  3.819608  3.876740 
dram[29]:  3.958580  3.880077  3.973469  4.049793  3.979592  3.939759  4.066390  4.018480  3.740458  3.818359  3.995902  3.911647  3.705882  3.844182  3.857426  3.801170 
dram[30]:  3.895349  4.020040  3.865079  3.975560  3.842520  3.888889  4.024641  3.900398  3.820663  3.850394  3.971487  3.967413  3.931590  3.915663  3.857426  3.806641 
dram[31]:  3.843212  4.036217  3.919517  3.993865  3.981633  3.922000  3.935743  3.908184  3.991853  3.873267  3.987730  3.888224  3.854043  3.892215  3.872763  3.892215 
average row locality = 1003355/256129 = 3.917382
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[1]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[2]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[3]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[4]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[5]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[6]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[7]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[8]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[9]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[10]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[11]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[12]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[13]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[14]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[15]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[16]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[17]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[18]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[19]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[20]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[21]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[22]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[23]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[24]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[25]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[26]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[27]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[28]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[29]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[30]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
dram[31]:      1856      1856      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792      1792 
total dram reads = 921600
bank skew: 1856/1792 = 1.04
chip skew: 28800/28800 = 1.00
number of total write accesses:
dram[0]:       600       624       640       640       648       664       684       680       656       640       608       616       624       608       640       608 
dram[1]:       600       620       640       640       644       664       688       680       656       640       612       616       624       608       640       608 
dram[2]:       600       624       640       640       648       664       696       680       656       636       612       616       624       608       640       608 
dram[3]:       600       620       640       640       648       664       696       676       656       640       608       616       620       608       640       604 
dram[4]:       604       632       632       620       636       656       672       680       664       656       620       624       640       608       648       632 
dram[5]:       608       628       632       624       640       652       672       676       664       652       620       624       640       608       648       632 
dram[6]:       608       628       632       616       640       656       672       672       660       656       624       620       640       608       648       640 
dram[7]:       608       632       632       620       640       656       672       676       664       656       624       620       640       608       648       640 
dram[8]:       616       604       640       604       640       648       672       672       648       664       616       628       632       632       636       656 
dram[9]:       616       608       640       608       640       648       672       672       648       660       616       624       632       632       632       656 
dram[10]:       616       604       640       608       640       648       672       672       648       664       616       632       632       632       632       656 
dram[11]:       616       608       640       608       640       648       668       672       648       664       616       632       632       632       636       656 
dram[12]:       608       608       648       632       652       656       688       660       648       656       592       616       608       624       648       640 
dram[13]:       608       608       648       632       656       656       688       664       648       656       592       612       608       624       648       640 
dram[14]:       608       600       648       632       652       656       680       664       648       656       592       612       608       624       648       640 
dram[15]:       608       600       648       632       656       656       680       664       648       656       592       616       608       620       648       640 
dram[16]:       624       608       640       648       656       672       688       656       652       664       600       632       632       624       632       648 
dram[17]:       624       608       640       648       656       672       688       656       648       664       600       632       632       624       628       648 
dram[18]:       624       608       640       648       656       672       684       656       656       664       600       632       628       624       632       644 
dram[19]:       620       608       636       648       652       672       684       656       656       664       600       632       632       624       632       648 
dram[20]:       624       620       648       632       644       672       696       656       620       652       608       632       648       616       604       640 
dram[21]:       624       620       648       632       644       672       696       652       620       656       608       632       648       616       600       640 
dram[22]:       624       624       644       632       656       672       696       656       616       656       608       632       648       616       604       640 
dram[23]:       620       624       648       632       652       672       692       656       616       656       608       632       648       616       608       640 
dram[24]:       608       616       640       636       648       680       672       664       656       656       632       616       640       612       632       632 
dram[25]:       604       616       640       640       648       680       672       660       656       656       632       616       636       616       632       632 
dram[26]:       608       612       640       640       640       680       668       660       656       656       632       616       640       616       632       632 
dram[27]:       608       616       640       640       644       680       672       664       656       656       632       616       640       616       632       632 
dram[28]:       608       600       624       640       636       680       672       660       672       656       632       624       648       632       624       632 
dram[29]:       604       600       620       640       632       680       672       660       672       652       632       624       644       628       624       632 
dram[30]:       616       600       624       640       640       672       672       664       672       656       632       624       648       632       624       628 
dram[31]:       616       600       624       644       636       676       672       664       672       656       632       624       648       632       624       632 
total dram writes = 327020
bank skew: 696/592 = 1.18
chip skew: 10276/10168 = 1.01
average mf latency per bank:
dram[0]:       2065      2538       874       859       853       870       819       858       818       839       805       825      3093      3246      3785      3647
dram[1]:       2166      2106       871       894       870       884       846       855       802       816       825       855      2510      2920      3468      3830
dram[2]:       2392      2199       854       873       811       852       791       794       780       814       762       804      2540      2681      3634      3155
dram[3]:       2487      2147       863       895       818       828       796       812       792       817       767       787      2855      2583      3194      3720
dram[4]:       2677      2934       852       905       840       862       799       832       814       843       768       782      2942      2606      3584      4066
dram[5]:       2230      2396       877       900       843       877       821       827       787       817       782       802      2714      3055      3208      3652
dram[6]:       2355      2145       882       881       861       865       832       861       793       826       838       846      2476      2488      3628      3484
dram[7]:       2301      1960       849       872       838       839       825       846       788       794       779       790      2684      2876      3945      3585
dram[8]:       1886      1810       834       887       822       846       782       812       777       801       769       762      2624      2699      3276      3632
dram[9]:       1913      1925       886       882       827       846       807       818       780       826       790       795      3184      3141      3502      3246
dram[10]:       2612      2596       856       888       880       874       827       840       819       806       818       806      2643      2684      3551      3881
dram[11]:       2612      2542       844       875       845       849       818       841       834       811       797       771      2402      2582      3550      3199
dram[12]:       1993      2170       831       859       839       879       818       841       796       810       783       804      2757      2896      3276      3360
dram[13]:       2151      2278       854       875       844       879       830       852       778       800       817       820      2796      2540      3216      3422
dram[14]:       2621      2530       850       904       833       846       819       801       795       831       781       789      2766      2905      4191      4343
dram[15]:       2709      2631       864       906       834       849       811       797       803       844       787       777      2597      2609      3670      3883
dram[16]:       2335      2392       855       888       816       833       810       805       778       798       775       778      2600      2687      3575      3492
dram[17]:       2607      2103       829       862       784       821       757       779       766       783       754       749      2876      2559      3250      3380
dram[18]:       2095      2236       879       905       870       870       829       865       800       811       831       835      2653      2929      3436      3654
dram[19]:       1980      2114       895       880       882       869       819       841       797       820       822       816      2594      2853      3406      3757
dram[20]:       2601      2309       882       908       860       878       832       851       813       835       811       833      2529      2516      4220      3770
dram[21]:       2426      2096       841       865       830       841       801       812       794       827       789       801      2744      2929      3821      3633
dram[22]:       2290      2512       886       914       854       860       808       817       806       831       781       804      2689      2916      3483      3592
dram[23]:       2195      2465       850       882       831       852       797       833       797       808       752       772      2691      2951      3225      3697
dram[24]:       2661      2460       851       873       842       861       804       835       819       809       797       805      2552      2551      3479      3566
dram[25]:       2228      2725       833       860       844       850       793       819       811       813       779       795      2441      2704      3755      3451
dram[26]:       1979      1919       861       893       820       846       787       811       778       800       771       782      2923      3020      3368      3621
dram[27]:       1905      1789       841       888       807       855       815       819       765       815       778       800      2910      2829      3383      3350
dram[28]:       2625      2572       891       922       838       857       817       819       803       812       790       786      2533      2816      3832      4150
dram[29]:       2963      2817       850       890       843       863       786       796       778       816       757       780      2647      2632      4064      4123
dram[30]:       2030      2186       877       898       868       886       848       843       813       807       811       810      2702      3016      3547      3503
dram[31]:       1919      2088       865       875       859       860       813       859       790       799       792       792      2577      2663      3111      3298
maximum mf latency per bank:
dram[0]:       3162      3455      3322      3128      3015      2612      2851      3330      2795      2798      2827      2898      3047      3052      3179      3158
dram[1]:       3109      3193      2601      2662      2914      2434      2515      2789      2359      2459      2714      2574      2620      2811      2829      3188
dram[2]:       3345      3287      2720      2795      2607      2551      2716      2375      2690      2360      2456      2649      2557      2411      2953      2589
dram[3]:       3122      2870      2910      2680      2502      3217      2765      2776      2761      2518      2766      2776      2605      2701      2881      2915
dram[4]:       3620      3613      3100      3315      3247      3262      2963      2842      2617      3121      3205      3157      3267      3238      3642      3678
dram[5]:       3133      2814      2688      2794      2638      2718      2625      2736      2201      2464      2355      2545      2700      2815      2771      2916
dram[6]:       3256      2847      3336      2976      2850      3012      2964      3132      2920      3126      2845      2908      2766      3123      3299      2842
dram[7]:       3288      3107      2752      2902      2839      2948      3155      2777      3106      2456      2695      2716      2632      2760      3127      3134
dram[8]:       3071      2629      2450      2882      2845      3102      2505      2636      2043      2541      2733      2692      2707      2823      3183      3121
dram[9]:       3010      3383      3433      2852      2687      2701      3019      2749      2835      3086      2967      2751      3085      3019      2980      3255
dram[10]:       3168      3224      2757      3273      3004      3153      2831      3275      2518      3070      3098      2828      2989      2631      3061      2923
dram[11]:       3310      3289      2940      2851      3178      2853      2718      3375      2823      3067      2736      2515      2665      2929      3095      2889
dram[12]:       2212      2996      2465      2573      2657      2651      2607      2622      2438      2822      2686      2769      2479      2834      2661      2738
dram[13]:       2824      3219      3082      2750      2475      2737      2886      2954      2539      2737      2901      2657      2827      2720      3267      2918
dram[14]:       3368      3363      3216      3315      3301      3213      2939      3281      3348      3352      3423      3116      3211      3049      3172      3512
dram[15]:       3446      3348      3097      2847      2985      3028      3089      2756      2812      3121      3481      2979      2927      3062      3337      3178
dram[16]:       2813      3297      2853      2816      2780      2822      3006      2498      2787      2563      2701      2462      2771      2393      3041      2925
dram[17]:       3299      3120      2820      2481      2348      2405      2542      2526      2617      2412      2646      2497      2345      2187      2865      2938
dram[18]:       2927      3294      2818      2792      2639      3015      3010      2892      2934      2500      2848      2653      2805      2698      3190      2756
dram[19]:       2974      3124      3173      3256      3270      3137      2818      3187      2750      2931      3138      2929      3060      3124      3257      3245
dram[20]:       3259      3350      2981      3318      3510      3316      2977      2891      2769      2789      2843      3047      2821      2976      3291      2869
dram[21]:       3233      2824      3025      3114      3188      3166      2980      3202      3165      2833      3131      2922      3188      3077      3041      3110
dram[22]:       3280      3300      2687      2947      2772      2723      2686      2871      2228      3100      2247      2663      2454      2825      3117      3076
dram[23]:       3110      3052      2842      2586      2444      2612      2504      2750      2550      2408      2583      2637      2807      2719      2894      3139
dram[24]:       3246      3088      2604      3103      3043      3077      2864      2888      2805      2555      2910      3027      2813      2980      2622      2887
dram[25]:       3067      3446      2857      3231      2774      2769      2536      2775      2546      2597      2875      2672      2555      2811      3459      3283
dram[26]:       2655      2823      2308      3000      2707      2623      2394      2597      2692      2685      2534      2632      2843      2933      2891      2942
dram[27]:       2983      3208      3107      3154      2746      3122      3133      2736      2514      2881      2826      3100      2827      3190      3457      3041
dram[28]:       3193      3070      3007      3139      3296      3340      3149      2776      2681      2710      2908      3001      2589      3182      3199      2929
dram[29]:       3610      3659      3034      2831      2584      2770      2786      2460      2630      3066      2539      2841      2876      2792      3433      3474
dram[30]:       2454      2846      2725      2298      2557      2696      2727      2370      2321      2024      2422      2398      2394      2737      2905      2642
dram[31]:       3135      3120      3356      2899      3214      3452      3005      2972      2750      3145      2819      2962      3034      3097      3485      2988
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86467 n_act=8005 n_pre=7989 n_ref_event=0 n_req=31345 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10180 bw_util=0.2972
n_activity=70117 dram_eff=0.5559
bk0: 1856a 104270i bk1: 1856a 103289i bk2: 1792a 103998i bk3: 1792a 103405i bk4: 1792a 104299i bk5: 1792a 104302i bk6: 1792a 103750i bk7: 1792a 102572i bk8: 1792a 102266i bk9: 1792a 103695i bk10: 1792a 104528i bk11: 1792a 103590i bk12: 1792a 104514i bk13: 1792a 105282i bk14: 1792a 103929i bk15: 1792a 104385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744616
Row_Buffer_Locality_read = 0.792569
Row_Buffer_Locality_write = 0.201965
Bank_Level_Parallism = 7.005031
Bank_Level_Parallism_Col = 5.001749
Bank_Level_Parallism_Ready = 2.334761
write_to_read_ratio_blp_rw_average = 0.349964
GrpLevelPara = 2.742079 

BW Util details:
bwutil = 0.297194 
total_CMD = 131160 
util_bw = 38980 
Wasted_Col = 23240 
Wasted_Row = 4565 
Idle = 64375 

BW Util Bottlenecks: 
RCDc_limit = 22977 
RCDWRc_limit = 7833 
WTRc_limit = 9579 
RTWc_limit = 41149 
CCDLc_limit = 17007 
rwq = 0 
CCDLc_limit_alone = 12663 
WTRc_limit_alone = 8712 
RTWc_limit_alone = 37672 

Commands details: 
total_CMD = 131160 
n_nop = 86467 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10180 
n_act = 8005 
n_pre = 7989 
n_ref = 0 
n_req = 31345 
total_req = 38980 

Dual Bus Interface Util: 
issued_total_row = 15994 
issued_total_col = 38980 
Row_Bus_Util =  0.121943 
CoL_Bus_Util = 0.297194 
Either_Row_CoL_Bus_Util = 0.340752 
Issued_on_Two_Bus_Simul_Util = 0.078385 
issued_two_Eff = 0.230036 
queue_avg = 15.094206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86442 n_act=8032 n_pre=8016 n_ref_event=0 n_req=31345 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10180 bw_util=0.2972
n_activity=69987 dram_eff=0.557
bk0: 1856a 105239i bk1: 1856a 103547i bk2: 1792a 104207i bk3: 1792a 104129i bk4: 1792a 104520i bk5: 1792a 104350i bk6: 1792a 102743i bk7: 1792a 103437i bk8: 1792a 104066i bk9: 1792a 104076i bk10: 1792a 104561i bk11: 1792a 105475i bk12: 1792a 104740i bk13: 1792a 105025i bk14: 1792a 104018i bk15: 1792a 103566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743755
Row_Buffer_Locality_read = 0.792465
Row_Buffer_Locality_write = 0.192534
Bank_Level_Parallism = 6.930249
Bank_Level_Parallism_Col = 4.932618
Bank_Level_Parallism_Ready = 2.269856
write_to_read_ratio_blp_rw_average = 0.352716
GrpLevelPara = 2.740214 

BW Util details:
bwutil = 0.297194 
total_CMD = 131160 
util_bw = 38980 
Wasted_Col = 23176 
Wasted_Row = 4538 
Idle = 64466 

BW Util Bottlenecks: 
RCDc_limit = 22939 
RCDWRc_limit = 7660 
WTRc_limit = 9212 
RTWc_limit = 39770 
CCDLc_limit = 15971 
rwq = 0 
CCDLc_limit_alone = 11712 
WTRc_limit_alone = 8219 
RTWc_limit_alone = 36504 

Commands details: 
total_CMD = 131160 
n_nop = 86442 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10180 
n_act = 8032 
n_pre = 8016 
n_ref = 0 
n_req = 31345 
total_req = 38980 

Dual Bus Interface Util: 
issued_total_row = 16048 
issued_total_col = 38980 
Row_Bus_Util =  0.122354 
CoL_Bus_Util = 0.297194 
Either_Row_CoL_Bus_Util = 0.340942 
Issued_on_Two_Bus_Simul_Util = 0.078606 
issued_two_Eff = 0.230556 
queue_avg = 15.004613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86574 n_act=7993 n_pre=7977 n_ref_event=0 n_req=31348 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10192 bw_util=0.2973
n_activity=69840 dram_eff=0.5583
bk0: 1856a 104527i bk1: 1856a 103977i bk2: 1792a 103355i bk3: 1792a 103848i bk4: 1792a 104633i bk5: 1792a 103505i bk6: 1792a 104106i bk7: 1792a 103531i bk8: 1792a 104222i bk9: 1792a 104553i bk10: 1792a 104887i bk11: 1792a 104470i bk12: 1792a 104167i bk13: 1792a 105004i bk14: 1792a 104744i bk15: 1792a 104685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745024
Row_Buffer_Locality_read = 0.793333
Row_Buffer_Locality_write = 0.198980
Bank_Level_Parallism = 6.978657
Bank_Level_Parallism_Col = 4.967947
Bank_Level_Parallism_Ready = 2.335223
write_to_read_ratio_blp_rw_average = 0.352394
GrpLevelPara = 2.745677 

BW Util details:
bwutil = 0.297286 
total_CMD = 131160 
util_bw = 38992 
Wasted_Col = 22962 
Wasted_Row = 4204 
Idle = 65002 

BW Util Bottlenecks: 
RCDc_limit = 22308 
RCDWRc_limit = 7465 
WTRc_limit = 10338 
RTWc_limit = 38768 
CCDLc_limit = 16230 
rwq = 0 
CCDLc_limit_alone = 12081 
WTRc_limit_alone = 9304 
RTWc_limit_alone = 35653 

Commands details: 
total_CMD = 131160 
n_nop = 86574 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10192 
n_act = 7993 
n_pre = 7977 
n_ref = 0 
n_req = 31348 
total_req = 38992 

Dual Bus Interface Util: 
issued_total_row = 15970 
issued_total_col = 38992 
Row_Bus_Util =  0.121760 
CoL_Bus_Util = 0.297286 
Either_Row_CoL_Bus_Util = 0.339936 
Issued_on_Two_Bus_Simul_Util = 0.079109 
issued_two_Eff = 0.232719 
queue_avg = 14.597202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86518 n_act=8060 n_pre=8044 n_ref_event=0 n_req=31344 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10176 bw_util=0.2972
n_activity=69929 dram_eff=0.5574
bk0: 1856a 104151i bk1: 1856a 104504i bk2: 1792a 104662i bk3: 1792a 103799i bk4: 1792a 104207i bk5: 1792a 105435i bk6: 1792a 104468i bk7: 1792a 103827i bk8: 1792a 104379i bk9: 1792a 103781i bk10: 1792a 104984i bk11: 1792a 104268i bk12: 1792a 104399i bk13: 1792a 104309i bk14: 1792a 104011i bk15: 1792a 104446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742854
Row_Buffer_Locality_read = 0.792535
Row_Buffer_Locality_write = 0.180425
Bank_Level_Parallism = 6.953620
Bank_Level_Parallism_Col = 4.926445
Bank_Level_Parallism_Ready = 2.320992
write_to_read_ratio_blp_rw_average = 0.345475
GrpLevelPara = 2.740775 

BW Util details:
bwutil = 0.297164 
total_CMD = 131160 
util_bw = 38976 
Wasted_Col = 22891 
Wasted_Row = 4325 
Idle = 64968 

BW Util Bottlenecks: 
RCDc_limit = 22628 
RCDWRc_limit = 7764 
WTRc_limit = 10323 
RTWc_limit = 36699 
CCDLc_limit = 15691 
rwq = 0 
CCDLc_limit_alone = 11739 
WTRc_limit_alone = 9234 
RTWc_limit_alone = 33836 

Commands details: 
total_CMD = 131160 
n_nop = 86518 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10176 
n_act = 8060 
n_pre = 8044 
n_ref = 0 
n_req = 31344 
total_req = 38976 

Dual Bus Interface Util: 
issued_total_row = 16104 
issued_total_col = 38976 
Row_Bus_Util =  0.122781 
CoL_Bus_Util = 0.297164 
Either_Row_CoL_Bus_Util = 0.340363 
Issued_on_Two_Bus_Simul_Util = 0.079582 
issued_two_Eff = 0.233816 
queue_avg = 14.679788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86321 n_act=8138 n_pre=8122 n_ref_event=0 n_req=31356 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.2975
n_activity=69986 dram_eff=0.5576
bk0: 1856a 104266i bk1: 1856a 104066i bk2: 1792a 103530i bk3: 1792a 103639i bk4: 1792a 102487i bk5: 1792a 103604i bk6: 1792a 104499i bk7: 1792a 104106i bk8: 1792a 103347i bk9: 1792a 102547i bk10: 1792a 103978i bk11: 1792a 104427i bk12: 1792a 103599i bk13: 1792a 104371i bk14: 1792a 104131i bk15: 1792a 102331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740464
Row_Buffer_Locality_read = 0.790868
Row_Buffer_Locality_write = 0.172535
Bank_Level_Parallism = 7.080716
Bank_Level_Parallism_Col = 5.024895
Bank_Level_Parallism_Ready = 2.344070
write_to_read_ratio_blp_rw_average = 0.355412
GrpLevelPara = 2.793606 

BW Util details:
bwutil = 0.297530 
total_CMD = 131160 
util_bw = 39024 
Wasted_Col = 22917 
Wasted_Row = 4576 
Idle = 64643 

BW Util Bottlenecks: 
RCDc_limit = 23105 
RCDWRc_limit = 8137 
WTRc_limit = 10322 
RTWc_limit = 41159 
CCDLc_limit = 16557 
rwq = 0 
CCDLc_limit_alone = 12016 
WTRc_limit_alone = 9238 
RTWc_limit_alone = 37702 

Commands details: 
total_CMD = 131160 
n_nop = 86321 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 8138 
n_pre = 8122 
n_ref = 0 
n_req = 31356 
total_req = 39024 

Dual Bus Interface Util: 
issued_total_row = 16260 
issued_total_col = 39024 
Row_Bus_Util =  0.123971 
CoL_Bus_Util = 0.297530 
Either_Row_CoL_Bus_Util = 0.341865 
Issued_on_Two_Bus_Simul_Util = 0.079636 
issued_two_Eff = 0.232945 
queue_avg = 15.217368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2174
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86476 n_act=8034 n_pre=8018 n_ref_event=0 n_req=31355 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10220 bw_util=0.2975
n_activity=69559 dram_eff=0.561
bk0: 1856a 103906i bk1: 1856a 104272i bk2: 1792a 103668i bk3: 1792a 104905i bk4: 1792a 105790i bk5: 1792a 103098i bk6: 1792a 104048i bk7: 1792a 104905i bk8: 1792a 103198i bk9: 1792a 102606i bk10: 1792a 104419i bk11: 1792a 104541i bk12: 1792a 104211i bk13: 1792a 103747i bk14: 1792a 103844i bk15: 1792a 103298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743773
Row_Buffer_Locality_read = 0.792674
Row_Buffer_Locality_write = 0.192564
Bank_Level_Parallism = 7.036311
Bank_Level_Parallism_Col = 5.013605
Bank_Level_Parallism_Ready = 2.324116
write_to_read_ratio_blp_rw_average = 0.356226
GrpLevelPara = 2.762327 

BW Util details:
bwutil = 0.297499 
total_CMD = 131160 
util_bw = 39020 
Wasted_Col = 22870 
Wasted_Row = 4261 
Idle = 65009 

BW Util Bottlenecks: 
RCDc_limit = 22457 
RCDWRc_limit = 7611 
WTRc_limit = 9410 
RTWc_limit = 40464 
CCDLc_limit = 16323 
rwq = 0 
CCDLc_limit_alone = 11967 
WTRc_limit_alone = 8498 
RTWc_limit_alone = 37020 

Commands details: 
total_CMD = 131160 
n_nop = 86476 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10220 
n_act = 8034 
n_pre = 8018 
n_ref = 0 
n_req = 31355 
total_req = 39020 

Dual Bus Interface Util: 
issued_total_row = 16052 
issued_total_col = 39020 
Row_Bus_Util =  0.122385 
CoL_Bus_Util = 0.297499 
Either_Row_CoL_Bus_Util = 0.340683 
Issued_on_Two_Bus_Simul_Util = 0.079201 
issued_two_Eff = 0.232477 
queue_avg = 15.009081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0091
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86419 n_act=7996 n_pre=7980 n_ref_event=0 n_req=31355 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10220 bw_util=0.2975
n_activity=70188 dram_eff=0.5559
bk0: 1856a 105351i bk1: 1856a 104198i bk2: 1792a 106614i bk3: 1792a 104681i bk4: 1792a 103998i bk5: 1792a 103802i bk6: 1792a 103849i bk7: 1792a 103562i bk8: 1792a 103113i bk9: 1792a 103570i bk10: 1792a 104095i bk11: 1792a 103462i bk12: 1792a 105208i bk13: 1792a 103953i bk14: 1792a 104516i bk15: 1792a 104150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744985
Row_Buffer_Locality_read = 0.794028
Row_Buffer_Locality_write = 0.192172
Bank_Level_Parallism = 6.911931
Bank_Level_Parallism_Col = 4.950514
Bank_Level_Parallism_Ready = 2.330138
write_to_read_ratio_blp_rw_average = 0.358143
GrpLevelPara = 2.755572 

BW Util details:
bwutil = 0.297499 
total_CMD = 131160 
util_bw = 39020 
Wasted_Col = 23382 
Wasted_Row = 4409 
Idle = 64349 

BW Util Bottlenecks: 
RCDc_limit = 22929 
RCDWRc_limit = 7967 
WTRc_limit = 10351 
RTWc_limit = 40276 
CCDLc_limit = 16726 
rwq = 0 
CCDLc_limit_alone = 12293 
WTRc_limit_alone = 9281 
RTWc_limit_alone = 36913 

Commands details: 
total_CMD = 131160 
n_nop = 86419 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10220 
n_act = 7996 
n_pre = 7980 
n_ref = 0 
n_req = 31355 
total_req = 39020 

Dual Bus Interface Util: 
issued_total_row = 15976 
issued_total_col = 39020 
Row_Bus_Util =  0.121805 
CoL_Bus_Util = 0.297499 
Either_Row_CoL_Bus_Util = 0.341118 
Issued_on_Two_Bus_Simul_Util = 0.078187 
issued_two_Eff = 0.229208 
queue_avg = 15.067063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0671
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86545 n_act=8027 n_pre=8011 n_ref_event=0 n_req=31359 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10236 bw_util=0.2976
n_activity=69728 dram_eff=0.5598
bk0: 1856a 104342i bk1: 1856a 104119i bk2: 1792a 103639i bk3: 1792a 104972i bk4: 1792a 103696i bk5: 1792a 103980i bk6: 1792a 105197i bk7: 1792a 102831i bk8: 1792a 103828i bk9: 1792a 104713i bk10: 1792a 105003i bk11: 1792a 104224i bk12: 1792a 103727i bk13: 1792a 103096i bk14: 1792a 104149i bk15: 1792a 103529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744029
Row_Buffer_Locality_read = 0.790833
Row_Buffer_Locality_write = 0.217272
Bank_Level_Parallism = 7.035551
Bank_Level_Parallism_Col = 5.032381
Bank_Level_Parallism_Ready = 2.357465
write_to_read_ratio_blp_rw_average = 0.347109
GrpLevelPara = 2.764742 

BW Util details:
bwutil = 0.297621 
total_CMD = 131160 
util_bw = 39036 
Wasted_Col = 22524 
Wasted_Row = 4515 
Idle = 65085 

BW Util Bottlenecks: 
RCDc_limit = 22641 
RCDWRc_limit = 7263 
WTRc_limit = 9573 
RTWc_limit = 38323 
CCDLc_limit = 15870 
rwq = 0 
CCDLc_limit_alone = 11739 
WTRc_limit_alone = 8684 
RTWc_limit_alone = 35081 

Commands details: 
total_CMD = 131160 
n_nop = 86545 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10236 
n_act = 8027 
n_pre = 8011 
n_ref = 0 
n_req = 31359 
total_req = 39036 

Dual Bus Interface Util: 
issued_total_row = 16038 
issued_total_col = 39036 
Row_Bus_Util =  0.122278 
CoL_Bus_Util = 0.297621 
Either_Row_CoL_Bus_Util = 0.340157 
Issued_on_Two_Bus_Simul_Util = 0.079742 
issued_two_Eff = 0.234428 
queue_avg = 14.962138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9621
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86606 n_act=7972 n_pre=7956 n_ref_event=0 n_req=31352 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.2974
n_activity=70346 dram_eff=0.5545
bk0: 1856a 104633i bk1: 1856a 105244i bk2: 1792a 103701i bk3: 1792a 104024i bk4: 1792a 103675i bk5: 1792a 103970i bk6: 1792a 104503i bk7: 1792a 104058i bk8: 1792a 104888i bk9: 1792a 104657i bk10: 1792a 102828i bk11: 1792a 104736i bk12: 1792a 104284i bk13: 1792a 105103i bk14: 1792a 104658i bk15: 1792a 103985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745726
Row_Buffer_Locality_read = 0.793819
Row_Buffer_Locality_write = 0.202978
Bank_Level_Parallism = 6.952505
Bank_Level_Parallism_Col = 4.962841
Bank_Level_Parallism_Ready = 2.348518
write_to_read_ratio_blp_rw_average = 0.355582
GrpLevelPara = 2.748886 

BW Util details:
bwutil = 0.297408 
total_CMD = 131160 
util_bw = 39008 
Wasted_Col = 22897 
Wasted_Row = 4397 
Idle = 64858 

BW Util Bottlenecks: 
RCDc_limit = 22264 
RCDWRc_limit = 7744 
WTRc_limit = 9189 
RTWc_limit = 40066 
CCDLc_limit = 16325 
rwq = 0 
CCDLc_limit_alone = 12039 
WTRc_limit_alone = 8359 
RTWc_limit_alone = 36610 

Commands details: 
total_CMD = 131160 
n_nop = 86606 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 7972 
n_pre = 7956 
n_ref = 0 
n_req = 31352 
total_req = 39008 

Dual Bus Interface Util: 
issued_total_row = 15928 
issued_total_col = 39008 
Row_Bus_Util =  0.121439 
CoL_Bus_Util = 0.297408 
Either_Row_CoL_Bus_Util = 0.339692 
Issued_on_Two_Bus_Simul_Util = 0.079155 
issued_two_Eff = 0.233021 
queue_avg = 14.611764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86514 n_act=7950 n_pre=7934 n_ref_event=0 n_req=31351 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10204 bw_util=0.2974
n_activity=70039 dram_eff=0.5569
bk0: 1856a 104819i bk1: 1856a 105343i bk2: 1792a 105337i bk3: 1792a 104807i bk4: 1792a 104309i bk5: 1792a 105071i bk6: 1792a 103740i bk7: 1792a 104140i bk8: 1792a 104353i bk9: 1792a 104572i bk10: 1792a 104460i bk11: 1792a 104812i bk12: 1792a 105570i bk13: 1792a 104727i bk14: 1792a 104976i bk15: 1792a 103981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746420
Row_Buffer_Locality_read = 0.793576
Row_Buffer_Locality_write = 0.214034
Bank_Level_Parallism = 6.858767
Bank_Level_Parallism_Col = 4.855837
Bank_Level_Parallism_Ready = 2.267434
write_to_read_ratio_blp_rw_average = 0.339966
GrpLevelPara = 2.723902 

BW Util details:
bwutil = 0.297377 
total_CMD = 131160 
util_bw = 39004 
Wasted_Col = 23011 
Wasted_Row = 4308 
Idle = 64837 

BW Util Bottlenecks: 
RCDc_limit = 22635 
RCDWRc_limit = 7490 
WTRc_limit = 10619 
RTWc_limit = 36237 
CCDLc_limit = 16326 
rwq = 0 
CCDLc_limit_alone = 12175 
WTRc_limit_alone = 9493 
RTWc_limit_alone = 33212 

Commands details: 
total_CMD = 131160 
n_nop = 86514 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10204 
n_act = 7950 
n_pre = 7934 
n_ref = 0 
n_req = 31351 
total_req = 39004 

Dual Bus Interface Util: 
issued_total_row = 15884 
issued_total_col = 39004 
Row_Bus_Util =  0.121104 
CoL_Bus_Util = 0.297377 
Either_Row_CoL_Bus_Util = 0.340393 
Issued_on_Two_Bus_Simul_Util = 0.078088 
issued_two_Eff = 0.229405 
queue_avg = 14.782311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7823
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86555 n_act=7966 n_pre=7950 n_ref_event=0 n_req=31353 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10212 bw_util=0.2974
n_activity=69204 dram_eff=0.5637
bk0: 1856a 103489i bk1: 1856a 103260i bk2: 1792a 104141i bk3: 1792a 104872i bk4: 1792a 105023i bk5: 1792a 104894i bk6: 1792a 105252i bk7: 1792a 103496i bk8: 1792a 103792i bk9: 1792a 104942i bk10: 1792a 104952i bk11: 1792a 105228i bk12: 1792a 104715i bk13: 1792a 105123i bk14: 1792a 105055i bk15: 1792a 104544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745925
Row_Buffer_Locality_read = 0.793229
Row_Buffer_Locality_write = 0.212299
Bank_Level_Parallism = 6.951355
Bank_Level_Parallism_Col = 4.925548
Bank_Level_Parallism_Ready = 2.329642
write_to_read_ratio_blp_rw_average = 0.348869
GrpLevelPara = 2.747527 

BW Util details:
bwutil = 0.297438 
total_CMD = 131160 
util_bw = 39012 
Wasted_Col = 22578 
Wasted_Row = 4172 
Idle = 65398 

BW Util Bottlenecks: 
RCDc_limit = 22100 
RCDWRc_limit = 7552 
WTRc_limit = 9836 
RTWc_limit = 37445 
CCDLc_limit = 16199 
rwq = 0 
CCDLc_limit_alone = 12101 
WTRc_limit_alone = 8780 
RTWc_limit_alone = 34403 

Commands details: 
total_CMD = 131160 
n_nop = 86555 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10212 
n_act = 7966 
n_pre = 7950 
n_ref = 0 
n_req = 31353 
total_req = 39012 

Dual Bus Interface Util: 
issued_total_row = 15916 
issued_total_col = 39012 
Row_Bus_Util =  0.121348 
CoL_Bus_Util = 0.297438 
Either_Row_CoL_Bus_Util = 0.340081 
Issued_on_Two_Bus_Simul_Util = 0.078705 
issued_two_Eff = 0.231431 
queue_avg = 14.511803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5118
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86617 n_act=7943 n_pre=7927 n_ref_event=0 n_req=31354 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10216 bw_util=0.2975
n_activity=69520 dram_eff=0.5612
bk0: 1856a 103683i bk1: 1856a 104652i bk2: 1792a 104907i bk3: 1792a 105406i bk4: 1792a 104983i bk5: 1792a 104116i bk6: 1792a 103654i bk7: 1792a 103134i bk8: 1792a 103925i bk9: 1792a 103737i bk10: 1792a 104814i bk11: 1792a 105243i bk12: 1792a 104218i bk13: 1792a 103304i bk14: 1792a 104196i bk15: 1792a 103990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746667
Row_Buffer_Locality_read = 0.792778
Row_Buffer_Locality_write = 0.226703
Bank_Level_Parallism = 6.995351
Bank_Level_Parallism_Col = 4.970881
Bank_Level_Parallism_Ready = 2.338733
write_to_read_ratio_blp_rw_average = 0.346069
GrpLevelPara = 2.740171 

BW Util details:
bwutil = 0.297469 
total_CMD = 131160 
util_bw = 39016 
Wasted_Col = 22820 
Wasted_Row = 4201 
Idle = 65123 

BW Util Bottlenecks: 
RCDc_limit = 22303 
RCDWRc_limit = 7349 
WTRc_limit = 9367 
RTWc_limit = 39013 
CCDLc_limit = 16267 
rwq = 0 
CCDLc_limit_alone = 12132 
WTRc_limit_alone = 8519 
RTWc_limit_alone = 35726 

Commands details: 
total_CMD = 131160 
n_nop = 86617 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10216 
n_act = 7943 
n_pre = 7927 
n_ref = 0 
n_req = 31354 
total_req = 39016 

Dual Bus Interface Util: 
issued_total_row = 15870 
issued_total_col = 39016 
Row_Bus_Util =  0.120997 
CoL_Bus_Util = 0.297469 
Either_Row_CoL_Bus_Util = 0.339608 
Issued_on_Two_Bus_Simul_Util = 0.078858 
issued_two_Eff = 0.232203 
queue_avg = 14.954720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9547
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86630 n_act=7987 n_pre=7971 n_ref_event=0 n_req=31346 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10184 bw_util=0.2972
n_activity=69720 dram_eff=0.5592
bk0: 1856a 104742i bk1: 1856a 103620i bk2: 1792a 104734i bk3: 1792a 104509i bk4: 1792a 103525i bk5: 1792a 103100i bk6: 1792a 104572i bk7: 1792a 104129i bk8: 1792a 104115i bk9: 1792a 104047i bk10: 1792a 105610i bk11: 1792a 104646i bk12: 1792a 104964i bk13: 1792a 103808i bk14: 1792a 104551i bk15: 1792a 104289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745199
Row_Buffer_Locality_read = 0.793472
Row_Buffer_Locality_write = 0.199136
Bank_Level_Parallism = 6.976933
Bank_Level_Parallism_Col = 4.957885
Bank_Level_Parallism_Ready = 2.320157
write_to_read_ratio_blp_rw_average = 0.354174
GrpLevelPara = 2.746884 

BW Util details:
bwutil = 0.297225 
total_CMD = 131160 
util_bw = 38984 
Wasted_Col = 22830 
Wasted_Row = 4253 
Idle = 65093 

BW Util Bottlenecks: 
RCDc_limit = 22375 
RCDWRc_limit = 7767 
WTRc_limit = 9974 
RTWc_limit = 40524 
CCDLc_limit = 16488 
rwq = 0 
CCDLc_limit_alone = 12106 
WTRc_limit_alone = 8905 
RTWc_limit_alone = 37211 

Commands details: 
total_CMD = 131160 
n_nop = 86630 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10184 
n_act = 7987 
n_pre = 7971 
n_ref = 0 
n_req = 31346 
total_req = 38984 

Dual Bus Interface Util: 
issued_total_row = 15958 
issued_total_col = 38984 
Row_Bus_Util =  0.121668 
CoL_Bus_Util = 0.297225 
Either_Row_CoL_Bus_Util = 0.339509 
Issued_on_Two_Bus_Simul_Util = 0.079384 
issued_two_Eff = 0.233820 
queue_avg = 14.730795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7308
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86428 n_act=7971 n_pre=7955 n_ref_event=0 n_req=31347 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10188 bw_util=0.2973
n_activity=69412 dram_eff=0.5617
bk0: 1856a 104739i bk1: 1856a 104162i bk2: 1792a 104014i bk3: 1792a 103851i bk4: 1792a 104666i bk5: 1792a 103727i bk6: 1792a 104701i bk7: 1792a 104432i bk8: 1792a 104088i bk9: 1792a 105463i bk10: 1792a 104690i bk11: 1792a 106084i bk12: 1792a 106125i bk13: 1792a 105405i bk14: 1792a 104682i bk15: 1792a 104718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745717
Row_Buffer_Locality_read = 0.793125
Row_Buffer_Locality_write = 0.209658
Bank_Level_Parallism = 6.866660
Bank_Level_Parallism_Col = 4.864528
Bank_Level_Parallism_Ready = 2.288755
write_to_read_ratio_blp_rw_average = 0.352330
GrpLevelPara = 2.752142 

BW Util details:
bwutil = 0.297255 
total_CMD = 131160 
util_bw = 38988 
Wasted_Col = 22948 
Wasted_Row = 4233 
Idle = 64991 

BW Util Bottlenecks: 
RCDc_limit = 22768 
RCDWRc_limit = 7621 
WTRc_limit = 9323 
RTWc_limit = 39139 
CCDLc_limit = 15957 
rwq = 0 
CCDLc_limit_alone = 11730 
WTRc_limit_alone = 8318 
RTWc_limit_alone = 35917 

Commands details: 
total_CMD = 131160 
n_nop = 86428 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10188 
n_act = 7971 
n_pre = 7955 
n_ref = 0 
n_req = 31347 
total_req = 38988 

Dual Bus Interface Util: 
issued_total_row = 15926 
issued_total_col = 38988 
Row_Bus_Util =  0.121424 
CoL_Bus_Util = 0.297255 
Either_Row_CoL_Bus_Util = 0.341049 
Issued_on_Two_Bus_Simul_Util = 0.077630 
issued_two_Eff = 0.227622 
queue_avg = 14.784653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7847
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86514 n_act=7958 n_pre=7942 n_ref_event=0 n_req=31342 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10168 bw_util=0.2971
n_activity=69254 dram_eff=0.5627
bk0: 1856a 104148i bk1: 1856a 105100i bk2: 1792a 105295i bk3: 1792a 105755i bk4: 1792a 103947i bk5: 1792a 104551i bk6: 1792a 103704i bk7: 1792a 104762i bk8: 1792a 103959i bk9: 1792a 103488i bk10: 1792a 106048i bk11: 1792a 106294i bk12: 1792a 105496i bk13: 1792a 104725i bk14: 1792a 103721i bk15: 1792a 104728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746091
Row_Buffer_Locality_read = 0.793715
Row_Buffer_Locality_write = 0.206530
Bank_Level_Parallism = 6.885599
Bank_Level_Parallism_Col = 4.885997
Bank_Level_Parallism_Ready = 2.306123
write_to_read_ratio_blp_rw_average = 0.340576
GrpLevelPara = 2.731159 

BW Util details:
bwutil = 0.297103 
total_CMD = 131160 
util_bw = 38968 
Wasted_Col = 22535 
Wasted_Row = 4458 
Idle = 65199 

BW Util Bottlenecks: 
RCDc_limit = 22323 
RCDWRc_limit = 7649 
WTRc_limit = 9873 
RTWc_limit = 35947 
CCDLc_limit = 16038 
rwq = 0 
CCDLc_limit_alone = 12071 
WTRc_limit_alone = 8858 
RTWc_limit_alone = 32995 

Commands details: 
total_CMD = 131160 
n_nop = 86514 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10168 
n_act = 7958 
n_pre = 7942 
n_ref = 0 
n_req = 31342 
total_req = 38968 

Dual Bus Interface Util: 
issued_total_row = 15900 
issued_total_col = 38968 
Row_Bus_Util =  0.121226 
CoL_Bus_Util = 0.297103 
Either_Row_CoL_Bus_Util = 0.340393 
Issued_on_Two_Bus_Simul_Util = 0.077935 
issued_two_Eff = 0.228957 
queue_avg = 14.790318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7903
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86636 n_act=8012 n_pre=7996 n_ref_event=0 n_req=31343 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10172 bw_util=0.2971
n_activity=69519 dram_eff=0.5606
bk0: 1856a 104008i bk1: 1856a 103636i bk2: 1792a 104393i bk3: 1792a 105107i bk4: 1792a 104334i bk5: 1792a 104059i bk6: 1792a 103884i bk7: 1792a 104648i bk8: 1792a 103590i bk9: 1792a 103332i bk10: 1792a 104946i bk11: 1792a 105424i bk12: 1792a 105601i bk13: 1792a 104467i bk14: 1792a 103286i bk15: 1792a 104732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744377
Row_Buffer_Locality_read = 0.792118
Row_Buffer_Locality_write = 0.203696
Bank_Level_Parallism = 6.993454
Bank_Level_Parallism_Col = 4.964848
Bank_Level_Parallism_Ready = 2.325849
write_to_read_ratio_blp_rw_average = 0.347294
GrpLevelPara = 2.748552 

BW Util details:
bwutil = 0.297133 
total_CMD = 131160 
util_bw = 38972 
Wasted_Col = 22589 
Wasted_Row = 4280 
Idle = 65319 

BW Util Bottlenecks: 
RCDc_limit = 22512 
RCDWRc_limit = 7355 
WTRc_limit = 9147 
RTWc_limit = 38874 
CCDLc_limit = 16125 
rwq = 0 
CCDLc_limit_alone = 11889 
WTRc_limit_alone = 8262 
RTWc_limit_alone = 35523 

Commands details: 
total_CMD = 131160 
n_nop = 86636 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10172 
n_act = 8012 
n_pre = 7996 
n_ref = 0 
n_req = 31343 
total_req = 38972 

Dual Bus Interface Util: 
issued_total_row = 16008 
issued_total_col = 38972 
Row_Bus_Util =  0.122049 
CoL_Bus_Util = 0.297133 
Either_Row_CoL_Bus_Util = 0.339463 
Issued_on_Two_Bus_Simul_Util = 0.079719 
issued_two_Eff = 0.234840 
queue_avg = 15.091530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0915
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86520 n_act=8045 n_pre=8029 n_ref_event=0 n_req=31369 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10276 bw_util=0.2979
n_activity=69545 dram_eff=0.5619
bk0: 1856a 104687i bk1: 1856a 105183i bk2: 1792a 105255i bk3: 1792a 104492i bk4: 1792a 103129i bk5: 1792a 103844i bk6: 1792a 102968i bk7: 1792a 104265i bk8: 1792a 103851i bk9: 1792a 103630i bk10: 1792a 104163i bk11: 1792a 105473i bk12: 1792a 103942i bk13: 1792a 104118i bk14: 1792a 105428i bk15: 1792a 105419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743537
Row_Buffer_Locality_read = 0.792049
Row_Buffer_Locality_write = 0.199689
Bank_Level_Parallism = 6.959025
Bank_Level_Parallism_Col = 4.938591
Bank_Level_Parallism_Ready = 2.319019
write_to_read_ratio_blp_rw_average = 0.351449
GrpLevelPara = 2.760391 

BW Util details:
bwutil = 0.297926 
total_CMD = 131160 
util_bw = 39076 
Wasted_Col = 22737 
Wasted_Row = 4300 
Idle = 65047 

BW Util Bottlenecks: 
RCDc_limit = 22119 
RCDWRc_limit = 7723 
WTRc_limit = 9937 
RTWc_limit = 38619 
CCDLc_limit = 16352 
rwq = 0 
CCDLc_limit_alone = 12165 
WTRc_limit_alone = 8867 
RTWc_limit_alone = 35502 

Commands details: 
total_CMD = 131160 
n_nop = 86520 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10276 
n_act = 8045 
n_pre = 8029 
n_ref = 0 
n_req = 31369 
total_req = 39076 

Dual Bus Interface Util: 
issued_total_row = 16074 
issued_total_col = 39076 
Row_Bus_Util =  0.122553 
CoL_Bus_Util = 0.297926 
Either_Row_CoL_Bus_Util = 0.340348 
Issued_on_Two_Bus_Simul_Util = 0.080131 
issued_two_Eff = 0.235439 
queue_avg = 15.173758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1738
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86521 n_act=8094 n_pre=8078 n_ref_event=0 n_req=31367 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10268 bw_util=0.2979
n_activity=69427 dram_eff=0.5627
bk0: 1856a 103607i bk1: 1856a 103618i bk2: 1792a 104502i bk3: 1792a 104937i bk4: 1792a 103546i bk5: 1792a 103197i bk6: 1792a 104341i bk7: 1792a 103632i bk8: 1792a 103455i bk9: 1792a 102827i bk10: 1792a 105143i bk11: 1792a 104012i bk12: 1792a 104204i bk13: 1792a 104188i bk14: 1792a 103653i bk15: 1792a 104310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741958
Row_Buffer_Locality_read = 0.791701
Row_Buffer_Locality_write = 0.183872
Bank_Level_Parallism = 7.057930
Bank_Level_Parallism_Col = 5.011223
Bank_Level_Parallism_Ready = 2.346396
write_to_read_ratio_blp_rw_average = 0.358543
GrpLevelPara = 2.769165 

BW Util details:
bwutil = 0.297865 
total_CMD = 131160 
util_bw = 39068 
Wasted_Col = 22843 
Wasted_Row = 4221 
Idle = 65028 

BW Util Bottlenecks: 
RCDc_limit = 22048 
RCDWRc_limit = 8073 
WTRc_limit = 9648 
RTWc_limit = 41051 
CCDLc_limit = 16437 
rwq = 0 
CCDLc_limit_alone = 12106 
WTRc_limit_alone = 8740 
RTWc_limit_alone = 37628 

Commands details: 
total_CMD = 131160 
n_nop = 86521 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10268 
n_act = 8094 
n_pre = 8078 
n_ref = 0 
n_req = 31367 
total_req = 39068 

Dual Bus Interface Util: 
issued_total_row = 16172 
issued_total_col = 39068 
Row_Bus_Util =  0.123300 
CoL_Bus_Util = 0.297865 
Either_Row_CoL_Bus_Util = 0.340340 
Issued_on_Two_Bus_Simul_Util = 0.080825 
issued_two_Eff = 0.237483 
queue_avg = 14.789242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7892
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86426 n_act=7991 n_pre=7975 n_ref_event=0 n_req=31367 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10268 bw_util=0.2979
n_activity=70160 dram_eff=0.5568
bk0: 1856a 104075i bk1: 1856a 103659i bk2: 1792a 104663i bk3: 1792a 104678i bk4: 1792a 103302i bk5: 1792a 103038i bk6: 1792a 103999i bk7: 1792a 102723i bk8: 1792a 103107i bk9: 1792a 103541i bk10: 1792a 104784i bk11: 1792a 103503i bk12: 1792a 104968i bk13: 1792a 105222i bk14: 1792a 105155i bk15: 1792a 103912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745242
Row_Buffer_Locality_read = 0.792882
Row_Buffer_Locality_write = 0.210752
Bank_Level_Parallism = 6.975669
Bank_Level_Parallism_Col = 4.988186
Bank_Level_Parallism_Ready = 2.355048
write_to_read_ratio_blp_rw_average = 0.345539
GrpLevelPara = 2.734801 

BW Util details:
bwutil = 0.297865 
total_CMD = 131160 
util_bw = 39068 
Wasted_Col = 23252 
Wasted_Row = 4426 
Idle = 64414 

BW Util Bottlenecks: 
RCDc_limit = 22777 
RCDWRc_limit = 7825 
WTRc_limit = 10251 
RTWc_limit = 39674 
CCDLc_limit = 16952 
rwq = 0 
CCDLc_limit_alone = 12441 
WTRc_limit_alone = 9126 
RTWc_limit_alone = 36288 

Commands details: 
total_CMD = 131160 
n_nop = 86426 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10268 
n_act = 7991 
n_pre = 7975 
n_ref = 0 
n_req = 31367 
total_req = 39068 

Dual Bus Interface Util: 
issued_total_row = 15966 
issued_total_col = 39068 
Row_Bus_Util =  0.121729 
CoL_Bus_Util = 0.297865 
Either_Row_CoL_Bus_Util = 0.341064 
Issued_on_Two_Bus_Simul_Util = 0.078530 
issued_two_Eff = 0.230250 
queue_avg = 15.312695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3127
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86453 n_act=8010 n_pre=7994 n_ref_event=0 n_req=31366 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10264 bw_util=0.2978
n_activity=70047 dram_eff=0.5577
bk0: 1856a 102990i bk1: 1856a 103947i bk2: 1792a 104661i bk3: 1792a 104531i bk4: 1792a 104624i bk5: 1792a 104073i bk6: 1792a 104412i bk7: 1792a 104402i bk8: 1792a 103754i bk9: 1792a 103975i bk10: 1792a 105316i bk11: 1792a 104894i bk12: 1792a 103556i bk13: 1792a 103944i bk14: 1792a 104286i bk15: 1792a 103641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744628
Row_Buffer_Locality_read = 0.793854
Row_Buffer_Locality_write = 0.192128
Bank_Level_Parallism = 6.924136
Bank_Level_Parallism_Col = 4.950419
Bank_Level_Parallism_Ready = 2.315738
write_to_read_ratio_blp_rw_average = 0.349515
GrpLevelPara = 2.738195 

BW Util details:
bwutil = 0.297835 
total_CMD = 131160 
util_bw = 39064 
Wasted_Col = 23191 
Wasted_Row = 4601 
Idle = 64304 

BW Util Bottlenecks: 
RCDc_limit = 22372 
RCDWRc_limit = 7826 
WTRc_limit = 9821 
RTWc_limit = 39205 
CCDLc_limit = 16130 
rwq = 0 
CCDLc_limit_alone = 12023 
WTRc_limit_alone = 8879 
RTWc_limit_alone = 36040 

Commands details: 
total_CMD = 131160 
n_nop = 86453 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10264 
n_act = 8010 
n_pre = 7994 
n_ref = 0 
n_req = 31366 
total_req = 39064 

Dual Bus Interface Util: 
issued_total_row = 16004 
issued_total_col = 39064 
Row_Bus_Util =  0.122019 
CoL_Bus_Util = 0.297835 
Either_Row_CoL_Bus_Util = 0.340858 
Issued_on_Two_Bus_Simul_Util = 0.078995 
issued_two_Eff = 0.231753 
queue_avg = 14.915386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9154
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86461 n_act=8005 n_pre=7989 n_ref_event=0 n_req=31353 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10212 bw_util=0.2974
n_activity=70298 dram_eff=0.555
bk0: 1856a 104338i bk1: 1856a 103831i bk2: 1792a 104462i bk3: 1792a 104687i bk4: 1792a 103984i bk5: 1792a 102135i bk6: 1792a 103576i bk7: 1792a 103868i bk8: 1792a 103936i bk9: 1792a 104471i bk10: 1792a 105052i bk11: 1792a 104122i bk12: 1792a 103813i bk13: 1792a 103546i bk14: 1792a 104912i bk15: 1792a 104641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744682
Row_Buffer_Locality_read = 0.792743
Row_Buffer_Locality_write = 0.202507
Bank_Level_Parallism = 6.987755
Bank_Level_Parallism_Col = 4.992822
Bank_Level_Parallism_Ready = 2.357121
write_to_read_ratio_blp_rw_average = 0.353665
GrpLevelPara = 2.751149 

BW Util details:
bwutil = 0.297438 
total_CMD = 131160 
util_bw = 39012 
Wasted_Col = 23026 
Wasted_Row = 4441 
Idle = 64681 

BW Util Bottlenecks: 
RCDc_limit = 22968 
RCDWRc_limit = 7789 
WTRc_limit = 9697 
RTWc_limit = 39476 
CCDLc_limit = 16363 
rwq = 0 
CCDLc_limit_alone = 12144 
WTRc_limit_alone = 8775 
RTWc_limit_alone = 36179 

Commands details: 
total_CMD = 131160 
n_nop = 86461 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10212 
n_act = 8005 
n_pre = 7989 
n_ref = 0 
n_req = 31353 
total_req = 39012 

Dual Bus Interface Util: 
issued_total_row = 15994 
issued_total_col = 39012 
Row_Bus_Util =  0.121943 
CoL_Bus_Util = 0.297438 
Either_Row_CoL_Bus_Util = 0.340798 
Issued_on_Two_Bus_Simul_Util = 0.078583 
issued_two_Eff = 0.230587 
queue_avg = 15.100831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1008
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86649 n_act=7960 n_pre=7944 n_ref_event=0 n_req=31352 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.2974
n_activity=69420 dram_eff=0.5619
bk0: 1856a 104680i bk1: 1856a 103718i bk2: 1792a 104817i bk3: 1792a 104882i bk4: 1792a 103945i bk5: 1792a 103896i bk6: 1792a 103590i bk7: 1792a 104117i bk8: 1792a 103641i bk9: 1792a 103872i bk10: 1792a 104506i bk11: 1792a 104752i bk12: 1792a 104216i bk13: 1792a 104690i bk14: 1792a 105560i bk15: 1792a 105573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746109
Row_Buffer_Locality_read = 0.794583
Row_Buffer_Locality_write = 0.199060
Bank_Level_Parallism = 6.971504
Bank_Level_Parallism_Col = 4.991374
Bank_Level_Parallism_Ready = 2.349492
write_to_read_ratio_blp_rw_average = 0.344678
GrpLevelPara = 2.741444 

BW Util details:
bwutil = 0.297408 
total_CMD = 131160 
util_bw = 39008 
Wasted_Col = 22315 
Wasted_Row = 4582 
Idle = 65255 

BW Util Bottlenecks: 
RCDc_limit = 21717 
RCDWRc_limit = 7508 
WTRc_limit = 9743 
RTWc_limit = 37353 
CCDLc_limit = 15845 
rwq = 0 
CCDLc_limit_alone = 11878 
WTRc_limit_alone = 8909 
RTWc_limit_alone = 34220 

Commands details: 
total_CMD = 131160 
n_nop = 86649 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 7960 
n_pre = 7944 
n_ref = 0 
n_req = 31352 
total_req = 39008 

Dual Bus Interface Util: 
issued_total_row = 15904 
issued_total_col = 39008 
Row_Bus_Util =  0.121256 
CoL_Bus_Util = 0.297408 
Either_Row_CoL_Bus_Util = 0.339364 
Issued_on_Two_Bus_Simul_Util = 0.079300 
issued_two_Eff = 0.233673 
queue_avg = 14.843390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8434
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86417 n_act=8016 n_pre=8000 n_ref_event=0 n_req=31356 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.2975
n_activity=69426 dram_eff=0.5621
bk0: 1856a 103520i bk1: 1856a 104444i bk2: 1792a 105122i bk3: 1792a 105009i bk4: 1792a 104422i bk5: 1792a 103738i bk6: 1792a 102892i bk7: 1792a 103678i bk8: 1792a 103758i bk9: 1792a 104249i bk10: 1792a 105831i bk11: 1792a 105303i bk12: 1792a 104464i bk13: 1792a 104554i bk14: 1792a 104379i bk15: 1792a 103194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744355
Row_Buffer_Locality_read = 0.792014
Row_Buffer_Locality_write = 0.207355
Bank_Level_Parallism = 6.980980
Bank_Level_Parallism_Col = 4.974384
Bank_Level_Parallism_Ready = 2.296843
write_to_read_ratio_blp_rw_average = 0.355795
GrpLevelPara = 2.769000 

BW Util details:
bwutil = 0.297530 
total_CMD = 131160 
util_bw = 39024 
Wasted_Col = 22701 
Wasted_Row = 4363 
Idle = 65072 

BW Util Bottlenecks: 
RCDc_limit = 22948 
RCDWRc_limit = 7448 
WTRc_limit = 10134 
RTWc_limit = 39381 
CCDLc_limit = 16139 
rwq = 0 
CCDLc_limit_alone = 11856 
WTRc_limit_alone = 9122 
RTWc_limit_alone = 36110 

Commands details: 
total_CMD = 131160 
n_nop = 86417 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 8016 
n_pre = 8000 
n_ref = 0 
n_req = 31356 
total_req = 39024 

Dual Bus Interface Util: 
issued_total_row = 16016 
issued_total_col = 39024 
Row_Bus_Util =  0.122110 
CoL_Bus_Util = 0.297530 
Either_Row_CoL_Bus_Util = 0.341133 
Issued_on_Two_Bus_Simul_Util = 0.078507 
issued_two_Eff = 0.230137 
queue_avg = 15.018596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0186
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86539 n_act=7955 n_pre=7939 n_ref_event=0 n_req=31355 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10220 bw_util=0.2975
n_activity=70194 dram_eff=0.5559
bk0: 1856a 104367i bk1: 1856a 104047i bk2: 1792a 103760i bk3: 1792a 104222i bk4: 1792a 105246i bk5: 1792a 103528i bk6: 1792a 104675i bk7: 1792a 103174i bk8: 1792a 104120i bk9: 1792a 104185i bk10: 1792a 106240i bk11: 1792a 105615i bk12: 1792a 103243i bk13: 1792a 105739i bk14: 1792a 105461i bk15: 1792a 104466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746292
Row_Buffer_Locality_read = 0.794965
Row_Buffer_Locality_write = 0.197652
Bank_Level_Parallism = 6.886688
Bank_Level_Parallism_Col = 4.952554
Bank_Level_Parallism_Ready = 2.320477
write_to_read_ratio_blp_rw_average = 0.359235
GrpLevelPara = 2.756616 

BW Util details:
bwutil = 0.297499 
total_CMD = 131160 
util_bw = 39020 
Wasted_Col = 22882 
Wasted_Row = 4578 
Idle = 64680 

BW Util Bottlenecks: 
RCDc_limit = 22106 
RCDWRc_limit = 7688 
WTRc_limit = 9184 
RTWc_limit = 39726 
CCDLc_limit = 15732 
rwq = 0 
CCDLc_limit_alone = 11728 
WTRc_limit_alone = 8316 
RTWc_limit_alone = 36590 

Commands details: 
total_CMD = 131160 
n_nop = 86539 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10220 
n_act = 7955 
n_pre = 7939 
n_ref = 0 
n_req = 31355 
total_req = 39020 

Dual Bus Interface Util: 
issued_total_row = 15894 
issued_total_col = 39020 
Row_Bus_Util =  0.121180 
CoL_Bus_Util = 0.297499 
Either_Row_CoL_Bus_Util = 0.340203 
Issued_on_Two_Bus_Simul_Util = 0.078477 
issued_two_Eff = 0.230676 
queue_avg = 14.647270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6473
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86498 n_act=7963 n_pre=7947 n_ref_event=0 n_req=31360 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10240 bw_util=0.2977
n_activity=70190 dram_eff=0.5562
bk0: 1856a 103773i bk1: 1856a 104402i bk2: 1792a 103774i bk3: 1792a 104719i bk4: 1792a 105285i bk5: 1792a 102242i bk6: 1792a 104932i bk7: 1792a 104634i bk8: 1792a 103284i bk9: 1792a 104027i bk10: 1792a 105572i bk11: 1792a 104653i bk12: 1792a 105160i bk13: 1792a 104018i bk14: 1792a 105034i bk15: 1792a 104524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746078
Row_Buffer_Locality_read = 0.793611
Row_Buffer_Locality_write = 0.211328
Bank_Level_Parallism = 6.923923
Bank_Level_Parallism_Col = 4.955671
Bank_Level_Parallism_Ready = 2.347669
write_to_read_ratio_blp_rw_average = 0.351038
GrpLevelPara = 2.754744 

BW Util details:
bwutil = 0.297652 
total_CMD = 131160 
util_bw = 39040 
Wasted_Col = 22869 
Wasted_Row = 4511 
Idle = 64740 

BW Util Bottlenecks: 
RCDc_limit = 22720 
RCDWRc_limit = 7521 
WTRc_limit = 9812 
RTWc_limit = 38928 
CCDLc_limit = 16398 
rwq = 0 
CCDLc_limit_alone = 12147 
WTRc_limit_alone = 8886 
RTWc_limit_alone = 35603 

Commands details: 
total_CMD = 131160 
n_nop = 86498 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10240 
n_act = 7963 
n_pre = 7947 
n_ref = 0 
n_req = 31360 
total_req = 39040 

Dual Bus Interface Util: 
issued_total_row = 15910 
issued_total_col = 39040 
Row_Bus_Util =  0.121302 
CoL_Bus_Util = 0.297652 
Either_Row_CoL_Bus_Util = 0.340515 
Issued_on_Two_Bus_Simul_Util = 0.078439 
issued_two_Eff = 0.230352 
queue_avg = 14.603675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6037
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86344 n_act=8000 n_pre=7984 n_ref_event=0 n_req=31359 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10236 bw_util=0.2976
n_activity=69791 dram_eff=0.5593
bk0: 1856a 104684i bk1: 1856a 104172i bk2: 1792a 105281i bk3: 1792a 104195i bk4: 1792a 102971i bk5: 1792a 103343i bk6: 1792a 104815i bk7: 1792a 104208i bk8: 1792a 104423i bk9: 1792a 102663i bk10: 1792a 104594i bk11: 1792a 104281i bk12: 1792a 105699i bk13: 1792a 104038i bk14: 1792a 104667i bk15: 1792a 103824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744890
Row_Buffer_Locality_read = 0.791597
Row_Buffer_Locality_write = 0.219226
Bank_Level_Parallism = 6.953409
Bank_Level_Parallism_Col = 4.950603
Bank_Level_Parallism_Ready = 2.323035
write_to_read_ratio_blp_rw_average = 0.359387
GrpLevelPara = 2.752805 

BW Util details:
bwutil = 0.297621 
total_CMD = 131160 
util_bw = 39036 
Wasted_Col = 23068 
Wasted_Row = 4347 
Idle = 64709 

BW Util Bottlenecks: 
RCDc_limit = 22771 
RCDWRc_limit = 7748 
WTRc_limit = 9372 
RTWc_limit = 39555 
CCDLc_limit = 16374 
rwq = 0 
CCDLc_limit_alone = 12034 
WTRc_limit_alone = 8397 
RTWc_limit_alone = 36190 

Commands details: 
total_CMD = 131160 
n_nop = 86344 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10236 
n_act = 8000 
n_pre = 7984 
n_ref = 0 
n_req = 31359 
total_req = 39036 

Dual Bus Interface Util: 
issued_total_row = 15984 
issued_total_col = 39036 
Row_Bus_Util =  0.121866 
CoL_Bus_Util = 0.297621 
Either_Row_CoL_Bus_Util = 0.341690 
Issued_on_Two_Bus_Simul_Util = 0.077798 
issued_two_Eff = 0.227687 
queue_avg = 15.229528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2295
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86487 n_act=7976 n_pre=7960 n_ref_event=0 n_req=31357 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10228 bw_util=0.2976
n_activity=69952 dram_eff=0.5579
bk0: 1856a 104948i bk1: 1856a 103740i bk2: 1792a 104913i bk3: 1792a 104066i bk4: 1792a 104339i bk5: 1792a 103978i bk6: 1792a 104532i bk7: 1792a 103929i bk8: 1792a 104737i bk9: 1792a 104436i bk10: 1792a 104777i bk11: 1792a 104461i bk12: 1792a 104367i bk13: 1792a 104102i bk14: 1792a 104857i bk15: 1792a 103568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745639
Row_Buffer_Locality_read = 0.793646
Row_Buffer_Locality_write = 0.204928
Bank_Level_Parallism = 6.932105
Bank_Level_Parallism_Col = 4.929389
Bank_Level_Parallism_Ready = 2.343651
write_to_read_ratio_blp_rw_average = 0.349787
GrpLevelPara = 2.731267 

BW Util details:
bwutil = 0.297560 
total_CMD = 131160 
util_bw = 39028 
Wasted_Col = 22978 
Wasted_Row = 4376 
Idle = 64778 

BW Util Bottlenecks: 
RCDc_limit = 22418 
RCDWRc_limit = 7557 
WTRc_limit = 9700 
RTWc_limit = 36959 
CCDLc_limit = 16340 
rwq = 0 
CCDLc_limit_alone = 12396 
WTRc_limit_alone = 8793 
RTWc_limit_alone = 33922 

Commands details: 
total_CMD = 131160 
n_nop = 86487 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10228 
n_act = 7976 
n_pre = 7960 
n_ref = 0 
n_req = 31357 
total_req = 39028 

Dual Bus Interface Util: 
issued_total_row = 15936 
issued_total_col = 39028 
Row_Bus_Util =  0.121500 
CoL_Bus_Util = 0.297560 
Either_Row_CoL_Bus_Util = 0.340599 
Issued_on_Two_Bus_Simul_Util = 0.078461 
issued_two_Eff = 0.230363 
queue_avg = 14.847842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8478
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86503 n_act=8015 n_pre=7999 n_ref_event=0 n_req=31361 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10244 bw_util=0.2977
n_activity=69828 dram_eff=0.5591
bk0: 1856a 104828i bk1: 1856a 104012i bk2: 1792a 104853i bk3: 1792a 104963i bk4: 1792a 104716i bk5: 1792a 103042i bk6: 1792a 103860i bk7: 1792a 104958i bk8: 1792a 103982i bk9: 1792a 104378i bk10: 1792a 104581i bk11: 1792a 105289i bk12: 1792a 104445i bk13: 1792a 104768i bk14: 1792a 104768i bk15: 1792a 104200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744428
Row_Buffer_Locality_read = 0.792361
Row_Buffer_Locality_write = 0.205389
Bank_Level_Parallism = 6.888498
Bank_Level_Parallism_Col = 4.891412
Bank_Level_Parallism_Ready = 2.323891
write_to_read_ratio_blp_rw_average = 0.346496
GrpLevelPara = 2.728854 

BW Util details:
bwutil = 0.297682 
total_CMD = 131160 
util_bw = 39044 
Wasted_Col = 23138 
Wasted_Row = 4346 
Idle = 64632 

BW Util Bottlenecks: 
RCDc_limit = 22424 
RCDWRc_limit = 7673 
WTRc_limit = 10201 
RTWc_limit = 37350 
CCDLc_limit = 16447 
rwq = 0 
CCDLc_limit_alone = 12126 
WTRc_limit_alone = 9133 
RTWc_limit_alone = 34097 

Commands details: 
total_CMD = 131160 
n_nop = 86503 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10244 
n_act = 8015 
n_pre = 7999 
n_ref = 0 
n_req = 31361 
total_req = 39044 

Dual Bus Interface Util: 
issued_total_row = 16014 
issued_total_col = 39044 
Row_Bus_Util =  0.122095 
CoL_Bus_Util = 0.297682 
Either_Row_CoL_Bus_Util = 0.340477 
Issued_on_Two_Bus_Simul_Util = 0.079300 
issued_two_Eff = 0.232909 
queue_avg = 14.761475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7615
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86531 n_act=8009 n_pre=7993 n_ref_event=0 n_req=31360 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10240 bw_util=0.2977
n_activity=69426 dram_eff=0.5623
bk0: 1856a 103369i bk1: 1856a 103559i bk2: 1792a 104844i bk3: 1792a 103721i bk4: 1792a 103372i bk5: 1792a 104142i bk6: 1792a 103162i bk7: 1792a 103400i bk8: 1792a 104071i bk9: 1792a 104055i bk10: 1792a 104451i bk11: 1792a 105221i bk12: 1792a 104663i bk13: 1792a 105247i bk14: 1792a 103789i bk15: 1792a 104989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744611
Row_Buffer_Locality_read = 0.793229
Row_Buffer_Locality_write = 0.197656
Bank_Level_Parallism = 7.052943
Bank_Level_Parallism_Col = 5.012303
Bank_Level_Parallism_Ready = 2.373566
write_to_read_ratio_blp_rw_average = 0.350915
GrpLevelPara = 2.758258 

BW Util details:
bwutil = 0.297652 
total_CMD = 131160 
util_bw = 39040 
Wasted_Col = 22524 
Wasted_Row = 4205 
Idle = 65391 

BW Util Bottlenecks: 
RCDc_limit = 22312 
RCDWRc_limit = 7341 
WTRc_limit = 9580 
RTWc_limit = 38720 
CCDLc_limit = 15772 
rwq = 0 
CCDLc_limit_alone = 11646 
WTRc_limit_alone = 8626 
RTWc_limit_alone = 35548 

Commands details: 
total_CMD = 131160 
n_nop = 86531 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10240 
n_act = 8009 
n_pre = 7993 
n_ref = 0 
n_req = 31360 
total_req = 39040 

Dual Bus Interface Util: 
issued_total_row = 16002 
issued_total_col = 39040 
Row_Bus_Util =  0.122004 
CoL_Bus_Util = 0.297652 
Either_Row_CoL_Bus_Util = 0.340264 
Issued_on_Two_Bus_Simul_Util = 0.079392 
issued_two_Eff = 0.233324 
queue_avg = 15.054688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0547
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86469 n_act=8027 n_pre=8011 n_ref_event=0 n_req=31354 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10216 bw_util=0.2975
n_activity=69564 dram_eff=0.5609
bk0: 1856a 103928i bk1: 1856a 103707i bk2: 1792a 104596i bk3: 1792a 104964i bk4: 1792a 103248i bk5: 1792a 103925i bk6: 1792a 104945i bk7: 1792a 104368i bk8: 1792a 103939i bk9: 1792a 103825i bk10: 1792a 104688i bk11: 1792a 104820i bk12: 1792a 103202i bk13: 1792a 102809i bk14: 1792a 103743i bk15: 1792a 104674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743988
Row_Buffer_Locality_read = 0.792778
Row_Buffer_Locality_write = 0.193814
Bank_Level_Parallism = 7.041366
Bank_Level_Parallism_Col = 5.011890
Bank_Level_Parallism_Ready = 2.325789
write_to_read_ratio_blp_rw_average = 0.353738
GrpLevelPara = 2.783292 

BW Util details:
bwutil = 0.297469 
total_CMD = 131160 
util_bw = 39016 
Wasted_Col = 22721 
Wasted_Row = 4235 
Idle = 65188 

BW Util Bottlenecks: 
RCDc_limit = 22899 
RCDWRc_limit = 7693 
WTRc_limit = 9848 
RTWc_limit = 40871 
CCDLc_limit = 16665 
rwq = 0 
CCDLc_limit_alone = 12142 
WTRc_limit_alone = 8863 
RTWc_limit_alone = 37333 

Commands details: 
total_CMD = 131160 
n_nop = 86469 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10216 
n_act = 8027 
n_pre = 8011 
n_ref = 0 
n_req = 31354 
total_req = 39016 

Dual Bus Interface Util: 
issued_total_row = 16038 
issued_total_col = 39016 
Row_Bus_Util =  0.122278 
CoL_Bus_Util = 0.297469 
Either_Row_CoL_Bus_Util = 0.340737 
Issued_on_Two_Bus_Simul_Util = 0.079010 
issued_two_Eff = 0.231881 
queue_avg = 15.040866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0409
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86450 n_act=8026 n_pre=8010 n_ref_event=0 n_req=31361 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10244 bw_util=0.2977
n_activity=69870 dram_eff=0.5588
bk0: 1856a 103789i bk1: 1856a 104450i bk2: 1792a 103682i bk3: 1792a 105058i bk4: 1792a 103170i bk5: 1792a 103887i bk6: 1792a 103361i bk7: 1792a 103981i bk8: 1792a 103902i bk9: 1792a 104497i bk10: 1792a 104866i bk11: 1792a 104887i bk12: 1792a 105206i bk13: 1792a 103833i bk14: 1792a 104731i bk15: 1792a 104369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744077
Row_Buffer_Locality_read = 0.792674
Row_Buffer_Locality_write = 0.197579
Bank_Level_Parallism = 6.954609
Bank_Level_Parallism_Col = 4.962030
Bank_Level_Parallism_Ready = 2.335673
write_to_read_ratio_blp_rw_average = 0.345895
GrpLevelPara = 2.746114 

BW Util details:
bwutil = 0.297682 
total_CMD = 131160 
util_bw = 39044 
Wasted_Col = 22996 
Wasted_Row = 4427 
Idle = 64693 

BW Util Bottlenecks: 
RCDc_limit = 22619 
RCDWRc_limit = 7662 
WTRc_limit = 10320 
RTWc_limit = 38204 
CCDLc_limit = 16009 
rwq = 0 
CCDLc_limit_alone = 11954 
WTRc_limit_alone = 9350 
RTWc_limit_alone = 35119 

Commands details: 
total_CMD = 131160 
n_nop = 86450 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10244 
n_act = 8026 
n_pre = 8010 
n_ref = 0 
n_req = 31361 
total_req = 39044 

Dual Bus Interface Util: 
issued_total_row = 16036 
issued_total_col = 39044 
Row_Bus_Util =  0.122263 
CoL_Bus_Util = 0.297682 
Either_Row_CoL_Bus_Util = 0.340881 
Issued_on_Two_Bus_Simul_Util = 0.079064 
issued_two_Eff = 0.231939 
queue_avg = 14.916659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9167
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131160 n_nop=86474 n_act=7993 n_pre=7977 n_ref_event=0 n_req=31363 n_rd=28800 n_rd_L2_A=0 n_write=0 n_wr_bk=10252 bw_util=0.2977
n_activity=69566 dram_eff=0.5614
bk0: 1856a 103088i bk1: 1856a 104655i bk2: 1792a 104373i bk3: 1792a 105075i bk4: 1792a 103960i bk5: 1792a 103263i bk6: 1792a 104281i bk7: 1792a 103295i bk8: 1792a 104161i bk9: 1792a 103952i bk10: 1792a 104705i bk11: 1792a 104764i bk12: 1792a 104059i bk13: 1792a 104350i bk14: 1792a 104811i bk15: 1792a 104539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745146
Row_Buffer_Locality_read = 0.793681
Row_Buffer_Locality_write = 0.199766
Bank_Level_Parallism = 6.969896
Bank_Level_Parallism_Col = 4.990345
Bank_Level_Parallism_Ready = 2.340930
write_to_read_ratio_blp_rw_average = 0.351131
GrpLevelPara = 2.782101 

BW Util details:
bwutil = 0.297743 
total_CMD = 131160 
util_bw = 39052 
Wasted_Col = 22921 
Wasted_Row = 4397 
Idle = 64790 

BW Util Bottlenecks: 
RCDc_limit = 22620 
RCDWRc_limit = 7646 
WTRc_limit = 10122 
RTWc_limit = 41331 
CCDLc_limit = 16344 
rwq = 0 
CCDLc_limit_alone = 11794 
WTRc_limit_alone = 9139 
RTWc_limit_alone = 37764 

Commands details: 
total_CMD = 131160 
n_nop = 86474 
Read = 28800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10252 
n_act = 7993 
n_pre = 7977 
n_ref = 0 
n_req = 31363 
total_req = 39052 

Dual Bus Interface Util: 
issued_total_row = 15970 
issued_total_col = 39052 
Row_Bus_Util =  0.121760 
CoL_Bus_Util = 0.297743 
Either_Row_CoL_Bus_Util = 0.340698 
Issued_on_Two_Bus_Simul_Util = 0.078805 
issued_two_Eff = 0.231303 
queue_avg = 14.909980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.91

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 463, Reservation_fails = 3117
L2_cache_bank[1]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 437, Reservation_fails = 4690
L2_cache_bank[2]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 429, Reservation_fails = 2602
L2_cache_bank[3]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 451, Reservation_fails = 3582
L2_cache_bank[4]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 481, Reservation_fails = 3917
L2_cache_bank[5]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 526, Reservation_fails = 5364
L2_cache_bank[6]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 506, Reservation_fails = 5074
L2_cache_bank[7]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 499, Reservation_fails = 5057
L2_cache_bank[8]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 506, Reservation_fails = 4147
L2_cache_bank[9]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 439, Reservation_fails = 4243
L2_cache_bank[10]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 432, Reservation_fails = 2686
L2_cache_bank[11]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 434, Reservation_fails = 3413
L2_cache_bank[12]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 468, Reservation_fails = 3337
L2_cache_bank[13]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 493, Reservation_fails = 3245
L2_cache_bank[14]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 518, Reservation_fails = 4232
L2_cache_bank[15]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 439, Reservation_fails = 5491
L2_cache_bank[16]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 480, Reservation_fails = 1934
L2_cache_bank[17]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 455, Reservation_fails = 3301
L2_cache_bank[18]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 512, Reservation_fails = 5038
L2_cache_bank[19]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 452, Reservation_fails = 2504
L2_cache_bank[20]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 492, Reservation_fails = 5395
L2_cache_bank[21]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 516, Reservation_fails = 6449
L2_cache_bank[22]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 451, Reservation_fails = 5062
L2_cache_bank[23]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 460, Reservation_fails = 3573
L2_cache_bank[24]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 472, Reservation_fails = 2705
L2_cache_bank[25]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 393, Reservation_fails = 2009
L2_cache_bank[26]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 462, Reservation_fails = 3177
L2_cache_bank[27]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 478, Reservation_fails = 1661
L2_cache_bank[28]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 508, Reservation_fails = 4812
L2_cache_bank[29]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 504, Reservation_fails = 5128
L2_cache_bank[30]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 466, Reservation_fails = 5036
L2_cache_bank[31]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 472, Reservation_fails = 6001
L2_cache_bank[32]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 513, Reservation_fails = 3475
L2_cache_bank[33]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 465, Reservation_fails = 4623
L2_cache_bank[34]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 489, Reservation_fails = 4889
L2_cache_bank[35]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 495, Reservation_fails = 3373
L2_cache_bank[36]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 461, Reservation_fails = 5350
L2_cache_bank[37]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 446, Reservation_fails = 4612
L2_cache_bank[38]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 438, Reservation_fails = 3395
L2_cache_bank[39]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 536, Reservation_fails = 3792
L2_cache_bank[40]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 475, Reservation_fails = 4024
L2_cache_bank[41]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 495, Reservation_fails = 3696
L2_cache_bank[42]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 499, Reservation_fails = 3509
L2_cache_bank[43]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 514, Reservation_fails = 3707
L2_cache_bank[44]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 432, Reservation_fails = 4044
L2_cache_bank[45]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 464, Reservation_fails = 3637
L2_cache_bank[46]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 483, Reservation_fails = 3578
L2_cache_bank[47]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 454, Reservation_fails = 3388
L2_cache_bank[48]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 510, Reservation_fails = 6877
L2_cache_bank[49]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 483, Reservation_fails = 4418
L2_cache_bank[50]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 496, Reservation_fails = 4891
L2_cache_bank[51]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 456, Reservation_fails = 3978
L2_cache_bank[52]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 459, Reservation_fails = 3884
L2_cache_bank[53]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 463, Reservation_fails = 2845
L2_cache_bank[54]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 453, Reservation_fails = 2924
L2_cache_bank[55]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 435, Reservation_fails = 3085
L2_cache_bank[56]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 473, Reservation_fails = 4333
L2_cache_bank[57]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 456, Reservation_fails = 5170
L2_cache_bank[58]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 496, Reservation_fails = 5128
L2_cache_bank[59]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 502, Reservation_fails = 5598
L2_cache_bank[60]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 466, Reservation_fails = 3280
L2_cache_bank[61]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 484, Reservation_fails = 2040
L2_cache_bank[62]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 446, Reservation_fails = 3291
L2_cache_bank[63]: Access = 34496, Miss = 20672, Miss_rate = 0.599, Pending_hits = 415, Reservation_fails = 1903
L2_total_cache_accesses = 2207744
L2_total_cache_misses = 1323008
L2_total_cache_miss_rate = 0.5993
L2_total_cache_pending_hits = 30246
L2_total_cache_reservation_fails = 254719
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 230400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 691200
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1806336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 254703
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.082
average_pipeline_duty_cycle=8339.839844
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4040064
	Total NON REG=562176
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4035456
	Total NON REG=562176
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4031872
	Total NON REG=562176
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6036832
	Total NON REG=843264
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4033856
	Total NON REG=562176
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4035328
	Total NON REG=562176
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4039872
	Total NON REG=562176
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6035520
	Total NON REG=843264
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4036192
	Total NON REG=562176
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4037664
	Total NON REG=562176
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4038496
	Total NON REG=562176
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4033600
	Total NON REG=562176
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4035904
	Total NON REG=562176
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4027232
	Total NON REG=562176
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6040928
	Total NON REG=843264
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4040576
	Total NON REG=562176
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4034368
	Total NON REG=562176
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4036544
	Total NON REG=562176
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4039936
	Total NON REG=562176
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4041312
	Total NON REG=562176
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6040448
	Total NON REG=843264
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6029120
	Total NON REG=843264
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6039616
	Total NON REG=843264
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4038880
	Total NON REG=562176
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4036192
	Total NON REG=562176
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4032864
	Total NON REG=562176
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6044064
	Total NON REG=843264
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4029760
	Total NON REG=562176
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6039232
	Total NON REG=843264
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4034688
	Total NON REG=562176
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6032256
	Total NON REG=843264
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4036352
	Total NON REG=562176
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6034208
	Total NON REG=843264
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6026816
	Total NON REG=843264
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6046816
	Total NON REG=843264
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6022048
	Total NON REG=843264
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6049984
	Total NON REG=843264
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6030080
	Total NON REG=843264
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4037440
	Total NON REG=562176
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4040192
	Total NON REG=562176
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6022688
	Total NON REG=843264
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4038720
	Total NON REG=562176
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6034752
	Total NON REG=843264
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6032192
	Total NON REG=843264
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4033888
	Total NON REG=562176
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6044640
	Total NON REG=843264
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4035552
	Total NON REG=562176
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6030496
	Total NON REG=843264
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6032832
	Total NON REG=843264
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4038944
	Total NON REG=562176
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6037440
	Total NON REG=843264
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4032672
	Total NON REG=562176
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4040032
	Total NON REG=562176
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4039840
	Total NON REG=562176
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6038848
	Total NON REG=843264
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4035424
	Total NON REG=562176
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4032576
	Total NON REG=562176
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6023872
	Total NON REG=843264
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6033344
	Total NON REG=843264
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6038464
	Total NON REG=843264
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6027296
	Total NON REG=843264
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4037696
	Total NON REG=562176
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4034208
	Total NON REG=562176
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4031584
	Total NON REG=562176
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4036512
	Total NON REG=562176
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6051488
	Total NON REG=843264
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6045536
	Total NON REG=843264
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6042080
	Total NON REG=843264
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6031392
	Total NON REG=843264
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4034880
	Total NON REG=562176
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6036768
	Total NON REG=843264
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4031936
	Total NON REG=562176
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4038880
	Total NON REG=562176
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6043264
	Total NON REG=843264
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6029568
	Total NON REG=843264
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4032352
	Total NON REG=562176
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4034272
	Total NON REG=562176
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6029184
	Total NON REG=843264
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=82584
	Total FP Deocded Instructions=14400
	Total INT Deocded Instructions=63816
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=46325760
	Total FP Acesses=221952
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14155776
	Total SP Acesses=3539712
	Total MEM Acesses=324096
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=10128
	Total REG Reads=8316672
	Total REG Writes=6042528
	Total NON REG=843264
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4037056
	Total NON REG=562176


==========Power Metrics -- Memory==========
Total memory controller accesses: 921600
Total memory controller reads: 921600
Total memory controller writes: 0
!!!Total Shared memory access: 476544
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 1806336
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 40761
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 60620
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1806336
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 854490
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 30246
	Cache_stats[GLOBAL_ACC_R][MISS] = 230400
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 254719
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 691200
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1806336
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=2207744
icnt_total_pkts_simt_to_mem=2207744
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2207744
Req_Network_cycles = 174674
Req_Network_injected_packets_per_cycle =      12.6392 
Req_Network_conflicts_per_cycle =      11.8754
Req_Network_conflicts_per_cycle_util =      17.0503
Req_Bank_Level_Parallism =      18.1470
Req_Network_in_buffer_full_per_cycle =       0.6808
Req_Network_in_buffer_avg_util =      65.0470
Req_Network_out_buffer_full_per_cycle =       0.0409
Req_Network_out_buffer_avg_util =       9.3983

Reply_Network_injected_packets_num = 2207744
Reply_Network_cycles = 174674
Reply_Network_injected_packets_per_cycle =       12.6392
Reply_Network_conflicts_per_cycle =       18.1437
Reply_Network_conflicts_per_cycle_util =      25.3898
Reply_Bank_Level_Parallism =      17.6870
Reply_Network_in_buffer_full_per_cycle =       0.0014
Reply_Network_in_buffer_avg_util =      18.4211
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1580
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 17 sec (977 sec)
gpgpu_simulation_rate = 169992 (inst/sec)
gpgpu_simulation_rate = 178 (cycle/sec)
gpgpu_silicon_slowdown = 6359550x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
