
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1

# Written on Sun Aug 25 12:01:14 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                                                              
0 -       top|osc_clk_inferred_clock                                  187.7 MHz     5.327         inferred     Autoconstr_clkgroup_0     98   
                                                                                                                                              
0 -       pll_ipgen_lscc_pll_Z1_layer0|outglobal_o_inferred_clock     116.2 MHz     8.605         inferred     Autoconstr_clkgroup_1     77   
                                                                                                                                              
0 -       top|smi_nwe_pi                                              171.4 MHz     5.833         inferred     Autoconstr_clkgroup_2     47   
==============================================================================================================================================


Clock Load Summary
******************

                                                            Clock     Source                                            Clock Pin                                                    Non-clock Pin     Non-clock Pin           
Clock                                                       Load      Pin                                               Seq Example                                                  Seq Example       Comb Example            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                 -                                                            -                 -                       
                                                                                                                                                                                                                               
top|osc_clk_inferred_clock                                  98        OSCInst0.CLKHF(HSOSC)                             prev_frame_sync.C                                            -                 -                       
                                                                                                                                                                                                                               
pll_ipgen_lscc_pll_Z1_layer0|outglobal_o_inferred_clock     77        my_pll.lscc_pll_inst.u_PLL_B.OUTGLOBAL(PLL_B)     tlc0.line_prev.C                                             -                 -                       
                                                                                                                                                                                                                               
top|smi_nwe_pi                                              47        smi_nwe_pi(port)                                  color_fifo.lscc_fifo_dc_inst.genblk5\.rp_sync2_r[10:0].C     -                 un1_smi_nwe_pi.I[0](inv)
===============================================================================================================================================================================================================================
