T_1 void F_1 ( void )\r\n{\r\nF_2 () ;\r\n__asm__ __volatile__(\r\n" .set push \n"\r\n" .set noat \n"\r\n#ifdef F_3\r\n" mfc0 $1, $2, 1 \n"\r\n" ori $1, 0x400 \n"\r\n" .set noreorder \n"\r\n" mtc0 $1, $2, 1 \n"\r\n#elif F_4 ( V_1 )\r\n#else\r\n" mfc0 $1,$12 \n"\r\n" ori $1,0x1f \n"\r\n" xori $1,0x1f \n"\r\n" .set noreorder \n"\r\n" mtc0 $1,$12 \n"\r\n#endif\r\n" " __stringify(__irq_disable_hazard) " \n"\r\n" .set pop \n"\r\n:\r\n:\r\n: "memory");\r\nF_5 () ;\r\n}\r\nT_1 unsigned long F_6 ( void )\r\n{\r\nunsigned long V_2 ;\r\nF_2 () ;\r\n__asm__ __volatile__(\r\n" .set push \n"\r\n" .set reorder \n"\r\n" .set noat \n"\r\n#ifdef F_3\r\n" mfc0 %[flags], $2, 1 \n"\r\n" ori $1, %[flags], 0x400 \n"\r\n" .set noreorder \n"\r\n" mtc0 $1, $2, 1 \n"\r\n" andi %[flags], %[flags], 0x400 \n"\r\n#elif F_4 ( V_1 )\r\n#else\r\n" mfc0 %[flags], $12 \n"\r\n" ori $1, %[flags], 0x1f \n"\r\n" xori $1, 0x1f \n"\r\n" .set noreorder \n"\r\n" mtc0 $1, $12 \n"\r\n#endif\r\n" " __stringify(__irq_disable_hazard) " \n"\r\n" .set pop \n"\r\n: [flags] "=r" (flags)\r\n:\r\n: "memory");\r\nF_5 () ;\r\nreturn V_2 ;\r\n}\r\nT_1 void F_7 ( unsigned long V_2 )\r\n{\r\nunsigned long V_3 ;\r\n#ifdef F_3\r\nif ( F_8 ( ! ( V_2 & 0x0400 ) ) )\r\nF_9 () ;\r\n#endif\r\nF_2 () ;\r\n__asm__ __volatile__(\r\n" .set push \n"\r\n" .set noreorder \n"\r\n" .set noat \n"\r\n#ifdef F_3\r\n" mfc0 $1, $2, 1 \n"\r\n" andi %[flags], 0x400 \n"\r\n" ori $1, 0x400 \n"\r\n" xori $1, 0x400 \n"\r\n" or %[flags], $1 \n"\r\n" mtc0 %[flags], $2, 1 \n"\r\n#elif F_4 ( V_1 ) && F_4 ( V_4 )\r\n#elif F_4 ( V_1 )\r\n#else\r\n" mfc0 $1, $12 \n"\r\n" andi %[flags], 1 \n"\r\n" ori $1, 0x1f \n"\r\n" xori $1, 0x1f \n"\r\n" or %[flags], $1 \n"\r\n" mtc0 %[flags], $12 \n"\r\n#endif\r\n" " __stringify(__irq_disable_hazard) " \n"\r\n" .set pop \n"\r\n: [flags] "=r" (__tmp1)\r\n: "0" (flags)\r\n: "memory");\r\nF_5 () ;\r\n}\r\nT_1 void F_10 ( unsigned long V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 () ;\r\n__asm__ __volatile__(\r\n" .set push \n"\r\n" .set noreorder \n"\r\n" .set noat \n"\r\n#ifdef F_3\r\n" mfc0 $1, $2, 1 \n"\r\n" andi %[flags], 0x400 \n"\r\n" ori $1, 0x400 \n"\r\n" xori $1, 0x400 \n"\r\n" or %[flags], $1 \n"\r\n" mtc0 %[flags], $2, 1 \n"\r\n#elif F_4 ( V_1 ) && F_4 ( V_4 )\r\n#elif F_4 ( V_1 )\r\n#else\r\n" mfc0 $1, $12 \n"\r\n" andi %[flags], 1 \n"\r\n" ori $1, 0x1f \n"\r\n" xori $1, 0x1f \n"\r\n" or %[flags], $1 \n"\r\n" mtc0 %[flags], $12 \n"\r\n#endif\r\n" " __stringify(__irq_disable_hazard) " \n"\r\n" .set pop \n"\r\n: [flags] "=r" (__tmp1)\r\n: "0" (flags)\r\n: "memory");\r\nF_5 () ;\r\n}
