// Seed: 4253395339
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1._id_0 = 0;
  inout reg id_1;
  always
    if (1) begin : LABEL_0
      #1 id_1 = id_2;
    end
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_4 = 32'd43
) (
    input uwire _id_0
);
  parameter id_2 = -1'b0 - 1;
  logic id_3;
  ;
  wire _id_4;
  reg [~  1 : id_4] id_5, id_6;
  generate
    wire id_7;
  endgenerate
  always_ff begin : LABEL_0
    id_5 = -1;
  end
  parameter [id_0 : -1  +  -1 'b0] id_8 = 1;
  parameter id_9 = id_8;
  initial begin : LABEL_1
    if (-1) id_6 <= id_0;
  end
  logic id_10;
  ;
  assign id_6 = id_3;
  logic id_11;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  integer id_12;
  ;
endmodule
