#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 19 16:14:39 2018
# Process ID: 12156
# Current directory: E:/EES_351/351_test/351_test.runs/design_1_ees_dac0832_0_0_synth_1
# Command line: vivado.exe -log design_1_ees_dac0832_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ees_dac0832_0_0.tcl
# Log file: E:/EES_351/351_test/351_test.runs/design_1_ees_dac0832_0_0_synth_1/design_1_ees_dac0832_0_0.vds
# Journal file: E:/EES_351/351_test/351_test.runs/design_1_ees_dac0832_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ees_dac0832_0_0.tcl -notrace
Command: synth_design -top design_1_ees_dac0832_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 411.965 ; gain = 100.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ees_dac0832_0_0' [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ip/design_1_ees_dac0832_0_0/synth/design_1_ees_dac0832_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ees_dac0832_v1_0' [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ees_dac0832_v1_0_S00_AXI' [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:377]
INFO: [Synth 8-256] done synthesizing module 'ees_dac0832_v1_0_S00_AXI' (1#1) [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ees_dac0832_v1_0' (2#1) [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_ees_dac0832_0_0' (3#1) [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ip/design_1_ees_dac0832_0_0/synth/design_1_ees_dac0832_0_0.v:57]
WARNING: [Synth 8-3331] design ees_dac0832_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ees_dac0832_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ees_dac0832_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ees_dac0832_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ees_dac0832_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ees_dac0832_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 464.270 ; gain = 153.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 464.270 ; gain = 153.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 811.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 811.832 ; gain = 500.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 811.832 ; gain = 500.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 811.832 ; gain = 500.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dac_data_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dac_cnt_reg was removed.  [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:419]
WARNING: [Synth 8-6014] Unused sequential element dac_data_cnt_reg was removed.  [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:428]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 811.832 ; gain = 500.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ees_dac0832_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/ees_dac0832_v1_0_S00_AXI_inst/dac_data_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg was removed.  [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:419]
WARNING: [Synth 8-6014] Unused sequential element inst/ees_dac0832_v1_0_S00_AXI_inst/dac_data_cnt_reg was removed.  [e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ipshared/ca9a/hdl/ees_dac0832_v1_0_S00_AXI.v:428]
WARNING: [Synth 8-3331] design design_1_ees_dac0832_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_ees_dac0832_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_ees_dac0832_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_ees_dac0832_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_ees_dac0832_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_ees_dac0832_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/ees_dac0832_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ees_dac0832_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ees_dac0832_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ees_dac0832_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ees_dac0832_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ees_dac0832_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[16]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[17]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[18]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[19]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[20]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[21]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[22]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[23]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[24]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[25]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[26]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[27]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[28]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[29]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[30]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/dac_cnt_reg[31]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_ees_dac0832_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ees_dac0832_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_ees_dac0832_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 811.832 ; gain = 500.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 815.086 ; gain = 503.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 815.309 ; gain = 504.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |    32|
|6     |LUT5   |     4|
|7     |LUT6   |    49|
|8     |FDRE   |   202|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   301|
|2     |  inst                            |ees_dac0832_v1_0         |   301|
|3     |    ees_dac0832_v1_0_S00_AXI_inst |ees_dac0832_v1_0_S00_AXI |   301|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 836.371 ; gain = 177.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 836.371 ; gain = 525.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 837.125 ; gain = 537.410
INFO: [Common 17-1381] The checkpoint 'E:/EES_351/351_test/351_test.runs/design_1_ees_dac0832_0_0_synth_1/design_1_ees_dac0832_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/EES_351/351_test/351_test.srcs/sources_1/bd/design_1/ip/design_1_ees_dac0832_0_0/design_1_ees_dac0832_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/EES_351/351_test/351_test.runs/design_1_ees_dac0832_0_0_synth_1/design_1_ees_dac0832_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ees_dac0832_0_0_utilization_synth.rpt -pb design_1_ees_dac0832_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 837.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 19 16:15:44 2018...
