--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml sumavg_dp.twx sumavg_dp.ncd -o sumavg_dp.twr sumavg_dp.pcf
-ucf sumavg_dp.ucf

Design file:              sumavg_dp.ncd
Physical constraint file: sumavg_dp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRELIMINARY 1.08 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;

 12802 paths analyzed, 722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.522ns.
--------------------------------------------------------------------------------

Paths for end point result_20 (SLICE_X23Y36.A3), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_res_4 (FF)
  Destination:          result_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.251 - 0.272)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_res_4 to result_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.CQ      Tcko                  0.476   R_res<6>
                                                       R_res_4
    SLICE_X24Y48.A2      net (fanout=2)        1.123   R_res<4>
    SLICE_X24Y48.AMUX    Tilo                  0.298   in_R_res<7>
                                                       Madd_in_R_res4
    SLICE_X24Y48.BX      net (fanout=2)        1.151   Madd_in_R_res4
    SLICE_X24Y48.COUT    Tbxcy                 0.197   in_R_res<7>
                                                       Madd_in_R_res_cy<0>_6
    SLICE_X24Y49.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>7
    SLICE_X24Y49.COUT    Tbyp                  0.091   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X23Y36.A3      net (fanout=33)       1.607   overflow_OBUF
    SLICE_X23Y36.CLK     Tas                   0.373   result_23
                                                       result_20_rstpot
                                                       result_20
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.551ns logic, 4.915ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_D1_8 (FF)
  Destination:          result_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.509 - 0.566)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_D1_8 to result_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.AQ      Tcko                  0.430   R_D1<14>
                                                       R_D1_8
    SLICE_X24Y49.A1      net (fanout=1)        1.182   R_D1<8>
    SLICE_X24Y49.AMUX    Tilo                  0.298   in_R_res<11>
                                                       Madd_in_R_res8
    SLICE_X24Y49.BX      net (fanout=2)        1.151   Madd_in_R_res8
    SLICE_X24Y49.COUT    Tbxcy                 0.197   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X23Y36.A3      net (fanout=33)       1.607   overflow_OBUF
    SLICE_X23Y36.CLK     Tas                   0.373   result_23
                                                       result_20_rstpot
                                                       result_20
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (2.414ns logic, 4.971ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_D1_4 (FF)
  Destination:          result_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.379ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.251 - 0.271)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_D1_4 to result_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.CQ      Tcko                  0.430   R_D1<6>
                                                       R_D1_4
    SLICE_X24Y48.A3      net (fanout=1)        1.082   R_D1<4>
    SLICE_X24Y48.AMUX    Tilo                  0.298   in_R_res<7>
                                                       Madd_in_R_res4
    SLICE_X24Y48.BX      net (fanout=2)        1.151   Madd_in_R_res4
    SLICE_X24Y48.COUT    Tbxcy                 0.197   in_R_res<7>
                                                       Madd_in_R_res_cy<0>_6
    SLICE_X24Y49.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>7
    SLICE_X24Y49.COUT    Tbyp                  0.091   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X23Y36.A3      net (fanout=33)       1.607   overflow_OBUF
    SLICE_X23Y36.CLK     Tas                   0.373   result_23
                                                       result_20_rstpot
                                                       result_20
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (2.505ns logic, 4.874ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point result_21 (SLICE_X23Y36.B4), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_res_4 (FF)
  Destination:          result_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.251 - 0.272)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_res_4 to result_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.CQ      Tcko                  0.476   R_res<6>
                                                       R_res_4
    SLICE_X24Y48.A2      net (fanout=2)        1.123   R_res<4>
    SLICE_X24Y48.AMUX    Tilo                  0.298   in_R_res<7>
                                                       Madd_in_R_res4
    SLICE_X24Y48.BX      net (fanout=2)        1.151   Madd_in_R_res4
    SLICE_X24Y48.COUT    Tbxcy                 0.197   in_R_res<7>
                                                       Madd_in_R_res_cy<0>_6
    SLICE_X24Y49.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>7
    SLICE_X24Y49.COUT    Tbyp                  0.091   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X23Y36.B4      net (fanout=33)       1.600   overflow_OBUF
    SLICE_X23Y36.CLK     Tas                   0.373   result_23
                                                       result_21_rstpot
                                                       result_21
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (2.551ns logic, 4.908ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_D1_8 (FF)
  Destination:          result_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.509 - 0.566)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_D1_8 to result_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.AQ      Tcko                  0.430   R_D1<14>
                                                       R_D1_8
    SLICE_X24Y49.A1      net (fanout=1)        1.182   R_D1<8>
    SLICE_X24Y49.AMUX    Tilo                  0.298   in_R_res<11>
                                                       Madd_in_R_res8
    SLICE_X24Y49.BX      net (fanout=2)        1.151   Madd_in_R_res8
    SLICE_X24Y49.COUT    Tbxcy                 0.197   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X23Y36.B4      net (fanout=33)       1.600   overflow_OBUF
    SLICE_X23Y36.CLK     Tas                   0.373   result_23
                                                       result_21_rstpot
                                                       result_21
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (2.414ns logic, 4.964ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_D1_4 (FF)
  Destination:          result_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.251 - 0.271)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_D1_4 to result_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.CQ      Tcko                  0.430   R_D1<6>
                                                       R_D1_4
    SLICE_X24Y48.A3      net (fanout=1)        1.082   R_D1<4>
    SLICE_X24Y48.AMUX    Tilo                  0.298   in_R_res<7>
                                                       Madd_in_R_res4
    SLICE_X24Y48.BX      net (fanout=2)        1.151   Madd_in_R_res4
    SLICE_X24Y48.COUT    Tbxcy                 0.197   in_R_res<7>
                                                       Madd_in_R_res_cy<0>_6
    SLICE_X24Y49.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>7
    SLICE_X24Y49.COUT    Tbyp                  0.091   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X23Y36.B4      net (fanout=33)       1.600   overflow_OBUF
    SLICE_X23Y36.CLK     Tas                   0.373   result_23
                                                       result_21_rstpot
                                                       result_21
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (2.505ns logic, 4.867ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point result_26 (SLICE_X22Y33.C4), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_res_4 (FF)
  Destination:          result_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.256 - 0.272)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_res_4 to result_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.CQ      Tcko                  0.476   R_res<6>
                                                       R_res_4
    SLICE_X24Y48.A2      net (fanout=2)        1.123   R_res<4>
    SLICE_X24Y48.AMUX    Tilo                  0.298   in_R_res<7>
                                                       Madd_in_R_res4
    SLICE_X24Y48.BX      net (fanout=2)        1.151   Madd_in_R_res4
    SLICE_X24Y48.COUT    Tbxcy                 0.197   in_R_res<7>
                                                       Madd_in_R_res_cy<0>_6
    SLICE_X24Y49.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>7
    SLICE_X24Y49.COUT    Tbyp                  0.091   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X22Y33.C4      net (fanout=33)       1.612   overflow_OBUF
    SLICE_X22Y33.CLK     Tas                   0.339   result_27
                                                       result_26_rstpot
                                                       result_26
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (2.517ns logic, 4.920ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_D1_8 (FF)
  Destination:          result_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.514 - 0.566)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_D1_8 to result_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.AQ      Tcko                  0.430   R_D1<14>
                                                       R_D1_8
    SLICE_X24Y49.A1      net (fanout=1)        1.182   R_D1<8>
    SLICE_X24Y49.AMUX    Tilo                  0.298   in_R_res<11>
                                                       Madd_in_R_res8
    SLICE_X24Y49.BX      net (fanout=2)        1.151   Madd_in_R_res8
    SLICE_X24Y49.COUT    Tbxcy                 0.197   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X22Y33.C4      net (fanout=33)       1.612   overflow_OBUF
    SLICE_X22Y33.CLK     Tas                   0.339   result_27
                                                       result_26_rstpot
                                                       result_26
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (2.380ns logic, 4.976ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_D1_4 (FF)
  Destination:          result_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.350ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.256 - 0.271)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: R_D1_4 to result_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.CQ      Tcko                  0.430   R_D1<6>
                                                       R_D1_4
    SLICE_X24Y48.A3      net (fanout=1)        1.082   R_D1<4>
    SLICE_X24Y48.AMUX    Tilo                  0.298   in_R_res<7>
                                                       Madd_in_R_res4
    SLICE_X24Y48.BX      net (fanout=2)        1.151   Madd_in_R_res4
    SLICE_X24Y48.COUT    Tbxcy                 0.197   in_R_res<7>
                                                       Madd_in_R_res_cy<0>_6
    SLICE_X24Y49.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>7
    SLICE_X24Y49.COUT    Tbyp                  0.091   in_R_res<11>
                                                       Madd_in_R_res_cy<0>_10
    SLICE_X24Y50.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>11
    SLICE_X24Y50.COUT    Tbyp                  0.091   in_R_res<15>
                                                       Madd_in_R_res_cy<0>_14
    SLICE_X24Y51.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>15
    SLICE_X24Y51.COUT    Tbyp                  0.091   in_R_res<19>
                                                       Madd_in_R_res_cy<0>_18
    SLICE_X24Y52.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>19
    SLICE_X24Y52.COUT    Tbyp                  0.091   in_R_res<23>
                                                       Madd_in_R_res_cy<0>_22
    SLICE_X24Y53.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>23
    SLICE_X24Y53.COUT    Tbyp                  0.091   in_R_res<27>
                                                       Madd_in_R_res_cy<0>_26
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   Madd_in_R_res_cy<0>27
    SLICE_X24Y54.DMUX    Tcind                 0.289   in_R_res<30>
                                                       Madd_in_R_res_xor<0>_30
    SLICE_X26Y47.D4      net (fanout=2)        1.016   in_R_res<31>
    SLICE_X26Y47.DMUX    Topdd                 0.463   overflow_OBUF
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_lut<0>31
                                                       Madd_in_R_res[31]_in_R_D2[31]_add_24_OUT_xor<0>_30
    SLICE_X22Y33.C4      net (fanout=33)       1.612   overflow_OBUF
    SLICE_X22Y33.CLK     Tas                   0.339   result_27
                                                       result_26_rstpot
                                                       result_26
    -------------------------------------------------  ---------------------------
    Total                                      7.350ns (2.471ns logic, 4.879ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point result_4 (SLICE_X28Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               result_4 (FF)
  Destination:          result_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: result_4 to result_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.AQ      Tcko                  0.200   result_7
                                                       result_4
    SLICE_X28Y37.A6      net (fanout=2)        0.026   result_4
    SLICE_X28Y37.CLK     Tah         (-Th)    -0.190   result_7
                                                       result_4_rstpot
                                                       result_4
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point result_19 (SLICE_X24Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               result_19 (FF)
  Destination:          result_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: result_19 to result_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.DQ      Tcko                  0.200   result_19
                                                       result_19
    SLICE_X24Y38.D6      net (fanout=2)        0.027   result_19
    SLICE_X24Y38.CLK     Tah         (-Th)    -0.190   result_19
                                                       result_19_rstpot
                                                       result_19
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point result_12 (SLICE_X28Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               result_12 (FF)
  Destination:          result_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: result_12 to result_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.200   result_15
                                                       result_12
    SLICE_X28Y38.A6      net (fanout=2)        0.027   result_12
    SLICE_X28Y38.CLK     Tah         (-Th)    -0.190   result_15
                                                       result_12_rstpot
                                                       result_12
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.730ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.270ns (440.529MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: R_X<3>/CLK
  Logical resource: R_X_0/CK
  Location pin: SLICE_X26Y22.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: R_X<3>/SR
  Logical resource: R_X_0/SR
  Location pin: SLICE_X26Y22.SR
  Clock network: DIV/CTRL/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.522|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12802 paths, 0 nets, and 800 connections

Design statistics:
   Minimum period:   7.522ns{1}   (Maximum frequency: 132.943MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 23 16:17:05 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



