$date
	Sat Oct 22 23:29:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1041195
b1100 !
1"
#1041198
b1100 &
b1100 %
1$
#1041199
0"
#1041202
b110 &
b110 %
#1041206
b11 &
b11 %
#1041210
b1010 &
b1010 %
#1041214
b101 &
b101 %
#1041218
b10000 &
b10000 %
#1041222
b1000 &
b1000 %
#1041226
b100 &
b100 %
#1041230
b10 &
b10 %
#1041234
b1 &
b1 %
1#
#1041238
b0 &
0#
b0 %
0$
#2039701
b1101 !
1"
#2039702
b1101 &
b1101 %
1$
#2039703
0"
#2039706
b101000 &
b101000 %
#2039710
b10100 &
b10100 %
#2039714
b1010 &
b1010 %
#2039718
b101 &
b101 %
#2039722
b10000 &
b10000 %
#2039726
b1000 &
b1000 %
#2039730
b100 &
b100 %
#2039734
b10 &
b10 %
#2039738
b1 &
b1 %
1#
#2039742
b0 &
0#
b0 %
0$
#2965946
b1011 &
b1011 %
1$
b1011 !
1"
#2965947
0"
#2965950
b100010 &
b100010 %
#2965954
b10001 &
b10001 %
#2965958
b110100 &
b110100 %
#2965962
b11010 &
b11010 %
#2965966
b1101 &
b1101 %
#2965970
b101000 &
b101000 %
#2965974
b10100 &
b10100 %
#2965978
b1010 &
b1010 %
#2965982
b101 &
b101 %
#2965986
b10000 &
b10000 %
#2965990
b1000 &
b1000 %
#2965994
b100 &
b100 %
#2965998
b10 &
b10 %
#2966002
b1 &
b1 %
1#
#2966006
b0 &
0#
b0 %
0$
#4500012
