/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DC */
.set DC__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DC__0__MASK, 0x20
.set DC__0__PC, CYREG_PRT2_PC5
.set DC__0__PORT, 2
.set DC__0__SHIFT, 5
.set DC__AG, CYREG_PRT2_AG
.set DC__AMUX, CYREG_PRT2_AMUX
.set DC__BIE, CYREG_PRT2_BIE
.set DC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DC__BYP, CYREG_PRT2_BYP
.set DC__CTL, CYREG_PRT2_CTL
.set DC__DM0, CYREG_PRT2_DM0
.set DC__DM1, CYREG_PRT2_DM1
.set DC__DM2, CYREG_PRT2_DM2
.set DC__DR, CYREG_PRT2_DR
.set DC__INP_DIS, CYREG_PRT2_INP_DIS
.set DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DC__LCD_EN, CYREG_PRT2_LCD_EN
.set DC__MASK, 0x20
.set DC__PORT, 2
.set DC__PRT, CYREG_PRT2_PRT
.set DC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DC__PS, CYREG_PRT2_PS
.set DC__SHIFT, 5
.set DC__SLW, CYREG_PRT2_SLW

/* Fs */
.set Fs__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Fs__0__MASK, 0x40
.set Fs__0__PC, CYREG_PRT1_PC6
.set Fs__0__PORT, 1
.set Fs__0__SHIFT, 6
.set Fs__AG, CYREG_PRT1_AG
.set Fs__AMUX, CYREG_PRT1_AMUX
.set Fs__BIE, CYREG_PRT1_BIE
.set Fs__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Fs__BYP, CYREG_PRT1_BYP
.set Fs__CTL, CYREG_PRT1_CTL
.set Fs__DM0, CYREG_PRT1_DM0
.set Fs__DM1, CYREG_PRT1_DM1
.set Fs__DM2, CYREG_PRT1_DM2
.set Fs__DR, CYREG_PRT1_DR
.set Fs__INP_DIS, CYREG_PRT1_INP_DIS
.set Fs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Fs__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Fs__LCD_EN, CYREG_PRT1_LCD_EN
.set Fs__MASK, 0x40
.set Fs__PORT, 1
.set Fs__PRT, CYREG_PRT1_PRT
.set Fs__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Fs__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Fs__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Fs__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Fs__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Fs__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Fs__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Fs__PS, CYREG_PRT1_PS
.set Fs__SHIFT, 6
.set Fs__SLW, CYREG_PRT1_SLW

/* SS */
.set SS__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SS__0__MASK, 0x80
.set SS__0__PC, CYREG_PRT2_PC7
.set SS__0__PORT, 2
.set SS__0__SHIFT, 7
.set SS__AG, CYREG_PRT2_AG
.set SS__AMUX, CYREG_PRT2_AMUX
.set SS__BIE, CYREG_PRT2_BIE
.set SS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SS__BYP, CYREG_PRT2_BYP
.set SS__CTL, CYREG_PRT2_CTL
.set SS__DM0, CYREG_PRT2_DM0
.set SS__DM1, CYREG_PRT2_DM1
.set SS__DM2, CYREG_PRT2_DM2
.set SS__DR, CYREG_PRT2_DR
.set SS__INP_DIS, CYREG_PRT2_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT2_LCD_EN
.set SS__MASK, 0x80
.set SS__PORT, 2
.set SS__PRT, CYREG_PRT2_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SS__PS, CYREG_PRT2_PS
.set SS__SHIFT, 7
.set SS__SLW, CYREG_PRT2_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT2_PC2
.set LED__0__PORT, 2
.set LED__0__SHIFT, 2
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x04
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT2_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set MISO__0__MASK, 0x02
.set MISO__0__PC, CYREG_PRT2_PC1
.set MISO__0__PORT, 2
.set MISO__0__SHIFT, 1
.set MISO__AG, CYREG_PRT2_AG
.set MISO__AMUX, CYREG_PRT2_AMUX
.set MISO__BIE, CYREG_PRT2_BIE
.set MISO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO__BYP, CYREG_PRT2_BYP
.set MISO__CTL, CYREG_PRT2_CTL
.set MISO__DM0, CYREG_PRT2_DM0
.set MISO__DM1, CYREG_PRT2_DM1
.set MISO__DM2, CYREG_PRT2_DM2
.set MISO__DR, CYREG_PRT2_DR
.set MISO__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO__MASK, 0x02
.set MISO__PORT, 2
.set MISO__PRT, CYREG_PRT2_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO__PS, CYREG_PRT2_PS
.set MISO__SHIFT, 1
.set MISO__SLW, CYREG_PRT2_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set MOSI__0__MASK, 0x10
.set MOSI__0__PC, CYREG_PRT2_PC4
.set MOSI__0__PORT, 2
.set MOSI__0__SHIFT, 4
.set MOSI__AG, CYREG_PRT2_AG
.set MOSI__AMUX, CYREG_PRT2_AMUX
.set MOSI__BIE, CYREG_PRT2_BIE
.set MOSI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOSI__BYP, CYREG_PRT2_BYP
.set MOSI__CTL, CYREG_PRT2_CTL
.set MOSI__DM0, CYREG_PRT2_DM0
.set MOSI__DM1, CYREG_PRT2_DM1
.set MOSI__DM2, CYREG_PRT2_DM2
.set MOSI__DR, CYREG_PRT2_DR
.set MOSI__INP_DIS, CYREG_PRT2_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT2_LCD_EN
.set MOSI__MASK, 0x10
.set MOSI__PORT, 2
.set MOSI__PRT, CYREG_PRT2_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOSI__PS, CYREG_PRT2_PS
.set MOSI__SHIFT, 4
.set MOSI__SLW, CYREG_PRT2_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SCLK__0__MASK, 0x08
.set SCLK__0__PC, CYREG_PRT2_PC3
.set SCLK__0__PORT, 2
.set SCLK__0__SHIFT, 3
.set SCLK__AG, CYREG_PRT2_AG
.set SCLK__AMUX, CYREG_PRT2_AMUX
.set SCLK__BIE, CYREG_PRT2_BIE
.set SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK__BYP, CYREG_PRT2_BYP
.set SCLK__CTL, CYREG_PRT2_CTL
.set SCLK__DM0, CYREG_PRT2_DM0
.set SCLK__DM1, CYREG_PRT2_DM1
.set SCLK__DM2, CYREG_PRT2_DM2
.set SCLK__DR, CYREG_PRT2_DR
.set SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK__MASK, 0x08
.set SCLK__PORT, 2
.set SCLK__PRT, CYREG_PRT2_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK__PS, CYREG_PRT2_PS
.set SCLK__SHIFT, 3
.set SCLK__SLW, CYREG_PRT2_SLW

/* RESET */
.set RESET__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RESET__0__MASK, 0x40
.set RESET__0__PC, CYREG_PRT2_PC6
.set RESET__0__PORT, 2
.set RESET__0__SHIFT, 6
.set RESET__AG, CYREG_PRT2_AG
.set RESET__AMUX, CYREG_PRT2_AMUX
.set RESET__BIE, CYREG_PRT2_BIE
.set RESET__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RESET__BYP, CYREG_PRT2_BYP
.set RESET__CTL, CYREG_PRT2_CTL
.set RESET__DM0, CYREG_PRT2_DM0
.set RESET__DM1, CYREG_PRT2_DM1
.set RESET__DM2, CYREG_PRT2_DM2
.set RESET__DR, CYREG_PRT2_DR
.set RESET__INP_DIS, CYREG_PRT2_INP_DIS
.set RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RESET__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RESET__LCD_EN, CYREG_PRT2_LCD_EN
.set RESET__MASK, 0x40
.set RESET__PORT, 2
.set RESET__PRT, CYREG_PRT2_PRT
.set RESET__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RESET__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RESET__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RESET__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RESET__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RESET__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RESET__PS, CYREG_PRT2_PS
.set RESET__SHIFT, 6
.set RESET__SLW, CYREG_PRT2_SLW

/* Inputs */
.set Inputs__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Inputs__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Inputs__INTC_MASK, 0x20000
.set Inputs__INTC_NUMBER, 17
.set Inputs__INTC_PRIOR_NUM, 2
.set Inputs__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set Inputs__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Inputs__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB12_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB09_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB09_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB09_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB09_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB09_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB09_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB10_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB10_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x01
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x02
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x02

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* NewNote */
.set NewNote__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NewNote__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NewNote__INTC_MASK, 0x02
.set NewNote__INTC_NUMBER, 1
.set NewNote__INTC_PRIOR_NUM, 6
.set NewNote__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set NewNote__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NewNote__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SaxKeys */
.set SaxKeys__0__AG, CYREG_PRT4_AG
.set SaxKeys__0__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__0__BIE, CYREG_PRT4_BIE
.set SaxKeys__0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__0__BYP, CYREG_PRT4_BYP
.set SaxKeys__0__CTL, CYREG_PRT4_CTL
.set SaxKeys__0__DM0, CYREG_PRT4_DM0
.set SaxKeys__0__DM1, CYREG_PRT4_DM1
.set SaxKeys__0__DM2, CYREG_PRT4_DM2
.set SaxKeys__0__DR, CYREG_PRT4_DR
.set SaxKeys__0__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set SaxKeys__0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__0__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__0__MASK, 0x01
.set SaxKeys__0__PC, CYREG_PRT4_PC0
.set SaxKeys__0__PORT, 4
.set SaxKeys__0__PRT, CYREG_PRT4_PRT
.set SaxKeys__0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__0__PS, CYREG_PRT4_PS
.set SaxKeys__0__SHIFT, 0
.set SaxKeys__0__SLW, CYREG_PRT4_SLW
.set SaxKeys__1__AG, CYREG_PRT4_AG
.set SaxKeys__1__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__1__BIE, CYREG_PRT4_BIE
.set SaxKeys__1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__1__BYP, CYREG_PRT4_BYP
.set SaxKeys__1__CTL, CYREG_PRT4_CTL
.set SaxKeys__1__DM0, CYREG_PRT4_DM0
.set SaxKeys__1__DM1, CYREG_PRT4_DM1
.set SaxKeys__1__DM2, CYREG_PRT4_DM2
.set SaxKeys__1__DR, CYREG_PRT4_DR
.set SaxKeys__1__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__1__INTTYPE, CYREG_PICU4_INTTYPE1
.set SaxKeys__1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__1__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__1__MASK, 0x02
.set SaxKeys__1__PC, CYREG_PRT4_PC1
.set SaxKeys__1__PORT, 4
.set SaxKeys__1__PRT, CYREG_PRT4_PRT
.set SaxKeys__1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__1__PS, CYREG_PRT4_PS
.set SaxKeys__1__SHIFT, 1
.set SaxKeys__1__SLW, CYREG_PRT4_SLW
.set SaxKeys__10__AG, CYREG_PRT5_AG
.set SaxKeys__10__AMUX, CYREG_PRT5_AMUX
.set SaxKeys__10__BIE, CYREG_PRT5_BIE
.set SaxKeys__10__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SaxKeys__10__BYP, CYREG_PRT5_BYP
.set SaxKeys__10__CTL, CYREG_PRT5_CTL
.set SaxKeys__10__DM0, CYREG_PRT5_DM0
.set SaxKeys__10__DM1, CYREG_PRT5_DM1
.set SaxKeys__10__DM2, CYREG_PRT5_DM2
.set SaxKeys__10__DR, CYREG_PRT5_DR
.set SaxKeys__10__INP_DIS, CYREG_PRT5_INP_DIS
.set SaxKeys__10__INTTYPE, CYREG_PICU5_INTTYPE2
.set SaxKeys__10__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SaxKeys__10__LCD_EN, CYREG_PRT5_LCD_EN
.set SaxKeys__10__MASK, 0x04
.set SaxKeys__10__PC, CYREG_PRT5_PC2
.set SaxKeys__10__PORT, 5
.set SaxKeys__10__PRT, CYREG_PRT5_PRT
.set SaxKeys__10__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SaxKeys__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SaxKeys__10__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SaxKeys__10__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SaxKeys__10__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SaxKeys__10__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SaxKeys__10__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SaxKeys__10__PS, CYREG_PRT5_PS
.set SaxKeys__10__SHIFT, 2
.set SaxKeys__10__SLW, CYREG_PRT5_SLW
.set SaxKeys__11__AG, CYREG_PRT5_AG
.set SaxKeys__11__AMUX, CYREG_PRT5_AMUX
.set SaxKeys__11__BIE, CYREG_PRT5_BIE
.set SaxKeys__11__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SaxKeys__11__BYP, CYREG_PRT5_BYP
.set SaxKeys__11__CTL, CYREG_PRT5_CTL
.set SaxKeys__11__DM0, CYREG_PRT5_DM0
.set SaxKeys__11__DM1, CYREG_PRT5_DM1
.set SaxKeys__11__DM2, CYREG_PRT5_DM2
.set SaxKeys__11__DR, CYREG_PRT5_DR
.set SaxKeys__11__INP_DIS, CYREG_PRT5_INP_DIS
.set SaxKeys__11__INTTYPE, CYREG_PICU5_INTTYPE3
.set SaxKeys__11__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SaxKeys__11__LCD_EN, CYREG_PRT5_LCD_EN
.set SaxKeys__11__MASK, 0x08
.set SaxKeys__11__PC, CYREG_PRT5_PC3
.set SaxKeys__11__PORT, 5
.set SaxKeys__11__PRT, CYREG_PRT5_PRT
.set SaxKeys__11__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SaxKeys__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SaxKeys__11__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SaxKeys__11__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SaxKeys__11__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SaxKeys__11__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SaxKeys__11__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SaxKeys__11__PS, CYREG_PRT5_PS
.set SaxKeys__11__SHIFT, 3
.set SaxKeys__11__SLW, CYREG_PRT5_SLW
.set SaxKeys__12__AG, CYREG_PRT5_AG
.set SaxKeys__12__AMUX, CYREG_PRT5_AMUX
.set SaxKeys__12__BIE, CYREG_PRT5_BIE
.set SaxKeys__12__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SaxKeys__12__BYP, CYREG_PRT5_BYP
.set SaxKeys__12__CTL, CYREG_PRT5_CTL
.set SaxKeys__12__DM0, CYREG_PRT5_DM0
.set SaxKeys__12__DM1, CYREG_PRT5_DM1
.set SaxKeys__12__DM2, CYREG_PRT5_DM2
.set SaxKeys__12__DR, CYREG_PRT5_DR
.set SaxKeys__12__INP_DIS, CYREG_PRT5_INP_DIS
.set SaxKeys__12__INTTYPE, CYREG_PICU5_INTTYPE4
.set SaxKeys__12__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SaxKeys__12__LCD_EN, CYREG_PRT5_LCD_EN
.set SaxKeys__12__MASK, 0x10
.set SaxKeys__12__PC, CYREG_PRT5_PC4
.set SaxKeys__12__PORT, 5
.set SaxKeys__12__PRT, CYREG_PRT5_PRT
.set SaxKeys__12__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SaxKeys__12__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SaxKeys__12__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SaxKeys__12__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SaxKeys__12__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SaxKeys__12__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SaxKeys__12__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SaxKeys__12__PS, CYREG_PRT5_PS
.set SaxKeys__12__SHIFT, 4
.set SaxKeys__12__SLW, CYREG_PRT5_SLW
.set SaxKeys__13__AG, CYREG_PRT5_AG
.set SaxKeys__13__AMUX, CYREG_PRT5_AMUX
.set SaxKeys__13__BIE, CYREG_PRT5_BIE
.set SaxKeys__13__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SaxKeys__13__BYP, CYREG_PRT5_BYP
.set SaxKeys__13__CTL, CYREG_PRT5_CTL
.set SaxKeys__13__DM0, CYREG_PRT5_DM0
.set SaxKeys__13__DM1, CYREG_PRT5_DM1
.set SaxKeys__13__DM2, CYREG_PRT5_DM2
.set SaxKeys__13__DR, CYREG_PRT5_DR
.set SaxKeys__13__INP_DIS, CYREG_PRT5_INP_DIS
.set SaxKeys__13__INTTYPE, CYREG_PICU5_INTTYPE5
.set SaxKeys__13__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SaxKeys__13__LCD_EN, CYREG_PRT5_LCD_EN
.set SaxKeys__13__MASK, 0x20
.set SaxKeys__13__PC, CYREG_PRT5_PC5
.set SaxKeys__13__PORT, 5
.set SaxKeys__13__PRT, CYREG_PRT5_PRT
.set SaxKeys__13__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SaxKeys__13__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SaxKeys__13__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SaxKeys__13__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SaxKeys__13__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SaxKeys__13__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SaxKeys__13__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SaxKeys__13__PS, CYREG_PRT5_PS
.set SaxKeys__13__SHIFT, 5
.set SaxKeys__13__SLW, CYREG_PRT5_SLW
.set SaxKeys__2__AG, CYREG_PRT4_AG
.set SaxKeys__2__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__2__BIE, CYREG_PRT4_BIE
.set SaxKeys__2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__2__BYP, CYREG_PRT4_BYP
.set SaxKeys__2__CTL, CYREG_PRT4_CTL
.set SaxKeys__2__DM0, CYREG_PRT4_DM0
.set SaxKeys__2__DM1, CYREG_PRT4_DM1
.set SaxKeys__2__DM2, CYREG_PRT4_DM2
.set SaxKeys__2__DR, CYREG_PRT4_DR
.set SaxKeys__2__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__2__INTTYPE, CYREG_PICU4_INTTYPE2
.set SaxKeys__2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__2__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__2__MASK, 0x04
.set SaxKeys__2__PC, CYREG_PRT4_PC2
.set SaxKeys__2__PORT, 4
.set SaxKeys__2__PRT, CYREG_PRT4_PRT
.set SaxKeys__2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__2__PS, CYREG_PRT4_PS
.set SaxKeys__2__SHIFT, 2
.set SaxKeys__2__SLW, CYREG_PRT4_SLW
.set SaxKeys__3__AG, CYREG_PRT4_AG
.set SaxKeys__3__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__3__BIE, CYREG_PRT4_BIE
.set SaxKeys__3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__3__BYP, CYREG_PRT4_BYP
.set SaxKeys__3__CTL, CYREG_PRT4_CTL
.set SaxKeys__3__DM0, CYREG_PRT4_DM0
.set SaxKeys__3__DM1, CYREG_PRT4_DM1
.set SaxKeys__3__DM2, CYREG_PRT4_DM2
.set SaxKeys__3__DR, CYREG_PRT4_DR
.set SaxKeys__3__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__3__INTTYPE, CYREG_PICU4_INTTYPE3
.set SaxKeys__3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__3__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__3__MASK, 0x08
.set SaxKeys__3__PC, CYREG_PRT4_PC3
.set SaxKeys__3__PORT, 4
.set SaxKeys__3__PRT, CYREG_PRT4_PRT
.set SaxKeys__3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__3__PS, CYREG_PRT4_PS
.set SaxKeys__3__SHIFT, 3
.set SaxKeys__3__SLW, CYREG_PRT4_SLW
.set SaxKeys__4__AG, CYREG_PRT4_AG
.set SaxKeys__4__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__4__BIE, CYREG_PRT4_BIE
.set SaxKeys__4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__4__BYP, CYREG_PRT4_BYP
.set SaxKeys__4__CTL, CYREG_PRT4_CTL
.set SaxKeys__4__DM0, CYREG_PRT4_DM0
.set SaxKeys__4__DM1, CYREG_PRT4_DM1
.set SaxKeys__4__DM2, CYREG_PRT4_DM2
.set SaxKeys__4__DR, CYREG_PRT4_DR
.set SaxKeys__4__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__4__INTTYPE, CYREG_PICU4_INTTYPE4
.set SaxKeys__4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__4__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__4__MASK, 0x10
.set SaxKeys__4__PC, CYREG_PRT4_PC4
.set SaxKeys__4__PORT, 4
.set SaxKeys__4__PRT, CYREG_PRT4_PRT
.set SaxKeys__4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__4__PS, CYREG_PRT4_PS
.set SaxKeys__4__SHIFT, 4
.set SaxKeys__4__SLW, CYREG_PRT4_SLW
.set SaxKeys__5__AG, CYREG_PRT4_AG
.set SaxKeys__5__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__5__BIE, CYREG_PRT4_BIE
.set SaxKeys__5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__5__BYP, CYREG_PRT4_BYP
.set SaxKeys__5__CTL, CYREG_PRT4_CTL
.set SaxKeys__5__DM0, CYREG_PRT4_DM0
.set SaxKeys__5__DM1, CYREG_PRT4_DM1
.set SaxKeys__5__DM2, CYREG_PRT4_DM2
.set SaxKeys__5__DR, CYREG_PRT4_DR
.set SaxKeys__5__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__5__INTTYPE, CYREG_PICU4_INTTYPE5
.set SaxKeys__5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__5__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__5__MASK, 0x20
.set SaxKeys__5__PC, CYREG_PRT4_PC5
.set SaxKeys__5__PORT, 4
.set SaxKeys__5__PRT, CYREG_PRT4_PRT
.set SaxKeys__5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__5__PS, CYREG_PRT4_PS
.set SaxKeys__5__SHIFT, 5
.set SaxKeys__5__SLW, CYREG_PRT4_SLW
.set SaxKeys__6__AG, CYREG_PRT4_AG
.set SaxKeys__6__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__6__BIE, CYREG_PRT4_BIE
.set SaxKeys__6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__6__BYP, CYREG_PRT4_BYP
.set SaxKeys__6__CTL, CYREG_PRT4_CTL
.set SaxKeys__6__DM0, CYREG_PRT4_DM0
.set SaxKeys__6__DM1, CYREG_PRT4_DM1
.set SaxKeys__6__DM2, CYREG_PRT4_DM2
.set SaxKeys__6__DR, CYREG_PRT4_DR
.set SaxKeys__6__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__6__INTTYPE, CYREG_PICU4_INTTYPE6
.set SaxKeys__6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__6__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__6__MASK, 0x40
.set SaxKeys__6__PC, CYREG_PRT4_PC6
.set SaxKeys__6__PORT, 4
.set SaxKeys__6__PRT, CYREG_PRT4_PRT
.set SaxKeys__6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__6__PS, CYREG_PRT4_PS
.set SaxKeys__6__SHIFT, 6
.set SaxKeys__6__SLW, CYREG_PRT4_SLW
.set SaxKeys__7__AG, CYREG_PRT4_AG
.set SaxKeys__7__AMUX, CYREG_PRT4_AMUX
.set SaxKeys__7__BIE, CYREG_PRT4_BIE
.set SaxKeys__7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SaxKeys__7__BYP, CYREG_PRT4_BYP
.set SaxKeys__7__CTL, CYREG_PRT4_CTL
.set SaxKeys__7__DM0, CYREG_PRT4_DM0
.set SaxKeys__7__DM1, CYREG_PRT4_DM1
.set SaxKeys__7__DM2, CYREG_PRT4_DM2
.set SaxKeys__7__DR, CYREG_PRT4_DR
.set SaxKeys__7__INP_DIS, CYREG_PRT4_INP_DIS
.set SaxKeys__7__INTTYPE, CYREG_PICU4_INTTYPE7
.set SaxKeys__7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SaxKeys__7__LCD_EN, CYREG_PRT4_LCD_EN
.set SaxKeys__7__MASK, 0x80
.set SaxKeys__7__PC, CYREG_PRT4_PC7
.set SaxKeys__7__PORT, 4
.set SaxKeys__7__PRT, CYREG_PRT4_PRT
.set SaxKeys__7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SaxKeys__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SaxKeys__7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SaxKeys__7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SaxKeys__7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SaxKeys__7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SaxKeys__7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SaxKeys__7__PS, CYREG_PRT4_PS
.set SaxKeys__7__SHIFT, 7
.set SaxKeys__7__SLW, CYREG_PRT4_SLW
.set SaxKeys__8__AG, CYREG_PRT5_AG
.set SaxKeys__8__AMUX, CYREG_PRT5_AMUX
.set SaxKeys__8__BIE, CYREG_PRT5_BIE
.set SaxKeys__8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SaxKeys__8__BYP, CYREG_PRT5_BYP
.set SaxKeys__8__CTL, CYREG_PRT5_CTL
.set SaxKeys__8__DM0, CYREG_PRT5_DM0
.set SaxKeys__8__DM1, CYREG_PRT5_DM1
.set SaxKeys__8__DM2, CYREG_PRT5_DM2
.set SaxKeys__8__DR, CYREG_PRT5_DR
.set SaxKeys__8__INP_DIS, CYREG_PRT5_INP_DIS
.set SaxKeys__8__INTTYPE, CYREG_PICU5_INTTYPE0
.set SaxKeys__8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SaxKeys__8__LCD_EN, CYREG_PRT5_LCD_EN
.set SaxKeys__8__MASK, 0x01
.set SaxKeys__8__PC, CYREG_PRT5_PC0
.set SaxKeys__8__PORT, 5
.set SaxKeys__8__PRT, CYREG_PRT5_PRT
.set SaxKeys__8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SaxKeys__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SaxKeys__8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SaxKeys__8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SaxKeys__8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SaxKeys__8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SaxKeys__8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SaxKeys__8__PS, CYREG_PRT5_PS
.set SaxKeys__8__SHIFT, 0
.set SaxKeys__8__SLW, CYREG_PRT5_SLW
.set SaxKeys__9__AG, CYREG_PRT5_AG
.set SaxKeys__9__AMUX, CYREG_PRT5_AMUX
.set SaxKeys__9__BIE, CYREG_PRT5_BIE
.set SaxKeys__9__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SaxKeys__9__BYP, CYREG_PRT5_BYP
.set SaxKeys__9__CTL, CYREG_PRT5_CTL
.set SaxKeys__9__DM0, CYREG_PRT5_DM0
.set SaxKeys__9__DM1, CYREG_PRT5_DM1
.set SaxKeys__9__DM2, CYREG_PRT5_DM2
.set SaxKeys__9__DR, CYREG_PRT5_DR
.set SaxKeys__9__INP_DIS, CYREG_PRT5_INP_DIS
.set SaxKeys__9__INTTYPE, CYREG_PICU5_INTTYPE1
.set SaxKeys__9__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SaxKeys__9__LCD_EN, CYREG_PRT5_LCD_EN
.set SaxKeys__9__MASK, 0x02
.set SaxKeys__9__PC, CYREG_PRT5_PC1
.set SaxKeys__9__PORT, 5
.set SaxKeys__9__PRT, CYREG_PRT5_PRT
.set SaxKeys__9__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SaxKeys__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SaxKeys__9__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SaxKeys__9__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SaxKeys__9__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SaxKeys__9__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SaxKeys__9__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SaxKeys__9__PS, CYREG_PRT5_PS
.set SaxKeys__9__SHIFT, 1
.set SaxKeys__9__SLW, CYREG_PRT5_SLW

/* Wave_Out */
.set Wave_Out_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Wave_Out_DMA__DRQ_NUMBER, 0
.set Wave_Out_DMA__NUMBEROF_TDS, 0
.set Wave_Out_DMA__PRIORITY, 2
.set Wave_Out_DMA__TERMIN_EN, 0
.set Wave_Out_DMA__TERMIN_SEL, 0
.set Wave_Out_DMA__TERMOUT0_EN, 0
.set Wave_Out_DMA__TERMOUT0_SEL, 0
.set Wave_Out_DMA__TERMOUT1_EN, 0
.set Wave_Out_DMA__TERMOUT1_SEL, 0
.set Wave_Out_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Wave_Out_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Wave_Out_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Wave_Out_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Wave_Out_IntClock__INDEX, 0x02
.set Wave_Out_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Wave_Out_IntClock__PM_ACT_MSK, 0x04
.set Wave_Out_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Wave_Out_IntClock__PM_STBY_MSK, 0x04
.set Wave_Out_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set Wave_Out_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set Wave_Out_VDAC8_viDAC8__D, CYREG_DAC2_D
.set Wave_Out_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Wave_Out_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set Wave_Out_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Wave_Out_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set Wave_Out_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set Wave_Out_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set Wave_Out_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set Wave_Out_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set Wave_Out_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set Wave_Out_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set Wave_Out_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set Wave_Out_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set Wave_Out_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set Wave_Out_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set Wave_Out_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set Wave_Out_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set Wave_Out_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set Wave_Out_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set Wave_Out_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* Waveform */
.set Waveform__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Waveform__0__MASK, 0x02
.set Waveform__0__PC, CYREG_PRT0_PC1
.set Waveform__0__PORT, 0
.set Waveform__0__SHIFT, 1
.set Waveform__AG, CYREG_PRT0_AG
.set Waveform__AMUX, CYREG_PRT0_AMUX
.set Waveform__BIE, CYREG_PRT0_BIE
.set Waveform__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Waveform__BYP, CYREG_PRT0_BYP
.set Waveform__CTL, CYREG_PRT0_CTL
.set Waveform__DM0, CYREG_PRT0_DM0
.set Waveform__DM1, CYREG_PRT0_DM1
.set Waveform__DM2, CYREG_PRT0_DM2
.set Waveform__DR, CYREG_PRT0_DR
.set Waveform__INP_DIS, CYREG_PRT0_INP_DIS
.set Waveform__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Waveform__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Waveform__LCD_EN, CYREG_PRT0_LCD_EN
.set Waveform__MASK, 0x02
.set Waveform__PORT, 0
.set Waveform__PRT, CYREG_PRT0_PRT
.set Waveform__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Waveform__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Waveform__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Waveform__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Waveform__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Waveform__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Waveform__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Waveform__PS, CYREG_PRT0_PS
.set Waveform__SHIFT, 1
.set Waveform__SLW, CYREG_PRT0_SLW
.set Waveform_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Waveform_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Waveform_ISR__INTC_MASK, 0x40000
.set Waveform_ISR__INTC_NUMBER, 18
.set Waveform_ISR__INTC_PRIOR_NUM, 0
.set Waveform_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set Waveform_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Waveform_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Waveform_Send_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Waveform_Send_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Waveform_Send_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Waveform_Send_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Waveform_Send_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Waveform_Send_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Waveform_Send_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Waveform_Send_TimerHW__PER0, CYREG_TMR1_PER0
.set Waveform_Send_TimerHW__PER1, CYREG_TMR1_PER1
.set Waveform_Send_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Waveform_Send_TimerHW__PM_ACT_MSK, 0x02
.set Waveform_Send_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Waveform_Send_TimerHW__PM_STBY_MSK, 0x02
.set Waveform_Send_TimerHW__RT0, CYREG_TMR1_RT0
.set Waveform_Send_TimerHW__RT1, CYREG_TMR1_RT1
.set Waveform_Send_TimerHW__SR0, CYREG_TMR1_SR0

/* DACBuffer */
.set DACBuffer_ABuf__CR, CYREG_OPAMP0_CR
.set DACBuffer_ABuf__MX, CYREG_OPAMP0_MX
.set DACBuffer_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set DACBuffer_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set DACBuffer_ABuf__PM_ACT_MSK, 0x01
.set DACBuffer_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set DACBuffer_ABuf__PM_STBY_MSK, 0x01
.set DACBuffer_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set DACBuffer_ABuf__SW, CYREG_OPAMP0_SW
.set DACBuffer_ABuf__TR0, CYREG_OPAMP0_TR0
.set DACBuffer_ABuf__TR1, CYREG_OPAMP0_TR1

/* Output_LED */
.set Output_LED__0__AG, CYREG_PRT3_AG
.set Output_LED__0__AMUX, CYREG_PRT3_AMUX
.set Output_LED__0__BIE, CYREG_PRT3_BIE
.set Output_LED__0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__0__BYP, CYREG_PRT3_BYP
.set Output_LED__0__CTL, CYREG_PRT3_CTL
.set Output_LED__0__DM0, CYREG_PRT3_DM0
.set Output_LED__0__DM1, CYREG_PRT3_DM1
.set Output_LED__0__DM2, CYREG_PRT3_DM2
.set Output_LED__0__DR, CYREG_PRT3_DR
.set Output_LED__0__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Output_LED__0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__0__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__0__MASK, 0x01
.set Output_LED__0__PC, CYREG_PRT3_PC0
.set Output_LED__0__PORT, 3
.set Output_LED__0__PRT, CYREG_PRT3_PRT
.set Output_LED__0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__0__PS, CYREG_PRT3_PS
.set Output_LED__0__SHIFT, 0
.set Output_LED__0__SLW, CYREG_PRT3_SLW
.set Output_LED__1__AG, CYREG_PRT3_AG
.set Output_LED__1__AMUX, CYREG_PRT3_AMUX
.set Output_LED__1__BIE, CYREG_PRT3_BIE
.set Output_LED__1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__1__BYP, CYREG_PRT3_BYP
.set Output_LED__1__CTL, CYREG_PRT3_CTL
.set Output_LED__1__DM0, CYREG_PRT3_DM0
.set Output_LED__1__DM1, CYREG_PRT3_DM1
.set Output_LED__1__DM2, CYREG_PRT3_DM2
.set Output_LED__1__DR, CYREG_PRT3_DR
.set Output_LED__1__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set Output_LED__1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__1__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__1__MASK, 0x02
.set Output_LED__1__PC, CYREG_PRT3_PC1
.set Output_LED__1__PORT, 3
.set Output_LED__1__PRT, CYREG_PRT3_PRT
.set Output_LED__1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__1__PS, CYREG_PRT3_PS
.set Output_LED__1__SHIFT, 1
.set Output_LED__1__SLW, CYREG_PRT3_SLW
.set Output_LED__10__AG, CYREG_PRT0_AG
.set Output_LED__10__AMUX, CYREG_PRT0_AMUX
.set Output_LED__10__BIE, CYREG_PRT0_BIE
.set Output_LED__10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Output_LED__10__BYP, CYREG_PRT0_BYP
.set Output_LED__10__CTL, CYREG_PRT0_CTL
.set Output_LED__10__DM0, CYREG_PRT0_DM0
.set Output_LED__10__DM1, CYREG_PRT0_DM1
.set Output_LED__10__DM2, CYREG_PRT0_DM2
.set Output_LED__10__DR, CYREG_PRT0_DR
.set Output_LED__10__INP_DIS, CYREG_PRT0_INP_DIS
.set Output_LED__10__INTTYPE, CYREG_PICU0_INTTYPE4
.set Output_LED__10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Output_LED__10__LCD_EN, CYREG_PRT0_LCD_EN
.set Output_LED__10__MASK, 0x10
.set Output_LED__10__PC, CYREG_PRT0_PC4
.set Output_LED__10__PORT, 0
.set Output_LED__10__PRT, CYREG_PRT0_PRT
.set Output_LED__10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Output_LED__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Output_LED__10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Output_LED__10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Output_LED__10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Output_LED__10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Output_LED__10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Output_LED__10__PS, CYREG_PRT0_PS
.set Output_LED__10__SHIFT, 4
.set Output_LED__10__SLW, CYREG_PRT0_SLW
.set Output_LED__11__AG, CYREG_PRT0_AG
.set Output_LED__11__AMUX, CYREG_PRT0_AMUX
.set Output_LED__11__BIE, CYREG_PRT0_BIE
.set Output_LED__11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Output_LED__11__BYP, CYREG_PRT0_BYP
.set Output_LED__11__CTL, CYREG_PRT0_CTL
.set Output_LED__11__DM0, CYREG_PRT0_DM0
.set Output_LED__11__DM1, CYREG_PRT0_DM1
.set Output_LED__11__DM2, CYREG_PRT0_DM2
.set Output_LED__11__DR, CYREG_PRT0_DR
.set Output_LED__11__INP_DIS, CYREG_PRT0_INP_DIS
.set Output_LED__11__INTTYPE, CYREG_PICU0_INTTYPE5
.set Output_LED__11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Output_LED__11__LCD_EN, CYREG_PRT0_LCD_EN
.set Output_LED__11__MASK, 0x20
.set Output_LED__11__PC, CYREG_PRT0_PC5
.set Output_LED__11__PORT, 0
.set Output_LED__11__PRT, CYREG_PRT0_PRT
.set Output_LED__11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Output_LED__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Output_LED__11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Output_LED__11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Output_LED__11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Output_LED__11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Output_LED__11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Output_LED__11__PS, CYREG_PRT0_PS
.set Output_LED__11__SHIFT, 5
.set Output_LED__11__SLW, CYREG_PRT0_SLW
.set Output_LED__12__AG, CYREG_PRT0_AG
.set Output_LED__12__AMUX, CYREG_PRT0_AMUX
.set Output_LED__12__BIE, CYREG_PRT0_BIE
.set Output_LED__12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Output_LED__12__BYP, CYREG_PRT0_BYP
.set Output_LED__12__CTL, CYREG_PRT0_CTL
.set Output_LED__12__DM0, CYREG_PRT0_DM0
.set Output_LED__12__DM1, CYREG_PRT0_DM1
.set Output_LED__12__DM2, CYREG_PRT0_DM2
.set Output_LED__12__DR, CYREG_PRT0_DR
.set Output_LED__12__INP_DIS, CYREG_PRT0_INP_DIS
.set Output_LED__12__INTTYPE, CYREG_PICU0_INTTYPE2
.set Output_LED__12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Output_LED__12__LCD_EN, CYREG_PRT0_LCD_EN
.set Output_LED__12__MASK, 0x04
.set Output_LED__12__PC, CYREG_PRT0_PC2
.set Output_LED__12__PORT, 0
.set Output_LED__12__PRT, CYREG_PRT0_PRT
.set Output_LED__12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Output_LED__12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Output_LED__12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Output_LED__12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Output_LED__12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Output_LED__12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Output_LED__12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Output_LED__12__PS, CYREG_PRT0_PS
.set Output_LED__12__SHIFT, 2
.set Output_LED__12__SLW, CYREG_PRT0_SLW
.set Output_LED__13__AG, CYREG_PRT0_AG
.set Output_LED__13__AMUX, CYREG_PRT0_AMUX
.set Output_LED__13__BIE, CYREG_PRT0_BIE
.set Output_LED__13__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Output_LED__13__BYP, CYREG_PRT0_BYP
.set Output_LED__13__CTL, CYREG_PRT0_CTL
.set Output_LED__13__DM0, CYREG_PRT0_DM0
.set Output_LED__13__DM1, CYREG_PRT0_DM1
.set Output_LED__13__DM2, CYREG_PRT0_DM2
.set Output_LED__13__DR, CYREG_PRT0_DR
.set Output_LED__13__INP_DIS, CYREG_PRT0_INP_DIS
.set Output_LED__13__INTTYPE, CYREG_PICU0_INTTYPE3
.set Output_LED__13__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Output_LED__13__LCD_EN, CYREG_PRT0_LCD_EN
.set Output_LED__13__MASK, 0x08
.set Output_LED__13__PC, CYREG_PRT0_PC3
.set Output_LED__13__PORT, 0
.set Output_LED__13__PRT, CYREG_PRT0_PRT
.set Output_LED__13__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Output_LED__13__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Output_LED__13__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Output_LED__13__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Output_LED__13__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Output_LED__13__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Output_LED__13__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Output_LED__13__PS, CYREG_PRT0_PS
.set Output_LED__13__SHIFT, 3
.set Output_LED__13__SLW, CYREG_PRT0_SLW
.set Output_LED__2__AG, CYREG_PRT3_AG
.set Output_LED__2__AMUX, CYREG_PRT3_AMUX
.set Output_LED__2__BIE, CYREG_PRT3_BIE
.set Output_LED__2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__2__BYP, CYREG_PRT3_BYP
.set Output_LED__2__CTL, CYREG_PRT3_CTL
.set Output_LED__2__DM0, CYREG_PRT3_DM0
.set Output_LED__2__DM1, CYREG_PRT3_DM1
.set Output_LED__2__DM2, CYREG_PRT3_DM2
.set Output_LED__2__DR, CYREG_PRT3_DR
.set Output_LED__2__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set Output_LED__2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__2__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__2__MASK, 0x04
.set Output_LED__2__PC, CYREG_PRT3_PC2
.set Output_LED__2__PORT, 3
.set Output_LED__2__PRT, CYREG_PRT3_PRT
.set Output_LED__2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__2__PS, CYREG_PRT3_PS
.set Output_LED__2__SHIFT, 2
.set Output_LED__2__SLW, CYREG_PRT3_SLW
.set Output_LED__3__AG, CYREG_PRT3_AG
.set Output_LED__3__AMUX, CYREG_PRT3_AMUX
.set Output_LED__3__BIE, CYREG_PRT3_BIE
.set Output_LED__3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__3__BYP, CYREG_PRT3_BYP
.set Output_LED__3__CTL, CYREG_PRT3_CTL
.set Output_LED__3__DM0, CYREG_PRT3_DM0
.set Output_LED__3__DM1, CYREG_PRT3_DM1
.set Output_LED__3__DM2, CYREG_PRT3_DM2
.set Output_LED__3__DR, CYREG_PRT3_DR
.set Output_LED__3__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set Output_LED__3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__3__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__3__MASK, 0x08
.set Output_LED__3__PC, CYREG_PRT3_PC3
.set Output_LED__3__PORT, 3
.set Output_LED__3__PRT, CYREG_PRT3_PRT
.set Output_LED__3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__3__PS, CYREG_PRT3_PS
.set Output_LED__3__SHIFT, 3
.set Output_LED__3__SLW, CYREG_PRT3_SLW
.set Output_LED__4__AG, CYREG_PRT3_AG
.set Output_LED__4__AMUX, CYREG_PRT3_AMUX
.set Output_LED__4__BIE, CYREG_PRT3_BIE
.set Output_LED__4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__4__BYP, CYREG_PRT3_BYP
.set Output_LED__4__CTL, CYREG_PRT3_CTL
.set Output_LED__4__DM0, CYREG_PRT3_DM0
.set Output_LED__4__DM1, CYREG_PRT3_DM1
.set Output_LED__4__DM2, CYREG_PRT3_DM2
.set Output_LED__4__DR, CYREG_PRT3_DR
.set Output_LED__4__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set Output_LED__4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__4__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__4__MASK, 0x10
.set Output_LED__4__PC, CYREG_PRT3_PC4
.set Output_LED__4__PORT, 3
.set Output_LED__4__PRT, CYREG_PRT3_PRT
.set Output_LED__4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__4__PS, CYREG_PRT3_PS
.set Output_LED__4__SHIFT, 4
.set Output_LED__4__SLW, CYREG_PRT3_SLW
.set Output_LED__5__AG, CYREG_PRT3_AG
.set Output_LED__5__AMUX, CYREG_PRT3_AMUX
.set Output_LED__5__BIE, CYREG_PRT3_BIE
.set Output_LED__5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__5__BYP, CYREG_PRT3_BYP
.set Output_LED__5__CTL, CYREG_PRT3_CTL
.set Output_LED__5__DM0, CYREG_PRT3_DM0
.set Output_LED__5__DM1, CYREG_PRT3_DM1
.set Output_LED__5__DM2, CYREG_PRT3_DM2
.set Output_LED__5__DR, CYREG_PRT3_DR
.set Output_LED__5__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set Output_LED__5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__5__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__5__MASK, 0x20
.set Output_LED__5__PC, CYREG_PRT3_PC5
.set Output_LED__5__PORT, 3
.set Output_LED__5__PRT, CYREG_PRT3_PRT
.set Output_LED__5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__5__PS, CYREG_PRT3_PS
.set Output_LED__5__SHIFT, 5
.set Output_LED__5__SLW, CYREG_PRT3_SLW
.set Output_LED__6__AG, CYREG_PRT3_AG
.set Output_LED__6__AMUX, CYREG_PRT3_AMUX
.set Output_LED__6__BIE, CYREG_PRT3_BIE
.set Output_LED__6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__6__BYP, CYREG_PRT3_BYP
.set Output_LED__6__CTL, CYREG_PRT3_CTL
.set Output_LED__6__DM0, CYREG_PRT3_DM0
.set Output_LED__6__DM1, CYREG_PRT3_DM1
.set Output_LED__6__DM2, CYREG_PRT3_DM2
.set Output_LED__6__DR, CYREG_PRT3_DR
.set Output_LED__6__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set Output_LED__6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__6__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__6__MASK, 0x40
.set Output_LED__6__PC, CYREG_PRT3_PC6
.set Output_LED__6__PORT, 3
.set Output_LED__6__PRT, CYREG_PRT3_PRT
.set Output_LED__6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__6__PS, CYREG_PRT3_PS
.set Output_LED__6__SHIFT, 6
.set Output_LED__6__SLW, CYREG_PRT3_SLW
.set Output_LED__7__AG, CYREG_PRT3_AG
.set Output_LED__7__AMUX, CYREG_PRT3_AMUX
.set Output_LED__7__BIE, CYREG_PRT3_BIE
.set Output_LED__7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_LED__7__BYP, CYREG_PRT3_BYP
.set Output_LED__7__CTL, CYREG_PRT3_CTL
.set Output_LED__7__DM0, CYREG_PRT3_DM0
.set Output_LED__7__DM1, CYREG_PRT3_DM1
.set Output_LED__7__DM2, CYREG_PRT3_DM2
.set Output_LED__7__DR, CYREG_PRT3_DR
.set Output_LED__7__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_LED__7__INTTYPE, CYREG_PICU3_INTTYPE7
.set Output_LED__7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_LED__7__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_LED__7__MASK, 0x80
.set Output_LED__7__PC, CYREG_PRT3_PC7
.set Output_LED__7__PORT, 3
.set Output_LED__7__PRT, CYREG_PRT3_PRT
.set Output_LED__7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_LED__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_LED__7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_LED__7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_LED__7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_LED__7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_LED__7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_LED__7__PS, CYREG_PRT3_PS
.set Output_LED__7__SHIFT, 7
.set Output_LED__7__SLW, CYREG_PRT3_SLW
.set Output_LED__8__AG, CYREG_PRT0_AG
.set Output_LED__8__AMUX, CYREG_PRT0_AMUX
.set Output_LED__8__BIE, CYREG_PRT0_BIE
.set Output_LED__8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Output_LED__8__BYP, CYREG_PRT0_BYP
.set Output_LED__8__CTL, CYREG_PRT0_CTL
.set Output_LED__8__DM0, CYREG_PRT0_DM0
.set Output_LED__8__DM1, CYREG_PRT0_DM1
.set Output_LED__8__DM2, CYREG_PRT0_DM2
.set Output_LED__8__DR, CYREG_PRT0_DR
.set Output_LED__8__INP_DIS, CYREG_PRT0_INP_DIS
.set Output_LED__8__INTTYPE, CYREG_PICU0_INTTYPE6
.set Output_LED__8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Output_LED__8__LCD_EN, CYREG_PRT0_LCD_EN
.set Output_LED__8__MASK, 0x40
.set Output_LED__8__PC, CYREG_PRT0_PC6
.set Output_LED__8__PORT, 0
.set Output_LED__8__PRT, CYREG_PRT0_PRT
.set Output_LED__8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Output_LED__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Output_LED__8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Output_LED__8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Output_LED__8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Output_LED__8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Output_LED__8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Output_LED__8__PS, CYREG_PRT0_PS
.set Output_LED__8__SHIFT, 6
.set Output_LED__8__SLW, CYREG_PRT0_SLW
.set Output_LED__9__AG, CYREG_PRT0_AG
.set Output_LED__9__AMUX, CYREG_PRT0_AMUX
.set Output_LED__9__BIE, CYREG_PRT0_BIE
.set Output_LED__9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Output_LED__9__BYP, CYREG_PRT0_BYP
.set Output_LED__9__CTL, CYREG_PRT0_CTL
.set Output_LED__9__DM0, CYREG_PRT0_DM0
.set Output_LED__9__DM1, CYREG_PRT0_DM1
.set Output_LED__9__DM2, CYREG_PRT0_DM2
.set Output_LED__9__DR, CYREG_PRT0_DR
.set Output_LED__9__INP_DIS, CYREG_PRT0_INP_DIS
.set Output_LED__9__INTTYPE, CYREG_PICU0_INTTYPE7
.set Output_LED__9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Output_LED__9__LCD_EN, CYREG_PRT0_LCD_EN
.set Output_LED__9__MASK, 0x80
.set Output_LED__9__PC, CYREG_PRT0_PC7
.set Output_LED__9__PORT, 0
.set Output_LED__9__PRT, CYREG_PRT0_PRT
.set Output_LED__9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Output_LED__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Output_LED__9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Output_LED__9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Output_LED__9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Output_LED__9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Output_LED__9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Output_LED__9__PS, CYREG_PRT0_PS
.set Output_LED__9__SHIFT, 7
.set Output_LED__9__SLW, CYREG_PRT0_SLW

/* ReadInputs */
.set ReadInputs_TimerHW__CAP0, CYREG_TMR0_CAP0
.set ReadInputs_TimerHW__CAP1, CYREG_TMR0_CAP1
.set ReadInputs_TimerHW__CFG0, CYREG_TMR0_CFG0
.set ReadInputs_TimerHW__CFG1, CYREG_TMR0_CFG1
.set ReadInputs_TimerHW__CFG2, CYREG_TMR0_CFG2
.set ReadInputs_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set ReadInputs_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set ReadInputs_TimerHW__PER0, CYREG_TMR0_PER0
.set ReadInputs_TimerHW__PER1, CYREG_TMR0_PER1
.set ReadInputs_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set ReadInputs_TimerHW__PM_ACT_MSK, 0x01
.set ReadInputs_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set ReadInputs_TimerHW__PM_STBY_MSK, 0x01
.set ReadInputs_TimerHW__RT0, CYREG_TMR0_RT0
.set ReadInputs_TimerHW__RT1, CYREG_TMR0_RT1
.set ReadInputs_TimerHW__SR0, CYREG_TMR0_SR0

/* UpdateNote */
.set UpdateNote_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set UpdateNote_TimerUDB_rstSts_stsreg__0__POS, 0
.set UpdateNote_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UpdateNote_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UpdateNote_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set UpdateNote_TimerUDB_rstSts_stsreg__2__POS, 2
.set UpdateNote_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set UpdateNote_TimerUDB_rstSts_stsreg__3__POS, 3
.set UpdateNote_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set UpdateNote_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set UpdateNote_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UpdateNote_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set UpdateNote_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set UpdateNote_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UpdateNote_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UpdateNote_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set UpdateNote_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1

/* KeyNote_Low */
.set KeyNote_Low_sts_sts_reg__0__MASK, 0x01
.set KeyNote_Low_sts_sts_reg__0__POS, 0
.set KeyNote_Low_sts_sts_reg__1__MASK, 0x02
.set KeyNote_Low_sts_sts_reg__1__POS, 1
.set KeyNote_Low_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set KeyNote_Low_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set KeyNote_Low_sts_sts_reg__2__MASK, 0x04
.set KeyNote_Low_sts_sts_reg__2__POS, 2
.set KeyNote_Low_sts_sts_reg__3__MASK, 0x08
.set KeyNote_Low_sts_sts_reg__3__POS, 3
.set KeyNote_Low_sts_sts_reg__4__MASK, 0x10
.set KeyNote_Low_sts_sts_reg__4__POS, 4
.set KeyNote_Low_sts_sts_reg__5__MASK, 0x20
.set KeyNote_Low_sts_sts_reg__5__POS, 5
.set KeyNote_Low_sts_sts_reg__6__MASK, 0x40
.set KeyNote_Low_sts_sts_reg__6__POS, 6
.set KeyNote_Low_sts_sts_reg__7__MASK, 0x80
.set KeyNote_Low_sts_sts_reg__7__POS, 7
.set KeyNote_Low_sts_sts_reg__MASK, 0xFF
.set KeyNote_Low_sts_sts_reg__MASK_REG, CYREG_B0_UDB03_MSK
.set KeyNote_Low_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set KeyNote_Low_sts_sts_reg__STATUS_REG, CYREG_B0_UDB03_ST

/* KeyNote_High */
.set KeyNote_High_sts_sts_reg__0__MASK, 0x01
.set KeyNote_High_sts_sts_reg__0__POS, 0
.set KeyNote_High_sts_sts_reg__1__MASK, 0x02
.set KeyNote_High_sts_sts_reg__1__POS, 1
.set KeyNote_High_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set KeyNote_High_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set KeyNote_High_sts_sts_reg__2__MASK, 0x04
.set KeyNote_High_sts_sts_reg__2__POS, 2
.set KeyNote_High_sts_sts_reg__3__MASK, 0x08
.set KeyNote_High_sts_sts_reg__3__POS, 3
.set KeyNote_High_sts_sts_reg__4__MASK, 0x10
.set KeyNote_High_sts_sts_reg__4__POS, 4
.set KeyNote_High_sts_sts_reg__5__MASK, 0x20
.set KeyNote_High_sts_sts_reg__5__POS, 5
.set KeyNote_High_sts_sts_reg__MASK, 0x3F
.set KeyNote_High_sts_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set KeyNote_High_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set KeyNote_High_sts_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST

/* Button_Switch */
.set Button_Switch__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Button_Switch__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Button_Switch__INTC_MASK, 0x01
.set Button_Switch__INTC_NUMBER, 0
.set Button_Switch__INTC_PRIOR_NUM, 1
.set Button_Switch__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Button_Switch__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Button_Switch__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_1_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_2_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_2_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_2_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_2_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_2_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_2_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_2_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_2_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x3F
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* VolumePedalIn */
.set VolumePedalIn__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set VolumePedalIn__0__MASK, 0x40
.set VolumePedalIn__0__PC, CYREG_PRT5_PC6
.set VolumePedalIn__0__PORT, 5
.set VolumePedalIn__0__SHIFT, 6
.set VolumePedalIn__AG, CYREG_PRT5_AG
.set VolumePedalIn__AMUX, CYREG_PRT5_AMUX
.set VolumePedalIn__BIE, CYREG_PRT5_BIE
.set VolumePedalIn__BIT_MASK, CYREG_PRT5_BIT_MASK
.set VolumePedalIn__BYP, CYREG_PRT5_BYP
.set VolumePedalIn__CTL, CYREG_PRT5_CTL
.set VolumePedalIn__DM0, CYREG_PRT5_DM0
.set VolumePedalIn__DM1, CYREG_PRT5_DM1
.set VolumePedalIn__DM2, CYREG_PRT5_DM2
.set VolumePedalIn__DR, CYREG_PRT5_DR
.set VolumePedalIn__INP_DIS, CYREG_PRT5_INP_DIS
.set VolumePedalIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set VolumePedalIn__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set VolumePedalIn__LCD_EN, CYREG_PRT5_LCD_EN
.set VolumePedalIn__MASK, 0x40
.set VolumePedalIn__PORT, 5
.set VolumePedalIn__PRT, CYREG_PRT5_PRT
.set VolumePedalIn__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set VolumePedalIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set VolumePedalIn__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set VolumePedalIn__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set VolumePedalIn__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set VolumePedalIn__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set VolumePedalIn__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set VolumePedalIn__PS, CYREG_PRT5_PS
.set VolumePedalIn__SHIFT, 6
.set VolumePedalIn__SLW, CYREG_PRT5_SLW

/* ADC_VolumePedal */
.set ADC_VolumePedal_DEC__COHER, CYREG_DEC_COHER
.set ADC_VolumePedal_DEC__CR, CYREG_DEC_CR
.set ADC_VolumePedal_DEC__DR1, CYREG_DEC_DR1
.set ADC_VolumePedal_DEC__DR2, CYREG_DEC_DR2
.set ADC_VolumePedal_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_VolumePedal_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_VolumePedal_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_VolumePedal_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_VolumePedal_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_VolumePedal_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_VolumePedal_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_VolumePedal_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_VolumePedal_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_VolumePedal_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_VolumePedal_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_VolumePedal_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_VolumePedal_DEC__PM_ACT_MSK, 0x01
.set ADC_VolumePedal_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_VolumePedal_DEC__PM_STBY_MSK, 0x01
.set ADC_VolumePedal_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_VolumePedal_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_VolumePedal_DEC__SR, CYREG_DEC_SR
.set ADC_VolumePedal_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_VolumePedal_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_VolumePedal_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_VolumePedal_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_VolumePedal_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_VolumePedal_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_VolumePedal_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_VolumePedal_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_VolumePedal_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_VolumePedal_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_VolumePedal_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_VolumePedal_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_VolumePedal_DSM__CLK, CYREG_DSM0_CLK
.set ADC_VolumePedal_DSM__CR0, CYREG_DSM0_CR0
.set ADC_VolumePedal_DSM__CR1, CYREG_DSM0_CR1
.set ADC_VolumePedal_DSM__CR10, CYREG_DSM0_CR10
.set ADC_VolumePedal_DSM__CR11, CYREG_DSM0_CR11
.set ADC_VolumePedal_DSM__CR12, CYREG_DSM0_CR12
.set ADC_VolumePedal_DSM__CR13, CYREG_DSM0_CR13
.set ADC_VolumePedal_DSM__CR14, CYREG_DSM0_CR14
.set ADC_VolumePedal_DSM__CR15, CYREG_DSM0_CR15
.set ADC_VolumePedal_DSM__CR16, CYREG_DSM0_CR16
.set ADC_VolumePedal_DSM__CR17, CYREG_DSM0_CR17
.set ADC_VolumePedal_DSM__CR2, CYREG_DSM0_CR2
.set ADC_VolumePedal_DSM__CR3, CYREG_DSM0_CR3
.set ADC_VolumePedal_DSM__CR4, CYREG_DSM0_CR4
.set ADC_VolumePedal_DSM__CR5, CYREG_DSM0_CR5
.set ADC_VolumePedal_DSM__CR6, CYREG_DSM0_CR6
.set ADC_VolumePedal_DSM__CR7, CYREG_DSM0_CR7
.set ADC_VolumePedal_DSM__CR8, CYREG_DSM0_CR8
.set ADC_VolumePedal_DSM__CR9, CYREG_DSM0_CR9
.set ADC_VolumePedal_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_VolumePedal_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_VolumePedal_DSM__MISC, CYREG_DSM0_MISC
.set ADC_VolumePedal_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_VolumePedal_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_VolumePedal_DSM__REF0, CYREG_DSM0_REF0
.set ADC_VolumePedal_DSM__REF1, CYREG_DSM0_REF1
.set ADC_VolumePedal_DSM__REF2, CYREG_DSM0_REF2
.set ADC_VolumePedal_DSM__REF3, CYREG_DSM0_REF3
.set ADC_VolumePedal_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_VolumePedal_DSM__SW0, CYREG_DSM0_SW0
.set ADC_VolumePedal_DSM__SW2, CYREG_DSM0_SW2
.set ADC_VolumePedal_DSM__SW3, CYREG_DSM0_SW3
.set ADC_VolumePedal_DSM__SW4, CYREG_DSM0_SW4
.set ADC_VolumePedal_DSM__SW6, CYREG_DSM0_SW6
.set ADC_VolumePedal_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_VolumePedal_DSM__TST0, CYREG_DSM0_TST0
.set ADC_VolumePedal_DSM__TST1, CYREG_DSM0_TST1
.set ADC_VolumePedal_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_VolumePedal_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_VolumePedal_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_VolumePedal_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_VolumePedal_Ext_CP_Clk__INDEX, 0x00
.set ADC_VolumePedal_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_VolumePedal_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_VolumePedal_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_VolumePedal_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_VolumePedal_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_VolumePedal_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_VolumePedal_IRQ__INTC_MASK, 0x20000000
.set ADC_VolumePedal_IRQ__INTC_NUMBER, 29
.set ADC_VolumePedal_IRQ__INTC_PRIOR_NUM, 3
.set ADC_VolumePedal_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_VolumePedal_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_VolumePedal_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_VolumePedal_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_VolumePedal_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_VolumePedal_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_VolumePedal_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_VolumePedal_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_VolumePedal_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_VolumePedal_theACLK__INDEX, 0x00
.set ADC_VolumePedal_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_VolumePedal_theACLK__PM_ACT_MSK, 0x01
.set ADC_VolumePedal_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_VolumePedal_theACLK__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
