vhdl work "C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab5\FSM\fsm_top.vhd"
