// Seed: 1546673575
program module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = (-1);
  module_0 modCall_1 (id_1);
  wire id_2;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  module_0 modCall_1 (id_1);
  assign id_2 = 1;
endmodule
module module_3 (
    input  tri   id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri1  id_4,
    output tri0  id_5,
    id_9,
    id_10,
    input  wire  id_6,
    input  tri0  id_7
);
  id_11(
      1'd0 && -1 != id_0
  );
  wire id_12;
  module_0 modCall_1 (id_10);
endmodule
