<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/axi_dac_core/axi_dac_core.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_67674b3444278590977702ae33b0a938.html">axi_dac_core</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">axi_dac_core.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Driver for the Analog Devices AXI-DAC-CORE module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;stdio.h&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &quot;<a class="el" href="no__os__error_8h_source.html">no_os_error.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__delay_8h_source.html">no_os_delay.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__util_8h_source.html">no_os_util.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__alloc_8h_source.html">no_os_alloc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="axi__dac__core_8h_source.html">axi_dac_core.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__axi__io_8h_source.html">no_os_axi_io.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for axi_dac_core.c:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c__incl.png" border="0" usemap="#drivers_2axi__core_2axi__dac__core_2axi__dac__core_8c" alt=""/></div>
<map name="drivers_2axi__core_2axi__dac__core_2axi__dac__core_8c" id="drivers_2axi__core_2axi__dac__core_2axi__dac__core_8c">
<area shape="rect" title="Driver for the Analog Devices AXI&#45;DAC&#45;CORE module." alt="" coords="356,5,543,47"/>
<area shape="rect" title=" " alt="" coords="407,169,478,196"/>
<area shape="rect" title=" " alt="" coords="221,169,288,196"/>
<area shape="rect" title=" " alt="" coords="190,95,277,121"/>
<area shape="rect" href="no__os__error_8h.html" title="Error codes definition." alt="" coords="5,95,115,121"/>
<area shape="rect" href="no__os__delay_8h.html" title="Header file of Delay functions." alt="" coords="611,95,725,121"/>
<area shape="rect" href="no__os__util_8h.html" title="Header file of utility functions." alt="" coords="487,95,587,121"/>
<area shape="rect" href="no__os__alloc_8h.html" title=" " alt="" coords="301,95,411,121"/>
<area shape="rect" href="axi__dac__core_8h.html" title="Driver for the Analog Devices AXI&#45;DAC&#45;CORE module." alt="" coords="749,95,867,121"/>
<area shape="rect" href="no__os__axi__io_8h.html" title="Header file of AXI IO." alt="" coords="891,95,1010,121"/>
<area shape="rect" href="errno_8h.html" title="Error macro definition for ARM Compiler." alt="" coords="26,169,94,196"/>
<area shape="rect" title=" " alt="" coords="702,169,773,196"/>
<area shape="rect" title=" " alt="" coords="503,169,585,196"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9742c9aa632f0f024718c3a6c42f26d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a9742c9aa632f0f024718c3a6c42f26d7">AXI_DAC_REG_RSTN</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a9742c9aa632f0f024718c3a6c42f26d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cc1ff972edd9937471f4b514f8b2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a44cc1ff972edd9937471f4b514f8b2a2">AXI_DAC_MMCM_RSTN</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td></tr>
<tr class="separator:a44cc1ff972edd9937471f4b514f8b2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5224640fc3b69c7f065d69a4731d34fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a5224640fc3b69c7f065d69a4731d34fa">AXI_DAC_RSTN</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td></tr>
<tr class="separator:a5224640fc3b69c7f065d69a4731d34fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f7857d098a35e52819fbb572bf87ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ab9f7857d098a35e52819fbb572bf87ed">AXI_DAC_REG_SYNC_CONTROL</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:ab9f7857d098a35e52819fbb572bf87ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb57c65ac8a225b80a13ea776ca511e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#abb57c65ac8a225b80a13ea776ca511e7">AXI_DAC_SYNC</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td></tr>
<tr class="separator:abb57c65ac8a225b80a13ea776ca511e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5281c99320a54eeab6931198f726a55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a5281c99320a54eeab6931198f726a55f">AXI_DAC_REG_CNTRL_2</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:a5281c99320a54eeab6931198f726a55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcdbdd5b6d8e5155180f52c597c61a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#adcdbdd5b6d8e5155180f52c597c61a28">AXI_DAC_SDR_DDR_N</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(16)</td></tr>
<tr class="separator:adcdbdd5b6d8e5155180f52c597c61a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe926f2a63ef0727d39fcb0febb460df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#afe926f2a63ef0727d39fcb0febb460df">AXI_DAC_SYMB_8B</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(14)</td></tr>
<tr class="separator:afe926f2a63ef0727d39fcb0febb460df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dae5807f56710c9a52216f13658106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ac4dae5807f56710c9a52216f13658106">AXI_DAC_REG_RATECNTRL</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="separator:ac4dae5807f56710c9a52216f13658106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1be043b913b694a4e48aaa6d6c6072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a5a1be043b913b694a4e48aaa6d6c6072">AXI_DAC_RATE</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFF) &lt;&lt; 0)</td></tr>
<tr class="separator:a5a1be043b913b694a4e48aaa6d6c6072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8e9f48a051e993538a6ffff1077344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a0f8e9f48a051e993538a6ffff1077344">AXI_DAC_TO_RATE</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFF)</td></tr>
<tr class="separator:a0f8e9f48a051e993538a6ffff1077344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c978cf49e164ac722586cd8ebbe99e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a0c978cf49e164ac722586cd8ebbe99e6">AXI_DAC_REG_CLK_FREQ</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="separator:a0c978cf49e164ac722586cd8ebbe99e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c5312fcd8579e11bf05a357756cd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a76c5312fcd8579e11bf05a357756cd0f">AXI_DAC_CLK_FREQ</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</td></tr>
<tr class="separator:a76c5312fcd8579e11bf05a357756cd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45eb113dc0b2d49e3e471e9c6fd33220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a45eb113dc0b2d49e3e471e9c6fd33220">AXI_DAC_TO_CLK_FREQ</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</td></tr>
<tr class="separator:a45eb113dc0b2d49e3e471e9c6fd33220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ddae43902aa602785bd93ee51b0907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a75ddae43902aa602785bd93ee51b0907">AXI_DAC_REG_CLK_RATIO</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="separator:a75ddae43902aa602785bd93ee51b0907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3d123b86e0a35612e5879c03567d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a1e3d123b86e0a35612e5879c03567d80">AXI_DAC_CLK_RATIO</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</td></tr>
<tr class="separator:a1e3d123b86e0a35612e5879c03567d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdd82ddc196cbaecefddcd71ffd22e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a3fdd82ddc196cbaecefddcd71ffd22e6">AXI_DAC_TO_CLK_RATIO</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</td></tr>
<tr class="separator:a3fdd82ddc196cbaecefddcd71ffd22e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f283771e6a0edeb0d5222417c86422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a56f283771e6a0edeb0d5222417c86422">AXI_DAC_REG_STATUS</a>&#160;&#160;&#160;0x005C</td></tr>
<tr class="separator:a56f283771e6a0edeb0d5222417c86422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cf59316c8541347d8311363c0fc07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ac5cf59316c8541347d8311363c0fc07b">AXI_DAC_MUX_PN_ERR</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(3)</td></tr>
<tr class="separator:ac5cf59316c8541347d8311363c0fc07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdf78f9349393cfc1e874614ee1b3e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a4bdf78f9349393cfc1e874614ee1b3e8">AXI_DAC_MUX_PN_OOS</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(2)</td></tr>
<tr class="separator:a4bdf78f9349393cfc1e874614ee1b3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3782c9d76d0264e955f5f78dd74f0138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a3782c9d76d0264e955f5f78dd74f0138">AXI_DAC_MUX_OVER_RANGE</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td></tr>
<tr class="separator:a3782c9d76d0264e955f5f78dd74f0138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f617c3db46d3839f6393e7b09ef92ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a9f617c3db46d3839f6393e7b09ef92ac">AXI_DAC_STATUS</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td></tr>
<tr class="separator:a9f617c3db46d3839f6393e7b09ef92ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbec71da4b3cf2c6c7a69cf6231f3f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#afbec71da4b3cf2c6c7a69cf6231f3f74">AXI_DAC_CNTRL_DATA_RD</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:afbec71da4b3cf2c6c7a69cf6231f3f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff5f1fb11946abbc3210b1e947477fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#adff5f1fb11946abbc3210b1e947477fe">AXI_DAC_CNTRL_DATA_WR</a>&#160;&#160;&#160;0x84</td></tr>
<tr class="separator:adff5f1fb11946abbc3210b1e947477fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429f8c6d55a41b624713e264053fadbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a429f8c6d55a41b624713e264053fadbe">AXI_DAC_DATA_WR_16</a>(x)&#160;&#160;&#160;((x &lt;&lt; 8) &amp; 0x00ffff00)</td></tr>
<tr class="separator:a429f8c6d55a41b624713e264053fadbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbece9df3321841e6faf9f05d5e14fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#accbece9df3321841e6faf9f05d5e14fa">AXI_DAC_DATA_WR_8</a>(x)&#160;&#160;&#160;((x &lt;&lt; 16) &amp; 0x00ff0000)</td></tr>
<tr class="separator:accbece9df3321841e6faf9f05d5e14fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d246697cc814315f7ff540679d9e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ad7d246697cc814315f7ff540679d9e54">AXI_DAC_REG_CUSTOM_CTRL</a>&#160;&#160;&#160;0x8c</td></tr>
<tr class="separator:ad7d246697cc814315f7ff540679d9e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ba4ca5fc9ce297c63418e83c84b7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a71ba4ca5fc9ce297c63418e83c84b7f7">AXI_DAC_ADDRESS</a>(x)&#160;&#160;&#160;((x &lt;&lt; 24) &amp; 0xff000000)</td></tr>
<tr class="separator:a71ba4ca5fc9ce297c63418e83c84b7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2999d95aa214fe5ec6d548da9dbec4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aa2999d95aa214fe5ec6d548da9dbec4f">AXI_DAC_STREAM</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td></tr>
<tr class="separator:aa2999d95aa214fe5ec6d548da9dbec4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8567f5faf56f209af6caed1d30584fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a8567f5faf56f209af6caed1d30584fc2">AXI_DAC_TRANSFER_DATA</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td></tr>
<tr class="separator:a8567f5faf56f209af6caed1d30584fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdfdc7b00860f64e074fb11a374f8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a1fdfdc7b00860f64e074fb11a374f8f3">AXI_DAC_STREAM_ENABLE</a></td></tr>
<tr class="separator:a1fdfdc7b00860f64e074fb11a374f8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e41269e5709f320a4b4fd9204489f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a7e41269e5709f320a4b4fd9204489f0d">AXI_DAC_UI_STATUS</a>&#160;&#160;&#160;0x88</td></tr>
<tr class="separator:a7e41269e5709f320a4b4fd9204489f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e160d9b4afc3a5400b3038a79c80c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a1e160d9b4afc3a5400b3038a79c80c38">AXI_DAC_BUSY</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(4)</td></tr>
<tr class="separator:a1e160d9b4afc3a5400b3038a79c80c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c22989931b4132e50d424c35ffc0d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a0c22989931b4132e50d424c35ffc0d7c">AXI_DAC_REG_DDS_SCALE</a>(x)&#160;&#160;&#160;(0x400 + ((x) &gt;&gt; 1) * 0x40 + ((x) &amp; 1) * 0x8)</td></tr>
<tr class="separator:a0c22989931b4132e50d424c35ffc0d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1fe982388f80f22037125e9a329006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a9d1fe982388f80f22037125e9a329006">AXI_DAC_DDS_SCALE</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFF) &lt;&lt; 0)</td></tr>
<tr class="separator:a9d1fe982388f80f22037125e9a329006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81729b0079b4bb960e8b6dc807b6f7a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a81729b0079b4bb960e8b6dc807b6f7a7">AXI_DAC_TO_DDS_SCALE</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFF)</td></tr>
<tr class="separator:a81729b0079b4bb960e8b6dc807b6f7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3e96d503d64a5a404e734548e4c116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aad3e96d503d64a5a404e734548e4c116">AXI_DAC_REG_DDS_INIT_INCR</a>(x)&#160;&#160;&#160;(0x404 + ((x) &gt;&gt; 1) * 0x40 + ((x) &amp; 1) * 0x8)</td></tr>
<tr class="separator:aad3e96d503d64a5a404e734548e4c116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24c649831c2fdc83a67242f68ac67f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ac24c649831c2fdc83a67242f68ac67f5">AXI_DAC_DDS_INIT</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFFU) &lt;&lt; 16)</td></tr>
<tr class="separator:ac24c649831c2fdc83a67242f68ac67f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d933b45bd7eb803b03584b9ec2f2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ad1d933b45bd7eb803b03584b9ec2f2a5">AXI_DAC_TO_DDS_INIT</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 16) &amp; 0xFFFF)</td></tr>
<tr class="separator:ad1d933b45bd7eb803b03584b9ec2f2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef28b4e1cd90f701a5975838aa094824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aef28b4e1cd90f701a5975838aa094824">AXI_DAC_DDS_INCR</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFF) &lt;&lt; 0)</td></tr>
<tr class="separator:aef28b4e1cd90f701a5975838aa094824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f414afac32f4b5c16d6a9e6d1d633c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a59f414afac32f4b5c16d6a9e6d1d633c">AXI_DAC_TO_DDS_INCR</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFF)</td></tr>
<tr class="separator:a59f414afac32f4b5c16d6a9e6d1d633c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53685676f7a39def5222c973ac0f57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aa53685676f7a39def5222c973ac0f57e">DAC_REG_DATA_PATTERN</a>(c)&#160;&#160;&#160;(0x0410 + (c) * 0x40)</td></tr>
<tr class="separator:aa53685676f7a39def5222c973ac0f57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac987f9dca0fafc5ea3902054c8834eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ac987f9dca0fafc5ea3902054c8834eb7">AXI_DAC_REG_DATA_SELECT</a>(c)&#160;&#160;&#160;(0x0418 + (c) * 0x40)</td></tr>
<tr class="separator:ac987f9dca0fafc5ea3902054c8834eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446116071b73cdab026ae037e623d5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a446116071b73cdab026ae037e623d5db">AXI_DAC_DATA_SELECT</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:a446116071b73cdab026ae037e623d5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d332000f851e34dfa792b609255cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a14d332000f851e34dfa792b609255cee">AXI_DAC_TO_DATA_SELECT</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xF)</td></tr>
<tr class="separator:a14d332000f851e34dfa792b609255cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74b310f7fd4b885c13776fcd194a395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aa74b310f7fd4b885c13776fcd194a395">AXI_DAC_REG_CHAN_CNTRL_6</a>(c)&#160;&#160;&#160;(0x0414 + (c) * 0x40)</td></tr>
<tr class="separator:aa74b310f7fd4b885c13776fcd194a395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193fe7d7888baed799ea0b1c7a94fe71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a193fe7d7888baed799ea0b1c7a94fe71">AXI_DAC_IQCOR_ENB</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:a193fe7d7888baed799ea0b1c7a94fe71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e7d255653e85d3514a02912ba53834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a20e7d255653e85d3514a02912ba53834">AXI_DAC_REG_CHAN_CNTRL_7</a>(c)&#160;&#160;&#160;(0x0418 + (c) * 0x40)</td></tr>
<tr class="separator:a20e7d255653e85d3514a02912ba53834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6c4bb7ce18a0a1e5f24f39f1ab8734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a7f6c4bb7ce18a0a1e5f24f39f1ab8734">AXI_DAC_DAC_DDS_SEL</a>(x)&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td></tr>
<tr class="separator:a7f6c4bb7ce18a0a1e5f24f39f1ab8734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76955c11785ae7f080d08f0be6cfac7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a76955c11785ae7f080d08f0be6cfac7c">AXI_DAC_TO_DAC_DDS_SEL</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xF)</td></tr>
<tr class="separator:a76955c11785ae7f080d08f0be6cfac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af715b53c384bc2abb134196d84d36003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#af715b53c384bc2abb134196d84d36003">AXI_DAC_REG_CHAN_CNTRL_8</a>(c)&#160;&#160;&#160;(0x041C + (c) * 0x40)</td></tr>
<tr class="separator:af715b53c384bc2abb134196d84d36003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cb00eaab003a66eb874ca5cddd90e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a12cb00eaab003a66eb874ca5cddd90e9">AXI_DAC_IQCOR_COEFF_1</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFFU) &lt;&lt; 16)</td></tr>
<tr class="separator:a12cb00eaab003a66eb874ca5cddd90e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff71f84c5b3d0ff3b8fc976980f51358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aff71f84c5b3d0ff3b8fc976980f51358">AXI_DAC_TO_IQCOR_COEFF_1</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 16) &amp; 0xFFFF)</td></tr>
<tr class="separator:aff71f84c5b3d0ff3b8fc976980f51358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bf9db0a9794f761d73669c69df4e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a76bf9db0a9794f761d73669c69df4e9f">AXI_DAC_IQCOR_COEFF_2</a>(x)&#160;&#160;&#160;(((x) &amp; 0xFFFF) &lt;&lt; 0)</td></tr>
<tr class="separator:a76bf9db0a9794f761d73669c69df4e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2773435f862f04e5f8d97c0caa0d2332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a2773435f862f04e5f8d97c0caa0d2332">AXI_DAC_TO_IQCOR_COEFF_2</a>(x)&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFF)</td></tr>
<tr class="separator:a2773435f862f04e5f8d97c0caa0d2332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3693b6a56b8cd661c9616727a8e635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a0e3693b6a56b8cd661c9616727a8e635">AXI_DAC_RD_ADDR</a>(x)&#160;&#160;&#160;(<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(7) | x)</td></tr>
<tr class="separator:a0e3693b6a56b8cd661c9616727a8e635"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a636792a0aca48695117470681e0b409f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a636792a0aca48695117470681e0b409f">axi_dac_read</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t reg_addr, uint32_t *reg_data)</td></tr>
<tr class="memdesc:a636792a0aca48695117470681e0b409f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Data Read.  <a href="axi__dac__core_8c.html#a636792a0aca48695117470681e0b409f">More...</a><br /></td></tr>
<tr class="separator:a636792a0aca48695117470681e0b409f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f989670e138f9ee1140f77d028b1ccd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a8f989670e138f9ee1140f77d028b1ccd">axi_dac_write</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t reg_addr, uint32_t reg_data)</td></tr>
<tr class="memdesc:a8f989670e138f9ee1140f77d028b1ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Data Write.  <a href="axi__dac__core_8c.html#a8f989670e138f9ee1140f77d028b1ccd">More...</a><br /></td></tr>
<tr class="separator:a8f989670e138f9ee1140f77d028b1ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd7d4cfd5c837582913022cf5980315"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#affd7d4cfd5c837582913022cf5980315">axi_dac_update_bits</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t reg_addr, uint32_t reg_mask, uint32_t reg_data)</td></tr>
<tr class="memdesc:affd7d4cfd5c837582913022cf5980315"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Update Data bits.  <a href="axi__dac__core_8c.html#affd7d4cfd5c837582913022cf5980315">More...</a><br /></td></tr>
<tr class="separator:affd7d4cfd5c837582913022cf5980315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa063c6262c2a7e44ce78165a6c5e13b5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aa063c6262c2a7e44ce78165a6c5e13b5">axi_dac_read_poll_timeout</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t reg_addr, uint32_t mask, uint32_t value, uint32_t sleep_us, uint32_t timeout_us)</td></tr>
<tr class="memdesc:aa063c6262c2a7e44ce78165a6c5e13b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Read Data until condition is met.  <a href="axi__dac__core_8c.html#aa063c6262c2a7e44ce78165a6c5e13b5">More...</a><br /></td></tr>
<tr class="separator:aa063c6262c2a7e44ce78165a6c5e13b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b4348d0812ce072dc10f58ab748508"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a35b4348d0812ce072dc10f58ab748508">axi_dac_bus_write</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t reg_addr, uint32_t reg_data, uint8_t data_size)</td></tr>
<tr class="memdesc:a35b4348d0812ce072dc10f58ab748508"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Bus Data Write.  <a href="axi__dac__core_8c.html#a35b4348d0812ce072dc10f58ab748508">More...</a><br /></td></tr>
<tr class="separator:a35b4348d0812ce072dc10f58ab748508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d843cad23a06079bb7d6245fe0a277f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a4d843cad23a06079bb7d6245fe0a277f">axi_dac_bus_read</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t reg_addr, uint32_t *reg_data, uint8_t data_size)</td></tr>
<tr class="memdesc:a4d843cad23a06079bb7d6245fe0a277f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Bus Data Read.  <a href="axi__dac__core_8c.html#a4d843cad23a06079bb7d6245fe0a277f">More...</a><br /></td></tr>
<tr class="separator:a4d843cad23a06079bb7d6245fe0a277f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd031cad59c11cbe7a078e617a7cc46"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a4cd031cad59c11cbe7a078e617a7cc46">axi_dac_set_ddr</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> enable)</td></tr>
<tr class="memdesc:a4cd031cad59c11cbe7a078e617a7cc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set DDR (bus double-data-rate) mode.  <a href="axi__dac__core_8c.html#a4cd031cad59c11cbe7a078e617a7cc46">More...</a><br /></td></tr>
<tr class="separator:a4cd031cad59c11cbe7a078e617a7cc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff2fa81b555036327565a0dae937dfd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#afff2fa81b555036327565a0dae937dfd">axi_dac_set_data_stream</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> enable)</td></tr>
<tr class="memdesc:afff2fa81b555036327565a0dae937dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set data stream mode.  <a href="axi__dac__core_8c.html#afff2fa81b555036327565a0dae937dfd">More...</a><br /></td></tr>
<tr class="separator:afff2fa81b555036327565a0dae937dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7981356943ccd12b99e7590e8e0c23"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a6c7981356943ccd12b99e7590e8e0c23">axi_dac_data_transfer_addr</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t address)</td></tr>
<tr class="memdesc:a6c7981356943ccd12b99e7590e8e0c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set starting dma data trasfer address.  <a href="axi__dac__core_8c.html#a6c7981356943ccd12b99e7590e8e0c23">More...</a><br /></td></tr>
<tr class="separator:a6c7981356943ccd12b99e7590e8e0c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742bbc91b524a8102cf6d120fdb34c29"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a742bbc91b524a8102cf6d120fdb34c29">axi_dac_data_format_set</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, int format)</td></tr>
<tr class="memdesc:a742bbc91b524a8102cf6d120fdb34c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC data format.  <a href="axi__dac__core_8c.html#a742bbc91b524a8102cf6d120fdb34c29">More...</a><br /></td></tr>
<tr class="separator:a742bbc91b524a8102cf6d120fdb34c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7360018a633493f6b484f4998987850a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a7360018a633493f6b484f4998987850a">axi_dac_set_datasel</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, int32_t chan, enum <a class="el" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">axi_dac_data_sel</a> sel)</td></tr>
<tr class="memdesc:a7360018a633493f6b484f4998987850a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set Data type for specific channel.  <a href="axi__dac__core_8c.html#a7360018a633493f6b484f4998987850a">More...</a><br /></td></tr>
<tr class="separator:a7360018a633493f6b484f4998987850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7909af351f85cf17569c5bb8af29095"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ad7909af351f85cf17569c5bb8af29095">axi_dac_dds_set_frequency</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, uint32_t freq_hz)</td></tr>
<tr class="memdesc:ad7909af351f85cf17569c5bb8af29095"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set DDS frequency for specific channel.  <a href="axi__dac__core_8c.html#ad7909af351f85cf17569c5bb8af29095">More...</a><br /></td></tr>
<tr class="separator:ad7909af351f85cf17569c5bb8af29095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a695a527794ce81ff7e3872b4bdfbcd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a6a695a527794ce81ff7e3872b4bdfbcd">axi_dac_dds_get_frequency</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, uint32_t *freq)</td></tr>
<tr class="memdesc:a6a695a527794ce81ff7e3872b4bdfbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Get DDS frequency for specific channel.  <a href="axi__dac__core_8c.html#a6a695a527794ce81ff7e3872b4bdfbcd">More...</a><br /></td></tr>
<tr class="separator:a6a695a527794ce81ff7e3872b4bdfbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5b9f0acb2160c1bd2a6bdc23e252f7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aac5b9f0acb2160c1bd2a6bdc23e252f7">axi_dac_dds_set_phase</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, uint32_t phase)</td></tr>
<tr class="memdesc:aac5b9f0acb2160c1bd2a6bdc23e252f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set DDS phase for specific channel.  <a href="axi__dac__core_8c.html#aac5b9f0acb2160c1bd2a6bdc23e252f7">More...</a><br /></td></tr>
<tr class="separator:aac5b9f0acb2160c1bd2a6bdc23e252f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ead95ff87dbf47e260a69de786fa7d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a99ead95ff87dbf47e260a69de786fa7d">axi_dac_dds_get_phase</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, uint32_t *phase)</td></tr>
<tr class="memdesc:a99ead95ff87dbf47e260a69de786fa7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Get DDS phase for specific channel.  <a href="axi__dac__core_8c.html#a99ead95ff87dbf47e260a69de786fa7d">More...</a><br /></td></tr>
<tr class="separator:a99ead95ff87dbf47e260a69de786fa7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada770f78e6c5cd0f59c55a5c4ab17d61"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ada770f78e6c5cd0f59c55a5c4ab17d61">axi_dac_dds_set_scale</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, int32_t scale_micro_units)</td></tr>
<tr class="memdesc:ada770f78e6c5cd0f59c55a5c4ab17d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set DDS scale for specific channel.  <a href="axi__dac__core_8c.html#ada770f78e6c5cd0f59c55a5c4ab17d61">More...</a><br /></td></tr>
<tr class="separator:ada770f78e6c5cd0f59c55a5c4ab17d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3055c85d631da576ffe7ba92ba3b99b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a3055c85d631da576ffe7ba92ba3b99b6">axi_dac_dds_get_scale</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, int32_t *scale_micro_units)</td></tr>
<tr class="memdesc:a3055c85d631da576ffe7ba92ba3b99b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Get DDS scale for specific channel.  <a href="axi__dac__core_8c.html#a3055c85d631da576ffe7ba92ba3b99b6">More...</a><br /></td></tr>
<tr class="separator:a3055c85d631da576ffe7ba92ba3b99b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3dadbaf7b0ac927c692265045ce8a84"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ae3dadbaf7b0ac927c692265045ce8a84">axi_dac_dds_to_signed_mag_fmt</a> (int32_t val, int32_t val2)</td></tr>
<tr class="memdesc:ae3dadbaf7b0ac927c692265045ce8a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Convert to signed magnitude format.  <a href="axi__dac__core_8c.html#ae3dadbaf7b0ac927c692265045ce8a84">More...</a><br /></td></tr>
<tr class="separator:ae3dadbaf7b0ac927c692265045ce8a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81691bd4e0ba4e955950be348f365301"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a81691bd4e0ba4e955950be348f365301">axi_dac_dds_from_signed_mag_fmt</a> (uint32_t val, int32_t *r_val, int32_t *r_val2)</td></tr>
<tr class="memdesc:a81691bd4e0ba4e955950be348f365301"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Convert from signed magnitude format.  <a href="axi__dac__core_8c.html#a81691bd4e0ba4e955950be348f365301">More...</a><br /></td></tr>
<tr class="separator:a81691bd4e0ba4e955950be348f365301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76745c5fbac79bf4d5e1ae6fda96dacf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a76745c5fbac79bf4d5e1ae6fda96dacf">axi_dac_dds_set_calib_phase_scale</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t phase, uint32_t chan, int32_t val, int32_t val2)</td></tr>
<tr class="memdesc:a76745c5fbac79bf4d5e1ae6fda96dacf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibrate phase scale for specific AXI DAC channel.  <a href="axi__dac__core_8c.html#a76745c5fbac79bf4d5e1ae6fda96dacf">More...</a><br /></td></tr>
<tr class="separator:a76745c5fbac79bf4d5e1ae6fda96dacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059f91ac693379d33c7afdef3709d6e5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a059f91ac693379d33c7afdef3709d6e5">axi_dac_dds_get_calib_phase_scale</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t phase, uint32_t chan, int32_t *val, int32_t *val2)</td></tr>
<tr class="memdesc:a059f91ac693379d33c7afdef3709d6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the phase scale calibration values for AXI DAC channel.  <a href="axi__dac__core_8c.html#a059f91ac693379d33c7afdef3709d6e5">More...</a><br /></td></tr>
<tr class="separator:a059f91ac693379d33c7afdef3709d6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98dd0822ee22ede7d9fac21d0fac612c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a98dd0822ee22ede7d9fac21d0fac612c">axi_dac_dds_set_calib_scale</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, int32_t val, int32_t val2)</td></tr>
<tr class="memdesc:a98dd0822ee22ede7d9fac21d0fac612c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibrate scale for specific AXI DAC channel.  <a href="axi__dac__core_8c.html#a98dd0822ee22ede7d9fac21d0fac612c">More...</a><br /></td></tr>
<tr class="separator:a98dd0822ee22ede7d9fac21d0fac612c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f51e081e1551d79104925d7bf5e8e6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a60f51e081e1551d79104925d7bf5e8e6">axi_dac_dds_get_calib_scale</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, int32_t *val, int32_t *val2)</td></tr>
<tr class="memdesc:a60f51e081e1551d79104925d7bf5e8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the scale calibration values for AXI DAC channel.  <a href="axi__dac__core_8c.html#a60f51e081e1551d79104925d7bf5e8e6">More...</a><br /></td></tr>
<tr class="separator:a60f51e081e1551d79104925d7bf5e8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b69643186832e96542838f0a077637"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a21b69643186832e96542838f0a077637">axi_dac_dds_set_calib_phase</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, int32_t val, int32_t val2)</td></tr>
<tr class="memdesc:a21b69643186832e96542838f0a077637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibrate phase for specific AXI DAC channel.  <a href="axi__dac__core_8c.html#a21b69643186832e96542838f0a077637">More...</a><br /></td></tr>
<tr class="separator:a21b69643186832e96542838f0a077637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deedbe015196aad9fa87457867bb89c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a7deedbe015196aad9fa87457867bb89c">axi_dac_dds_get_calib_phase</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t chan, int32_t *val, int32_t *val2)</td></tr>
<tr class="memdesc:a7deedbe015196aad9fa87457867bb89c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the phase calibration values for AXI DAC channel.  <a href="axi__dac__core_8c.html#a7deedbe015196aad9fa87457867bb89c">More...</a><br /></td></tr>
<tr class="separator:a7deedbe015196aad9fa87457867bb89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8234efe8d436506b58b8cf3abc2318"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a7d8234efe8d436506b58b8cf3abc2318">axi_dac_set_sine_lut</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t address)</td></tr>
<tr class="memdesc:a7d8234efe8d436506b58b8cf3abc2318"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set data based on a Sine Lookup Table.  <a href="axi__dac__core_8c.html#a7d8234efe8d436506b58b8cf3abc2318">More...</a><br /></td></tr>
<tr class="separator:a7d8234efe8d436506b58b8cf3abc2318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31322d214502d875c6cfd1a80584ae91"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a31322d214502d875c6cfd1a80584ae91">axi_dac_set_buff</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, uint32_t address, uint16_t *buff, uint32_t buff_size)</td></tr>
<tr class="memdesc:a31322d214502d875c6cfd1a80584ae91"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Set data buffer.  <a href="axi__dac__core_8c.html#a31322d214502d875c6cfd1a80584ae91">More...</a><br /></td></tr>
<tr class="separator:a31322d214502d875c6cfd1a80584ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2fd8255a3a77a7ab737e4ac048f337"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#abd2fd8255a3a77a7ab737e4ac048f337">axi_dac_load_custom_data</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac, const uint32_t *custom_data_iq, uint32_t custom_tx_count, uint32_t address)</td></tr>
<tr class="memdesc:abd2fd8255a3a77a7ab737e4ac048f337"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Load custom data.  <a href="axi__dac__core_8c.html#abd2fd8255a3a77a7ab737e4ac048f337">More...</a><br /></td></tr>
<tr class="separator:abd2fd8255a3a77a7ab737e4ac048f337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850806ebd8683e0117203ee4a94551d1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a850806ebd8683e0117203ee4a94551d1">axi_dac_init_begin</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> **dac_core, const struct <a class="el" href="structaxi__dac__init.html">axi_dac_init</a> *init)</td></tr>
<tr class="memdesc:a850806ebd8683e0117203ee4a94551d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Begin AXI DAC Initialization.  <a href="axi__dac__core_8c.html#a850806ebd8683e0117203ee4a94551d1">More...</a><br /></td></tr>
<tr class="separator:a850806ebd8683e0117203ee4a94551d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba64f3b2eab7f43cac40ea91a16723dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#aba64f3b2eab7f43cac40ea91a16723dd">axi_dac_init_finish</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac)</td></tr>
<tr class="memdesc:aba64f3b2eab7f43cac40ea91a16723dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Begin AXI DAC Initialization.  <a href="axi__dac__core_8c.html#aba64f3b2eab7f43cac40ea91a16723dd">More...</a><br /></td></tr>
<tr class="separator:aba64f3b2eab7f43cac40ea91a16723dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b7d1d48e908b038ef3faea467aaa0c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a88b7d1d48e908b038ef3faea467aaa0c">axi_dac_init</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> **dac_core, const struct <a class="el" href="structaxi__dac__init.html">axi_dac_init</a> *init)</td></tr>
<tr class="memdesc:a88b7d1d48e908b038ef3faea467aaa0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Main Initialization.  <a href="axi__dac__core_8c.html#a88b7d1d48e908b038ef3faea467aaa0c">More...</a><br /></td></tr>
<tr class="separator:a88b7d1d48e908b038ef3faea467aaa0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e10485918e87d7d2c6f6a72c971544"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#ad2e10485918e87d7d2c6f6a72c971544">axi_dac_data_setup</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac)</td></tr>
<tr class="memdesc:ad2e10485918e87d7d2c6f6a72c971544"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Data Setup.  <a href="axi__dac__core_8c.html#ad2e10485918e87d7d2c6f6a72c971544">More...</a><br /></td></tr>
<tr class="separator:ad2e10485918e87d7d2c6f6a72c971544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e57abcf261ea09aa5ebadbe631a0e22"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a5e57abcf261ea09aa5ebadbe631a0e22">axi_dac_remove</a> (struct <a class="el" href="structaxi__dac.html">axi_dac</a> *dac)</td></tr>
<tr class="memdesc:a5e57abcf261ea09aa5ebadbe631a0e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI DAC Resources deallocation.  <a href="axi__dac__core_8c.html#a5e57abcf261ea09aa5ebadbe631a0e22">More...</a><br /></td></tr>
<tr class="separator:a5e57abcf261ea09aa5ebadbe631a0e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af6849ddda96bf0d354265ff36f773254"><td class="memItemLeft" align="right" valign="top">const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#af6849ddda96bf0d354265ff36f773254">sine_lut</a> [128]</td></tr>
<tr class="separator:af6849ddda96bf0d354265ff36f773254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f050f6b5ce6d07bfdc167f2a193b708"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="axi__dac__core_8c.html#a2f050f6b5ce6d07bfdc167f2a193b708">sine_lut_iq</a> [1024]</td></tr>
<tr class="separator:a2f050f6b5ce6d07bfdc167f2a193b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Driver for the Analog Devices AXI-DAC-CORE module. </p>
<dl class="section author"><dt>Author</dt><dd>DBogdan (<a href="#" onclick="location.href='mai'+'lto:'+'dra'+'go'+'s.b'+'og'+'dan'+'@a'+'nal'+'og'+'.co'+'m'; return false;">drago<span style="display: none;">.nosp@m.</span>s.bo<span style="display: none;">.nosp@m.</span>gdan@<span style="display: none;">.nosp@m.</span>anal<span style="display: none;">.nosp@m.</span>og.co<span style="display: none;">.nosp@m.</span>m</a>)</dd></dl>
<p>Copyright 2018(c) Analog Devices, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. AS IS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a71ba4ca5fc9ce297c63418e83c84b7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ba4ca5fc9ce297c63418e83c84b7f7">&#9670;&nbsp;</a></span>AXI_DAC_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_ADDRESS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &lt;&lt; 24) &amp; 0xff000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e160d9b4afc3a5400b3038a79c80c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e160d9b4afc3a5400b3038a79c80c38">&#9670;&nbsp;</a></span>AXI_DAC_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_BUSY&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76c5312fcd8579e11bf05a357756cd0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c5312fcd8579e11bf05a357756cd0f">&#9670;&nbsp;</a></span>AXI_DAC_CLK_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_CLK_FREQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e3d123b86e0a35612e5879c03567d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3d123b86e0a35612e5879c03567d80">&#9670;&nbsp;</a></span>AXI_DAC_CLK_RATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_CLK_RATIO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbec71da4b3cf2c6c7a69cf6231f3f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbec71da4b3cf2c6c7a69cf6231f3f74">&#9670;&nbsp;</a></span>AXI_DAC_CNTRL_DATA_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_CNTRL_DATA_RD&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff5f1fb11946abbc3210b1e947477fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff5f1fb11946abbc3210b1e947477fe">&#9670;&nbsp;</a></span>AXI_DAC_CNTRL_DATA_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_CNTRL_DATA_WR&#160;&#160;&#160;0x84</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f6c4bb7ce18a0a1e5f24f39f1ab8734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6c4bb7ce18a0a1e5f24f39f1ab8734">&#9670;&nbsp;</a></span>AXI_DAC_DAC_DDS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DAC_DDS_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a446116071b73cdab026ae037e623d5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446116071b73cdab026ae037e623d5db">&#9670;&nbsp;</a></span>AXI_DAC_DATA_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DATA_SELECT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a429f8c6d55a41b624713e264053fadbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429f8c6d55a41b624713e264053fadbe">&#9670;&nbsp;</a></span>AXI_DAC_DATA_WR_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DATA_WR_16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &lt;&lt; 8) &amp; 0x00ffff00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accbece9df3321841e6faf9f05d5e14fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbece9df3321841e6faf9f05d5e14fa">&#9670;&nbsp;</a></span>AXI_DAC_DATA_WR_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DATA_WR_8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &lt;&lt; 16) &amp; 0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef28b4e1cd90f701a5975838aa094824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef28b4e1cd90f701a5975838aa094824">&#9670;&nbsp;</a></span>AXI_DAC_DDS_INCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DDS_INCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24c649831c2fdc83a67242f68ac67f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24c649831c2fdc83a67242f68ac67f5">&#9670;&nbsp;</a></span>AXI_DAC_DDS_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DDS_INIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFFU) &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d1fe982388f80f22037125e9a329006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d1fe982388f80f22037125e9a329006">&#9670;&nbsp;</a></span>AXI_DAC_DDS_SCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_DDS_SCALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12cb00eaab003a66eb874ca5cddd90e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cb00eaab003a66eb874ca5cddd90e9">&#9670;&nbsp;</a></span>AXI_DAC_IQCOR_COEFF_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_IQCOR_COEFF_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFFU) &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76bf9db0a9794f761d73669c69df4e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76bf9db0a9794f761d73669c69df4e9f">&#9670;&nbsp;</a></span>AXI_DAC_IQCOR_COEFF_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_IQCOR_COEFF_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFFFF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a193fe7d7888baed799ea0b1c7a94fe71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193fe7d7888baed799ea0b1c7a94fe71">&#9670;&nbsp;</a></span>AXI_DAC_IQCOR_ENB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_IQCOR_ENB&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44cc1ff972edd9937471f4b514f8b2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cc1ff972edd9937471f4b514f8b2a2">&#9670;&nbsp;</a></span>AXI_DAC_MMCM_RSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_MMCM_RSTN&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3782c9d76d0264e955f5f78dd74f0138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3782c9d76d0264e955f5f78dd74f0138">&#9670;&nbsp;</a></span>AXI_DAC_MUX_OVER_RANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_MUX_OVER_RANGE&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5cf59316c8541347d8311363c0fc07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5cf59316c8541347d8311363c0fc07b">&#9670;&nbsp;</a></span>AXI_DAC_MUX_PN_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_MUX_PN_ERR&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bdf78f9349393cfc1e874614ee1b3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bdf78f9349393cfc1e874614ee1b3e8">&#9670;&nbsp;</a></span>AXI_DAC_MUX_PN_OOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_MUX_PN_OOS&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1be043b913b694a4e48aaa6d6c6072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1be043b913b694a4e48aaa6d6c6072">&#9670;&nbsp;</a></span>AXI_DAC_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xFF) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e3693b6a56b8cd661c9616727a8e635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3693b6a56b8cd661c9616727a8e635">&#9670;&nbsp;</a></span>AXI_DAC_RD_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_RD_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(7) | x)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa74b310f7fd4b885c13776fcd194a395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74b310f7fd4b885c13776fcd194a395">&#9670;&nbsp;</a></span>AXI_DAC_REG_CHAN_CNTRL_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CHAN_CNTRL_6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c</td><td>)</td>
          <td>&#160;&#160;&#160;(0x0414 + (c) * 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20e7d255653e85d3514a02912ba53834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e7d255653e85d3514a02912ba53834">&#9670;&nbsp;</a></span>AXI_DAC_REG_CHAN_CNTRL_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CHAN_CNTRL_7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c</td><td>)</td>
          <td>&#160;&#160;&#160;(0x0418 + (c) * 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af715b53c384bc2abb134196d84d36003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af715b53c384bc2abb134196d84d36003">&#9670;&nbsp;</a></span>AXI_DAC_REG_CHAN_CNTRL_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CHAN_CNTRL_8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c</td><td>)</td>
          <td>&#160;&#160;&#160;(0x041C + (c) * 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c978cf49e164ac722586cd8ebbe99e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c978cf49e164ac722586cd8ebbe99e6">&#9670;&nbsp;</a></span>AXI_DAC_REG_CLK_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CLK_FREQ&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75ddae43902aa602785bd93ee51b0907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ddae43902aa602785bd93ee51b0907">&#9670;&nbsp;</a></span>AXI_DAC_REG_CLK_RATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CLK_RATIO&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5281c99320a54eeab6931198f726a55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5281c99320a54eeab6931198f726a55f">&#9670;&nbsp;</a></span>AXI_DAC_REG_CNTRL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CNTRL_2&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7d246697cc814315f7ff540679d9e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d246697cc814315f7ff540679d9e54">&#9670;&nbsp;</a></span>AXI_DAC_REG_CUSTOM_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_CUSTOM_CTRL&#160;&#160;&#160;0x8c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac987f9dca0fafc5ea3902054c8834eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac987f9dca0fafc5ea3902054c8834eb7">&#9670;&nbsp;</a></span>AXI_DAC_REG_DATA_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_DATA_SELECT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c</td><td>)</td>
          <td>&#160;&#160;&#160;(0x0418 + (c) * 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad3e96d503d64a5a404e734548e4c116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3e96d503d64a5a404e734548e4c116">&#9670;&nbsp;</a></span>AXI_DAC_REG_DDS_INIT_INCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_DDS_INIT_INCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x404 + ((x) &gt;&gt; 1) * 0x40 + ((x) &amp; 1) * 0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c22989931b4132e50d424c35ffc0d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c22989931b4132e50d424c35ffc0d7c">&#9670;&nbsp;</a></span>AXI_DAC_REG_DDS_SCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_DDS_SCALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x400 + ((x) &gt;&gt; 1) * 0x40 + ((x) &amp; 1) * 0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4dae5807f56710c9a52216f13658106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4dae5807f56710c9a52216f13658106">&#9670;&nbsp;</a></span>AXI_DAC_REG_RATECNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_RATECNTRL&#160;&#160;&#160;0x4C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9742c9aa632f0f024718c3a6c42f26d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9742c9aa632f0f024718c3a6c42f26d7">&#9670;&nbsp;</a></span>AXI_DAC_REG_RSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_RSTN&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f283771e6a0edeb0d5222417c86422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f283771e6a0edeb0d5222417c86422">&#9670;&nbsp;</a></span>AXI_DAC_REG_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_STATUS&#160;&#160;&#160;0x005C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f7857d098a35e52819fbb572bf87ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f7857d098a35e52819fbb572bf87ed">&#9670;&nbsp;</a></span>AXI_DAC_REG_SYNC_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_REG_SYNC_CONTROL&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5224640fc3b69c7f065d69a4731d34fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5224640fc3b69c7f065d69a4731d34fa">&#9670;&nbsp;</a></span>AXI_DAC_RSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_RSTN&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcdbdd5b6d8e5155180f52c597c61a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcdbdd5b6d8e5155180f52c597c61a28">&#9670;&nbsp;</a></span>AXI_DAC_SDR_DDR_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_SDR_DDR_N&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f617c3db46d3839f6393e7b09ef92ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f617c3db46d3839f6393e7b09ef92ac">&#9670;&nbsp;</a></span>AXI_DAC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_STATUS&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2999d95aa214fe5ec6d548da9dbec4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2999d95aa214fe5ec6d548da9dbec4f">&#9670;&nbsp;</a></span>AXI_DAC_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_STREAM&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fdfdc7b00860f64e074fb11a374f8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fdfdc7b00860f64e074fb11a374f8f3">&#9670;&nbsp;</a></span>AXI_DAC_STREAM_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_STREAM_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                        (<a class="code" href="axi__dac__core_8c.html#aa2999d95aa214fe5ec6d548da9dbec4f">AXI_DAC_STREAM</a> | \</div>
<div class="line">                        AXI_DAC_TRANSFER_DATA)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afe926f2a63ef0727d39fcb0febb460df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe926f2a63ef0727d39fcb0febb460df">&#9670;&nbsp;</a></span>AXI_DAC_SYMB_8B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_SYMB_8B&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb57c65ac8a225b80a13ea776ca511e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb57c65ac8a225b80a13ea776ca511e7">&#9670;&nbsp;</a></span>AXI_DAC_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_SYNC&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45eb113dc0b2d49e3e471e9c6fd33220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45eb113dc0b2d49e3e471e9c6fd33220">&#9670;&nbsp;</a></span>AXI_DAC_TO_CLK_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_CLK_FREQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fdd82ddc196cbaecefddcd71ffd22e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdd82ddc196cbaecefddcd71ffd22e6">&#9670;&nbsp;</a></span>AXI_DAC_TO_CLK_RATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_CLK_RATIO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76955c11785ae7f080d08f0be6cfac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76955c11785ae7f080d08f0be6cfac7c">&#9670;&nbsp;</a></span>AXI_DAC_TO_DAC_DDS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_DAC_DDS_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14d332000f851e34dfa792b609255cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d332000f851e34dfa792b609255cee">&#9670;&nbsp;</a></span>AXI_DAC_TO_DATA_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_DATA_SELECT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59f414afac32f4b5c16d6a9e6d1d633c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f414afac32f4b5c16d6a9e6d1d633c">&#9670;&nbsp;</a></span>AXI_DAC_TO_DDS_INCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_DDS_INCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d933b45bd7eb803b03584b9ec2f2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d933b45bd7eb803b03584b9ec2f2a5">&#9670;&nbsp;</a></span>AXI_DAC_TO_DDS_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_DDS_INIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 16) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81729b0079b4bb960e8b6dc807b6f7a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81729b0079b4bb960e8b6dc807b6f7a7">&#9670;&nbsp;</a></span>AXI_DAC_TO_DDS_SCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_DDS_SCALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff71f84c5b3d0ff3b8fc976980f51358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff71f84c5b3d0ff3b8fc976980f51358">&#9670;&nbsp;</a></span>AXI_DAC_TO_IQCOR_COEFF_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_IQCOR_COEFF_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 16) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2773435f862f04e5f8d97c0caa0d2332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2773435f862f04e5f8d97c0caa0d2332">&#9670;&nbsp;</a></span>AXI_DAC_TO_IQCOR_COEFF_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_IQCOR_COEFF_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f8e9f48a051e993538a6ffff1077344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8e9f48a051e993538a6ffff1077344">&#9670;&nbsp;</a></span>AXI_DAC_TO_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TO_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &gt;&gt; 0) &amp; 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8567f5faf56f209af6caed1d30584fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8567f5faf56f209af6caed1d30584fc2">&#9670;&nbsp;</a></span>AXI_DAC_TRANSFER_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_TRANSFER_DATA&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e41269e5709f320a4b4fd9204489f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e41269e5709f320a4b4fd9204489f0d">&#9670;&nbsp;</a></span>AXI_DAC_UI_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_DAC_UI_STATUS&#160;&#160;&#160;0x88</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53685676f7a39def5222c973ac0f57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53685676f7a39def5222c973ac0f57e">&#9670;&nbsp;</a></span>DAC_REG_DATA_PATTERN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_REG_DATA_PATTERN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c</td><td>)</td>
          <td>&#160;&#160;&#160;(0x0410 + (c) * 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a4d843cad23a06079bb7d6245fe0a277f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d843cad23a06079bb7d6245fe0a277f">&#9670;&nbsp;</a></span>axi_dac_bus_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_bus_read </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>reg_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Bus Data Read. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">reg_addr</td><td>- The register address. </td></tr>
    <tr><td class="paramname">reg_data</td><td>- Pointer to data value to be read. </td></tr>
    <tr><td class="paramname">data_size</td><td>- Data size in bytes. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a4d843cad23a06079bb7d6245fe0a277f_icgraph.png" border="0" usemap="#axi__dac__core_8c_a4d843cad23a06079bb7d6245fe0a277f_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a4d843cad23a06079bb7d6245fe0a277f_icgraph" id="axi__dac__core_8c_a4d843cad23a06079bb7d6245fe0a277f_icgraph">
<area shape="rect" title="AXI DAC Bus Data Read." alt="" coords="192,5,331,32"/>
<area shape="rect" href="ad3552r_8h.html#acf6f55ec6fb20867e06bcc1237f91909" title=" " alt="" coords="5,5,144,32"/>
</map>
</div>

</div>
</div>
<a id="a35b4348d0812ce072dc10f58ab748508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b4348d0812ce072dc10f58ab748508">&#9670;&nbsp;</a></span>axi_dac_bus_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_bus_write </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Bus Data Write. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">reg_addr</td><td>- The register address. </td></tr>
    <tr><td class="paramname">reg_data</td><td>- Data value to be written. </td></tr>
    <tr><td class="paramname">data_size</td><td>- Data size in bytes. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a35b4348d0812ce072dc10f58ab748508_icgraph.png" border="0" usemap="#axi__dac__core_8c_a35b4348d0812ce072dc10f58ab748508_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a35b4348d0812ce072dc10f58ab748508_icgraph" id="axi__dac__core_8c_a35b4348d0812ce072dc10f58ab748508_icgraph">
<area shape="rect" title="AXI DAC Bus Data Write." alt="" coords="736,93,879,120"/>
<area shape="rect" href="ad3552r_8h.html#a14cac9936d965b7a9a49bb689f76dfd9" title=" " alt="" coords="545,64,688,91"/>
<area shape="rect" href="axi__dac__core_8h.html#a4d843cad23a06079bb7d6245fe0a277f" title="AXI DAC Bus Data Read." alt="" coords="547,119,686,145"/>
<area shape="rect" href="ad3552r_8h.html#a4b118dc51ba86b1c81b8a5fbfe1c384f" title=" " alt="" coords="333,5,491,32"/>
<area shape="rect" href="ad3552r_8h.html#a8e59071eb5dc9e29dcef464b5ee97c37" title=" " alt="" coords="327,57,497,98"/>
<area shape="rect" href="generic__spi__example_8c.html#aa363cb929bbd18eaee1295cecbcc7a22" title=" " alt="" coords="172,5,279,32"/>
<area shape="rect" href="generic__spi__example_8c.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="5,5,124,32"/>
<area shape="rect" href="ad3552r_8h.html#acf6f55ec6fb20867e06bcc1237f91909" title=" " alt="" coords="343,123,481,149"/>
</map>
</div>

</div>
</div>
<a id="a742bbc91b524a8102cf6d120fdb34c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742bbc91b524a8102cf6d120fdb34c29">&#9670;&nbsp;</a></span>axi_dac_data_format_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_data_format_set </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>format</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC data format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">format</td><td>- bit width of the samples sent over dma, can be 8 or 16. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="ad2e10485918e87d7d2c6f6a72c971544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e10485918e87d7d2c6f6a72c971544">&#9670;&nbsp;</a></span>axi_dac_data_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_data_setup </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Data Setup. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_ad2e10485918e87d7d2c6f6a72c971544_icgraph.png" border="0" usemap="#axi__dac__core_8c_ad2e10485918e87d7d2c6f6a72c971544_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_ad2e10485918e87d7d2c6f6a72c971544_icgraph" id="axi__dac__core_8c_ad2e10485918e87d7d2c6f6a72c971544_icgraph">
<area shape="rect" title="AXI DAC Data Setup." alt="" coords="987,107,1137,133"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,31,909,57"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,81,939,108"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,132,930,159"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,183,886,209"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,56,693,83"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="a6c7981356943ccd12b99e7590e8e0c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c7981356943ccd12b99e7590e8e0c23">&#9670;&nbsp;</a></span>axi_dac_data_transfer_addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_data_transfer_addr </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set starting dma data trasfer address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">address</td><td>- the 8-bit target register address for dma data streaming operations. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a81691bd4e0ba4e955950be348f365301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81691bd4e0ba4e955950be348f365301">&#9670;&nbsp;</a></span>axi_dac_dds_from_signed_mag_fmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void axi_dac_dds_from_signed_mag_fmt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>r_val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>r_val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Convert from signed magnitude format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">val</td><td>- input value </td></tr>
    <tr><td class="paramname">r_val</td><td>- integer part </td></tr>
    <tr><td class="paramname">r_val2</td><td>- fractional part </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a81691bd4e0ba4e955950be348f365301_icgraph.png" border="0" usemap="#axi__dac__core_8c_a81691bd4e0ba4e955950be348f365301_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a81691bd4e0ba4e955950be348f365301_icgraph" id="axi__dac__core_8c_a81691bd4e0ba4e955950be348f365301_icgraph">
<area shape="rect" title="AXI DAC Convert from signed magnitude format." alt="" coords="437,39,628,80"/>
<area shape="rect" href="axi__dac__core_8c.html#a059f91ac693379d33c7afdef3709d6e5" title="Get the phase scale calibration values for AXI DAC channel." alt="" coords="221,39,389,80"/>
<area shape="rect" href="axi__dac__core_8h.html#a7deedbe015196aad9fa87457867bb89c" title="Get the phase calibration values for AXI DAC channel." alt="" coords="5,5,173,47"/>
<area shape="rect" href="axi__dac__core_8h.html#a60f51e081e1551d79104925d7bf5e8e6" title="Get the scale calibration values for AXI DAC channel." alt="" coords="5,71,173,112"/>
</map>
</div>

</div>
</div>
<a id="a7deedbe015196aad9fa87457867bb89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deedbe015196aad9fa87457867bb89c">&#9670;&nbsp;</a></span>axi_dac_dds_get_calib_phase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_get_calib_phase </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the phase calibration values for AXI DAC channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">val</td><td>- the integer part. </td></tr>
    <tr><td class="paramname">val2</td><td>- the fractional part. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a059f91ac693379d33c7afdef3709d6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a059f91ac693379d33c7afdef3709d6e5">&#9670;&nbsp;</a></span>axi_dac_dds_get_calib_phase_scale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_get_calib_phase_scale </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>phase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the phase scale calibration values for AXI DAC channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">phase</td><td>- Phase value. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">val</td><td>- the integer part. </td></tr>
    <tr><td class="paramname">val2</td><td>- the fractional part. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a059f91ac693379d33c7afdef3709d6e5_icgraph.png" border="0" usemap="#axi__dac__core_8c_a059f91ac693379d33c7afdef3709d6e5_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a059f91ac693379d33c7afdef3709d6e5_icgraph" id="axi__dac__core_8c_a059f91ac693379d33c7afdef3709d6e5_icgraph">
<area shape="rect" title="Get the phase scale calibration values for AXI DAC channel." alt="" coords="221,39,389,80"/>
<area shape="rect" href="axi__dac__core_8h.html#a7deedbe015196aad9fa87457867bb89c" title="Get the phase calibration values for AXI DAC channel." alt="" coords="5,5,173,47"/>
<area shape="rect" href="axi__dac__core_8h.html#a60f51e081e1551d79104925d7bf5e8e6" title="Get the scale calibration values for AXI DAC channel." alt="" coords="5,71,173,112"/>
</map>
</div>

</div>
</div>
<a id="a60f51e081e1551d79104925d7bf5e8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f51e081e1551d79104925d7bf5e8e6">&#9670;&nbsp;</a></span>axi_dac_dds_get_calib_scale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_get_calib_scale </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the scale calibration values for AXI DAC channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">val</td><td>- the integer part. </td></tr>
    <tr><td class="paramname">val2</td><td>- the fractional part. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a6a695a527794ce81ff7e3872b4bdfbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a695a527794ce81ff7e3872b4bdfbcd">&#9670;&nbsp;</a></span>axi_dac_dds_get_frequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_get_frequency </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>freq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Get DDS frequency for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">freq</td><td>- The frequency read in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a99ead95ff87dbf47e260a69de786fa7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ead95ff87dbf47e260a69de786fa7d">&#9670;&nbsp;</a></span>axi_dac_dds_get_phase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_get_phase </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>phase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Get DDS phase for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">phase</td><td>- The phase read. Phase is in milli angles scaled to 1000 (i.e. 90*1000 is 90 degrees (pi/2)) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a3055c85d631da576ffe7ba92ba3b99b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3055c85d631da576ffe7ba92ba3b99b6">&#9670;&nbsp;</a></span>axi_dac_dds_get_scale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_get_scale </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>scale_micro_units</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Get DDS scale for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">scale_micro_units</td><td>- The scale read. Scale is in micro units (i.e. 1*1000*1000 is 1.0) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a21b69643186832e96542838f0a077637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b69643186832e96542838f0a077637">&#9670;&nbsp;</a></span>axi_dac_dds_set_calib_phase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_set_calib_phase </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibrate phase for specific AXI DAC channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">val</td><td>- the integer part. </td></tr>
    <tr><td class="paramname">val2</td><td>- the fractional part. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a76745c5fbac79bf4d5e1ae6fda96dacf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76745c5fbac79bf4d5e1ae6fda96dacf">&#9670;&nbsp;</a></span>axi_dac_dds_set_calib_phase_scale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_set_calib_phase_scale </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>phase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibrate phase scale for specific AXI DAC channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">phase</td><td>- Phase value. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">val</td><td>- the integer part. </td></tr>
    <tr><td class="paramname">val2</td><td>- the fractional part. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a76745c5fbac79bf4d5e1ae6fda96dacf_icgraph.png" border="0" usemap="#axi__dac__core_8c_a76745c5fbac79bf4d5e1ae6fda96dacf_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a76745c5fbac79bf4d5e1ae6fda96dacf_icgraph" id="axi__dac__core_8c_a76745c5fbac79bf4d5e1ae6fda96dacf_icgraph">
<area shape="rect" title="Calibrate phase scale for specific AXI DAC channel." alt="" coords="220,39,387,80"/>
<area shape="rect" href="axi__dac__core_8h.html#a21b69643186832e96542838f0a077637" title="Calibrate phase for specific AXI DAC channel." alt="" coords="5,5,172,47"/>
<area shape="rect" href="axi__dac__core_8h.html#a98dd0822ee22ede7d9fac21d0fac612c" title="Calibrate scale for specific AXI DAC channel." alt="" coords="5,71,172,112"/>
</map>
</div>

</div>
</div>
<a id="a98dd0822ee22ede7d9fac21d0fac612c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98dd0822ee22ede7d9fac21d0fac612c">&#9670;&nbsp;</a></span>axi_dac_dds_set_calib_scale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_set_calib_scale </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibrate scale for specific AXI DAC channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">val</td><td>- the integer part. </td></tr>
    <tr><td class="paramname">val2</td><td>- the fractional part. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="ad7909af351f85cf17569c5bb8af29095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7909af351f85cf17569c5bb8af29095">&#9670;&nbsp;</a></span>axi_dac_dds_set_frequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_set_frequency </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set DDS frequency for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">freq_hz</td><td>- The frequency to be set in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_ad7909af351f85cf17569c5bb8af29095_icgraph.png" border="0" usemap="#axi__dac__core_8c_ad7909af351f85cf17569c5bb8af29095_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_ad7909af351f85cf17569c5bb8af29095_icgraph" id="axi__dac__core_8c_ad7909af351f85cf17569c5bb8af29095_icgraph">
<area shape="rect" title="AXI DAC Set DDS frequency for specific channel." alt="" coords="1185,157,1387,184"/>
<area shape="rect" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544" title="AXI DAC Data Setup." alt="" coords="987,107,1137,133"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,132,693,159"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,5,909,32"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,56,939,83"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,107,930,133"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,157,886,184"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="aac5b9f0acb2160c1bd2a6bdc23e252f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5b9f0acb2160c1bd2a6bdc23e252f7">&#9670;&nbsp;</a></span>axi_dac_dds_set_phase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_set_phase </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>phase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set DDS phase for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">phase</td><td>- The phase to be set. Phase is in milli angles scaled to 1000 (i.e. 90*1000 is 90 degrees (pi/2)) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_aac5b9f0acb2160c1bd2a6bdc23e252f7_icgraph.png" border="0" usemap="#axi__dac__core_8c_aac5b9f0acb2160c1bd2a6bdc23e252f7_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_aac5b9f0acb2160c1bd2a6bdc23e252f7_icgraph" id="axi__dac__core_8c_aac5b9f0acb2160c1bd2a6bdc23e252f7_icgraph">
<area shape="rect" title="AXI DAC Set DDS phase for specific channel." alt="" coords="1185,157,1360,184"/>
<area shape="rect" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544" title="AXI DAC Data Setup." alt="" coords="987,107,1137,133"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,132,693,159"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,5,909,32"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,56,939,83"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,107,930,133"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,157,886,184"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="ada770f78e6c5cd0f59c55a5c4ab17d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada770f78e6c5cd0f59c55a5c4ab17d61">&#9670;&nbsp;</a></span>axi_dac_dds_set_scale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_dds_set_scale </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>scale_micro_units</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set DDS scale for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">scale_micro_units</td><td>- The scale to be set. Scale is in micro units (i.e. 1*1000*1000 is 1.0) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_ada770f78e6c5cd0f59c55a5c4ab17d61_icgraph.png" border="0" usemap="#axi__dac__core_8c_ada770f78e6c5cd0f59c55a5c4ab17d61_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_ada770f78e6c5cd0f59c55a5c4ab17d61_icgraph" id="axi__dac__core_8c_ada770f78e6c5cd0f59c55a5c4ab17d61_icgraph">
<area shape="rect" title="AXI DAC Set DDS scale for specific channel." alt="" coords="1185,157,1356,184"/>
<area shape="rect" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544" title="AXI DAC Data Setup." alt="" coords="987,107,1137,133"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,132,693,159"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,5,909,32"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,56,939,83"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,107,930,133"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,157,886,184"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="ae3dadbaf7b0ac927c692265045ce8a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3dadbaf7b0ac927c692265045ce8a84">&#9670;&nbsp;</a></span>axi_dac_dds_to_signed_mag_fmt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t axi_dac_dds_to_signed_mag_fmt </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Convert to signed magnitude format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">val</td><td>- integer part </td></tr>
    <tr><td class="paramname">val2</td><td>- fractional part </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns converted value in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_ae3dadbaf7b0ac927c692265045ce8a84_icgraph.png" border="0" usemap="#axi__dac__core_8c_ae3dadbaf7b0ac927c692265045ce8a84_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_ae3dadbaf7b0ac927c692265045ce8a84_icgraph" id="axi__dac__core_8c_ae3dadbaf7b0ac927c692265045ce8a84_icgraph">
<area shape="rect" title="AXI DAC Convert to signed magnitude format." alt="" coords="435,39,607,80"/>
<area shape="rect" href="axi__dac__core_8c.html#a76745c5fbac79bf4d5e1ae6fda96dacf" title="Calibrate phase scale for specific AXI DAC channel." alt="" coords="220,39,387,80"/>
<area shape="rect" href="axi__dac__core_8h.html#a21b69643186832e96542838f0a077637" title="Calibrate phase for specific AXI DAC channel." alt="" coords="5,5,172,47"/>
<area shape="rect" href="axi__dac__core_8h.html#a98dd0822ee22ede7d9fac21d0fac612c" title="Calibrate scale for specific AXI DAC channel." alt="" coords="5,71,172,112"/>
</map>
</div>

</div>
</div>
<a id="a88b7d1d48e908b038ef3faea467aaa0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b7d1d48e908b038ef3faea467aaa0c">&#9670;&nbsp;</a></span>axi_dac_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t <a class="el" href="structaxi__dac__init.html">axi_dac_init</a> </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> **&#160;</td>
          <td class="paramname"><em>dac_core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structaxi__dac__init.html">axi_dac_init</a> *&#160;</td>
          <td class="paramname"><em>init</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Main Initialization. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac_core</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">init</td><td>- Initialization parameters. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a88b7d1d48e908b038ef3faea467aaa0c_icgraph.png" border="0" usemap="#axi__dac__core_8c_a88b7d1d48e908b038ef3faea467aaa0c_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a88b7d1d48e908b038ef3faea467aaa0c_icgraph" id="axi__dac__core_8c_a88b7d1d48e908b038ef3faea467aaa0c_icgraph">
<area shape="rect" title="AXI DAC Main Initialization." alt="" coords="779,31,879,57"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,56,693,83"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="a850806ebd8683e0117203ee4a94551d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850806ebd8683e0117203ee4a94551d1">&#9670;&nbsp;</a></span>axi_dac_init_begin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_init_begin </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> **&#160;</td>
          <td class="paramname"><em>dac_core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structaxi__dac__init.html">axi_dac_init</a> *&#160;</td>
          <td class="paramname"><em>init</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Begin AXI DAC Initialization. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac_core</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">init</td><td>- Initialization parameters. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a850806ebd8683e0117203ee4a94551d1_icgraph.png" border="0" usemap="#axi__dac__core_8c_a850806ebd8683e0117203ee4a94551d1_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a850806ebd8683e0117203ee4a94551d1_icgraph" id="axi__dac__core_8c_a850806ebd8683e0117203ee4a94551d1_icgraph">
<area shape="rect" title="Begin AXI DAC Initialization." alt="" coords="987,107,1129,133"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,31,909,57"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,81,939,108"/>
<area shape="rect" href="dma__example_8h.html#a0ecbc6b48b2626c3e722bbe55440bdaa" title="DMA example main execution." alt="" coords="781,132,936,159"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,183,930,209"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,56,693,83"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
<area shape="rect" href="adrv902x_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for XILINX platform." alt="" coords="638,132,693,159"/>
</map>
</div>

</div>
</div>
<a id="aba64f3b2eab7f43cac40ea91a16723dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba64f3b2eab7f43cac40ea91a16723dd">&#9670;&nbsp;</a></span>axi_dac_init_finish()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_init_finish </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Begin AXI DAC Initialization. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_aba64f3b2eab7f43cac40ea91a16723dd_icgraph.png" border="0" usemap="#axi__dac__core_8c_aba64f3b2eab7f43cac40ea91a16723dd_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_aba64f3b2eab7f43cac40ea91a16723dd_icgraph" id="axi__dac__core_8c_aba64f3b2eab7f43cac40ea91a16723dd_icgraph">
<area shape="rect" title="Begin AXI DAC Initialization." alt="" coords="927,31,1069,57"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="779,31,879,57"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,56,693,83"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="abd2fd8255a3a77a7ab737e4ac048f337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2fd8255a3a77a7ab737e4ac048f337">&#9670;&nbsp;</a></span>axi_dac_load_custom_data()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_load_custom_data </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>custom_data_iq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>custom_tx_count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Load custom data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">custom_data_iq</td><td>- The custom data array in I/Q format. </td></tr>
    <tr><td class="paramname">custom_tx_count</td><td>- The custom data array size. </td></tr>
    <tr><td class="paramname">address</td><td>- The address where the data is loaded. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_abd2fd8255a3a77a7ab737e4ac048f337_icgraph.png" border="0" usemap="#axi__dac__core_8c_abd2fd8255a3a77a7ab737e4ac048f337_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_abd2fd8255a3a77a7ab737e4ac048f337_icgraph" id="axi__dac__core_8c_abd2fd8255a3a77a7ab737e4ac048f337_icgraph">
<area shape="rect" title="AXI DAC Load custom data." alt="" coords="311,31,509,57"/>
<area shape="rect" href="dma__example_8h.html#a0ecbc6b48b2626c3e722bbe55440bdaa" title="DMA example main execution." alt="" coords="108,5,263,32"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="158,56,213,83"/>
<area shape="rect" href="adrv902x_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for XILINX platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="a636792a0aca48695117470681e0b409f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636792a0aca48695117470681e0b409f">&#9670;&nbsp;</a></span>axi_dac_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_read </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Data Read. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">reg_addr</td><td>- The register address. </td></tr>
    <tr><td class="paramname">reg_data</td><td>- Data value to be written. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a636792a0aca48695117470681e0b409f_icgraph.png" border="0" usemap="#axi__dac__core_8c_a636792a0aca48695117470681e0b409f_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a636792a0aca48695117470681e0b409f_icgraph" id="axi__dac__core_8c_a636792a0aca48695117470681e0b409f_icgraph">
<area shape="rect" title="AXI DAC Data Read." alt="" coords="1453,234,1561,261"/>
<area shape="rect" href="axi__dac__core_8c.html#a059f91ac693379d33c7afdef3709d6e5" title="Get the phase scale calibration values for AXI DAC channel." alt="" coords="1220,37,1388,79"/>
<area shape="rect" href="axi__dac__core_8h.html#a6a695a527794ce81ff7e3872b4bdfbcd" title="AXI DAC Get DDS frequency for specific channel." alt="" coords="1203,103,1405,130"/>
<area shape="rect" href="axi__dac__core_8h.html#a99ead95ff87dbf47e260a69de786fa7d" title="AXI DAC Get DDS phase for specific channel." alt="" coords="1216,154,1392,181"/>
<area shape="rect" href="axi__dac__core_8h.html#a3055c85d631da576ffe7ba92ba3b99b6" title="AXI DAC Get DDS scale for specific channel." alt="" coords="1219,205,1389,231"/>
<area shape="rect" href="axi__dac__core_8c.html#a76745c5fbac79bf4d5e1ae6fda96dacf" title="Calibrate phase scale for specific AXI DAC channel." alt="" coords="1221,256,1387,297"/>
<area shape="rect" href="axi__dac__core_8h.html#ad7909af351f85cf17569c5bb8af29095" title="AXI DAC Set DDS frequency for specific channel." alt="" coords="1203,373,1405,399"/>
<area shape="rect" href="axi__dac__core_8h.html#aac5b9f0acb2160c1bd2a6bdc23e252f7" title="AXI DAC Set DDS phase for specific channel." alt="" coords="1217,423,1391,450"/>
<area shape="rect" href="axi__dac__core_8h.html#aba64f3b2eab7f43cac40ea91a16723dd" title="Begin AXI DAC Initialization." alt="" coords="999,322,1142,349"/>
<area shape="rect" href="axi__dac__core_8h.html#a7deedbe015196aad9fa87457867bb89c" title="Get the phase calibration values for AXI DAC channel." alt="" coords="987,5,1155,47"/>
<area shape="rect" href="axi__dac__core_8h.html#a60f51e081e1551d79104925d7bf5e8e6" title="Get the scale calibration values for AXI DAC channel." alt="" coords="987,71,1155,112"/>
<area shape="rect" href="axi__dac__core_8h.html#a21b69643186832e96542838f0a077637" title="Calibrate phase for specific AXI DAC channel." alt="" coords="987,191,1154,232"/>
<area shape="rect" href="axi__dac__core_8h.html#a98dd0822ee22ede7d9fac21d0fac612c" title="Calibrate scale for specific AXI DAC channel." alt="" coords="987,256,1154,297"/>
<area shape="rect" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544" title="AXI DAC Data Setup." alt="" coords="995,423,1146,450"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,373,693,399"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,322,909,349"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,423,939,450"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,474,930,501"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,525,886,551"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,322,731,349"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,322,552,349"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,322,227,349"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,347,401,374"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,322,60,349"/>
</map>
</div>

</div>
</div>
<a id="aa063c6262c2a7e44ce78165a6c5e13b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa063c6262c2a7e44ce78165a6c5e13b5">&#9670;&nbsp;</a></span>axi_dac_read_poll_timeout()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_read_poll_timeout </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sleep_us</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout_us</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Read Data until condition is met. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">reg_addr</td><td>- The register address. </td></tr>
    <tr><td class="paramname">mask</td><td>- The data mask to apply. </td></tr>
    <tr><td class="paramname">value</td><td>- The data value to check. </td></tr>
    <tr><td class="paramname">sleep_us</td><td>- Poll interval. </td></tr>
    <tr><td class="paramname">timeout_us</td><td>- Poll timepout. </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_aa063c6262c2a7e44ce78165a6c5e13b5_icgraph.png" border="0" usemap="#axi__dac__core_8c_aa063c6262c2a7e44ce78165a6c5e13b5_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_aa063c6262c2a7e44ce78165a6c5e13b5_icgraph" id="axi__dac__core_8c_aa063c6262c2a7e44ce78165a6c5e13b5_icgraph">
<area shape="rect" title="AXI DAC Read Data until condition is met." alt="" coords="927,31,1124,57"/>
<area shape="rect" href="axi__dac__core_8h.html#a4d843cad23a06079bb7d6245fe0a277f" title="AXI DAC Bus Data Read." alt="" coords="547,5,686,32"/>
<area shape="rect" href="axi__dac__core_8h.html#a35b4348d0812ce072dc10f58ab748508" title="AXI DAC Bus Data Write." alt="" coords="736,56,879,83"/>
<area shape="rect" href="ad3552r_8h.html#acf6f55ec6fb20867e06bcc1237f91909" title=" " alt="" coords="343,5,481,32"/>
<area shape="rect" href="ad3552r_8h.html#a14cac9936d965b7a9a49bb689f76dfd9" title=" " alt="" coords="545,56,688,83"/>
<area shape="rect" href="ad3552r_8h.html#a4b118dc51ba86b1c81b8a5fbfe1c384f" title=" " alt="" coords="333,56,491,83"/>
<area shape="rect" href="ad3552r_8h.html#a8e59071eb5dc9e29dcef464b5ee97c37" title=" " alt="" coords="327,107,497,149"/>
<area shape="rect" href="generic__spi__example_8c.html#aa363cb929bbd18eaee1295cecbcc7a22" title=" " alt="" coords="172,56,279,83"/>
<area shape="rect" href="generic__spi__example_8c.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="5,56,124,83"/>
</map>
</div>

</div>
</div>
<a id="a5e57abcf261ea09aa5ebadbe631a0e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e57abcf261ea09aa5ebadbe631a0e22">&#9670;&nbsp;</a></span>axi_dac_remove()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_remove </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Resources deallocation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a5e57abcf261ea09aa5ebadbe631a0e22_icgraph.png" border="0" usemap="#axi__dac__core_8c_a5e57abcf261ea09aa5ebadbe631a0e22_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a5e57abcf261ea09aa5ebadbe631a0e22_icgraph" id="axi__dac__core_8c_a5e57abcf261ea09aa5ebadbe631a0e22_icgraph">
<area shape="rect" title="AXI DAC Resources deallocation." alt="" coords="316,31,445,57"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="108,5,268,32"/>
<area shape="rect" href="dma__example_8h.html#a0ecbc6b48b2626c3e722bbe55440bdaa" title="DMA example main execution." alt="" coords="111,56,265,83"/>
<area shape="rect" href="adrv902x_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for XILINX platform." alt="" coords="5,56,60,83"/>
</map>
</div>

</div>
</div>
<a id="a31322d214502d875c6cfd1a80584ae91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31322d214502d875c6cfd1a80584ae91">&#9670;&nbsp;</a></span>axi_dac_set_buff()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_set_buff </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>buff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buff_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set data buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">address</td><td>- Base Address. </td></tr>
    <tr><td class="paramname">buff</td><td>- The buffer to be set. </td></tr>
    <tr><td class="paramname">buff_size</td><td>- The buffer size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a31322d214502d875c6cfd1a80584ae91_icgraph.png" border="0" usemap="#axi__dac__core_8c_a31322d214502d875c6cfd1a80584ae91_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a31322d214502d875c6cfd1a80584ae91_icgraph" id="axi__dac__core_8c_a31322d214502d875c6cfd1a80584ae91_icgraph">
<area shape="rect" title="AXI DAC Set data buffer." alt="" coords="108,5,239,32"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="afff2fa81b555036327565a0dae937dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff2fa81b555036327565a0dae937dfd">&#9670;&nbsp;</a></span>axi_dac_set_data_stream()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_set_data_stream </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a>&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set data stream mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">enable</td><td>- enable or disable data stream over the bus interface, where any is available. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="a7360018a633493f6b484f4998987850a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7360018a633493f6b484f4998987850a">&#9670;&nbsp;</a></span>axi_dac_set_datasel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_set_datasel </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>chan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">axi_dac_data_sel</a>&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set Data type for specific channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">chan</td><td>- The DAC channel. </td></tr>
    <tr><td class="paramname">sel</td><td>- Data type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a7360018a633493f6b484f4998987850a_icgraph.png" border="0" usemap="#axi__dac__core_8c_a7360018a633493f6b484f4998987850a_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a7360018a633493f6b484f4998987850a_icgraph" id="axi__dac__core_8c_a7360018a633493f6b484f4998987850a_icgraph">
<area shape="rect" title="AXI DAC Set Data type for specific channel." alt="" coords="1189,233,1344,260"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544" title="AXI DAC Data Setup." alt="" coords="989,132,1139,159"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,132,693,159"/>
<area shape="rect" href="dma__example_8h.html#a0ecbc6b48b2626c3e722bbe55440bdaa" title="DMA example main execution." alt="" coords="987,284,1141,311"/>
<area shape="rect" href="iio__axi__dac_8c.html#ab94f7695cabc8c75070afd86f3e96780" title="Update active channels." alt="" coords="988,335,1140,377"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,31,909,57"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,81,939,108"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,132,930,159"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,183,886,209"/>
<area shape="rect" href="adrv902x_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for XILINX platform." alt="" coords="831,284,886,311"/>
</map>
</div>

</div>
</div>
<a id="a4cd031cad59c11cbe7a078e617a7cc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd031cad59c11cbe7a078e617a7cc46">&#9670;&nbsp;</a></span>axi_dac_set_ddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_set_ddr </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a>&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set DDR (bus double-data-rate) mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">enable</td><td>- enable or disable DDR mode. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a4cd031cad59c11cbe7a078e617a7cc46_icgraph.png" border="0" usemap="#axi__dac__core_8c_a4cd031cad59c11cbe7a078e617a7cc46_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a4cd031cad59c11cbe7a078e617a7cc46_icgraph" id="axi__dac__core_8c_a4cd031cad59c11cbe7a078e617a7cc46_icgraph">
<area shape="rect" title="AXI DAC Set DDR (bus double&#45;data&#45;rate) mode." alt="" coords="779,5,905,32"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,5,731,32"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,5,552,32"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,31,401,57"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="a7d8234efe8d436506b58b8cf3abc2318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8234efe8d436506b58b8cf3abc2318">&#9670;&nbsp;</a></span>axi_dac_set_sine_lut()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t axi_dac_set_sine_lut </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Set data based on a Sine Lookup Table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">address</td><td>- Address of the sine lut. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>

</div>
</div>
<a id="affd7d4cfd5c837582913022cf5980315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd7d4cfd5c837582913022cf5980315">&#9670;&nbsp;</a></span>axi_dac_update_bits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void axi_dac_update_bits </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Update Data bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">reg_addr</td><td>- The register address. </td></tr>
    <tr><td class="paramname">reg_mask</td><td>- The data mask. </td></tr>
    <tr><td class="paramname">reg_data</td><td>- The data value. </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_affd7d4cfd5c837582913022cf5980315_icgraph.png" border="0" usemap="#axi__dac__core_8c_affd7d4cfd5c837582913022cf5980315_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_affd7d4cfd5c837582913022cf5980315_icgraph" id="axi__dac__core_8c_affd7d4cfd5c837582913022cf5980315_icgraph">
<area shape="rect" title="AXI DAC Update Data bits." alt="" coords="1109,192,1264,219"/>
<area shape="rect" href="axi__dac__core_8h.html#a35b4348d0812ce072dc10f58ab748508" title="AXI DAC Bus Data Write." alt="" coords="889,91,1031,117"/>
<area shape="rect" href="axi__dac__core_8h.html#a742bbc91b524a8102cf6d120fdb34c29" title="AXI DAC data format." alt="" coords="867,141,1053,168"/>
<area shape="rect" href="axi__dac__core_8h.html#a6c7981356943ccd12b99e7590e8e0c23" title="AXI DAC Set starting dma data trasfer address." alt="" coords="859,192,1061,219"/>
<area shape="rect" href="axi__dac__core_8h.html#afff2fa81b555036327565a0dae937dfd" title="AXI DAC Set data stream mode." alt="" coords="866,243,1054,269"/>
<area shape="rect" href="axi__dac__core_8h.html#a4cd031cad59c11cbe7a078e617a7cc46" title="AXI DAC Set DDR (bus double&#45;data&#45;rate) mode." alt="" coords="897,293,1023,320"/>
<area shape="rect" href="ad3552r_8h.html#a14cac9936d965b7a9a49bb689f76dfd9" title=" " alt="" coords="668,64,811,91"/>
<area shape="rect" href="axi__dac__core_8h.html#a4d843cad23a06079bb7d6245fe0a277f" title="AXI DAC Bus Data Read." alt="" coords="670,119,809,145"/>
<area shape="rect" href="ad3552r_8h.html#a4b118dc51ba86b1c81b8a5fbfe1c384f" title=" " alt="" coords="455,5,614,32"/>
<area shape="rect" href="ad3552r_8h.html#a8e59071eb5dc9e29dcef464b5ee97c37" title=" " alt="" coords="449,57,620,98"/>
<area shape="rect" href="generic__spi__example_8c.html#aa363cb929bbd18eaee1295cecbcc7a22" title=" " alt="" coords="285,5,391,32"/>
<area shape="rect" href="generic__spi__example_8c.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,5,227,32"/>
<area shape="rect" href="ad3552r_8h.html#acf6f55ec6fb20867e06bcc1237f91909" title=" " alt="" coords="465,123,604,149"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="674,293,805,320"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="483,293,586,320"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,293,227,320"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,319,401,345"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,293,60,320"/>
</map>
</div>

</div>
</div>
<a id="a8f989670e138f9ee1140f77d028b1ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f989670e138f9ee1140f77d028b1ccd">&#9670;&nbsp;</a></span>axi_dac_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_dac_write </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__dac.html">axi_dac</a> *&#160;</td>
          <td class="paramname"><em>dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI DAC Data Write. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dac</td><td>- The device structure. </td></tr>
    <tr><td class="paramname">reg_addr</td><td>- The register address. </td></tr>
    <tr><td class="paramname">reg_data</td><td>- Data value to be written. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 in case of success or negative error code otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="axi__dac__core_8c_a8f989670e138f9ee1140f77d028b1ccd_icgraph.png" border="0" usemap="#axi__dac__core_8c_a8f989670e138f9ee1140f77d028b1ccd_icgraph" alt=""/></div>
<map name="axi__dac__core_8c_a8f989670e138f9ee1140f77d028b1ccd_icgraph" id="axi__dac__core_8c_a8f989670e138f9ee1140f77d028b1ccd_icgraph">
<area shape="rect" title="AXI DAC Data Write." alt="" coords="1452,394,1564,420"/>
<area shape="rect" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544" title="AXI DAC Data Setup." alt="" coords="995,191,1145,218"/>
<area shape="rect" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c" title="AXI DAC Main Initialization." alt="" coords="809,452,909,479"/>
<area shape="rect" href="axi__dac__core_8h.html#a6a695a527794ce81ff7e3872b4bdfbcd" title="AXI DAC Get DDS frequency for specific channel." alt="" coords="1201,495,1404,522"/>
<area shape="rect" href="axi__dac__core_8h.html#a99ead95ff87dbf47e260a69de786fa7d" title="AXI DAC Get DDS phase for specific channel." alt="" coords="1215,546,1391,572"/>
<area shape="rect" href="axi__dac__core_8h.html#a3055c85d631da576ffe7ba92ba3b99b6" title="AXI DAC Get DDS scale for specific channel." alt="" coords="1217,596,1388,623"/>
<area shape="rect" href="axi__dac__core_8c.html#a76745c5fbac79bf4d5e1ae6fda96dacf" title="Calibrate phase scale for specific AXI DAC channel." alt="" coords="1219,648,1386,689"/>
<area shape="rect" href="axi__dac__core_8h.html#ad7909af351f85cf17569c5bb8af29095" title="AXI DAC Set DDS frequency for specific channel." alt="" coords="1202,140,1403,167"/>
<area shape="rect" href="axi__dac__core_8h.html#aac5b9f0acb2160c1bd2a6bdc23e252f7" title="AXI DAC Set DDS phase for specific channel." alt="" coords="1215,191,1390,218"/>
<area shape="rect" href="axi__dac__core_8h.html#ada770f78e6c5cd0f59c55a5c4ab17d61" title="AXI DAC Set DDS scale for specific channel." alt="" coords="1217,292,1388,319"/>
<area shape="rect" href="axi__dac__core_8h.html#abd2fd8255a3a77a7ab737e4ac048f337" title="AXI DAC Load custom data." alt="" coords="1203,343,1402,370"/>
<area shape="rect" href="axi__dac__core_8h.html#a7360018a633493f6b484f4998987850a" title="AXI DAC Set Data type for specific channel." alt="" coords="1225,394,1380,420"/>
<area shape="rect" href="adrv902x_2src_2examples_2basic__example_2basic__example_8c.html#ac5f0064cb4ac7ddab3ec02b10217b456" title="Basic example main execution." alt="" coords="779,191,939,218"/>
<area shape="rect" href="adrv902x_2src_2examples_2iio__example_2iio__example_8c.html#a692b15b864d48091dc3d7095bea120b4" title="IIO example main execution." alt="" coords="787,90,930,116"/>
<area shape="rect" href="ad9739a__fmc__ebz_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="831,140,886,167"/>
<area shape="rect" href="ad3552r_8c.html#a99b8d9b1903e38e171e19132336af7fb" title=" " alt="" coords="600,482,731,508"/>
<area shape="rect" href="ad9172_2src_2main_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="638,267,693,294"/>
<area shape="rect" href="ad3552r_8h.html#a118aa692c26c404334c0f2019043fbeb" title=" " alt="" coords="449,482,552,508"/>
<area shape="rect" href="generic__spi__example_8h.html#ac25cbf8ae523e89cb0617e68c98bc697" title=" " alt="" coords="108,482,227,508"/>
<area shape="rect" href="iio__ad3552r_8h.html#a690d5a4cec9b9316e0d635113c09e9d6" title=" " alt="" coords="275,507,401,534"/>
<area shape="rect" href="ad3552r__fmcz_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for xilinx platform." alt="" coords="5,482,60,508"/>
<area shape="rect" href="axi__dac__core_8h.html#a21b69643186832e96542838f0a077637" title="Calibrate phase for specific AXI DAC channel." alt="" coords="987,630,1153,672"/>
<area shape="rect" href="axi__dac__core_8h.html#a98dd0822ee22ede7d9fac21d0fac612c" title="Calibrate scale for specific AXI DAC channel." alt="" coords="987,696,1153,737"/>
<area shape="rect" href="dma__example_8h.html#a0ecbc6b48b2626c3e722bbe55440bdaa" title="DMA example main execution." alt="" coords="993,343,1147,370"/>
<area shape="rect" href="adrv902x_2src_2platform_2xilinx_2main_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="Main function execution for XILINX platform." alt="" coords="831,343,886,370"/>
<area shape="rect" href="iio__axi__dac_8c.html#ab94f7695cabc8c75070afd86f3e96780" title="Update active channels." alt="" coords="994,445,1146,486"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af6849ddda96bf0d354265ff36f773254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6849ddda96bf0d354265ff36f773254">&#9670;&nbsp;</a></span>sine_lut</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t sine_lut[128]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    0x000, 0x064, 0x0C8, 0x12C, 0x18F, 0x1F1, 0x252, 0x2B1,</div>
<div class="line">    0x30F, 0x36B, 0x3C5, 0x41C, 0x471, 0x4C3, 0x512, 0x55F,</div>
<div class="line">    0x5A7, 0x5ED, 0x62E, 0x66C, 0x6A6, 0x6DC, 0x70D, 0x73A,</div>
<div class="line">    0x763, 0x787, 0x7A7, 0x7C2, 0x7D8, 0x7E9, 0x7F5, 0x7FD,</div>
<div class="line">    0x7FF, 0x7FD, 0x7F5, 0x7E9, 0x7D8, 0x7C2, 0x7A7, 0x787,</div>
<div class="line">    0x763, 0x73A, 0x70D, 0x6DC, 0x6A6, 0x66C, 0x62E, 0x5ED,</div>
<div class="line">    0x5A7, 0x55F, 0x512, 0x4C3, 0x471, 0x41C, 0x3C5, 0x36B,</div>
<div class="line">    0x30F, 0x2B1, 0x252, 0x1F1, 0x18F, 0x12C, 0xC8,  0x64,</div>
<div class="line">    0x000, 0xF9B, 0xF37, 0xED3, 0xE70, 0xE0E, 0xDAD, 0xD4E,</div>
<div class="line">    0xCF0, 0xC94, 0xC3A, 0xBE3, 0xB8E, 0xB3C, 0xAED, 0xAA0,</div>
<div class="line">    0xA58, 0xA12, 0x9D1, 0x993, 0x959, 0x923, 0x8F2, 0x8C5,</div>
<div class="line">    0x89C, 0x878, 0x858, 0x83D, 0x827, 0x816, 0x80A, 0x802,</div>
<div class="line">    0x800, 0x802, 0x80A, 0x816, 0x827, 0x83D, 0x858, 0x878,</div>
<div class="line">    0x89C, 0x8C5, 0x8F2, 0x923, 0x959, 0x993, 0x9D1, 0xA12,</div>
<div class="line">    0xA58, 0xAA0, 0xAED, 0xB3C, 0xB8E, 0xBE3, 0xC3A, 0xC94,</div>
<div class="line">    0xCF0, 0xD4E, 0xDAD, 0xE0E, 0xE70, 0xED3, 0xF37, 0xF9B</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2f050f6b5ce6d07bfdc167f2a193b708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f050f6b5ce6d07bfdc167f2a193b708">&#9670;&nbsp;</a></span>sine_lut_iq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t sine_lut_iq[1024]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="aaxi__dac__core_8c_html_aa2999d95aa214fe5ec6d548da9dbec4f"><div class="ttname"><a href="axi__dac__core_8c.html#aa2999d95aa214fe5ec6d548da9dbec4f">AXI_DAC_STREAM</a></div><div class="ttdeci">#define AXI_DAC_STREAM</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:87</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
