==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.3
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'static_accum_loop/src/static_accum.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 0.92 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'static_accum' ...
@W [SYN-107] Renaming port name 'static_accum/output' to 'static_accum/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'static_accum' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LOOP'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'static_accum' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'static_accum' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'static_accum/num_iteration' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'static_accum/output_r' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'static_accum' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'static_accum'.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'static_accum'.
@I [WVHDL-304] Generating RTL VHDL for 'static_accum'.
@I [WVLOG-307] Generating RTL Verilog for 'static_accum'.
@I [HLS-112] Total elapsed time: 3.211 seconds; peak memory usage: 0.179 MB.
@I [LIC-101] Checked in feature [HLS]
