# 5-Stage-Pipelined-Architecture With Hazard Detection and Forwarding Circuits

•The instructions are stored in the Instruction Memory(IM). <br />
•The following design was implemented. <br />

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/5-Stage-Pipelined-Architecture/blob/master/Main/5-stage_pipeline_hazard_forwarding_datapath.jpg">
</div> 

• Four instructions were implemented. <br />

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/5-Stage-Pipelined-Architecture/blob/master/Main/5-stage_pipeline_hazard_forwarding_instruction_format.jpg">
</div>

• Control Circuit 
 
<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/5-Stage-Pipelined-Architecture/blob/master/Main/5-stage_pipeline_hazard_forwarding_control_circuit.jpg">
</div>

• The Output Waveform <br />

<div style="width:40%; margin:auto; margin-bottom:10px; margin-top:20px;">
  <img style="width:100%" src="https://github.com/sarthakbp/5-Stage-Pipelined-Architecture/blob/master/Main/5-stage_pipeline_hazard_forwarding.jpg">
</div>
