%%% part.bib

@String{sissc = {SIAM J. Sci. Stat. Comput.}}
@String{iccad = {Proc. IEEE International Conference Computer--Aided Design}}
@String{dac = {Proc.{} ACM/IEEE Design Automation Conference}}
@String{ieeetcs = {IEEE Transactions on Circuits and Systems -- I:
                  Fundamental Theory and Application}}
@String{ieeetcad = {IEEE Transactions on Computer-Aided Design of
                  Integrated Circuits}}

\hyphenation{dy-namic em-bed-ding in-ter-na-tional con-fer-ence know-ledge}

@InProceedings{gradient_FM_1995,
  author = 	 {L.-T. Liu and M.-T. Kuo and S.-C. Huang and C.-K. Cheng},
  title = 	 {A gradient method on the initial partition of
                  {Fiduccia}--{Mattheyses} algorithm},
  booktitle =	 iccad,
  pages =	 {229--234},
  year =	 1995,
  address =	 {San Jose, CA, USA},
  month =	 nov
}

@Book{multigrid_1992,
  author =	 {P. Wesseling},
  title = 	 {An Introduction to Multigrid Methods},
  publisher = 	 {John Wiley and Sons},
  year = 	 1992,
  address =	 {Chichester}
}

@InProceedings{eigenvector_1996,
  author = 	 {C. J. Alpert and A. B. Kahng},
  title = 	 {Simple eigenvector-based circuit clustering can be
                  effective},
  booktitle =	 iccad,
  pages =	 {683--686},
  year =	 1996,
  volume =	 4,
  address =	 {Atlanta, GA, USA},
  month =	 may
}

@Article{KL_1970,
  author = 	 {B. W. Kernighan and S. Lin},
  title = 	 {An efficient heuristic procedure for partitioning graphs},
  journal = 	 {Bell Syst. Tech. J.},
  year = 	 1970,
  volume =	 49,
  number =	 2,
  pages =	 {291--307}
}

@Article{survey_1995,
  author = 	 {C. J. Alpert and A. B. Kahng},
  title = 	 {Recent directions in netlist partitioning: a survey},
  journal = 	 {Integr. VLSI J.},
  year = 	 1995,
  volume =	 19,
  number =	 {1--2},
  pages =	 {1--81}
}

@InProceedings{FM_1982,
  author = 	 {C. M. Fiduccia and R. M. Mattheyses},
  title = 	 {A linear time heuristic for improving network partitions},
  booktitle =    dac # "19th",
  pages = 	 {175--181},
  year = 	 1982
}

@Article{LIFO_1997,
  author = 	 {Lars W. Hagen and Dennis J.-H. Huang and Andrew B. Kahng},
  title = 	 {On implementation choices for iterative improvement
                  partitioning algorithms},
  journal = 	 ieeetcad,
  year = 	 1997,
  volume = 	 16,
  number = 	 10,
  pages = 	 {1199--1205},
  month = 	 oct,
  annote =       {classic paper on LIFO FM algorithm.}
}

@InProceedings{adaptive_genetic_1999,
  author = 	 {G. C. Sipakoulis and I. Karafyllidis and A. Thanailakis},
  title = 	 {Genetic partitioning and placement for {VLSI} circuits},
  booktitle =	 {Proc. 6th IEEE International Conference on Electronics,
                  Circuits and Systems},
  pages =	 {1647--1650},
  year =	 1999,
  volume =	 3,
  address =	 {Pafos, Cyprus},
  month =	 sep
}

@InBook{approximation_1999,
  author = 	 {Giorgio Ausiello and P. Crescenzi and G. Gambosi and
                  V. Kann and A. Marcetti--Spaccamela and M. Protasi},
  title = 	 {Complexity and Approximation: Combinatorial Optimization 
                  Problems and Their Approximability Properties},
  chapter =      {2.4.2},
  publisher = 	 {Springer--Verlag},
  year = 	 1999,
  pages =        {67--69}
}

@InProceedings{clustering_1997,
  author = 	 {M. W. Allam and A. Vannelli and M. I. Elmasry},
  title = 	 {A clustering algorithm for circuit partitioning},
  booktitle =	 {Proc. IEEE 1997 Canadian Conference on Electrical and
                  Computer Engineering},
  pages =	 {12--14},
  year =	 1997,
  volume =	 1,
  address =	 {St. Johns, Nfld., Canada},
  month =	 may
}

@Article{clustering_delay_1997,
  author = 	 {H. H. Yang and D. F. Wong},
  title = 	 {Circuit clustering for delay minimization under area
                  and pin constraints},
  journal = 	 ieeetcad,
  year = 	 1997,
  volume =	 16,
  number =	 9,
  pages =	 {976--986},
  month =	 sep
}

@Article{clustering_dualnet_1996,
  author = 	 {J. Cong and W. Labio Juan and N. Shivakumar},
  title = 	 {Multiway {VLSI} circuit partitioning based on dual
                  net representation},
  journal = 	 ieeetcad,
  year = 	 1996,
  volume =	 15,
  number =	 4,
  pages =	 {396--409},
  month =	 apr
}

@InProceedings{clustering_esc_2000,
  author = 	 {J. Cong and Kyu Lim Sung},
  title = 	 {Edge separability based circuit clustering with
                  application to circuit partitioning},
  booktitle =	 {Proc. Asia and South Pacific Design Automation Conference},
  pages =	 {429--434},
  year =	 2000,
  address =	 {Yokohama, Japan},
  month =	 jan
}

@InProceedings{clustering_signal_flow_1997,
  author = 	 {J. Cong and H. P. Li and Kyu Lim Sung and T. Shibuya
                  and Dongmin Xu},
  title = 	 {Large scale circuit partitioning with loose/stable
                  net removal and signal flow based clustering},
  booktitle =	 iccad,
  pages =	 {441--446},
  year =	 1997,
  address =	 {San Jose, CA, USA},
  month =	 nov
}

@Article{fixed_vertices_2000,
  author = 	 {C. J. Alpert and A. E. Caldwell and A. B. Kahng and
                  I. L. Markov},
  title = 	 {Hypergraph partitioning with fixed vertices},
  journal = 	 ieeetcad,
  year = 	 2000,
  volume =	 19,
  number =	 2,
  pages =	 {267--272},
  month =	 feb
}

@InProceedings{genetic_1999,
  author = 	 {Byung-Ro Moon and Chun-Kyung Kim},
  title = 	 {Genetic {VLSI} circuit partitioning with dynamic embedding},
  booktitle =	 {Proc. First International Conference on
                  Knowledge-Based Intelligent Electronic Systems},
  pages =	 {461--469},
  year =	 1997,
  volume =	 2,
  address =	 {Adelaide. SA, Australia},
  month =	 may
}

@InBook{graph_drawing_1999,
  author = 	 {Giuseppe Di Battista and Peter Eades and Roberto
                  Tamassia and Ioannis G. Tollis},
  title = 	 {Graph drawing: algorithms for the visualization of graphs},
  chapter = 	 {9.4},
  publisher = 	 {Prentice--Hall},
  year = 	 1999,
  pages =	 {294--300}
}

@Article{hMetis_1999,
  author = 	 {George Karypis and Rajat Aggarwal and Vipin Kumar 
                  and Shashi Shekhar},
  title = 	 {Multilevel hypergraph partitioning: applications in
                  {VLSI} domain},
  journal = 	 {IEEE Transactions on Very Large Scale Integration (VLSI) 
                  Systems},
  year = 	 1999,
  volume = 	 7,
  number = 	 1,
  pages = 	 69,
  month = 	 mar,
  annote = 	 {classic paper on multilevel hypergraph partitioning}
}

@InProceedings{hopfield_1994,
  author = 	 {T. Hameenanttila and J. D. Carothers},
  title = 	 {A {Hopfield} neural network solution to the {TCM}
                  partitioning problem},
  booktitle =	 {Proc. IEEE International Conference on Neural Networks},
  pages =	 {4676--4680},
  year =	 1994,
  volume =	 7,
  address =	 {Orlando, FL, USA}
}

@InProceedings{hybrid_multilevel_genetic_1996,
  author = 	 {C. J. Alpert and L. W. Hagen and A. B. Kahng},
  title = 	 {A hybrid multilevel/genetic approach for circuit
                  partitioning},
  booktitle =	 {Proc. IEEE Asia Pacific Conference on Circuits and Systems},
  pages =	 {298--301},
  year =	 1996,
  address =	 {Seoul, South Korea},
  month =	 nov
}

@InProceedings{hypergraph_improved_2000,
  author = 	 {Andrew E. Caldwell and Andrew B. Kahng and Igor L. Markov},
  title = 	 {Improved algorithms for hypergraph bipartitioning},
  booktitle =    {Proc. Asia and South Pacific Design Automation Conference},
  pages = 	 {661--666},
  year = 	 2000,
  address = 	 {Yokohama, Japan},
  month = 	 jan
}

@InProceedings{hypergraph_reporting_1999,
  author = 	 {A. E. Caldwell and A. B. Kahng and A. A. Kennings
                  and I. L. Markov},
  title = 	 {Hypergraph partitioning for {VLSI} {CAD}:
                  methodology for heuristic development,
                  experimentation and reporting},
  booktitle =	 dac # "36th",
  pages =	 {349--354},
  year =	 1999,
  address =	 {New Orleans, LA, USA},
  month =	 jun
}

@Article{multilevel_alpert_1998,
  author = 	 {C. J. Alpert and Jen-Hsin Huang and A. B. Kahng},
  title = 	 {Multilevel circuit partitioning},
  journal = 	 ieeetcad,
  year = 	 1998,
  volume =	 17,
  number =	 8,
  pages =	 {655--667},
  month =	 aug
}

@InProceedings{multilevel_edge_frequency_1998,
  author = 	 {S. Wichlund and E. J. Aas},
  title = 	 {On multilevel circuit partitioning},
  booktitle =	 iccad,
  pages =	 {505--511},
  year =	 1998,
  address =	 {San Jose, CA, USA},
  month =	 nov
}

@Article{multilevel_hierarchy_guided_2003,
  author = 	 {Yongseok Cheon and D. F. Wong},
  title = 	 {Design hierarchy-guided multilevel circuit partitioning},
  journal = 	 ieeetcad,
  year = 	 2003,
  volume =	 22,
  number =	 4,
  pages =	 {420--427}
}

@InProceedings{multilevel_timing_simulation_1988,
  author = 	 {D. Overhauser and I. Haji},
  title = 	 {Multi-level circuit partitioning for switch-level
                  timing simulation},
  booktitle =	 {Proc. IEEE International Symposium on Circuits and Systems},
  pages =	 {1361--1364},
  year =	 1988,
  volume =	 2,
  address =	 {Espoo, Finland},
  month =	 jun
}

@Article{multiway_hyper_2002,
  author = 	 {Zhizi Zhao and Lixin Tao and Yongchang},
  title = 	 {An effective algorithm for multiway hypergraph partitioning},
  journal = 	 {ieeetcs},
  year = 	 2002,
  volume = 	 49,
  number = 	 8,
  pages = 	 {1079--1092},
  month = 	 aug,
}

@InProceedings{neural_network_1995,
  author = 	 {S. Kumar and K. Forward and M. Palaniswami},
  title = 	 {An experimental evaluation of neural network
                  approach to circuit partitioning},
  booktitle =	 {Proc. IEEE International Conference on Neural Networks},
  pages =	 {569--574},
  year =	 1995,
  volume =	 1,
  address =	 {Perth, WA, Australia},
  month =	 dec
}

@Article{neural_network_tcad_1990,
  author = 	 {J.-S. Yih and P. Mazumder},
  title = 	 {A neural network design for circuit partitioning},
  journal = 	 ieeetcad,
  year = 	 1990,
  volume =	 9,
  number =	 12,
  pages =	 {1265--1271},
  month =	 dec
}

@InProceedings{parallel_1998,
  author = 	 {S. Areibi and A. Vannelli},
  title = 	 {Distributed advanced search techniques for circuit
                  partitioning},
  booktitle =	 {Proc. IEEE Canadian Conference on Electrical and
                  Computer Engineering},
  pages =	 {553--556},
  year =	 1998,
  volume =	 2,
  address =	 {Waterloo, Ont., Canada},
  month =	 may
}

@InProceedings{parallel_timing_driven_1997,
  author = 	 {J. A. Chandy and P. Banerjee},
  title = 	 {A parallel circuit-partitioned algorithm for timing
                  driven cell placement},
  booktitle =	 {Proc. IEEE International Conference on Computer
                  Design: VLSI in Computers and Processors},
  pages =	 {621--627},
  year =	 1997,
  address =	 {Austin, TX, USA},
  month =	 oct
}

@InProceedings{retiming_GBAW_2001,
  author = 	 {Chak-Chung Cheung and Yu-Liang Wu and David Ihsin Cheng},
  title = 	 {Further improve circuit partitioning using GBAW logic
                  perturbation techniques},
  booktitle =	 {Proc. Conference and Exhibition of Design,
                  Automation and Test in Europe},
  pages =	 {233--239},
  year =	 2001,
  address =	 {Munich, Germany},
  month =	 mar
}

@InProceedings{rewiring_2000,
  author = 	 {Yu-Liang Wu and Xiao-Long Yuan and D. I Cheng},
  title = 	 {Circuit partitioning with coupled logic
                  restructuring techniques},
  booktitle =	 {Proc. the Asia and South Pacific Design Automation
                  Conference},
  pages =	 {655--660},
  year =	 2000,
  address =	 {Yokohama, Japan},
  month =	 jan
}

@InProceedings{simulated_evolution_1990,
  author = 	 {R.-M. King and P. Banerjee},
  title = 	 {Optimization by simulated evolution with
                  applications to standard cell placement},
  booktitle =	 dac # "27th",
  pages =	 {20--25},
  year =	 1990,
  address =	 {Orlando, FL, USA},
  month =	 jun
}

@InProceedings{stochastic_neural_network_1996,
  author = 	 {C. F. Ball and D. A. Mlynski},
  title = 	 {A stochastic neural network approach for circuit
                  partitioning},
  booktitle =	 {Proc. IEEE International Symposium on Circuits and Systems},
  pages =	 {687--690},
  year =	 1996,
  volume =	 4,
  address =	 {Atlanta, GA, USA},
  month =	 may
}


@InProceedings{tabu_1993,
  author = 	 {S. Areibi and A. Vannelli},
  title = 	 {Circuit partitioning using a Tabu search approach},
  booktitle =	 {Proc. IEEE International Symposium on Circuits and Systems},
  pages =	 {1643--1646},
  year =	 1993,
  volume =	 3,
  address =	 {Chicago, IL, USA},
  month =	 may
}


@InProceedings{ispd_benchmark_1998,
  author = 	 {C. J. Alpert},
  title = 	 {The {ISPD}-98 Circuit Benchmark Suite},
  booktitle =	 {Proc. ACM/IEEE International Symposium on Phyical Design},
  pages =	 {80--85},
  year =	 1998,
  month =	 apr,
  note =	 {See errata at http://vlsicad.cs.ucla.edu/~cheese/errata.html}
}

@Electronic{ispd98_benchmark,
  author =       {Charles J. Alpert},
  title =        {The {ISPD98} Circuit Benchmark Suite},
  url =          {http://vlsicad.cs.ucla.edu/~cheese/ispd98.html}
}

@Electronic{ispd98_benchmark_errata,
  author =       {Charles J. Alpert},
  title =        {{ISPD98} -- Circuit Benchmark Errata}, 
  url =          {http://vlsicad.cs.ucla.edu/~cheese/errata.html}
}

@Electronic{ucla_pdtools,
  author =       {Andrew Caldwell and Andrew B. Kahng and Igor Markov},
  title =        {UCLA/ABKgroup Physical Design Tools},
  url =          {http://nexus6.cs.ucla.edu/software/PDtools/}
}

@Electronic{hMetis,
  author =       {George Karypis},
  title =        {{METIS}: Family of Multilevel Partitioning Algorithms},
  url =          {http://www-users.cs.umn.edu/~karypis/metis/index.html}
}

