// Seed: 731322037
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output tri0 id_6,
    output id_7,
    output id_8
);
  logic id_9;
  logic id_10;
  assign id_6[1] = 1'd0;
  always @(id_2 or 1) if ((id_2)) id_7 <= id_3;
endmodule
