Here can be found sample code I wrote in Verilog to accomplish various project for a Logic Design course.
