<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p121" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_121{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_121{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_121{left:682px;bottom:1141px;letter-spacing:-0.14px;}
#t4_121{left:70px;bottom:1088px;letter-spacing:-0.18px;}
#t5_121{left:236px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_121{left:236px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t7_121{left:70px;bottom:1050px;letter-spacing:-0.18px;}
#t8_121{left:236px;bottom:1050px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_121{left:236px;bottom:1033px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ta_121{left:70px;bottom:974px;letter-spacing:0.13px;}
#tb_121{left:152px;bottom:974px;letter-spacing:0.16px;word-spacing:0.01px;}
#tc_121{left:70px;bottom:953px;letter-spacing:-0.31px;}
#td_121{left:236px;bottom:953px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#te_121{left:70px;bottom:932px;letter-spacing:-0.28px;}
#tf_121{left:236px;bottom:932px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_121{left:70px;bottom:910px;letter-spacing:-0.26px;}
#th_121{left:235px;bottom:910px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#ti_121{left:70px;bottom:889px;letter-spacing:-0.23px;}
#tj_121{left:236px;bottom:889px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tk_121{left:70px;bottom:868px;letter-spacing:-0.19px;}
#tl_121{left:236px;bottom:868px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tm_121{left:70px;bottom:809px;letter-spacing:0.14px;}
#tn_121{left:152px;bottom:809px;letter-spacing:0.16px;word-spacing:-0.03px;}
#to_121{left:70px;bottom:788px;letter-spacing:-0.17px;}
#tp_121{left:236px;bottom:788px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tq_121{left:70px;bottom:767px;letter-spacing:-0.2px;}
#tr_121{left:236px;bottom:767px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ts_121{left:70px;bottom:708px;letter-spacing:0.14px;}
#tt_121{left:152px;bottom:708px;letter-spacing:0.15px;}
#tu_121{left:70px;bottom:687px;letter-spacing:-0.16px;}
#tv_121{left:236px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_121{left:70px;bottom:666px;letter-spacing:-0.17px;}
#tx_121{left:236px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ty_121{left:70px;bottom:645px;letter-spacing:-0.16px;}
#tz_121{left:236px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t10_121{left:70px;bottom:623px;letter-spacing:-0.19px;}
#t11_121{left:235px;bottom:623px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t12_121{left:70px;bottom:602px;letter-spacing:-0.19px;}
#t13_121{left:236px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t14_121{left:70px;bottom:580px;letter-spacing:-0.17px;}
#t15_121{left:235px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_121{left:70px;bottom:559px;letter-spacing:-0.21px;}
#t17_121{left:236px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_121{left:70px;bottom:538px;letter-spacing:-0.19px;}
#t19_121{left:236px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_121{left:70px;bottom:516px;letter-spacing:-0.17px;}
#t1b_121{left:236px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1c_121{left:70px;bottom:495px;letter-spacing:-0.17px;}
#t1d_121{left:236px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1e_121{left:70px;bottom:474px;letter-spacing:-0.19px;}
#t1f_121{left:235px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_121{left:70px;bottom:452px;letter-spacing:-0.24px;}
#t1h_121{left:236px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_121{left:70px;bottom:431px;letter-spacing:-0.19px;}
#t1j_121{left:236px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1k_121{left:70px;bottom:409px;letter-spacing:-0.18px;}
#t1l_121{left:236px;bottom:409px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1m_121{left:70px;bottom:388px;letter-spacing:-0.22px;}
#t1n_121{left:235px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_121{left:70px;bottom:338px;letter-spacing:-0.08px;}
#t1p_121{left:156px;bottom:338px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1q_121{left:70px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1r_121{left:70px;bottom:292px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1s_121{left:70px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_121{left:70px;bottom:253px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1u_121{left:70px;bottom:236px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1v_121{left:70px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1w_121{left:70px;bottom:196px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t1x_121{left:70px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1y_121{left:70px;bottom:150px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1z_121{left:70px;bottom:134px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t20_121{left:70px;bottom:117px;letter-spacing:-0.15px;word-spacing:-0.51px;}

.s1_121{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_121{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_121{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_121{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_121{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s6_121{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts121" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg121Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg121" style="-webkit-user-select: none;"><object width="935" height="1210" data="121/121.svg" type="image/svg+xml" id="pdf121" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_121" class="t s1_121">Vol. 1 </span><span id="t2_121" class="t s1_121">5-11 </span>
<span id="t3_121" class="t s2_121">INSTRUCTION SET SUMMARY </span>
<span id="t4_121" class="t s3_121">CLFLUSH </span><span id="t5_121" class="t s3_121">Flushes and invalidates a memory operand and its associated cache line from all levels of </span>
<span id="t6_121" class="t s3_121">the processor’s cache hierarchy. </span>
<span id="t7_121" class="t s3_121">CLFLUSHOPT </span><span id="t8_121" class="t s3_121">Flushes and invalidates a memory operand and its associated cache line from all levels of </span>
<span id="t9_121" class="t s3_121">the processor’s cache hierarchy with optimized memory system throughput. </span>
<span id="ta_121" class="t s4_121">5.1.14 </span><span id="tb_121" class="t s4_121">User Mode Extended Sate Save/Restore Instructions </span>
<span id="tc_121" class="t s3_121">XSAVE </span><span id="td_121" class="t s3_121">Save processor extended states to memory. </span>
<span id="te_121" class="t s3_121">XSAVEC </span><span id="tf_121" class="t s3_121">Save processor extended states with compaction to memory. </span>
<span id="tg_121" class="t s3_121">XSAVEOPT </span><span id="th_121" class="t s3_121">Save processor extended states to memory, optimized. </span>
<span id="ti_121" class="t s3_121">XRSTOR </span><span id="tj_121" class="t s3_121">Restore processor extended states from memory. </span>
<span id="tk_121" class="t s3_121">XGETBV </span><span id="tl_121" class="t s3_121">Reads the state of an extended control register. </span>
<span id="tm_121" class="t s4_121">5.1.15 </span><span id="tn_121" class="t s4_121">Random Number Generator Instructions </span>
<span id="to_121" class="t s3_121">RDRAND </span><span id="tp_121" class="t s3_121">Retrieves a random number generated from hardware. </span>
<span id="tq_121" class="t s3_121">RDSEED </span><span id="tr_121" class="t s3_121">Retrieves a random number generated from hardware. </span>
<span id="ts_121" class="t s4_121">5.1.16 </span><span id="tt_121" class="t s4_121">BMI1 and BMI2 Instructions </span>
<span id="tu_121" class="t s3_121">ANDN </span><span id="tv_121" class="t s3_121">Bitwise AND of first source with inverted 2nd source operands. </span>
<span id="tw_121" class="t s3_121">BEXTR </span><span id="tx_121" class="t s3_121">Contiguous bitwise extract. </span>
<span id="ty_121" class="t s3_121">BLSI </span><span id="tz_121" class="t s3_121">Extract lowest set bit. </span>
<span id="t10_121" class="t s3_121">BLSMSK </span><span id="t11_121" class="t s5_121">Set all lower bits below first set bit to 1. </span>
<span id="t12_121" class="t s3_121">BLSR </span><span id="t13_121" class="t s3_121">Reset lowest set bit. </span>
<span id="t14_121" class="t s3_121">BZHI </span><span id="t15_121" class="t s3_121">Zero high bits starting from specified bit position. </span>
<span id="t16_121" class="t s3_121">LZCNT </span><span id="t17_121" class="t s3_121">Count the number leading zero bits. </span>
<span id="t18_121" class="t s3_121">MULX </span><span id="t19_121" class="t s3_121">Unsigned multiply without affecting arithmetic flags. </span>
<span id="t1a_121" class="t s3_121">PDEP </span><span id="t1b_121" class="t s3_121">Parallel deposit of bits using a mask. </span>
<span id="t1c_121" class="t s3_121">PEXT </span><span id="t1d_121" class="t s3_121">Parallel extraction of bits using a mask. </span>
<span id="t1e_121" class="t s3_121">RORX </span><span id="t1f_121" class="t s3_121">Rotate right without affecting arithmetic flags. </span>
<span id="t1g_121" class="t s3_121">SARX </span><span id="t1h_121" class="t s3_121">Shift arithmetic right. </span>
<span id="t1i_121" class="t s3_121">SHLX </span><span id="t1j_121" class="t s3_121">Shift logic left. </span>
<span id="t1k_121" class="t s3_121">SHRX </span><span id="t1l_121" class="t s3_121">Shift logic right. </span>
<span id="t1m_121" class="t s3_121">TZCNT </span><span id="t1n_121" class="t s3_121">Count the number trailing zero bits. </span>
<span id="t1o_121" class="t s6_121">5.1.16.1 </span><span id="t1p_121" class="t s6_121">Detection of VEX-Encoded GPR Instructions, LZCNT, TZCNT, and PREFETCHW </span>
<span id="t1q_121" class="t s3_121">VEX-encoded general-purpose instructions do not operate on any vector registers. </span>
<span id="t1r_121" class="t s3_121">There are separate feature flags for the following subsets of instructions that operate on general purpose registers, </span>
<span id="t1s_121" class="t s3_121">and the detection requirements for hardware support are: </span>
<span id="t1t_121" class="t s3_121">CPUID.(EAX=07H, ECX=0H):EBX.BMI1[bit 3]: if 1 indicates the processor supports the first group of advanced bit </span>
<span id="t1u_121" class="t s3_121">manipulation extensions (ANDN, BEXTR, BLSI, BLSMSK, BLSR, TZCNT); </span>
<span id="t1v_121" class="t s3_121">CPUID.(EAX=07H, ECX=0H):EBX.BMI2[bit 8]: if 1 indicates the processor supports the second group of advanced </span>
<span id="t1w_121" class="t s3_121">bit manipulation extensions (BZHI, MULX, PDEP, PEXT, RORX, SARX, SHLX, SHRX); </span>
<span id="t1x_121" class="t s3_121">CPUID.EAX=80000001H:ECX.LZCNT[bit 5]: if 1 indicates the processor supports the LZCNT instruction. </span>
<span id="t1y_121" class="t s3_121">CPUID.EAX=80000001H:ECX.PREFTEHCHW[bit 8]: if 1 indicates the processor supports the PREFTEHCHW instruc- </span>
<span id="t1z_121" class="t s3_121">tion. CPUID.(EAX=07H, ECX=0H):ECX.PREFTEHCHWT1[bit 0]: if 1 indicates the processor supports the PREFT- </span>
<span id="t20_121" class="t s3_121">EHCHWT1 instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
