# 📘 Week0 — RISC-V SoC Tapeout (VSD)

## 📌 Overview
This folder contains my completed work for **Week0** of the RISC-V SoC Tapeout Program.  
It includes two tasks:  
1. Summary of Digital VLSI SoC Design and Planning  
2. Tool Setup and Installation  

---

## ✅ Completed Tasks

### 📝 Task 1: Summary of Digital VLSI SoC Design and Planning
- Documented the complete SoC design flow from **chip modeling** to **final integration**.  
- Covered key topics:  
  - Chip Specifications (C model + C testbench)  
  - RTL Architecture (Processor + Peripherals)  
  - Synthesis and Netlist  
  - SoC Integration (floorplanning, placement, routing)  
  - Physical Verification (DRC & LVS)  
  - Final SoC applications  
- 📄 Document: [task1_summary_digital_vlsi_soc_design_and_planning.md](./task1_summary_digital_vlsi_soc_design_and_planning.md)

---

### 🛠️ Task 2: Tool Setup and Installation
- Installed and configured the required tools for SoC design and planning.  
- Verified environment setup for RTL design, synthesis, and simulation.  
- Ensured tools are ready for upcoming tasks.  
- 📄 Document: [task2_tool_setup_and_installation.md](./task2_tool_setup_and_installation.md)

---

## ✨ Status
All Week0 tasks are **successfully completed** and documented.  
Ready to proceed with upcoming weeks.  

---

✍️ *Prepared by: Senbagaseelan V — RISC-V SoC Tapeout (VSD)*  

