\subsection{p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}
\label{p2d__wr__fsm__tb_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/sim/p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/sim/p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    p2d\_wr\_fsm\_tb.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: }
00004 \textcolor{keyword}{-- DATE:    March 31, 2017}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00009 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00010 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00011 
00012 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00013 \textcolor{keyword}{-- Entity declaration}
00014 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00015 \textcolor{keywordflow}{entity }p2d_wr_fsm_tb \textcolor{keywordflow}{is}
00016 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{p2d\_wr\_fsm\_tb};
00017 
00018 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00019 \textcolor{keyword}{-- Architecture}
00020 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00021 
00022 \textcolor{keywordflow}{architecture} tb\_behave \textcolor{keywordflow}{of} p2d_wr_fsm_tb is
00023 \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{clk0_period}   \textcolor{vhdlchar}{:} \textcolor{comment}{time} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{vhdlchar}{ns};
00024 \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{clk1_period}   \textcolor{vhdlchar}{:} \textcolor{comment}{time} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{vhdlchar}{ns}; 
00025 \textcolor{keyword}{   --signals}
00026 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{clk0}\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{clk1}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00027 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_n}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}; 
00028    
00029 \textcolor{keyword}{   --dut0 signals}
00030 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_size}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{:=}\textcolor{vhdlchar}{x}\textcolor{vhdllogic}{"0006"};
00031 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_hdr_0}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{63} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00032 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_hdr_1}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{63} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00033 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_data}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00034 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_data_wrreq}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00035 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_in_pct_wrfull}     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00036 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_data_wrreq_delay} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00037 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dut0_pct_state}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00038 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pct_cnt}                \textcolor{vhdlchar}{:} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00039   
00040 
00041 \textcolor{vhdlkeyword}{begin }
00042   
00043       clock0: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00044 \textcolor{vhdlkeyword}{    begin}
00045         \textcolor{vhdlchar}{clk0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk0_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00046         \textcolor{vhdlchar}{clk0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk0_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00047     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{clock0};
00048 
00049     clock: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00050 \textcolor{vhdlkeyword}{    begin}
00051         \textcolor{vhdlchar}{clk1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk1_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00052         \textcolor{vhdlchar}{clk1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdlchar}{clk1_period}\textcolor{vhdlchar}{/}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00053     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{clock};
00054     
00055         res: \textcolor{keywordflow}{process} \textcolor{keywordflow}{is}
00056 \textcolor{vhdlkeyword}{    begin}
00057         \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20} \textcolor{vhdlchar}{ns};
00058         \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; \textcolor{keywordflow}{wait};
00059     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process} \textcolor{vhdlchar}{res};
00060    
00061    
00062 \textcolor{keyword}{ -- process is }
00063 \textcolor{keyword}{    -- begin}
00064 \textcolor{keyword}{      -- dut0\_pct\_data\_wrreq <= '0';}
00065 \textcolor{keyword}{      -- wait until reset\_n = '1';}
00066 \textcolor{keyword}{      -- wait until rising\_edge(clk0) AND dut0\_pct\_state(1)='0';}
00067 \textcolor{keyword}{      -- loop}
00068 \textcolor{keyword}{         -- if rising\_edge(clk0) AND dut0\_pct\_state(1)='1' then }
00069 \textcolor{keyword}{            -- exit;}
00070 \textcolor{keyword}{         -- else }
00071 \textcolor{keyword}{            -- wait until rising\_edge(clk0);}
00072 \textcolor{keyword}{            -- dut0\_pct\_data\_wrreq <= not dut0\_pct\_data\_wrreq;}
00073 \textcolor{keyword}{            --dut0\_pct\_data\_wrreq <=  '1';}
00074 \textcolor{keyword}{         -- end if;}
00075 \textcolor{keyword}{      -- end loop;}
00076 \textcolor{keyword}{    -- end process;}
00077     
00078     
00079      \textcolor{keywordflow}{process}(reset_n, clk0)
00080 \textcolor{vhdlkeyword}{    begin}
00081       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00082          \textcolor{vhdlchar}{pct_cnt} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00083          \textcolor{vhdlchar}{dut0_pct_data_wrreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};        
00084       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk0}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk0} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00085          \textcolor{keywordflow}{if} \textcolor{vhdlchar}{dut0_in_pct_wrfull} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00086             \textcolor{vhdlchar}{dut0_pct_data_wrreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00087 \textcolor{keyword}{            --dut0\_pct\_data\_wrreq <= NOT dut0\_pct\_data\_wrreq;}
00088          \textcolor{keywordflow}{else} 
00089             \textcolor{vhdlchar}{dut0_pct_data_wrreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00090          \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00091          \textcolor{keywordflow}{if} \textcolor{vhdlchar}{dut0_pct_data_wrreq} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00092             \textcolor{vhdlchar}{pct_cnt} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pct_cnt} \textcolor{vhdlchar}{+} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00093          \textcolor{keywordflow}{else} 
00094             \textcolor{vhdlchar}{pct_cnt} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pct_cnt};
00095          \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00096         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00097     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00098     
00099     \textcolor{vhdlchar}{dut0_pct_data}  \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{pct_cnt}\textcolor{vhdlchar}{)};
00100    
00101 
00102   
00103   p2d\_wr\_fsm\_dut0 : \textcolor{keywordflow}{entity} work.p2d_wr_fsm
00104    \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map}(
00105       pct_size_w        => \textcolor{vhdllogic}{16},
00106       n_buff            => \textcolor{vhdllogic}{4},
00107       in_pct_data_w     => \textcolor{vhdllogic}{32}
00108    \textcolor{vhdlchar}{)}
00109    \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00110       clk               => clk0,
00111       reset_n           => reset_n,
00112       pct_size          => dut0_pct_size, 
00113       
00114       in_pct_wrreq      => dut0_pct_data_wrreq,
00115       in_pct_data       => dut0_pct_data,
00116       in_pct_wrfull     => dut0_in_pct_wrfull,
00117 
00118       pct_hdr_0         => \textcolor{keywordflow}{open},
00119       pct_hdr_0_valid   => \textcolor{keywordflow}{open},
00120 
00121       pct_hdr_1         => \textcolor{keywordflow}{open},
00122       pct_hdr_1_valid   => \textcolor{keywordflow}{open},
00123       
00124       pct_data          => \textcolor{keywordflow}{open},
00125       pct_data_wrreq    => \textcolor{keywordflow}{open},
00126       
00127       pct_buff_rdy      => "\textcolor{vhdllogic}{0011}"
00128       \textcolor{vhdlchar}{)};
00129     
00130     \textcolor{keywordflow}{end} \textcolor{vhdlchar}{tb\_behave};
00131   
00132   
00133 
00134 
00135   
\end{DoxyCode}
