

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_VITIS_LOOP_70_1'
================================================================
* Date:           Tue Jun 13 00:34:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.258 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_in_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'r_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'r_in_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'r_in_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i100 @_ssdm_op_Read.ap_auto.i100, i100 %p_read5"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = read i100 @_ssdm_op_Read.ap_auto.i100, i100 %p_read4"   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = read i100 @_ssdm_op_Read.ap_auto.i100, i100 %p_read3"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i100 @_ssdm_op_Read.ap_auto.i100, i100 %p_read2"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_5 = read i100 @_ssdm_op_Read.ap_auto.i100, i100 %p_read1"   --->   Operation 12 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_6 = read i100 @_ssdm_op_Read.ap_auto.i100, i100 %p_read"   --->   Operation 13 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i2 %i_1" [src/runge_kutta_45.cpp:70]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:70]   --->   Operation 18 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%add_ln70 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:70]   --->   Operation 20 'add' 'add_ln70' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body.split, void %for.body13.preheader.exitStub" [src/runge_kutta_45.cpp:70]   --->   Operation 21 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/runge_kutta_45.cpp:70]   --->   Operation 22 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%tmp_1 = mux i100 @_ssdm_op_Mux.ap_auto.3i100.i2, i100 %p_read_6, i100 %p_read_5, i100 %p_read_4, i2 %i"   --->   Operation 23 'mux' 'tmp_1' <Predicate = (!icmp_ln70)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%tmp_2 = mux i100 @_ssdm_op_Mux.ap_auto.3i100.i2, i100 %p_read_3, i100 %p_read_2, i100 %p_read_1, i2 %i"   --->   Operation 24 'mux' 'tmp_2' <Predicate = (!icmp_ln70)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (4.55ns)   --->   "%r_in_V_1_4 = add i100 %tmp_2, i100 %tmp_1"   --->   Operation 25 'add' 'r_in_V_1_4' <Predicate = (!icmp_ln70)> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln71 = switch i2 %i, void %branch2, i2 0, void %for.body.split.for.body.split9_crit_edge, i2 1, void %for.body.split.for.body.split9_crit_edge12" [src/runge_kutta_45.cpp:71]   --->   Operation 26 'switch' 'switch_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln71 = store i100 %r_in_V_1_4, i100 %r_in_V_1_1" [src/runge_kutta_45.cpp:71]   --->   Operation 27 'store' 'store_ln71' <Predicate = (!icmp_ln70 & i == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body.split9" [src/runge_kutta_45.cpp:71]   --->   Operation 28 'br' 'br_ln71' <Predicate = (!icmp_ln70 & i == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln71 = store i100 %r_in_V_1_4, i100 %r_in_V_1" [src/runge_kutta_45.cpp:71]   --->   Operation 29 'store' 'store_ln71' <Predicate = (!icmp_ln70 & i == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body.split9" [src/runge_kutta_45.cpp:71]   --->   Operation 30 'br' 'br_ln71' <Predicate = (!icmp_ln70 & i == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln71 = store i100 %r_in_V_1_4, i100 %r_in_V_1_2" [src/runge_kutta_45.cpp:71]   --->   Operation 31 'store' 'store_ln71' <Predicate = (!icmp_ln70 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body.split9" [src/runge_kutta_45.cpp:71]   --->   Operation 32 'br' 'br_ln71' <Predicate = (!icmp_ln70 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln70 = store i2 %add_ln70, i2 %i_1" [src/runge_kutta_45.cpp:70]   --->   Operation 33 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body" [src/runge_kutta_45.cpp:70]   --->   Operation 34 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_in_V_1_load = load i100 %r_in_V_1"   --->   Operation 35 'load' 'r_in_V_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_in_V_1_1_load = load i100 %r_in_V_1_1"   --->   Operation 36 'load' 'r_in_V_1_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_in_V_1_2_load = load i100 %r_in_V_1_2"   --->   Operation 37 'load' 'r_in_V_1_2_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i100P0A, i100 %r_in_V_2_03_out, i100 %r_in_V_1_2_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i100P0A, i100 %r_in_V_1_02_out, i100 %r_in_V_1_1_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i100P0A, i100 %r_in_V_0_01_out, i100 %r_in_V_1_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.26ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', src/runge_kutta_45.cpp:70) on local variable 'i' [23]  (0 ns)
	'mux' operation ('tmp_1') [31]  (1.71 ns)
	'add' operation ('r_in.V[1]') [33]  (4.55 ns)
	'store' operation ('store_ln71', src/runge_kutta_45.cpp:71) of variable 'r_in.V[1]' on local variable 'r_in.V[1]' [42]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
