// Seed: 2811094874
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_6 = 1 == 1;
  logic id_12;
  wor   id_13;
  always @(negedge 1) begin
    id_13[1 : 1] = id_6;
  end
  logic id_14 = 1 - id_5;
  logic id_15;
  type_22(
      1, id_4, id_9
  );
  assign id_4 = 1;
  logic id_16 = id_2;
endmodule
