{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 19:36:15 2018 " "Info: Processing started: Fri Jan 05 19:36:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tyjcq -c tyjcq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tyjcq -c tyjcq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "B\[2\] WE CLK 9.269 ns register " "Info: tsu for register \"B\[2\]\" (data pin = \"WE\", clock pin = \"CLK\") is 9.269 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.975 ns + Longest pin register " "Info: + Longest pin to register delay is 11.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns WE 1 PIN PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_27; Fanout = 3; PIN Node = 'WE'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.804 ns) + CELL(0.442 ns) 8.721 ns B\[0\]~16 2 COMB LC_X20_Y3_N6 8 " "Info: 2: + IC(6.804 ns) + CELL(0.442 ns) = 8.721 ns; Loc. = LC_X20_Y3_N6; Fanout = 8; COMB Node = 'B\[0\]~16'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.246 ns" { WE B[0]~16 } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.387 ns) + CELL(0.867 ns) 11.975 ns B\[2\] 3 REG LC_X19_Y1_N7 3 " "Info: 3: + IC(2.387 ns) + CELL(0.867 ns) = 11.975 ns; Loc. = LC_X19_Y1_N7; Fanout = 3; REG Node = 'B\[2\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { B[0]~16 B[2] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.784 ns ( 23.25 % ) " "Info: Total cell delay = 2.784 ns ( 23.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.191 ns ( 76.75 % ) " "Info: Total interconnect delay = 9.191 ns ( 76.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "11.975 ns" { WE B[0]~16 B[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "11.975 ns" { WE {} WE~out0 {} B[0]~16 {} B[2] {} } { 0.000ns 0.000ns 6.804ns 2.387ns } { 0.000ns 1.475ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 24; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns B\[2\] 2 REG LC_X19_Y1_N7 3 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X19_Y1_N7; Fanout = 3; REG Node = 'B\[2\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK B[2] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK B[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} B[2] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "11.975 ns" { WE B[0]~16 B[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "11.975 ns" { WE {} WE~out0 {} B[0]~16 {} B[2] {} } { 0.000ns 0.000ns 6.804ns 2.387ns } { 0.000ns 1.475ns 0.442ns 0.867ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK B[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} B[2] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK AO\[2\] A\[2\] 12.165 ns register " "Info: tco from clock \"CLK\" to destination pin \"AO\[2\]\" through register \"A\[2\]\" is 12.165 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 24; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns A\[2\] 2 REG LC_X19_Y2_N6 3 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X19_Y2_N6; Fanout = 3; REG Node = 'A\[2\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK A[2] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK A[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} A[2] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.198 ns + Longest register pin " "Info: + Longest register to pin delay is 9.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A\[2\] 1 REG LC_X19_Y2_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y2_N6; Fanout = 3; REG Node = 'A\[2\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.442 ns) 1.678 ns AO~20 2 COMB LC_X19_Y1_N7 1 " "Info: 2: + IC(1.236 ns) + CELL(0.442 ns) = 1.678 ns; Loc. = LC_X19_Y1_N7; Fanout = 1; COMB Node = 'AO~20'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { A[2] AO~20 } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.590 ns) 3.358 ns AO~21 3 COMB LC_X19_Y1_N8 1 " "Info: 3: + IC(1.090 ns) + CELL(0.590 ns) = 3.358 ns; Loc. = LC_X19_Y1_N8; Fanout = 1; COMB Node = 'AO~21'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { AO~20 AO~21 } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(2.108 ns) 9.198 ns AO\[2\] 4 PIN PIN_91 0 " "Info: 4: + IC(3.732 ns) + CELL(2.108 ns) = 9.198 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'AO\[2\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { AO~21 AO[2] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 34.14 % ) " "Info: Total cell delay = 3.140 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.058 ns ( 65.86 % ) " "Info: Total interconnect delay = 6.058 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "9.198 ns" { A[2] AO~20 AO~21 AO[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "9.198 ns" { A[2] {} AO~20 {} AO~21 {} AO[2] {} } { 0.000ns 1.236ns 1.090ns 3.732ns } { 0.000ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK A[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} A[2] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "9.198 ns" { A[2] AO~20 AO~21 AO[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "9.198 ns" { A[2] {} AO~20 {} AO~21 {} AO[2] {} } { 0.000ns 1.236ns 1.090ns 3.732ns } { 0.000ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RA\[0\] AO\[2\] 14.673 ns Longest " "Info: Longest tpd from source pin \"RA\[0\]\" to destination pin \"AO\[2\]\" is 14.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RA\[0\] 1 PIN PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 8; PIN Node = 'RA\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.088 ns) + CELL(0.590 ns) 7.153 ns AO~20 2 COMB LC_X19_Y1_N7 1 " "Info: 2: + IC(5.088 ns) + CELL(0.590 ns) = 7.153 ns; Loc. = LC_X19_Y1_N7; Fanout = 1; COMB Node = 'AO~20'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { RA[0] AO~20 } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.590 ns) 8.833 ns AO~21 3 COMB LC_X19_Y1_N8 1 " "Info: 3: + IC(1.090 ns) + CELL(0.590 ns) = 8.833 ns; Loc. = LC_X19_Y1_N8; Fanout = 1; COMB Node = 'AO~21'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { AO~20 AO~21 } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(2.108 ns) 14.673 ns AO\[2\] 4 PIN PIN_91 0 " "Info: 4: + IC(3.732 ns) + CELL(2.108 ns) = 14.673 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'AO\[2\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { AO~21 AO[2] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.763 ns ( 32.46 % ) " "Info: Total cell delay = 4.763 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.910 ns ( 67.54 % ) " "Info: Total interconnect delay = 9.910 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.673 ns" { RA[0] AO~20 AO~21 AO[2] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "14.673 ns" { RA[0] {} RA[0]~out0 {} AO~20 {} AO~21 {} AO[2] {} } { 0.000ns 0.000ns 5.088ns 1.090ns 3.732ns } { 0.000ns 1.475ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "A\[3\] i\[3\] CLK -3.926 ns register " "Info: th for register \"A\[3\]\" (data pin = \"i\[3\]\", clock pin = \"CLK\") is -3.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 24; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns A\[3\] 2 REG LC_X20_Y3_N0 3 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X20_Y3_N0; Fanout = 3; REG Node = 'A\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK A[3] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} A[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.684 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns i\[3\] 1 PIN PIN_48 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; PIN Node = 'i\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[3] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.094 ns) + CELL(0.115 ns) 6.684 ns A\[3\] 2 REG LC_X20_Y3_N0 3 " "Info: 2: + IC(5.094 ns) + CELL(0.115 ns) = 6.684 ns; Loc. = LC_X20_Y3_N0; Fanout = 3; REG Node = 'A\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { i[3] A[3] } "NODE_NAME" } } { "tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 23.79 % ) " "Info: Total cell delay = 1.590 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.094 ns ( 76.21 % ) " "Info: Total interconnect delay = 5.094 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { i[3] A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { i[3] {} i[3]~out0 {} A[3] {} } { 0.000ns 0.000ns 5.094ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} A[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { i[3] A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { i[3] {} i[3]~out0 {} A[3] {} } { 0.000ns 0.000ns 5.094ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 19:36:15 2018 " "Info: Processing ended: Fri Jan 05 19:36:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
