<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<ProjectConfig>
    <ResourceReserve/>
    <Solver>
        <SolverBndMap>
            <BindMap MUri="port/p/0/pad/9" Proxy="app/PWM_SVM/0/hwres_port_pad_phvhigh"/>
            <BindMap MUri="devicepackage/0/45" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_phwhigh"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/pll" Proxy="app/CLOCK_XMC4/0/hwres_pll"/>
            <BindMap MUri="devicepackage/0/74" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_phwlow"/>
            <BindMap MUri="devicepackage/0/53" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_phulow"/>
            <BindMap MUri="port/p/2/pad/9" Proxy="app/PWM_SVM/0/hwres_port_pad_phwhigh"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/cpu" Proxy="app/CLOCK_XMC4/0/hwres_cpu"/>
            <BindMap MUri="peripheral/scu/0/rtcclksel" Proxy="app/CLOCK_XMC4/0/hwres_rtcclksel"/>
            <BindMap MUri="port/p/5/pad/7" Proxy="app/PWM_SVM/0/hwres_port_pad_inverterenable"/>
            <BindMap MUri="devicepackage/0/55" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_inverterenable"/>
            <BindMap MUri="devicepackage/0/4" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_phvhigh"/>
            <BindMap MUri="port/p/2/pad/6" Proxy="app/PWM_SVM/0/hwres_port_pad_phvlow"/>
            <BindMap MUri="port/p/0/pad/7" Proxy="app/PWM_SVM/0/hwres_port_pad_trap"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/ccu" Proxy="app/CLOCK_XMC4/0/hwres_ccu"/>
            <BindMap MUri="devicepackage/0/3" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_phuhigh"/>
            <BindMap MUri="devicepackage/0/54" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_phvlow"/>
            <BindMap MUri="peripheral/scu/0/trap/0/sysoscwd" Proxy="app/CLOCK_XMC4/0/hwres_sysoscwd_trap"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/sys" Proxy="app/CLOCK_XMC4/0/hwres_sys"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/wdt" Proxy="app/CLOCK_XMC4/0/hwres_wdt"/>
            <BindMap MUri="devicepackage/0/89" Proxy="app/PWM_SVM/0/__pin_hwres_port_pad_trap"/>
            <BindMap MUri="peripheral/scu/0/trap/0/ulpwdg" Proxy="app/CLOCK_XMC4/0/hwres_ulpwdg_trap"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/usb" Proxy="app/CLOCK_XMC4/0/hwres_usb"/>
            <BindMap MUri="peripheral/ccu8/0/cc8/0" Proxy="app/PWM_SVM/0/hwres_ccu8_config_a"/>
            <BindMap MUri="port/p/0/pad/10" Proxy="app/PWM_SVM/0/hwres_port_pad_phuhigh"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/sdmmc" Proxy="app/CLOCK_XMC4/0/hwres_mmc"/>
            <BindMap MUri="peripheral/scu/0/pwrctrl/0/hibernate" Proxy="app/CLOCK_XMC4/0/hwres_hibernate"/>
            <BindMap MUri="peripheral/scu/0/trap/0/sysvcolock" Proxy="app/CLOCK_XMC4/0/hwres_sysvcolock_trap"/>
            <BindMap MUri="port/p/2/pad/7" Proxy="app/PWM_SVM/0/hwres_port_pad_phulow"/>
            <BindMap MUri="port/p/1/pad/5" Proxy="app/PWM_SVM/0/hwres_port_pad_phwlow"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/ebu" Proxy="app/CLOCK_XMC4/0/hwres_ebu"/>
            <BindMap MUri="peripheral/scu/0/trap/0/usbvcolock" Proxy="app/CLOCK_XMC4/0/hwres_usbvcolock_trap"/>
            <BindMap MUri="peripheral/ccu8/0/cc8/2" Proxy="app/PWM_SVM/0/hwres_ccu8_config_c"/>
            <BindMap MUri="peripheral/scu/0/gcu/ccu8_global_enable/0" Proxy="app/GLOBAL_CCU8/0/hwres_peripheral_scu_gcu_ccu8_global_enable"/>
            <BindMap MUri="peripheral/ccu8/0/cc8/1" Proxy="app/PWM_SVM/0/hwres_ccu8_config_b"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/perbridge" Proxy="app/CLOCK_XMC4/0/hwres_perbridge"/>
            <BindMap MUri="peripheral/ccu8/0/global" Proxy="app/GLOBAL_CCU8/0/hwres_peripheral_ccu8_global"/>
        </SolverBndMap>
    </Solver>
</ProjectConfig>
