<stg><name>emtfptnn</name>


<trans_list>

<trans id="222" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:40  %input1_0_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_0_V)

]]></Node>
<StgValue><ssdm name="input1_0_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:41  %input1_1_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_1_V)

]]></Node>
<StgValue><ssdm name="input1_1_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:42  %input1_2_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_2_V)

]]></Node>
<StgValue><ssdm name="input1_2_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:43  %input1_3_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_3_V)

]]></Node>
<StgValue><ssdm name="input1_3_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:44  %input1_4_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_4_V)

]]></Node>
<StgValue><ssdm name="input1_4_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:45  %input1_5_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_5_V)

]]></Node>
<StgValue><ssdm name="input1_5_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:46  %input1_6_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_6_V)

]]></Node>
<StgValue><ssdm name="input1_6_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:47  %input1_7_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_7_V)

]]></Node>
<StgValue><ssdm name="input1_7_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:48  %input1_8_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_8_V)

]]></Node>
<StgValue><ssdm name="input1_8_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:49  %input1_9_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_9_V)

]]></Node>
<StgValue><ssdm name="input1_9_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:50  %input1_10_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_10_V)

]]></Node>
<StgValue><ssdm name="input1_10_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:51  %input1_11_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_11_V)

]]></Node>
<StgValue><ssdm name="input1_11_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:52  %input1_12_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_12_V)

]]></Node>
<StgValue><ssdm name="input1_12_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:53  %input1_13_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_13_V)

]]></Node>
<StgValue><ssdm name="input1_13_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:54  %input1_14_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_14_V)

]]></Node>
<StgValue><ssdm name="input1_14_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:55  %input1_15_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_15_V)

]]></Node>
<StgValue><ssdm name="input1_15_V_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:56  %input1_16_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_16_V)

]]></Node>
<StgValue><ssdm name="input1_16_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:57  %input1_17_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_17_V)

]]></Node>
<StgValue><ssdm name="input1_17_V_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:58  %input1_18_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_18_V)

]]></Node>
<StgValue><ssdm name="input1_18_V_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:59  %input1_19_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_19_V)

]]></Node>
<StgValue><ssdm name="input1_19_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:60  %input1_20_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_20_V)

]]></Node>
<StgValue><ssdm name="input1_20_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:61  %input1_21_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_21_V)

]]></Node>
<StgValue><ssdm name="input1_21_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:62  %input1_22_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_22_V)

]]></Node>
<StgValue><ssdm name="input1_22_V_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:63  %input1_23_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_23_V)

]]></Node>
<StgValue><ssdm name="input1_23_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:64  %input1_24_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_24_V)

]]></Node>
<StgValue><ssdm name="input1_24_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:65  %input1_25_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_25_V)

]]></Node>
<StgValue><ssdm name="input1_25_V_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:66  %input1_26_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_26_V)

]]></Node>
<StgValue><ssdm name="input1_26_V_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:67  %input1_27_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_27_V)

]]></Node>
<StgValue><ssdm name="input1_27_V_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:68  %input1_28_V_read = call i13 @_ssdm_op_Read.ap_none.i13P(i13* %input1_28_V)

]]></Node>
<StgValue><ssdm name="input1_28_V_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="696" op_0_bw="696" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="13" op_18_bw="13" op_19_bw="13" op_20_bw="13" op_21_bw="13" op_22_bw="13" op_23_bw="13" op_24_bw="13" op_25_bw="13" op_26_bw="13" op_27_bw="13" op_28_bw="13" op_29_bw="13">
<![CDATA[
:69  %call_ret1 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.(i13 %input1_0_V_read, i13 %input1_1_V_read, i13 %input1_2_V_read, i13 %input1_3_V_read, i13 %input1_4_V_read, i13 %input1_5_V_read, i13 %input1_6_V_read, i13 %input1_7_V_read, i13 %input1_8_V_read, i13 %input1_9_V_read, i13 %input1_10_V_read, i13 %input1_11_V_read, i13 %input1_12_V_read, i13 %input1_13_V_read, i13 %input1_14_V_read, i13 %input1_15_V_read, i13 %input1_16_V_read, i13 %input1_17_V_read, i13 %input1_18_V_read, i13 %input1_19_V_read, i13 %input1_20_V_read, i13 %input1_21_V_read, i13 %input1_22_V_read, i13 %input1_23_V_read, i13 %input1_24_V_read, i13 %input1_25_V_read, i13 %input1_26_V_read, i13 %input1_27_V_read, i13 %input1_28_V_read)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="696">
<![CDATA[
:70  %layer2_out_0_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="layer2_out_0_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="696">
<![CDATA[
:71  %layer2_out_1_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="layer2_out_1_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="696">
<![CDATA[
:72  %layer2_out_2_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="layer2_out_2_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="696">
<![CDATA[
:73  %layer2_out_3_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="layer2_out_3_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="696">
<![CDATA[
:74  %layer2_out_4_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="layer2_out_4_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="696">
<![CDATA[
:75  %layer2_out_5_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="layer2_out_5_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="696">
<![CDATA[
:76  %layer2_out_6_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="layer2_out_6_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="696">
<![CDATA[
:77  %layer2_out_7_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="layer2_out_7_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="696">
<![CDATA[
:78  %layer2_out_8_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="layer2_out_8_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="696">
<![CDATA[
:79  %layer2_out_9_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="layer2_out_9_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="696">
<![CDATA[
:80  %layer2_out_10_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="layer2_out_10_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="696">
<![CDATA[
:81  %layer2_out_11_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="layer2_out_11_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="696">
<![CDATA[
:82  %layer2_out_12_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="layer2_out_12_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="696">
<![CDATA[
:83  %layer2_out_13_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="layer2_out_13_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="696">
<![CDATA[
:84  %layer2_out_14_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="layer2_out_14_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="696">
<![CDATA[
:85  %layer2_out_15_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="layer2_out_15_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="696">
<![CDATA[
:86  %layer2_out_16_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 16

]]></Node>
<StgValue><ssdm name="layer2_out_16_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="696">
<![CDATA[
:87  %layer2_out_17_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 17

]]></Node>
<StgValue><ssdm name="layer2_out_17_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="696">
<![CDATA[
:88  %layer2_out_18_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 18

]]></Node>
<StgValue><ssdm name="layer2_out_18_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="696">
<![CDATA[
:89  %layer2_out_19_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 19

]]></Node>
<StgValue><ssdm name="layer2_out_19_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="696">
<![CDATA[
:90  %layer2_out_20_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 20

]]></Node>
<StgValue><ssdm name="layer2_out_20_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="696">
<![CDATA[
:91  %layer2_out_21_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 21

]]></Node>
<StgValue><ssdm name="layer2_out_21_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="696">
<![CDATA[
:92  %layer2_out_22_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 22

]]></Node>
<StgValue><ssdm name="layer2_out_22_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="696">
<![CDATA[
:93  %layer2_out_23_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 23

]]></Node>
<StgValue><ssdm name="layer2_out_23_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="696">
<![CDATA[
:94  %layer2_out_24_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 24

]]></Node>
<StgValue><ssdm name="layer2_out_24_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="696">
<![CDATA[
:95  %layer2_out_25_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 25

]]></Node>
<StgValue><ssdm name="layer2_out_25_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="696">
<![CDATA[
:96  %layer2_out_26_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 26

]]></Node>
<StgValue><ssdm name="layer2_out_26_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="696">
<![CDATA[
:97  %layer2_out_27_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 27

]]></Node>
<StgValue><ssdm name="layer2_out_27_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="696">
<![CDATA[
:98  %layer2_out_28_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret1, 28

]]></Node>
<StgValue><ssdm name="layer2_out_28_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24">
<![CDATA[
:99  %call_ret2 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i24 %layer2_out_0_V, i24 %layer2_out_1_V, i24 %layer2_out_2_V, i24 %layer2_out_3_V, i24 %layer2_out_4_V, i24 %layer2_out_5_V, i24 %layer2_out_6_V, i24 %layer2_out_7_V, i24 %layer2_out_8_V, i24 %layer2_out_9_V, i24 %layer2_out_10_V, i24 %layer2_out_11_V, i24 %layer2_out_12_V, i24 %layer2_out_13_V, i24 %layer2_out_14_V, i24 %layer2_out_15_V, i24 %layer2_out_16_V, i24 %layer2_out_17_V, i24 %layer2_out_18_V, i24 %layer2_out_19_V, i24 %layer2_out_20_V, i24 %layer2_out_21_V, i24 %layer2_out_22_V, i24 %layer2_out_23_V, i24 %layer2_out_24_V, i24 %layer2_out_25_V, i24 %layer2_out_26_V, i24 %layer2_out_27_V, i24 %layer2_out_28_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24">
<![CDATA[
:99  %call_ret2 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i24 %layer2_out_0_V, i24 %layer2_out_1_V, i24 %layer2_out_2_V, i24 %layer2_out_3_V, i24 %layer2_out_4_V, i24 %layer2_out_5_V, i24 %layer2_out_6_V, i24 %layer2_out_7_V, i24 %layer2_out_8_V, i24 %layer2_out_9_V, i24 %layer2_out_10_V, i24 %layer2_out_11_V, i24 %layer2_out_12_V, i24 %layer2_out_13_V, i24 %layer2_out_14_V, i24 %layer2_out_15_V, i24 %layer2_out_16_V, i24 %layer2_out_17_V, i24 %layer2_out_18_V, i24 %layer2_out_19_V, i24 %layer2_out_20_V, i24 %layer2_out_21_V, i24 %layer2_out_22_V, i24 %layer2_out_23_V, i24 %layer2_out_24_V, i24 %layer2_out_25_V, i24 %layer2_out_26_V, i24 %layer2_out_27_V, i24 %layer2_out_28_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24">
<![CDATA[
:99  %call_ret2 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i24 %layer2_out_0_V, i24 %layer2_out_1_V, i24 %layer2_out_2_V, i24 %layer2_out_3_V, i24 %layer2_out_4_V, i24 %layer2_out_5_V, i24 %layer2_out_6_V, i24 %layer2_out_7_V, i24 %layer2_out_8_V, i24 %layer2_out_9_V, i24 %layer2_out_10_V, i24 %layer2_out_11_V, i24 %layer2_out_12_V, i24 %layer2_out_13_V, i24 %layer2_out_14_V, i24 %layer2_out_15_V, i24 %layer2_out_16_V, i24 %layer2_out_17_V, i24 %layer2_out_18_V, i24 %layer2_out_19_V, i24 %layer2_out_20_V, i24 %layer2_out_21_V, i24 %layer2_out_22_V, i24 %layer2_out_23_V, i24 %layer2_out_24_V, i24 %layer2_out_25_V, i24 %layer2_out_26_V, i24 %layer2_out_27_V, i24 %layer2_out_28_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24">
<![CDATA[
:99  %call_ret2 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i24 %layer2_out_0_V, i24 %layer2_out_1_V, i24 %layer2_out_2_V, i24 %layer2_out_3_V, i24 %layer2_out_4_V, i24 %layer2_out_5_V, i24 %layer2_out_6_V, i24 %layer2_out_7_V, i24 %layer2_out_8_V, i24 %layer2_out_9_V, i24 %layer2_out_10_V, i24 %layer2_out_11_V, i24 %layer2_out_12_V, i24 %layer2_out_13_V, i24 %layer2_out_14_V, i24 %layer2_out_15_V, i24 %layer2_out_16_V, i24 %layer2_out_17_V, i24 %layer2_out_18_V, i24 %layer2_out_19_V, i24 %layer2_out_20_V, i24 %layer2_out_21_V, i24 %layer2_out_22_V, i24 %layer2_out_23_V, i24 %layer2_out_24_V, i24 %layer2_out_25_V, i24 %layer2_out_26_V, i24 %layer2_out_27_V, i24 %layer2_out_28_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="480">
<![CDATA[
:100  %layer3_out_0_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="layer3_out_0_V"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="480">
<![CDATA[
:101  %layer3_out_1_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="layer3_out_1_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="480">
<![CDATA[
:102  %layer3_out_2_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="layer3_out_2_V"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="480">
<![CDATA[
:103  %layer3_out_3_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="layer3_out_3_V"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="480">
<![CDATA[
:104  %layer3_out_4_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="layer3_out_4_V"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="480">
<![CDATA[
:105  %layer3_out_5_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 5

]]></Node>
<StgValue><ssdm name="layer3_out_5_V"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="480">
<![CDATA[
:106  %layer3_out_6_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 6

]]></Node>
<StgValue><ssdm name="layer3_out_6_V"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="480">
<![CDATA[
:107  %layer3_out_7_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 7

]]></Node>
<StgValue><ssdm name="layer3_out_7_V"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="480">
<![CDATA[
:108  %layer3_out_8_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 8

]]></Node>
<StgValue><ssdm name="layer3_out_8_V"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="480">
<![CDATA[
:109  %layer3_out_9_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 9

]]></Node>
<StgValue><ssdm name="layer3_out_9_V"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="480">
<![CDATA[
:110  %layer3_out_10_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 10

]]></Node>
<StgValue><ssdm name="layer3_out_10_V"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="480">
<![CDATA[
:111  %layer3_out_11_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 11

]]></Node>
<StgValue><ssdm name="layer3_out_11_V"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="480">
<![CDATA[
:112  %layer3_out_12_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 12

]]></Node>
<StgValue><ssdm name="layer3_out_12_V"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="480">
<![CDATA[
:113  %layer3_out_13_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 13

]]></Node>
<StgValue><ssdm name="layer3_out_13_V"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="480">
<![CDATA[
:114  %layer3_out_14_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 14

]]></Node>
<StgValue><ssdm name="layer3_out_14_V"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="480">
<![CDATA[
:115  %layer3_out_15_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 15

]]></Node>
<StgValue><ssdm name="layer3_out_15_V"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="480">
<![CDATA[
:116  %layer3_out_16_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 16

]]></Node>
<StgValue><ssdm name="layer3_out_16_V"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="480">
<![CDATA[
:117  %layer3_out_17_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 17

]]></Node>
<StgValue><ssdm name="layer3_out_17_V"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="480">
<![CDATA[
:118  %layer3_out_18_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 18

]]></Node>
<StgValue><ssdm name="layer3_out_18_V"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="480">
<![CDATA[
:119  %layer3_out_19_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret2, 19

]]></Node>
<StgValue><ssdm name="layer3_out_19_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="11">
<![CDATA[
:120  %call_ret3 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @"tanh<ap_fixed,ap_fixed<24,8,5,3,0>,tanh_config6>"(i24 %layer3_out_0_V, i24 %layer3_out_1_V, i24 %layer3_out_2_V, i24 %layer3_out_3_V, i24 %layer3_out_4_V, i24 %layer3_out_5_V, i24 %layer3_out_6_V, i24 %layer3_out_7_V, i24 %layer3_out_8_V, i24 %layer3_out_9_V, i24 %layer3_out_10_V, i24 %layer3_out_11_V, i24 %layer3_out_12_V, i24 %layer3_out_13_V, i24 %layer3_out_14_V, i24 %layer3_out_15_V, i24 %layer3_out_16_V, i24 %layer3_out_17_V, i24 %layer3_out_18_V, i24 %layer3_out_19_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="11">
<![CDATA[
:120  %call_ret3 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @"tanh<ap_fixed,ap_fixed<24,8,5,3,0>,tanh_config6>"(i24 %layer3_out_0_V, i24 %layer3_out_1_V, i24 %layer3_out_2_V, i24 %layer3_out_3_V, i24 %layer3_out_4_V, i24 %layer3_out_5_V, i24 %layer3_out_6_V, i24 %layer3_out_7_V, i24 %layer3_out_8_V, i24 %layer3_out_9_V, i24 %layer3_out_10_V, i24 %layer3_out_11_V, i24 %layer3_out_12_V, i24 %layer3_out_13_V, i24 %layer3_out_14_V, i24 %layer3_out_15_V, i24 %layer3_out_16_V, i24 %layer3_out_17_V, i24 %layer3_out_18_V, i24 %layer3_out_19_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="480" op_0_bw="480" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="11">
<![CDATA[
:120  %call_ret3 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @"tanh<ap_fixed,ap_fixed<24,8,5,3,0>,tanh_config6>"(i24 %layer3_out_0_V, i24 %layer3_out_1_V, i24 %layer3_out_2_V, i24 %layer3_out_3_V, i24 %layer3_out_4_V, i24 %layer3_out_5_V, i24 %layer3_out_6_V, i24 %layer3_out_7_V, i24 %layer3_out_8_V, i24 %layer3_out_9_V, i24 %layer3_out_10_V, i24 %layer3_out_11_V, i24 %layer3_out_12_V, i24 %layer3_out_13_V, i24 %layer3_out_14_V, i24 %layer3_out_15_V, i24 %layer3_out_16_V, i24 %layer3_out_17_V, i24 %layer3_out_18_V, i24 %layer3_out_19_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="480">
<![CDATA[
:121  %layer6_out_0_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="480">
<![CDATA[
:122  %layer6_out_1_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="layer6_out_1_V"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="480">
<![CDATA[
:123  %layer6_out_2_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="layer6_out_2_V"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="480">
<![CDATA[
:124  %layer6_out_3_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="layer6_out_3_V"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="480">
<![CDATA[
:125  %layer6_out_4_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="layer6_out_4_V"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="480">
<![CDATA[
:126  %layer6_out_5_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 5

]]></Node>
<StgValue><ssdm name="layer6_out_5_V"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="480">
<![CDATA[
:127  %layer6_out_6_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 6

]]></Node>
<StgValue><ssdm name="layer6_out_6_V"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="480">
<![CDATA[
:128  %layer6_out_7_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 7

]]></Node>
<StgValue><ssdm name="layer6_out_7_V"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="480">
<![CDATA[
:129  %layer6_out_8_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 8

]]></Node>
<StgValue><ssdm name="layer6_out_8_V"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="480">
<![CDATA[
:130  %layer6_out_9_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 9

]]></Node>
<StgValue><ssdm name="layer6_out_9_V"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="480">
<![CDATA[
:131  %layer6_out_10_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 10

]]></Node>
<StgValue><ssdm name="layer6_out_10_V"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="480">
<![CDATA[
:132  %layer6_out_11_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 11

]]></Node>
<StgValue><ssdm name="layer6_out_11_V"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="480">
<![CDATA[
:133  %layer6_out_12_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 12

]]></Node>
<StgValue><ssdm name="layer6_out_12_V"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="480">
<![CDATA[
:134  %layer6_out_13_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 13

]]></Node>
<StgValue><ssdm name="layer6_out_13_V"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="480">
<![CDATA[
:135  %layer6_out_14_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 14

]]></Node>
<StgValue><ssdm name="layer6_out_14_V"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="480">
<![CDATA[
:136  %layer6_out_15_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 15

]]></Node>
<StgValue><ssdm name="layer6_out_15_V"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="480">
<![CDATA[
:137  %layer6_out_16_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 16

]]></Node>
<StgValue><ssdm name="layer6_out_16_V"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="480">
<![CDATA[
:138  %layer6_out_17_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 17

]]></Node>
<StgValue><ssdm name="layer6_out_17_V"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="480">
<![CDATA[
:139  %layer6_out_18_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 18

]]></Node>
<StgValue><ssdm name="layer6_out_18_V"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="480">
<![CDATA[
:140  %layer6_out_19_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret3, 19

]]></Node>
<StgValue><ssdm name="layer6_out_19_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="384" op_0_bw="384" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24">
<![CDATA[
:141  %call_ret4 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i24 %layer6_out_0_V, i24 %layer6_out_1_V, i24 %layer6_out_2_V, i24 %layer6_out_3_V, i24 %layer6_out_4_V, i24 %layer6_out_5_V, i24 %layer6_out_6_V, i24 %layer6_out_7_V, i24 %layer6_out_8_V, i24 %layer6_out_9_V, i24 %layer6_out_10_V, i24 %layer6_out_11_V, i24 %layer6_out_12_V, i24 %layer6_out_13_V, i24 %layer6_out_14_V, i24 %layer6_out_15_V, i24 %layer6_out_16_V, i24 %layer6_out_17_V, i24 %layer6_out_18_V, i24 %layer6_out_19_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="384" op_0_bw="384" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24">
<![CDATA[
:141  %call_ret4 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i24 %layer6_out_0_V, i24 %layer6_out_1_V, i24 %layer6_out_2_V, i24 %layer6_out_3_V, i24 %layer6_out_4_V, i24 %layer6_out_5_V, i24 %layer6_out_6_V, i24 %layer6_out_7_V, i24 %layer6_out_8_V, i24 %layer6_out_9_V, i24 %layer6_out_10_V, i24 %layer6_out_11_V, i24 %layer6_out_12_V, i24 %layer6_out_13_V, i24 %layer6_out_14_V, i24 %layer6_out_15_V, i24 %layer6_out_16_V, i24 %layer6_out_17_V, i24 %layer6_out_18_V, i24 %layer6_out_19_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="384">
<![CDATA[
:142  %layer7_out_0_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="layer7_out_0_V"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="384">
<![CDATA[
:143  %layer7_out_1_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="layer7_out_1_V"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="384">
<![CDATA[
:144  %layer7_out_2_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="layer7_out_2_V"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="384">
<![CDATA[
:145  %layer7_out_3_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="layer7_out_3_V"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="384">
<![CDATA[
:146  %layer7_out_4_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="layer7_out_4_V"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="384">
<![CDATA[
:147  %layer7_out_5_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="layer7_out_5_V"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="384">
<![CDATA[
:148  %layer7_out_6_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="layer7_out_6_V"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="384">
<![CDATA[
:149  %layer7_out_7_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="layer7_out_7_V"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="384">
<![CDATA[
:150  %layer7_out_8_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="layer7_out_8_V"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="384">
<![CDATA[
:151  %layer7_out_9_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 9

]]></Node>
<StgValue><ssdm name="layer7_out_9_V"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="384">
<![CDATA[
:152  %layer7_out_10_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 10

]]></Node>
<StgValue><ssdm name="layer7_out_10_V"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="384">
<![CDATA[
:153  %layer7_out_11_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 11

]]></Node>
<StgValue><ssdm name="layer7_out_11_V"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="384">
<![CDATA[
:154  %layer7_out_12_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 12

]]></Node>
<StgValue><ssdm name="layer7_out_12_V"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="384">
<![CDATA[
:155  %layer7_out_13_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 13

]]></Node>
<StgValue><ssdm name="layer7_out_13_V"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="384">
<![CDATA[
:156  %layer7_out_14_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 14

]]></Node>
<StgValue><ssdm name="layer7_out_14_V"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="384">
<![CDATA[
:157  %layer7_out_15_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret4, 15

]]></Node>
<StgValue><ssdm name="layer7_out_15_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="384" op_0_bw="384" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="11">
<![CDATA[
:158  %call_ret5 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @"tanh<ap_fixed,ap_fixed<24,8,5,3,0>,tanh_config10>"(i24 %layer7_out_0_V, i24 %layer7_out_1_V, i24 %layer7_out_2_V, i24 %layer7_out_3_V, i24 %layer7_out_4_V, i24 %layer7_out_5_V, i24 %layer7_out_6_V, i24 %layer7_out_7_V, i24 %layer7_out_8_V, i24 %layer7_out_9_V, i24 %layer7_out_10_V, i24 %layer7_out_11_V, i24 %layer7_out_12_V, i24 %layer7_out_13_V, i24 %layer7_out_14_V, i24 %layer7_out_15_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="384" op_0_bw="384" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="11">
<![CDATA[
:158  %call_ret5 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @"tanh<ap_fixed,ap_fixed<24,8,5,3,0>,tanh_config10>"(i24 %layer7_out_0_V, i24 %layer7_out_1_V, i24 %layer7_out_2_V, i24 %layer7_out_3_V, i24 %layer7_out_4_V, i24 %layer7_out_5_V, i24 %layer7_out_6_V, i24 %layer7_out_7_V, i24 %layer7_out_8_V, i24 %layer7_out_9_V, i24 %layer7_out_10_V, i24 %layer7_out_11_V, i24 %layer7_out_12_V, i24 %layer7_out_13_V, i24 %layer7_out_14_V, i24 %layer7_out_15_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="384" op_0_bw="384" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="11">
<![CDATA[
:158  %call_ret5 = call fastcc { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } @"tanh<ap_fixed,ap_fixed<24,8,5,3,0>,tanh_config10>"(i24 %layer7_out_0_V, i24 %layer7_out_1_V, i24 %layer7_out_2_V, i24 %layer7_out_3_V, i24 %layer7_out_4_V, i24 %layer7_out_5_V, i24 %layer7_out_6_V, i24 %layer7_out_7_V, i24 %layer7_out_8_V, i24 %layer7_out_9_V, i24 %layer7_out_10_V, i24 %layer7_out_11_V, i24 %layer7_out_12_V, i24 %layer7_out_13_V, i24 %layer7_out_14_V, i24 %layer7_out_15_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="384">
<![CDATA[
:159  %layer10_out_0_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="layer10_out_0_V"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="384">
<![CDATA[
:160  %layer10_out_1_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="layer10_out_1_V"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="384">
<![CDATA[
:161  %layer10_out_2_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="layer10_out_2_V"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="384">
<![CDATA[
:162  %layer10_out_3_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 3

]]></Node>
<StgValue><ssdm name="layer10_out_3_V"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="384">
<![CDATA[
:163  %layer10_out_4_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 4

]]></Node>
<StgValue><ssdm name="layer10_out_4_V"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="384">
<![CDATA[
:164  %layer10_out_5_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 5

]]></Node>
<StgValue><ssdm name="layer10_out_5_V"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="384">
<![CDATA[
:165  %layer10_out_6_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 6

]]></Node>
<StgValue><ssdm name="layer10_out_6_V"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="384">
<![CDATA[
:166  %layer10_out_7_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 7

]]></Node>
<StgValue><ssdm name="layer10_out_7_V"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="384">
<![CDATA[
:167  %layer10_out_8_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 8

]]></Node>
<StgValue><ssdm name="layer10_out_8_V"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="384">
<![CDATA[
:168  %layer10_out_9_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 9

]]></Node>
<StgValue><ssdm name="layer10_out_9_V"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="384">
<![CDATA[
:169  %layer10_out_10_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 10

]]></Node>
<StgValue><ssdm name="layer10_out_10_V"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="384">
<![CDATA[
:170  %layer10_out_11_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 11

]]></Node>
<StgValue><ssdm name="layer10_out_11_V"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="384">
<![CDATA[
:171  %layer10_out_12_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 12

]]></Node>
<StgValue><ssdm name="layer10_out_12_V"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="384">
<![CDATA[
:172  %layer10_out_13_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 13

]]></Node>
<StgValue><ssdm name="layer10_out_13_V"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="384">
<![CDATA[
:173  %layer10_out_14_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 14

]]></Node>
<StgValue><ssdm name="layer10_out_14_V"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="384">
<![CDATA[
:174  %layer10_out_15_V = extractvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %call_ret5, 15

]]></Node>
<StgValue><ssdm name="layer10_out_15_V"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="48" op_0_bw="48" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24">
<![CDATA[
:175  %call_ret6 = call fastcc { i24, i24 } @"dense_latency<ap_fixed,ap_fixed,config11>.0.0.0"(i24 %layer10_out_0_V, i24 %layer10_out_1_V, i24 %layer10_out_2_V, i24 %layer10_out_3_V, i24 %layer10_out_4_V, i24 %layer10_out_5_V, i24 %layer10_out_6_V, i24 %layer10_out_7_V, i24 %layer10_out_8_V, i24 %layer10_out_9_V, i24 %layer10_out_10_V, i24 %layer10_out_11_V, i24 %layer10_out_12_V, i24 %layer10_out_13_V, i24 %layer10_out_14_V, i24 %layer10_out_15_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %layer12_out_1_V), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %layer12_out_0_V), !map !160

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_28_V), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_27_V), !map !172

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_26_V), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_25_V), !map !184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_24_V), !map !190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_23_V), !map !196

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_22_V), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_21_V), !map !208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_20_V), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_19_V), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_18_V), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_17_V), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_16_V), !map !238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_15_V), !map !244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_14_V), !map !250

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_13_V), !map !256

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_12_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_11_V), !map !268

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_10_V), !map !274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_9_V), !map !280

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_8_V), !map !286

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_7_V), !map !292

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_6_V), !map !298

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_5_V), !map !304

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_4_V), !map !310

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_3_V), !map !316

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_2_V), !map !322

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_1_V), !map !328

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i13* %input1_0_V), !map !332

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !336

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !342

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @emtfptnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="13" op_18_bw="13" op_19_bw="13" op_20_bw="13" op_21_bw="13" op_22_bw="13" op_23_bw="13" op_24_bw="13" op_25_bw="13" op_26_bw="13" op_27_bw="13" op_28_bw="13" op_29_bw="13" op_30_bw="0" op_31_bw="32" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="0" op_44_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i13* %input1_0_V, i13* %input1_1_V, i13* %input1_2_V, i13* %input1_3_V, i13* %input1_4_V, i13* %input1_5_V, i13* %input1_6_V, i13* %input1_7_V, i13* %input1_8_V, i13* %input1_9_V, i13* %input1_10_V, i13* %input1_11_V, i13* %input1_12_V, i13* %input1_13_V, i13* %input1_14_V, i13* %input1_15_V, i13* %input1_16_V, i13* %input1_17_V, i13* %input1_18_V, i13* %input1_19_V, i13* %input1_20_V, i13* %input1_21_V, i13* %input1_22_V, i13* %input1_23_V, i13* %input1_24_V, i13* %input1_25_V, i13* %input1_26_V, i13* %input1_27_V, i13* %input1_28_V, [8 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln34"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i8* %layer12_out_0_V, i8* %layer12_out_1_V, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 13, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln37"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:38  call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 29)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:39  call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 2)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="48" op_0_bw="48" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24">
<![CDATA[
:175  %call_ret6 = call fastcc { i24, i24 } @"dense_latency<ap_fixed,ap_fixed,config11>.0.0.0"(i24 %layer10_out_0_V, i24 %layer10_out_1_V, i24 %layer10_out_2_V, i24 %layer10_out_3_V, i24 %layer10_out_4_V, i24 %layer10_out_5_V, i24 %layer10_out_6_V, i24 %layer10_out_7_V, i24 %layer10_out_8_V, i24 %layer10_out_9_V, i24 %layer10_out_10_V, i24 %layer10_out_11_V, i24 %layer10_out_12_V, i24 %layer10_out_13_V, i24 %layer10_out_14_V, i24 %layer10_out_15_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="48">
<![CDATA[
:176  %layer11_out_0_V = extractvalue { i24, i24 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="layer11_out_0_V"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="48">
<![CDATA[
:177  %layer11_out_1_V = extractvalue { i24, i24 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="layer11_out_1_V"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="24">
<![CDATA[
:178  %call_ret = call fastcc { i8, i8 } @"relu<ap_fixed<24, 8, 5, 3, 0>, ap_uint<8>, relu_config12>"(i24 %layer11_out_0_V, i24 %layer11_out_1_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="16">
<![CDATA[
:179  %layer12_out_V_0_ret = extractvalue { i8, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="layer12_out_V_0_ret"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:180  call void @_ssdm_op_Write.ap_vld.i8P(i8* %layer12_out_0_V, i8 %layer12_out_V_0_ret)

]]></Node>
<StgValue><ssdm name="write_ln89"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="16">
<![CDATA[
:181  %layer12_out_V_1_ret = extractvalue { i8, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="layer12_out_V_1_ret"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:182  call void @_ssdm_op_Write.ap_vld.i8P(i8* %layer12_out_1_V, i8 %layer12_out_V_1_ret)

]]></Node>
<StgValue><ssdm name="write_ln89"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0">
<![CDATA[
:183  ret void

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
