============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Apr 07 2025  10:09:03 am
  Module:                 top
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:top/nn_inst/spikes_layer_2_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/nn_inst/spikes_layer_2_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/nn_inst/spikes_layer_2_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/leak_reg_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/refractory_reg_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/reset_reg_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/threshold_reg_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__0__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__1__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_0__2__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__0__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__1__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_1__2__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__0__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__1__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_2__2__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__0__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__1__9_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__0_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__10_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__11_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__12_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__13_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__14_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__15_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__1_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__2_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__3_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__4_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__5_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__6_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__7_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__8_/CLK port:top/clk {Unclocked source}
pin:top/reg_file/weight_mem_reg_3__2__9_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/addr_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/bit_count_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/bit_count_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/bit_count_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/bit_count_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/bit_count_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/bit_count_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/miso_reg/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/read_buffer_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/sclk_sync_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/sclk_sync_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_16_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_17_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_18_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_19_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_20_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_21_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_22_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_23_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_24_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_25_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_26_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_27_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_28_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_29_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_30_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_31_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/shift_reg_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/state_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/state_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_0_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_10_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_11_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_12_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_13_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_14_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_15_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_1_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_2_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_3_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_4_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_5_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_6_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_7_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_8_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_data_reg_9_/CLK port:top/clk {Unclocked source}
pin:top/spi_inst/wr_en_reg/CLK port:top/clk {Unclocked source}
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:top/clk
hnet:top/input_current[0]
hnet:top/input_current[10]
hnet:top/input_current[11]
hnet:top/input_current[12]
hnet:top/input_current[13]
hnet:top/input_current[14]
hnet:top/input_current[15]
hnet:top/input_current[1]
hnet:top/input_current[2]
hnet:top/input_current[3]
hnet:top/input_current[4]
hnet:top/input_current[5]
hnet:top/input_current[6]
hnet:top/input_current[7]
hnet:top/input_current[8]
hnet:top/input_current[9]
hnet:top/leak_0_
hnet:top/leak_10_
hnet:top/leak_11_
hnet:top/leak_12_
hnet:top/leak_13_
hnet:top/leak_14_
hnet:top/leak_15_
hnet:top/leak_1_
hnet:top/leak_2_
hnet:top/leak_3_
hnet:top/leak_4_
hnet:top/leak_5_
hnet:top/leak_6_
hnet:top/leak_7_
hnet:top/leak_8_
hnet:top/leak_9_
hnet:top/nn_inst/n_10
hnet:top/nn_inst/n_11
hnet:top/nn_inst/n_12
hnet:top/nn_inst/n_13
hnet:top/nn_inst/n_14
hnet:top/nn_inst/n_15
hnet:top/nn_inst/n_16
hnet:top/nn_inst/n_17
hnet:top/nn_inst/n_18
hnet:top/nn_inst/n_19
hnet:top/nn_inst/n_20
hnet:top/nn_inst/n_21
hnet:top/nn_inst/n_22
hnet:top/nn_inst/n_23
hnet:top/nn_inst/n_24
hnet:top/nn_inst/n_25
hnet:top/nn_inst/n_26
hnet:top/nn_inst/n_27
hnet:top/nn_inst/n_28
hnet:top/nn_inst/n_29
hnet:top/nn_inst/n_30
hnet:top/nn_inst/n_31
hnet:top/nn_inst/n_32
hnet:top/nn_inst/n_33
hnet:top/nn_inst/n_34
hnet:top/nn_inst/n_35
hnet:top/nn_inst/n_36
hnet:top/nn_inst/n_37
hnet:top/nn_inst/n_38
hnet:top/nn_inst/n_39
hnet:top/nn_inst/n_40
hnet:top/nn_inst/n_41
hnet:top/nn_inst/n_42
hnet:top/nn_inst/n_43
hnet:top/nn_inst/n_44
hnet:top/nn_inst/n_45
hnet:top/nn_inst/n_46
hnet:top/nn_inst/n_47
hnet:top/nn_inst/n_48
hnet:top/nn_inst/n_49
hnet:top/nn_inst/n_5
hnet:top/nn_inst/n_50
hnet:top/nn_inst/n_51
hnet:top/nn_inst/n_52
hnet:top/nn_inst/n_6
hnet:top/nn_inst/n_7
hnet:top/nn_inst/n_8
hnet:top/nn_inst/n_9
hnet:top/refractory_cycles_0_
hnet:top/refractory_cycles_10_
hnet:top/refractory_cycles_11_
hnet:top/refractory_cycles_12_
hnet:top/refractory_cycles_13_
hnet:top/refractory_cycles_14_
hnet:top/refractory_cycles_15_
hnet:top/refractory_cycles_1_
hnet:top/refractory_cycles_2_
hnet:top/refractory_cycles_3_
hnet:top/refractory_cycles_4_
hnet:top/refractory_cycles_5_
hnet:top/refractory_cycles_6_
hnet:top/refractory_cycles_7_
hnet:top/refractory_cycles_8_
hnet:top/refractory_cycles_9_
hnet:top/reset_potential_0_
hnet:top/reset_potential_10_
hnet:top/reset_potential_11_
hnet:top/reset_potential_12_
hnet:top/reset_potential_13_
hnet:top/reset_potential_14_
hnet:top/reset_potential_15_
hnet:top/reset_potential_1_
hnet:top/reset_potential_2_
hnet:top/reset_potential_3_
hnet:top/reset_potential_4_
hnet:top/reset_potential_5_
hnet:top/reset_potential_6_
hnet:top/reset_potential_7_
hnet:top/reset_potential_8_
hnet:top/reset_potential_9_
hnet:top/rst
hnet:top/threshold_0_
hnet:top/threshold_10_
hnet:top/threshold_11_
hnet:top/threshold_12_
hnet:top/threshold_13_
hnet:top/threshold_14_
hnet:top/threshold_15_
hnet:top/threshold_1_
hnet:top/threshold_2_
hnet:top/threshold_3_
hnet:top/threshold_4_
hnet:top/threshold_5_
hnet:top/threshold_6_
hnet:top/threshold_7_
hnet:top/threshold_8_
hnet:top/threshold_9_
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:top/clk
port:top/cs_n
port:top/input_current[0]
port:top/input_current[10]
port:top/input_current[11]
port:top/input_current[12]
port:top/input_current[13]
port:top/input_current[14]
port:top/input_current[15]
port:top/input_current[1]
port:top/input_current[2]
port:top/input_current[3]
port:top/input_current[4]
port:top/input_current[5]
port:top/input_current[6]
port:top/input_current[7]
port:top/input_current[8]
port:top/input_current[9]
port:top/mosi
port:top/rst
port:top/sclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:top/miso
port:top/spikes[0]
port:top/spikes[1]
port:top/spikes[2]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:top/clk
port:top/cs_n
port:top/input_current[0]
port:top/input_current[10]
port:top/input_current[11]
port:top/input_current[12]
port:top/input_current[13]
port:top/input_current[14]
port:top/input_current[15]
port:top/input_current[1]
port:top/input_current[2]
port:top/input_current[3]
port:top/input_current[4]
port:top/input_current[5]
port:top/input_current[6]
port:top/input_current[7]
port:top/input_current[8]
port:top/input_current[9]
port:top/mosi
port:top/rst
port:top/sclk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:top/miso
port:top/spikes[0]
port:top/spikes[1]
port:top/spikes[2]
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   350
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                     130
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          21
 Outputs without clocked external delays                          4
 Inputs without external driver/transition                       21
 Outputs without external load                                    4
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        530

