$date
	Sun Oct 23 07:12:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#279893
b11000 !
1"
#279894
b11000 &
b11000 %
1$
#279895
0"
#279898
b1100 &
b1100 %
#279902
b110 &
b110 %
#279906
b11 &
b11 %
#279910
b1010 &
b1010 %
#279914
b101 &
b101 %
#279918
b10000 &
b10000 %
#279922
b1000 &
b1000 %
#279926
b100 &
b100 %
#279930
b10 &
b10 %
#279934
b1 &
1#
b1 %
#279938
b0 &
b0 %
0#
0$
#1210881
b101 !
1"
#1210882
b101 &
b101 %
1$
#1210883
0"
#1210886
b10000 &
b10000 %
#1210890
b1000 &
b1000 %
#1210894
b100 &
b100 %
#1210898
b10 &
b10 %
#1210902
b1 &
1#
b1 %
#1210906
b0 &
b0 %
0#
0$
#2248006
b10000 &
b10000 %
1$
b10000 !
1"
#2248007
0"
#2248010
b1000 &
b1000 %
#2248014
b100 &
b100 %
#2248018
b10 &
b10 %
#2248022
b1 &
1#
b1 %
#2248026
b0 &
b0 %
0#
0$
#4500012
