{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397476358094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397476358097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 12:52:37 2014 " "Processing started: Mon Apr 14 12:52:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397476358097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397476358097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ts7300_opencore -c ts7300_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397476358099 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1397476358500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_7300_usercore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ts_7300_usercore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ts7300_usercore-ts7300_usercore " "Found design unit 1: ts7300_usercore-ts7300_usercore" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397476360524 ""} { "Info" "ISGN_ENTITY_NAME" "1 ts7300_usercore " "Found entity 1: ts7300_usercore" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dpram_16x32 " "Found entity 1: altera_dpram_16x32" {  } { { "altera_dpram_16x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/altera_dpram_16x32.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_spram_256x32 " "Found entity 1: altera_spram_256x32" {  } { { "altera_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/altera_spram_256x32.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ram " "Found entity 1: altera_ram" {  } { { "altera_ram.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/altera_ram.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_wishbone " "Found entity 1: eth_wishbone" {  } { { "ethernet/eth_wishbone.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_wishbone.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Found entity 1: eth_clockgen" {  } { { "ethernet/eth_clockgen.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_clockgen.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360552 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(260) " "Verilog HDL Event Control warning at eth_cop.v(260): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 260 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1397476360556 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(279) " "Verilog HDL Event Control warning at eth_cop.v(279): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 279 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1397476360556 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(298) " "Verilog HDL Event Control warning at eth_cop.v(298): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 298 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1397476360557 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eth_cop.v(315) " "Verilog HDL Event Control warning at eth_cop.v(315): Event Control contains a complex event expression" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 315 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1 1397476360557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_cop.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_cop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cop " "Found entity 1: eth_cop" {  } { { "ethernet/eth_cop.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_cop.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Found entity 1: eth_crc" {  } { { "ethernet/eth_crc.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_crc.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file ethernet/eth_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360564 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"attribute\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_dpram_16x32_inst ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"altera_dpram_16x32_inst\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "NOOPT ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"NOOPT\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "TRUE ethernet/eth_fifo.v(166) " "Unrecognized synthesis attribute \"TRUE\" at ethernet/eth_fifo.v(166)" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 166 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "ethernet/eth_fifo.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_fifo.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_maccontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Found entity 1: eth_maccontrol" {  } { { "ethernet/eth_maccontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_maccontrol.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_macstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Found entity 1: eth_macstatus" {  } { { "ethernet/eth_macstatus.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_macstatus.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_miim.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Found entity 1: eth_miim" {  } { { "ethernet/eth_miim.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_miim.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Found entity 1: eth_outputcontrol" {  } { { "ethernet/eth_outputcontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_outputcontrol.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_random.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Found entity 1: eth_random" {  } { { "ethernet/eth_random.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_random.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_receivecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Found entity 1: eth_receivecontrol" {  } { { "ethernet/eth_receivecontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_receivecontrol.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Found entity 1: eth_register" {  } { { "ethernet/eth_register.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_register.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Found entity 1: eth_registers" {  } { { "ethernet/eth_registers.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_registers.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxaddrcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Found entity 1: eth_rxaddrcheck" {  } { { "ethernet/eth_rxaddrcheck.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxaddrcheck.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Found entity 1: eth_rxcounters" {  } { { "ethernet/eth_rxcounters.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxcounters.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Found entity 1: eth_rxethmac" {  } { { "ethernet/eth_rxethmac.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxethmac.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_rxstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Found entity 1: eth_rxstatem" {  } { { "ethernet/eth_rxstatem.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_rxstatem.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Found entity 1: eth_shiftreg" {  } { { "ethernet/eth_shiftreg.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_shiftreg.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360613 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do eth_spram_256x32.v(106) " "Verilog HDL Declaration warning at eth_spram_256x32.v(106): \"do\" is SystemVerilog-2005 keyword" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 106 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1 1397476360616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"attribute\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_spram_256x32_inst ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"altera_spram_256x32_inst\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "NOOPT ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"NOOPT\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "TRUE ethernet/eth_spram_256x32.v(249) " "Unrecognized synthesis attribute \"TRUE\" at ethernet/eth_spram_256x32.v(249)" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_spram_256x32 " "Found entity 1: eth_spram_256x32" {  } { { "ethernet/eth_spram_256x32.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_spram_256x32.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_top " "Found entity 1: eth_top" {  } { { "ethernet/eth_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_top.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_transmitcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Found entity 1: eth_transmitcontrol" {  } { { "ethernet/eth_transmitcontrol.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_transmitcontrol.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_txcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Found entity 1: eth_txcounters" {  } { { "ethernet/eth_txcounters.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_txcounters.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_txethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Found entity 1: eth_txethmac" {  } { { "ethernet/eth_txethmac.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_txethmac.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/eth_txstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Found entity 1: eth_txstatem" {  } { { "ethernet/eth_txstatem.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ethernet/eth_txstatem.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360643 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ts7300_top.v(643) " "Verilog HDL warning at ts7300_top.v(643): extended using \"x\" or \"z\"" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 643 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1397476360647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts7300_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ts7300_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ts7300_top " "Found entity 1: ts7300_top" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb32_blockram.v 1 1 " "Found 1 design units, including 1 entities, in source file wb32_blockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb32_blockram " "Found entity 1: wb32_blockram" {  } { { "wb32_blockram.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/wb32_blockram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb32_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file wb32_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb32_bridge " "Found entity 1: wb32_bridge" {  } { { "wb32_bridge.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/wb32_bridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behavioural " "Found design unit 1: pwm-behavioural" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397476360656 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397476360656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397476360656 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_UNSIGNED 1 UNSIGNED SIGNED UNSIGNED pwm.vhd(57) " "VHDL type inferencing warning at pwm.vhd(57): two visible identifiers match \"CONV_UNSIGNED\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 57 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1 1397476360662 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_UNSIGNED 1 UNSIGNED SIGNED UNSIGNED pwm.vhd(63) " "VHDL type inferencing warning at pwm.vhd(63): two visible identifiers match \"CONV_UNSIGNED\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 63 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1 1397476360662 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_UNSIGNED 1 UNSIGNED SIGNED UNSIGNED pwm.vhd(64) " "VHDL type inferencing warning at pwm.vhd(64): two visible identifiers match \"CONV_UNSIGNED\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "pwm.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd" 64 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1 1397476360662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ts7300_top " "Elaborating entity \"ts7300_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1397476360886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bd_oe_posedge_q ts7300_top.v(254) " "Verilog HDL or VHDL warning at ts7300_top.v(254): object \"bd_oe_posedge_q\" assigned a value but never read" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_txdat_pad ts7300_top.v(180) " "Output port \"eth_txdat_pad\" at ts7300_top.v(180) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_mdc_pad ts7300_top.v(175) " "Output port \"eth_mdc_pad\" at ts7300_top.v(175) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_txen_pad ts7300_top.v(182) " "Output port \"eth_txen_pad\" at ts7300_top.v(182) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_txerr_pad ts7300_top.v(183) " "Output port \"eth_txerr_pad\" at ts7300_top.v(183) has no driver" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[0\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[0\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[1\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[1\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[2\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[2\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360937 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[3\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[3\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[4\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[4\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[5\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[5\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[6\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[6\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[7\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[7\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[8\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[8\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[9\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[9\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[10\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[10\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[11\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[11\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360938 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[12\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[12\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360939 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[13\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[13\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360939 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[14\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[14\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360939 "|ts7300_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uc_sdram_data_pad_i\[15\] ts7300_top.v(644) " "Inferred latch for \"uc_sdram_data_pad_i\[15\]\" at ts7300_top.v(644)" {  } { { "ts7300_top.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 644 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476360939 "|ts7300_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:clkgencore " "Elaborating entity \"pll\" for hierarchy \"pll:clkgencore\"" {  } { { "ts7300_top.v" "clkgencore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397476360946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:clkgencore\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:clkgencore\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397476361383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:clkgencore\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:clkgencore\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397476361403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:clkgencore\|altpll:altpll_component " "Instantiated megafunction \"pll:clkgencore\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 2500 " "Parameter \"gate_lock_counter\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397476361410 ""}  } { { "pll.v" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/pll.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397476361410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb32_bridge wb32_bridge:epwbm_wb32m_bridgecore " "Elaborating entity \"wb32_bridge\" for hierarchy \"wb32_bridge:epwbm_wb32m_bridgecore\"" {  } { { "ts7300_top.v" "epwbm_wb32m_bridgecore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397476361421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ts7300_usercore ts7300_usercore:usercore " "Elaborating entity \"ts7300_usercore\" for hierarchy \"ts7300_usercore:usercore\"" {  } { { "ts7300_top.v" "usercore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397476361426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_ras_o ts_7300_usercore.vhd(45) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(45): used implicit default value for signal \"sdram_ras_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361440 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_cas_o ts_7300_usercore.vhd(46) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(46): used implicit default value for signal \"sdram_cas_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361440 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_we_n_o ts_7300_usercore.vhd(47) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(47): used implicit default value for signal \"sdram_we_n_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361441 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_ba_o ts_7300_usercore.vhd(48) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(48): used implicit default value for signal \"sdram_ba_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361441 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_saddr_o ts_7300_usercore.vhd(49) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(49): used implicit default value for signal \"sdram_saddr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361441 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_sdata_o ts_7300_usercore.vhd(51) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(51): used implicit default value for signal \"sdram_sdata_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361442 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdram_sdata_oe ts_7300_usercore.vhd(52) " "VHDL Signal Declaration warning at ts_7300_usercore.vhd(52): used implicit default value for signal \"sdram_sdata_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397476361443 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[39\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[39\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361465 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[27\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[27\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361466 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[19\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[19\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361466 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[12\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[12\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361466 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[10..8\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[10..8\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361466 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_o\[4\] ts_7300_usercore.vhd(41) " "Using initial value X (don't care) for net \"headerpin_o\[4\]\" at ts_7300_usercore.vhd(41)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361467 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_oe_o\[27\] ts_7300_usercore.vhd(42) " "Using initial value X (don't care) for net \"headerpin_oe_o\[27\]\" at ts_7300_usercore.vhd(42)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361467 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "headerpin_oe_o\[19\] ts_7300_usercore.vhd(42) " "Using initial value X (don't care) for net \"headerpin_oe_o\[19\]\" at ts_7300_usercore.vhd(42)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361467 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vga_read\[14..9\] ts_7300_usercore.vhd(79) " "Using initial value X (don't care) for net \"vga_read\[14..9\]\" at ts_7300_usercore.vhd(79)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 79 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361467 "|ts7300_top|ts7300_usercore:usercore"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dio2_read\[9\] ts_7300_usercore.vhd(80) " "Using initial value X (don't care) for net \"dio2_read\[9\]\" at ts_7300_usercore.vhd(80)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 80 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361468 "|ts7300_top|ts7300_usercore:usercore"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "headerpin_o\[29\] ts_7300_usercore.vhd(310) " "Can't resolve multiple constant drivers for net \"headerpin_o\[29\]\" at ts_7300_usercore.vhd(310)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 310 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1397476361481 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ts_7300_usercore.vhd(218) " "Constant driver at ts_7300_usercore.vhd(218)" {  } { { "ts_7300_usercore.vhd" "" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd" 218 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1 1397476361482 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ts7300_usercore:usercore " "Can't elaborate user hierarchy \"ts7300_usercore:usercore\"" {  } { { "ts7300_top.v" "usercore" { Text "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v" 631 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1397476361485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.map.smsg " "Generated suppressed messages file /home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1397476361687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397476361931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 14 12:52:41 2014 " "Processing ended: Mon Apr 14 12:52:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397476361931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397476361931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397476361931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397476361931 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 39 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 39 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397476364567 ""}
