# MIPS

MIPS Processor Design for COEN6741

## Project Requirements

- 32 bit pipelined MIPS
- Implement 10 instructions: `and` `sub` `xor` `andi` `subi` `add` `beq` `lw` `sw` `jr`
- Structural harzards free, data harzard and control harzard handled by **stalling**

## Useful Repositories

https://github.com/PiJoules/MIPS-processor

https://github.com/cm4233/MIPS-Processor-VHDL/tree/master/VHDL%20Codes

https://github.com/BYVoid/MIPS32

https://github.com/dugagjin/MIPS