{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOS Capacitor\n",
    "\n",
    "## Capacitance-Voltage (C-V) Analysis\n",
    "\n",
    "The MOS capacitor is the fundamental building block for understanding MOSFET operation. C-V measurements reveal important information about oxide quality and interface states.\n",
    "\n",
    "**Learning Objectives:**\n",
    "- Understand MOS capacitor operation regions\n",
    "- Simulate C-V characteristics\n",
    "- Analyze accumulation, depletion, and inversion\n",
    "- Study flat-band voltage and oxide charges"
   ]
  },
  {
   "cell_type": "code",
   "source": "# Setup: Load PADRE environment (required on nanoHUB)\n# This cell loads the PADRE simulator into your environment.\n# If running locally with PADRE already in your PATH, this will be skipped gracefully.\n\nfrom nanohubpadre import use\n\n# Load the PADRE simulator environment\n%use padre-2.4E-r15\n\nprint(\"PADRE environment setup complete.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "source": "---\n\n## Device Parameters Reference\n\nThe `describe()` function shows all available parameters for the MOS capacitor factory, including geometry, doping, physical models, and sweep options.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "source": "from nanohubpadre import Simulation\n\n# Show all available parameters for the MOS capacitor\nSimulation.describe('mos_capacitor')",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 1. MOS Capacitor Physics\n",
    "\n",
    "### 1.1 Structure\n",
    "\n",
    "```\n",
    "    Metal Gate\n",
    "    ==========\n",
    "    |  Oxide  | (SiO2)\n",
    "    ==========\n",
    "    |         |\n",
    "    | Silicon | (P-type or N-type)\n",
    "    |         |\n",
    "    ==========\n",
    "    Back Contact\n",
    "```\n",
    "\n",
    "### 1.2 Operation Regions (P-type substrate)\n",
    "\n",
    "- **Accumulation** (Vg < 0): Holes accumulate at surface\n",
    "- **Flat-band** (Vg = VFB): Bands are flat\n",
    "- **Depletion** (VFB < Vg < VT): Surface depleted of holes\n",
    "- **Inversion** (Vg > VT): Electrons form inversion layer\n",
    "\n",
    "### 1.3 Key Parameters\n",
    "\n",
    "- **Oxide capacitance**: $C_{ox} = \\epsilon_{ox}/t_{ox}$\n",
    "\n",
    "- **Flat-band voltage**: $V_{FB} = \\phi_{ms} - Q_f/C_{ox}$\n",
    "\n",
    "- **Threshold voltage**: $V_T = V_{FB} + 2\\phi_F + Q_d/C_{ox}$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import plotly.graph_objects as go\n",
    "from plotly.subplots import make_subplots\n",
    "from nanohubpadre import create_mos_capacitor\n",
    "\n",
    "# Physical constants\n",
    "q = 1.6e-19\n",
    "eps_0 = 8.85e-14  # F/cm\n",
    "eps_ox = 3.9 * eps_0\n",
    "eps_si = 11.7 * eps_0\n",
    "kT = 0.0259  # eV at 300K\n",
    "ni = 1.5e10  # intrinsic carrier concentration\n",
    "\n",
    "# MOS parameters\n",
    "tox = 5e-7   # 5 nm oxide\n",
    "Na = 1e17    # P-type substrate doping\n",
    "\n",
    "Cox = eps_ox / tox\n",
    "phi_F = kT * np.log(Na / ni)\n",
    "\n",
    "print(\"MOS Capacitor Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Oxide thickness: {tox*1e7:.0f} nm\")\n",
    "print(f\"Cox = {Cox*1e6:.2f} uF/cm^2\")\n",
    "print(f\"phi_F = {phi_F:.3f} V\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 2. Creating a MOS Capacitor Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Create MOS capacitor\nsim_moscap = create_mos_capacitor(\n    # Geometry\n    oxide_thickness=0.005,      # 5 nm oxide\n    silicon_thickness=0.05,     # 50 nm silicon\n    device_width=1.0,\n    \n    # Doping\n    substrate_doping=1e17,      # P-type doping\n    substrate_type='p',\n    \n    # Gate\n    gate_type='n_poly',         # N+ polysilicon gate\n    \n    # Oxide\n    oxide_permittivity=3.9,\n    \n    # Models\n    temperature=300,\n    \n    # Output\n    log_bands_eq=True\n)\n\nprint(\"MOS Capacitor Configuration:\")\nprint(\"=\"*40)\nprint(\"Oxide: SiO2, 5 nm\")\nprint(\"Substrate: P-type Si, 1e17 cm^-3\")\nprint(\"Gate: N+ polysilicon\")\n\n# Run the simulation\nprint(\"\\nRunning equilibrium simulation...\")\nresult = sim_moscap.run()\nif result.returncode == 0:\n    print(\"Simulation completed successfully!\")\nelse:\n    print(f\"Simulation failed with return code: {result.returncode}\")"
  },
  {
   "cell_type": "code",
   "source": "# Visualize the MOS capacitor device structure\nsim_moscap.device_schematic()",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# View generated deck\nprint(\"PADRE Input Deck:\")\nprint(\"=\"*60)\nprint(sim_moscap.generate_deck())\n\n# Plot equilibrium band diagram\nprint(\"\\n\" + \"=\"*60)\nprint(\"Equilibrium Band Diagram:\")\nsim_moscap.plot_band_diagram(title=\"MOS Capacitor - Equilibrium (Near Flat-band)\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 3. C-V Characteristics"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# C-V simulation: high-frequency and low-frequency curves\n",
    "# taun0/taup0: shorter lifetimes improve LF C-V convergence\n",
    "sim_cv = create_mos_capacitor(\n",
    "    oxide_thickness=0.005,\n",
    "    silicon_thickness=0.05,\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    gate_type='n_poly',\n",
    "\n",
    "    # Carrier lifetimes \u2014 shorter lifetimes improve LF C-V accuracy\n",
    "    taun0=1e-9,    # 1 ns (Rappture default: 1 ns)\n",
    "    taup0=1e-9,\n",
    "\n",
    "    # HF C-V logging (1 MHz)\n",
    "    log_cv=True,\n",
    "    cv_file='cv_hf',\n",
    "\n",
    "    # LF C-V logging (1 Hz) \u2014 adds a second sweep at low frequency\n",
    "    log_cv_lf=True,\n",
    "    cv_lf_file='cv_lf',\n",
    "    ac_frequency_lf=1.0,\n",
    "\n",
    "    # Equilibrium physics profiles (carriers, potential, E-field)\n",
    "    log_profiles_eq=True,\n",
    "\n",
    "    # Gate voltage sweep\n",
    "    vg_sweep=(-2.0, 2.0, 0.1),\n",
    "    ac_frequency=1e6\n",
    ")\n",
    "\n",
    "print('C-V Simulation Configuration:')\n",
    "print('='*40)\n",
    "print('Gate voltage: -2V to +2V')\n",
    "print('HF frequency: 1 MHz  |  LF frequency: 1 Hz')\n",
    "print('Lifetimes: taun0 = taup0 = 1 ns')\n",
    "\n",
    "print('\\nRunning C-V simulation (HF + LF sweeps)...')\n",
    "result_cv = sim_cv.run()\n",
    "if result_cv.returncode == 0:\n",
    "    print('Simulation completed successfully!')\n",
    "else:\n",
    "    print(f'Simulation failed: {result_cv.stderr[:400]}')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot equilibrium profiles: carriers, potential, electric field\n",
    "import plotly.graph_objects as go\n",
    "from plotly.subplots import make_subplots\n",
    "\n",
    "try:\n",
    "    n_eq  = sim_cv.outputs.get('neq')\n",
    "    p_eq  = sim_cv.outputs.get('peq')\n",
    "    pot   = sim_cv.outputs.get('pot_eq')\n",
    "    ef    = sim_cv.outputs.get('ef_eq')\n",
    "\n",
    "    fig_prof = make_subplots(\n",
    "        rows=1, cols=3,\n",
    "        subplot_titles=('Carrier Concentrations', 'Electrostatic Potential', 'Electric Field'),\n",
    "    )\n",
    "    fig_prof.add_trace(go.Scatter(x=n_eq.x, y=n_eq.y, mode='lines',\n",
    "        line=dict(color='blue', width=2), name='Electrons'), row=1, col=1)\n",
    "    fig_prof.add_trace(go.Scatter(x=p_eq.x, y=p_eq.y, mode='lines',\n",
    "        line=dict(color='red', width=2), name='Holes'), row=1, col=1)\n",
    "    fig_prof.add_trace(go.Scatter(x=pot.x, y=pot.y, mode='lines',\n",
    "        line=dict(color='green', width=2), name='Potential'), row=1, col=2)\n",
    "    fig_prof.add_trace(go.Scatter(x=ef.x, y=ef.y, mode='lines',\n",
    "        line=dict(color='darkorange', width=2), name='E-field'), row=1, col=3)\n",
    "\n",
    "    fig_prof.update_yaxes(type='log', title_text='Concentration (cm\u207b\u00b3)', row=1, col=1)\n",
    "    fig_prof.update_yaxes(title_text='Potential (V)', row=1, col=2)\n",
    "    fig_prof.update_yaxes(title_text='Electric Field (V/cm)', row=1, col=3)\n",
    "    fig_prof.update_xaxes(title_text='Depth (\u00b5m)')\n",
    "    fig_prof.update_layout(\n",
    "        title_text='Equilibrium Profiles (vertical cut through oxide + Si)',\n",
    "        template='plotly_white', width=1100, height=420,\n",
    "    )\n",
    "    fig_prof.show()\n",
    "except Exception as e:\n",
    "    print(f'Profile plot failed: {e}')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Theoretical C-V curve and PADRE simulation comparison\n",
    "def mos_cv(Vg, Na, tox, VFB=0):\n",
    "    \"\"\"Calculate MOS capacitor C-V curve\"\"\"\n",
    "    Cox = eps_ox / tox\n",
    "    phi_F = kT * np.log(Na / ni)\n",
    "    \n",
    "    C = np.zeros_like(Vg)\n",
    "    \n",
    "    for i, vg in enumerate(Vg):\n",
    "        Vgb = vg - VFB\n",
    "        \n",
    "        if Vgb < 0:  # Accumulation\n",
    "            C[i] = Cox\n",
    "        elif Vgb < 2 * phi_F:  # Depletion\n",
    "            # Simplified depletion capacitance\n",
    "            Wd = np.sqrt(2 * eps_si * Vgb / (q * Na))\n",
    "            Cd = eps_si / Wd\n",
    "            C[i] = 1 / (1/Cox + 1/Cd)\n",
    "        else:  # Strong inversion (high frequency)\n",
    "            Wd_max = np.sqrt(4 * eps_si * phi_F / (q * Na))\n",
    "            Cd_min = eps_si / Wd_max\n",
    "            C[i] = 1 / (1/Cox + 1/Cd_min)  # HF: Cmin\n",
    "    \n",
    "    return C\n",
    "\n",
    "Vg = np.linspace(-2, 2, 100)\n",
    "C_hf = mos_cv(Vg, Na, tox)\n",
    "\n",
    "fig = go.Figure()\n",
    "\n",
    "# Theoretical curves\n",
    "fig.add_trace(go.Scatter(x=Vg, y=C_hf / Cox * 100, mode=\"lines\",\n",
    "    line=dict(color=\"blue\", width=2, dash=\"dash\"), opacity=0.5,\n",
    "    name=\"Theory: High Frequency\"))\n",
    "\n",
    "# Low frequency curve (inversion capacitance = Cox)\n",
    "C_lf = mos_cv(Vg, Na, tox)\n",
    "C_lf[Vg > 0.5] = Cox  # LF: inversion charge follows\n",
    "fig.add_trace(go.Scatter(x=Vg, y=C_lf / Cox * 100, mode=\"lines\",\n",
    "    line=dict(color=\"red\", width=2, dash=\"dash\"), opacity=0.5,\n",
    "    name=\"Theory: Low Frequency\"))\n",
    "\n",
    "# Try to get PADRE C-V data\n",
    "try:\n",
    "    cv_data = sim_cv.get_cv_data()\n",
    "    if cv_data is not None:\n",
    "        Vg_sim, C_sim = cv_data.get_cv_data()\n",
    "        # Normalize to Cox\n",
    "        Cox_val = eps_ox / (tox)\n",
    "        fig.add_trace(go.Scatter(x=Vg_sim, y=C_sim / Cox_val * 100, mode=\"lines\",\n",
    "            line=dict(color=\"green\", width=2), name=\"PADRE Simulation\"))\n",
    "        print(\"PADRE C-V data extracted successfully!\")\n",
    "except Exception as e:\n",
    "    print(f\"Note: C-V data extraction may require additional output parsing: {e}\")\n",
    "    print(\"Using theoretical curves for comparison\")\n",
    "\n",
    "fig.update_layout(template=\"plotly_white\", width=1000, height=450,\n",
    "    title_text=\"MOS Capacitor C-V Characteristics\")\n",
    "fig.update_xaxes(title_text=\"Gate Voltage Vg (V)\", range=[-2, 2])\n",
    "fig.update_yaxes(title_text=\"Capacitance C/Cox (%)\", range=[0, 110])\n",
    "\n",
    "# Add region labels\n",
    "fig.add_annotation(text=\"Accumulation\", x=-1.5, y=95, showarrow=False, font=dict(size=11))\n",
    "fig.add_annotation(text=\"Depletion\", x=0, y=60, showarrow=False, font=dict(size=11))\n",
    "fig.add_annotation(text=\"Inversion\", x=1.5, y=40, showarrow=False, font=dict(size=11))\n",
    "\n",
    "fig.show()\n",
    "\n",
    "# Show theoretical parameters\n",
    "phi_F_val = kT * np.log(Na / ni)\n",
    "Wd_max = np.sqrt(4 * eps_si * phi_F_val / (q * Na)) * 1e4  # um\n",
    "Cd_min = eps_si / (Wd_max * 1e-4)\n",
    "Cmin_Cox = 1 / (1 + Cox / Cd_min)\n",
    "\n",
    "print(\"\\nTheoretical Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Surface potential at inversion: 2*phi_F = {2*phi_F_val:.3f} V\")\n",
    "print(f\"Maximum depletion width: Wd_max = {Wd_max*1e3:.1f} nm\")\n",
    "print(f\"Cmin/Cox = {Cmin_Cox*100:.1f}%\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 4. Effect of Doping"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different substrate dopings with PADRE simulations\n",
    "doping_levels = [1e16, 1e17, 1e18]  # cm^-3\n",
    "\n",
    "print(\"Effect of Substrate Doping - Running PADRE Simulations:\")\n",
    "print(\"=\"*60)\n",
    "\n",
    "doping_simulations = {}\n",
    "for Na_val in doping_levels:\n",
    "    sim = create_mos_capacitor(\n",
    "        oxide_thickness=0.005,\n",
    "        substrate_doping=Na_val,\n",
    "        substrate_type='p',\n",
    "        log_cv=True,\n",
    "        log_bands_eq=True,\n",
    "        vg_sweep=(-2.0, 2.0, 0.1)\n",
    "    )\n",
    "    \n",
    "    print(f\"\\nNa = {Na_val:.0e} cm^-3:\")\n",
    "    print(f\"  Running simulation...\")\n",
    "    result = sim.run()\n",
    "    if result.returncode == 0:\n",
    "        print(f\"  Completed!\")\n",
    "        doping_simulations[Na_val] = sim\n",
    "    else:\n",
    "        print(f\"  Failed!\")\n",
    "\n",
    "# Plot theoretical curves\n",
    "fig = go.Figure()\n",
    "colors = [\"blue\", \"orange\", \"green\"]\n",
    "\n",
    "for i, Na_val in enumerate(doping_levels):\n",
    "    C = mos_cv(Vg, Na_val, tox)\n",
    "    fig.add_trace(go.Scatter(x=Vg, y=C / Cox * 100, mode=\"lines\",\n",
    "        line=dict(color=colors[i], width=2, dash=\"dash\"), opacity=0.5,\n",
    "        name=f\"Theory: Na = {Na_val:.0e} cm^-3\"))\n",
    "\n",
    "# Try to plot PADRE results if available\n",
    "for i, (Na_val, sim) in enumerate(doping_simulations.items()):\n",
    "    try:\n",
    "        cv_data = sim.get_cv_data()\n",
    "        if cv_data is not None:\n",
    "            Vg_sim, C_sim = cv_data.get_cv_data()\n",
    "            fig.add_trace(go.Scatter(x=Vg_sim, y=C_sim / Cox * 100, mode=\"lines\",\n",
    "                line=dict(color=colors[i], width=2),\n",
    "                name=f\"PADRE: Na = {Na_val:.0e} cm^-3\"))\n",
    "    except Exception as e:\n",
    "        pass  # C-V extraction not available\n",
    "\n",
    "fig.update_layout(template=\"plotly_white\", width=1000, height=450,\n",
    "    title_text=\"Effect of Substrate Doping on C-V\")\n",
    "fig.update_xaxes(title_text=\"Gate Voltage Vg (V)\", range=[-2, 2])\n",
    "fig.update_yaxes(title_text=\"Capacitance C/Cox (%)\")\n",
    "\n",
    "fig.show()\n",
    "\n",
    "print(\"\\nKey observation:\")\n",
    "print(\"Higher doping -> smaller depletion width -> higher Cmin\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 5. Effect of Oxide Thickness"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Compare different oxide thicknesses with PADRE simulations\ntox_values = [0.002, 0.005, 0.010]  # 2, 5, 10 nm (in um)\n\nprint(\"Oxide Thickness Comparison - Running PADRE Simulations:\")\nprint(\"=\"*60)\n\ntox_simulations = {}\nfor tox_um in tox_values:\n    tox_cm = tox_um * 1e-4\n    Cox_val = eps_ox / tox_cm\n    \n    sim = create_mos_capacitor(\n        oxide_thickness=tox_um,\n        substrate_doping=1e17,\n        substrate_type='p',\n        log_cv=True,\n        log_bands_eq=True,\n        vg_sweep=(-2.0, 2.0, 0.1)\n    )\n    \n    print(f\"\\ntox = {tox_um*1000:.0f} nm: Cox = {Cox_val*1e6:.2f} uF/cm^2\")\n    print(f\"  Running simulation...\")\n    result = sim.run()\n    if result.returncode == 0:\n        print(f\"  Completed!\")\n        tox_simulations[tox_um] = sim\n    else:\n        print(f\"  Failed!\")\n\n# Plot equilibrium band diagrams for different oxide thicknesses\nprint(\"\\nEquilibrium Band Diagrams for Different Oxide Thicknesses:\")\nfor tox_um, sim in tox_simulations.items():\n    sim.plot_band_diagram(title=f\"MOS Capacitor - tox = {tox_um*1000:.0f} nm\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 6. Band Diagrams in Different Regions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Simulate band diagrams at different gate voltages\nsim_bands = create_mos_capacitor(\n    oxide_thickness=0.005,\n    substrate_doping=1e17,\n    substrate_type='p',\n    log_bands_eq=True,\n    log_bands_bias=True,\n    log_cv=True,\n    vg_sweep=(-1.0, 1.5, 0.5)  # Sample points\n)\n\nprint(\"Running band diagram simulation at different Vg:\")\nprint(\"  Vg = -1.0V (Accumulation)\")\nprint(\"  Vg = -0.5V (Flat-band)\")  \nprint(\"  Vg = 0.0V (Depletion)\")\nprint(\"  Vg = 0.5V (Weak inversion)\")\nprint(\"  Vg = 1.0V (Moderate inversion)\")\nprint(\"  Vg = 1.5V (Strong inversion)\")\n\nresult_bands = sim_bands.run()\nif result_bands.returncode == 0:\n    print(\"\\nSimulation completed!\")\n    \n    # Plot equilibrium band diagram\n    print(\"\\nBand Diagram at Equilibrium:\")\n    sim_bands.plot_band_diagram(title=\"MOS Capacitor - Band Structure\")\nelse:\n    print(f\"\\nSimulation failed with return code: {result_bands.returncode}\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 7. Complete Simulation Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Complete MOS capacitor characterization\n",
    "sim_complete = create_mos_capacitor(\n",
    "    # Geometry\n",
    "    oxide_thickness=0.005,\n",
    "    silicon_thickness=0.05,\n",
    "    device_width=1.0,\n",
    "    \n",
    "    # Mesh\n",
    "    nx=3,\n",
    "    ny_oxide=15,\n",
    "    ny_silicon=35,\n",
    "    \n",
    "    # Doping\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    \n",
    "    # Gate\n",
    "    gate_type='n_poly',\n",
    "    \n",
    "    # Oxide\n",
    "    oxide_permittivity=3.9,\n",
    "    oxide_qf=0,  # No fixed charge\n",
    "    \n",
    "    # Models\n",
    "    temperature=300,\n",
    "    conmob=True,\n",
    "    fldmob=True,\n",
    "    \n",
    "    # Output\n",
    "    log_cv=True,\n",
    "    cv_file=\"moscap_cv\",\n",
    "    log_bands_eq=True,\n",
    "    \n",
    "    # C-V sweep\n",
    "    vg_sweep=(-2.5, 2.5, 0.05),\n",
    "    ac_frequency=1e6\n",
    ")\n",
    "\n",
    "print(\"Running Complete MOS Capacitor Simulation\")\n",
    "print(\"=\"*50)\n",
    "result_complete = sim_complete.run()\n",
    "\n",
    "if result_complete.returncode == 0:\n",
    "    print(\"Simulation completed successfully!\")\n",
    "    \n",
    "    # Plot equilibrium band diagram\n",
    "    print(\"\\nEquilibrium Band Diagram:\")\n",
    "    sim_complete.plot_band_diagram(title=\"Complete MOS Capacitor Simulation\")\n",
    "    \n",
    "    # Try to extract and plot C-V data\n",
    "    try:\n",
    "        cv_data = sim_complete.get_cv_data()\n",
    "        if cv_data is not None:\n",
    "            Vg_sim, C_sim = cv_data.get_cv_data()\n",
    "            \n",
    "            fig = go.Figure()\n",
    "            fig.add_trace(go.Scatter(x=Vg_sim, y=C_sim / Cox * 100, mode=\"lines\",\n",
    "                line=dict(color=\"blue\", width=2), name=\"PADRE Simulation\"))\n",
    "            fig.add_trace(go.Scatter(x=Vg, y=C_hf / Cox * 100, mode=\"lines\",\n",
    "                line=dict(color=\"red\", width=2, dash=\"dash\"), opacity=0.5,\n",
    "                name=\"Theory (HF)\"))\n",
    "            fig.update_layout(template=\"plotly_white\", width=1000, height=450,\n",
    "                title_text=\"Complete MOS Capacitor C-V Characteristics\")\n",
    "            fig.update_xaxes(title_text=\"Gate Voltage Vg (V)\")\n",
    "            fig.update_yaxes(title_text=\"Capacitance C/Cox (%)\")\n",
    "            fig.show()\n",
    "    except Exception as e:\n",
    "        print(f\"Note: C-V data extraction: {e}\")\n",
    "        \n",
    "else:\n",
    "    print(f\"Simulation failed with return code: {result_complete.returncode}\")\n",
    "    print(\"\\nGenerated PADRE Input Deck:\")\n",
    "    print(sim_complete.generate_deck())\n"
   ]
  },
  {
   "cell_type": "markdown",
   "source": "---\n\n## 8. Double-Gate MOS Capacitor\n\nIn a **double-gate** configuration a second gate oxide and gate electrode replace the ohmic back contact.  Both gates couple to the silicon body simultaneously, giving independent control of the top and bottom surfaces.  This geometry is a building block for fully-depleted SOI (FD-SOI) devices and FinFETs.\n\n```\n    Gate 1 (top)\n    ============\n    |  Oxide 1 |  \u2190 top SiO2\n    ============\n    |  Silicon |  \u2190 thin body (P or N)\n    ============\n    |  Oxide 2 |  \u2190 bottom SiO2\n    ============\n    Gate 2 (bottom)\n```\n\nKey differences from the single-gate MOS cap:\n- **Two coupling oxides** \u2014 can use the same or different thicknesses.\n- **Electrode 1** = top gate (swept), **Electrode 2** = bottom gate (fixed bias or also swept).\n- The body is depleted from both sides simultaneously, which halves the required gate swing.\n\nUse `gate_config=\"double\"` in `create_mos_capacitor` to enable this mode.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.1 Single-gate vs double-gate: schematic comparison\n",
    "from nanohubpadre import create_mos_capacitor\n",
    "\n",
    "# Single-gate (default)\n",
    "sim_sg = create_mos_capacitor(\n",
    "    oxide_thickness=0.005,\n",
    "    silicon_thickness=0.02,\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    gate_type='n_poly',\n",
    "    gate_config='single',\n",
    ")\n",
    "print('Single-gate structure:')\n",
    "sim_sg.device_schematic()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.2 Double-gate MOS capacitor: structure and C-V\n",
    "import numpy as np\n",
    "import plotly.graph_objects as go\n",
    "from plotly.subplots import make_subplots\n",
    "\n",
    "# Double-gate: symmetric oxides, n_poly both gates\n",
    "sim_dg = create_mos_capacitor(\n",
    "    oxide_thickness=0.005,       # top oxide: 5 nm\n",
    "    silicon_thickness=0.02,      # thin body: 20 nm\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    gate_type='n_poly',\n",
    "    gate_config='double',\n",
    "    back_oxide_thickness=0.005,  # bottom oxide: 5 nm (same as top)\n",
    "    back_gate_type='n_poly',\n",
    "    log_cv=True,\n",
    "    cv_file='cv_dg',\n",
    "    log_bands_eq=True,\n",
    "    vg_sweep=(-2.0, 2.0, 0.1),\n",
    "    ac_frequency=1e6,\n",
    ")\n",
    "\n",
    "print('Double-gate structure:')\n",
    "sim_dg.device_schematic()\n",
    "\n",
    "print('\\nRunning double-gate simulation...')\n",
    "result_dg = sim_dg.run()\n",
    "if result_dg.returncode == 0:\n",
    "    print('Simulation completed!')\n",
    "else:\n",
    "    print('Simulation failed!')\n",
    "    print(result_dg.stderr)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.3 Compare equilibrium band diagrams: single-gate vs double-gate\n",
    "\n",
    "# Single-gate with band logging\n",
    "sim_sg_bands = create_mos_capacitor(\n",
    "    oxide_thickness=0.005,\n",
    "    silicon_thickness=0.02,\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    gate_type='n_poly',\n",
    "    gate_config='single',\n",
    "    log_bands_eq=True,\n",
    ")\n",
    "result_sg = sim_sg_bands.run()\n",
    "\n",
    "# Double-gate with band logging\n",
    "sim_dg_bands = create_mos_capacitor(\n",
    "    oxide_thickness=0.005,\n",
    "    silicon_thickness=0.02,\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    gate_type='n_poly',\n",
    "    gate_config='double',\n",
    "    back_oxide_thickness=0.005,\n",
    "    back_gate_type='n_poly',\n",
    "    log_bands_eq=True,\n",
    ")\n",
    "result_dg = sim_dg_bands.run()\n",
    "\n",
    "if result_sg.returncode == 0 and result_dg.returncode == 0:\n",
    "    print('Both simulations completed.')\n",
    "    print('\\nSingle-gate band diagram:')\n",
    "    sim_sg_bands.plot_band_diagram(title='Single-Gate MOS Cap \u2014 Equilibrium')\n",
    "    print('\\nDouble-gate band diagram:')\n",
    "    sim_dg_bands.plot_band_diagram(title='Double-Gate MOS Cap \u2014 Equilibrium')\n",
    "else:\n",
    "    if result_sg.returncode != 0:\n",
    "        print('Single-gate simulation failed!')\n",
    "    if result_dg.returncode != 0:\n",
    "        print('Double-gate simulation failed!')\n",
    "\n",
    "print('\\nKey observation:')\n",
    "print('In the double-gate structure the band bending occurs at BOTH surfaces')\n",
    "print('simultaneously, depleting the thin body from top and bottom.')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.4 Asymmetric double-gate: different top/bottom oxide thicknesses\n",
    "#     Thicker bottom oxide -> bottom gate has weaker coupling (larger effective tox)\n",
    "\n",
    "sim_asym = create_mos_capacitor(\n",
    "    oxide_thickness=0.005,       # top gate: 5 nm (strong coupling)\n",
    "    silicon_thickness=0.02,\n",
    "    substrate_doping=1e17,\n",
    "    substrate_type='p',\n",
    "    gate_type='n_poly',\n",
    "    gate_config='double',\n",
    "    back_oxide_thickness=0.020,  # back gate: 20 nm (4x weaker coupling)\n",
    "    back_gate_type='n_poly',\n",
    "    log_bands_eq=True,\n",
    ")\n",
    "print('Asymmetric double-gate schematic:')\n",
    "sim_asym.device_schematic()\n",
    "\n",
    "result_asym = sim_asym.run()\n",
    "if result_asym.returncode == 0:\n",
    "    print('\\nEquilibrium band diagram (asymmetric):')\n",
    "    sim_asym.plot_band_diagram(title='Asymmetric Double-Gate \u2014 Equilibrium')\n",
    "else:\n",
    "    print('Simulation failed!')\n",
    "    print(result_asym.stderr)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n\n## Summary\n\nIn this notebook, you learned:\n\n1. **MOS Structure**: Metal-Oxide-Semiconductor stack\n2. **Operating Regions**: Accumulation, depletion, inversion\n3. **C-V Analysis**: High vs low frequency behavior\n4. **Doping Effects**: Higher doping -> higher Cmin\n5. **Oxide Thickness**: Thinner oxide -> higher Cox\n6. **Double-Gate**: Symmetric gate-oxide-Si-oxide-gate stack; depletes body from both sides\n\n**Key Equations:**\n- $C_{ox} = \\epsilon_{ox}/t_{ox}$\n- $C_{min}/C_{ox}$ depends on $W_d^{max}$ and doping\n- Double-gate: $C_{ox,eff}^{-1} = C_{ox,top}^{-1} + C_{ox,bot}^{-1}$ in series\n\n**Next**: [08 - MESFET](08_MESFET.ipynb) - Metal-semiconductor FETs"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}