#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Feb  1 23:11:09 2023
# Process ID: 14472
# Current directory: C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1
# Command line: vivado.exe -log Voltimetro_toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voltimetro_toplevel.tcl
# Log file: C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1/Voltimetro_toplevel.vds
# Journal file: C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Voltimetro_toplevel.tcl -notrace
Command: synth_design -top Voltimetro_toplevel -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 443.672 ; gain = 98.531
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port q_o of mode out cannot be associated with actual port bcd_rst of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_binario_330.vhd:113]
WARNING: [Synth 8-2040] formal port q_o of mode out cannot be associated with actual port rst_contx of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_pixelX_800.vhd:106]
WARNING: [Synth 8-2040] formal port q_o of mode out cannot be associated with actual port rst_conty of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_pixelY_525.vhd:100]
WARNING: [Synth 8-2040] formal port out1 of mode out cannot be associated with actual port cuenta_pixelx of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_horizontal.vhd:46]
WARNING: [Synth 8-2040] formal port q_o of mode buffer cannot be associated with actual port h_sync of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_horizontal.vhd:60]
WARNING: [Synth 8-2040] formal port q_o of mode buffer cannot be associated with actual port h_vidon of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_horizontal.vhd:68]
WARNING: [Synth 8-2040] formal port out1 of mode out cannot be associated with actual port cuenta_pixely of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_vertical.vhd:52]
WARNING: [Synth 8-2040] formal port q_o_negado of mode buffer cannot be associated with actual port v_sync of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_vertical.vhd:66]
WARNING: [Synth 8-2040] formal port q_o_negado of mode buffer cannot be associated with actual port v_vidon of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_vertical.vhd:71]
WARNING: [Synth 8-2040] formal port cuenta_pixelx of mode buffer cannot be associated with actual port cuenta_pixelx of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/VGA_controller.vhd:44]
WARNING: [Synth 8-2040] formal port h_vidon of mode out cannot be associated with actual port h_vidon of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/VGA_controller.vhd:44]
WARNING: [Synth 8-2040] formal port cuenta_pixely of mode buffer cannot be associated with actual port cuenta_pixely of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/VGA_controller.vhd:49]
WARNING: [Synth 8-2040] formal port v_vidon of mode out cannot be associated with actual port v_vidon of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/VGA_controller.vhd:49]
WARNING: [Synth 8-2040] formal port q_o_not of mode buffer cannot be associated with actual port sal_unos of mode out [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Voltimetro_hasta_ahora.vhd:75]
WARNING: [Synth 8-2040] formal port hsync of mode out cannot be associated with actual port hsync of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Voltimetro_hasta_ahora.vhd:89]
WARNING: [Synth 8-2040] formal port vsync of mode out cannot be associated with actual port vsync of mode buffer [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Voltimetro_hasta_ahora.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Voltimetro_toplevel' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Top_level+restricciones/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:69]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1/.Xil/Vivado-14472-DESKTOP-R1IN7IV/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk25MHz_gen' of component 'clk_wiz_0' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Top_level+restricciones/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1/.Xil/Vivado-14472-DESKTOP-R1IN7IV/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Voltimetro_hasta_ahora' declared at 'C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Voltimetro_hasta_ahora.vhd:5' bound to instance 'inst_voltimetro' of component 'Voltimetro_hasta_ahora' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Top_level+restricciones/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Voltimetro_hasta_ahora' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Voltimetro_hasta_ahora.vhd:22]
INFO: [Synth 8-638] synthesizing module 'ffd_negado' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Desktop/ffd_negado.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ffd_negado' (1#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Desktop/ffd_negado.vhd:16]
INFO: [Synth 8-638] synthesizing module 'cont_BCD_completo' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_BCD_completo.vhd:21]
INFO: [Synth 8-638] synthesizing module 'cont_BCD' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_BCD.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ffd' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/ffd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ffd' (2#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/ffd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'cont_BCD' (3#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_BCD.vhd:15]
WARNING: [Synth 8-3848] Net flag in module/entity cont_BCD_completo does not have driver. [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_BCD_completo.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cont_BCD_completo' (4#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_BCD_completo.vhd:21]
INFO: [Synth 8-638] synthesizing module 'contador1_ventana' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_binario_330.vhd:22]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'registro_n' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:17]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro_n' (5#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'contador1_ventana' (6#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Contador_binario_330.vhd:22]
INFO: [Synth 8-638] synthesizing module 'registro_completo' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Registro_completo.vhd:29]
INFO: [Synth 8-638] synthesizing module 'registro_n__parameterized0' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro_n__parameterized0' (6#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'registro_completo' (7#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Registro_completo.vhd:29]
INFO: [Synth 8-638] synthesizing module 'mux_8a1_datawidth4' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Mux_8a1_datawitdh4.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mux_2a1_datawidth4' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Mux_2a1_datawitdh4.vhd:15]
INFO: [Synth 8-638] synthesizing module 'mux_2a1_datawidth1' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Mux_basico_2a1_width1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux_2a1_datawidth1' (8#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Mux_basico_2a1_width1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux_2a1_datawidth4' (9#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Mux_2a1_datawitdh4.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mux_8a1_datawidth4' (10#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Mux_8a1_datawitdh4.vhd:20]
INFO: [Synth 8-638] synthesizing module 'ROM_caracteres' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/ROM.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ROM_caracteres' (11#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/ROM.vhd:16]
INFO: [Synth 8-638] synthesizing module 'logica' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Logica.vhd:37]
INFO: [Synth 8-638] synthesizing module 'contador_pixelX_aux' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_aux_pixelX.vhd:22]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'registro_n__parameterized1' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:17]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro_n__parameterized1' (11#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:17]
WARNING: [Synth 8-3848] Net rst_contX in module/entity contador_pixelX_aux does not have driver. [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_aux_pixelX.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'contador_pixelX_aux' (12#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_aux_pixelX.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fft' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/fft.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'fft' (13#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/fft.vhd:16]
INFO: [Synth 8-638] synthesizing module 'contador_pixelY_aux' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_aux_pixelY.vhd:22]
	Parameter N bound to: 10 - type: integer 
WARNING: [Synth 8-3848] Net rst_contY in module/entity contador_pixelY_aux does not have driver. [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_aux_pixelY.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'contador_pixelY_aux' (14#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_aux_pixelY.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fft_negado' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/fft_negado.vhd:17]
WARNING: [Synth 8-614] signal 'rst_i' is read in the process but is not in the sensitivity list [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/fft_negado.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fft_negado' (15#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/fft_negado.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'logica' (16#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Logica.vhd:37]
INFO: [Synth 8-638] synthesizing module 'VGA_controller' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/VGA_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'generador_sync_horizontal' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_horizontal.vhd:25]
INFO: [Synth 8-638] synthesizing module 'contador_pixelX' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_pixelX_800.vhd:22]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador_pixelX' (17#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_pixelX_800.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'generador_sync_horizontal' (18#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_horizontal.vhd:25]
INFO: [Synth 8-638] synthesizing module 'generador_sync_vertical' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_vertical.vhd:27]
INFO: [Synth 8-638] synthesizing module 'contador_pixelY' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_pixelY_525.vhd:22]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador_pixelY' (19#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Contador_pixelY_525.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'generador_sync_vertical' (20#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/Generador_senial_sync_vertical.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'VGA_controller' (21#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/work/VGA_controller.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Voltimetro_hasta_ahora' (22#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/Voltimetro_hasta_ahora.vhd:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dac_pwm' declared at 'C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Prueba_voltaje_fpga/Voltimetro_dac_pwm.vhd:5' bound to instance 'genUnos' of component 'dac_pwm' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Top_level+restricciones/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:162]
INFO: [Synth 8-638] synthesizing module 'dac_pwm' [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Prueba_voltaje_fpga/Voltimetro_dac_pwm.vhd:17]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dac_pwm' (23#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Prueba_voltaje_fpga/Voltimetro_dac_pwm.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Voltimetro_toplevel' (24#1) [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Top_level+restricciones/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:69]
WARNING: [Synth 8-3331] design contador_pixelY_aux has unconnected port rst_contY
WARNING: [Synth 8-3331] design cont_BCD_completo has unconnected port flag
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 496.676 ; gain = 151.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 496.676 ; gain = 151.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 496.676 ; gain = 151.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk25MHz_gen'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk25MHz_gen'
Parsing XDC File [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 831.387 ; gain = 0.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 831.387 ; gain = 486.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 831.387 ; gain = 486.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  c:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  c:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk25MHz_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 831.387 ; gain = 486.246
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cuenta" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 831.387 ; gain = 486.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 52    
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	 128 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voltimetro_toplevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ffd_negado 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ffd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module registro_n 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module contador1_ventana 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module registro_n__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ROM_caracteres 
Detailed RTL Component Info : 
+---Muxes : 
	 128 Input      6 Bit        Muxes := 1     
Module registro_n__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module contador_pixelX_aux 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module fft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module contador_pixelY_aux 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module fft_negado 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module contador_pixelX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module contador_pixelY 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module dac_pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst_voltimetro/registro_completo/reg_bcd0/q_out_reg was removed.  [C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.srcs/sources_1/imports/Final_terminado_simOK_videocasiOK_con_adaptarHW/Final_digi1/registro_n.vhd:25]
INFO: [Synth 8-5545] ROM "cuenta" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 831.387 ; gain = 486.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk25MHz_gen/clk_out1' to pin 'clk25MHz_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 831.387 ; gain = 486.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 842.793 ; gain = 497.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     8|
|3     |LUT1             |    13|
|4     |LUT2             |    16|
|5     |LUT3             |    25|
|6     |LUT4             |    39|
|7     |LUT5             |    66|
|8     |LUT6             |    43|
|9     |MUXF7            |     2|
|10    |FDCE             |     3|
|11    |FDRE             |   134|
|12    |IBUF             |     2|
|13    |OBUF             |     8|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------------+------+
|      |Instance                        |Module                        |Cells |
+------+--------------------------------+------------------------------+------+
|1     |top                             |                              |   360|
|2     |  genUnos                       |dac_pwm                       |    13|
|3     |  inst_voltimetro               |Voltimetro_hasta_ahora        |   237|
|4     |    VGA                         |VGA_controller                |    78|
|5     |      ffd_sync                  |ffd_24                        |     1|
|6     |      ffd_sync2                 |ffd_25                        |     1|
|7     |      generador_sync_horizontal |generador_sync_horizontal     |    42|
|8     |        contador_ventana_pixelX |contador_pixelX               |    39|
|9     |          ffd_aux               |ffd_32                        |     2|
|10    |          reg_contador          |registro_n__parameterized1_33 |    37|
|11    |        fft_h_vidon             |fft_30                        |     2|
|12    |        fft_hsync               |fft_31                        |     1|
|13    |      generador_sync_vertical   |generador_sync_vertical       |    34|
|14    |        contador_ventana_pixelY |contador_pixelY               |    31|
|15    |          ffd_aux               |ffd_28                        |     2|
|16    |          reg_contador          |registro_n__parameterized1_29 |    29|
|17    |        fft_h_vidon             |fft_negado_26                 |     1|
|18    |        fft_vsync               |fft_negado_27                 |     2|
|19    |    contador1_ventana           |contador1_ventana             |    31|
|20    |      ffd_aux                   |ffd_23                        |     2|
|21    |      reg_contador              |registro_n                    |    29|
|22    |    contador_BCD_completo       |cont_BCD_completo             |    35|
|23    |      bcd0                      |cont_BCD                      |     9|
|24    |        ffd0                    |ffd_19                        |     2|
|25    |        ffd1                    |ffd_20                        |     1|
|26    |        ffd2                    |ffd_21                        |     3|
|27    |        ffd3                    |ffd_22                        |     3|
|28    |      bcd1__0                   |cont_BCD_4                    |     9|
|29    |        ffd0                    |ffd_15                        |     2|
|30    |        ffd1                    |ffd_16                        |     1|
|31    |        ffd2                    |ffd_17                        |     3|
|32    |        ffd3                    |ffd_18                        |     3|
|33    |      bcd2__0                   |cont_BCD_5                    |     9|
|34    |        ffd0                    |ffd_11                        |     2|
|35    |        ffd1                    |ffd_12                        |     1|
|36    |        ffd2                    |ffd_13                        |     3|
|37    |        ffd3                    |ffd_14                        |     3|
|38    |      bcd3__0                   |cont_BCD_6                    |     8|
|39    |        ffd0                    |ffd_7                         |     2|
|40    |        ffd1                    |ffd_8                         |     1|
|41    |        ffd2                    |ffd_9                         |     1|
|42    |        ffd3                    |ffd_10                        |     1|
|43    |    ffd_externo                 |ffd_negado                    |     2|
|44    |    logica                      |logica                        |    65|
|45    |      contador_pixel_aux_X      |contador_pixelX_aux           |    27|
|46    |        reg_contador            |registro_n__parameterized1_3  |    27|
|47    |      contador_pixel_aux_Y      |contador_pixelY_aux           |    33|
|48    |        reg_contador            |registro_n__parameterized1    |    33|
|49    |      ffd_auxX                  |ffd                           |     1|
|50    |      ffd_auxY                  |ffd_2                         |     1|
|51    |      fft_conteo_pantallaX      |fft                           |     1|
|52    |      fft_conteo_pantallaY      |fft_negado                    |     2|
|53    |    registro_completo           |registro_completo             |    26|
|54    |      reg_bcd1                  |registro_n__parameterized0    |     4|
|55    |      reg_bcd2                  |registro_n__parameterized0_0  |     4|
|56    |      reg_bcd3                  |registro_n__parameterized0_1  |    18|
+------+--------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 852.594 ; gain = 172.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 852.594 ; gain = 507.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 852.594 ; gain = 518.977
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Proyecto_final_digital1_PenizzottoM/Proyecto_final_digital1_PenizzottoM.runs/synth_1/Voltimetro_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voltimetro_toplevel_utilization_synth.rpt -pb Voltimetro_toplevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 852.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 23:12:06 2023...
