module T_FLIPFLOP(T,clk,reset,Q);
input T,clk,reset;
output reg Q;
always@(posedge clk)
begin
if (reset==1)
Q<=1'b0;
else Q<=~T;
end
endmodule
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



module T_FLIPFLOP_TB( );
reg T;
reg reset;
reg clk =0;
wire Q;
T_FLIPFLOP DUT(T,clk,reset,Q);
always #5 clk=~clk;
initial begin
reset=1;
 T <= 0;#100;
 reset=0;
 T <= 1; #100;
 T <= 0;#100;
 T <= 1;
#100 $finish;
end
