$date
  Sat Feb 10 18:44:41 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench_shiftreg $end
$var reg 1 ! tb_clk $end
$var reg 1 " tb_rst $end
$var reg 1 # tb_load $end
$var reg 8 $ tb_data_in[7:0] $end
$var reg 1 % tb_q $end
$var reg 1 & stop_simulation $end
$scope module uut $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) load $end
$var reg 8 * d[7:0] $end
$var reg 1 + q $end
$var reg 8 , sreg[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
b00000000 $
0%
0&
1'
1(
0)
b00000000 *
0+
b00000000 ,
#5000000
0!
0'
#10000000
1!
0"
1'
0(
#15000000
0!
0'
#20000000
1!
1#
b10101010 $
1%
1'
1)
b10101010 *
1+
b10101010 ,
#25000000
0!
0'
#30000000
1!
0#
b11001100 $
0%
1'
0)
b11001100 *
0+
b01010100 ,
#35000000
0!
0'
#40000000
1!
1#
b11110000 $
1%
1'
1)
b11110000 *
1+
b11110000 ,
#45000000
0!
0'
#50000000
1!
0#
1&
1'
0)
b11100000 ,
#55000000
