Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/share-vm-digital/q1VHDL/mux66011454.vhd" into library work
Parsing entity <mux66011454>.
Parsing architecture <Behavioral> of entity <mux66011454>.
Parsing VHDL file "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd" into library work
Parsing entity <MUX4_1x4>.
Parsing architecture <Behavioral> of entity <mux4_1x4>.
Parsing VHDL file "/home/ise/share-vm-digital/q1VHDL/counter0_20M.vhd" into library work
Parsing entity <counter0_20M>.
Parsing architecture <Behavioral> of entity <counter0_20m>.
Parsing VHDL file "/home/ise/share-vm-digital/q1VHDL/counter0_20k.vhd" into library work
Parsing entity <counter0_20k>.
Parsing architecture <Behavioral> of entity <counter0_20k>.
Parsing VHDL file "/home/ise/share-vm-digital/q1VHDL/bcdTo7Segment.vhd" into library work
Parsing entity <bcdTo7Segment>.
Parsing architecture <Behavioral> of entity <bcdto7segment>.
Parsing VHDL file "/home/ise/share-vm-digital/q1VHDL/top.vhf" into library work
Parsing entity <FTC_HXILINX_top>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_top>.
Parsing entity <D2_4E_HXILINX_top>.
Parsing architecture <D2_4E_HXILINX_top_V> of entity <d2_4e_hxilinx_top>.
Parsing entity <top>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <counter0_20M> (architecture <Behavioral>) from library <work>.

Elaborating entity <FTC_HXILINX_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux66011454> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/share-vm-digital/q1VHDL/mux66011454.vhd" Line 28. Case statement is complete. others clause is never selected

Elaborating entity <MUX4_1x4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd" Line 19: bcdu0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd" Line 20: bcdu1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd" Line 21: bcdu2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd" Line 22: bcdu3 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd" Line 23. Case statement is complete. others clause is never selected

Elaborating entity <bcdTo7Segment> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter0_20k> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_top> (architecture <D2_4E_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/share-vm-digital/q1VHDL/top.vhf" Line 93. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/ise/share-vm-digital/q1VHDL/top.vhf" Line 132: Net <XLXN_21> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/top.vhf".
    Set property "HU_SET = XLXI_2_0" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_13_1" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_2" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_16_3" for instance <XLXI_16>.
WARNING:Xst:653 - Signal <XLXN_21> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <counter0_20M>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/counter0_20M.vhd".
    Found 25-bit register for signal <count>.
    Found 1-bit register for signal <terminate_count>.
    Found 25-bit adder for signal <count[24]_GND_6_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <counter0_20M> synthesized.

Synthesizing Unit <FTC_HXILINX_top>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/top.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_top> synthesized.

Synthesizing Unit <mux66011454>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/mux66011454.vhd".
    Summary:
	no macro.
Unit <mux66011454> synthesized.

Synthesizing Unit <MUX4_1x4>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/MUX4_1x4.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <bcd> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4_1x4> synthesized.

Synthesizing Unit <bcdTo7Segment>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/bcdTo7Segment.vhd".
    Found 16x7-bit Read Only RAM for signal <seg_out>
    Summary:
	inferred   1 RAM(s).
Unit <bcdTo7Segment> synthesized.

Synthesizing Unit <counter0_20k>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/counter0_20k.vhd".
    Found 15-bit register for signal <count>.
    Found 1-bit register for signal <terminate_count>.
    Found 15-bit adder for signal <count[14]_GND_11_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <counter0_20k> synthesized.

Synthesizing Unit <D2_4E_HXILINX_top>.
    Related source file is "/home/ise/share-vm-digital/q1VHDL/top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 25-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 5
 15-bit register                                       : 1
 25-bit register                                       : 1
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcdTo7Segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd_in>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg_out>       |          |
    -----------------------------------------------------------------------
Unit <bcdTo7Segment> synthesized (advanced).

Synthesizing (advanced) Unit <counter0_20M>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter0_20M> synthesized (advanced).

Synthesizing (advanced) Unit <counter0_20k>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter0_20k> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 15-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <FTC_HXILINX_top> ...

Optimizing unit <D2_4E_HXILINX_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop XLXI_1/count_23 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 190
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 38
#      LUT2                        : 4
#      LUT3                        : 5
#      LUT5                        : 2
#      LUT6                        : 51
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 46
#      FD                          : 41
#      FD_1                        : 2
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  11440     0%  
 Number of Slice LUTs:                  110  out of   5720     1%  
    Number used as Logic:               110  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    114
   Number with an unused Flip Flop:      68  out of    114    59%  
   Number with an unused LUT:             4  out of    114     3%  
   Number of fully used LUT-FF pairs:    42  out of    114    36%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_osc                            | BUFGP                  | 43    |
XLXI_14/q_tmp                      | NONE(XLXI_13/q_tmp)    | 1     |
XLXI_15/terminate_count            | NONE(XLXI_14/q_tmp)    | 1     |
XLXI_1/terminate_count             | NONE(XLXI_2/q_tmp)     | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.223ns (Maximum Frequency: 310.265MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.934ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_osc'
  Clock period: 3.223ns (frequency: 310.265MHz)
  Total number of paths / destination ports: 1384 / 43
-------------------------------------------------------------------------
Delay:               3.223ns (Levels of Logic = 2)
  Source:            XLXI_1/count_5 (FF)
  Destination:       XLXI_1/count_19 (FF)
  Source Clock:      clk_osc falling
  Destination Clock: clk_osc falling

  Data Path: XLXI_1/count_5 to XLXI_1/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  XLXI_1/count_5 (XLXI_1/count_5)
     LUT6:I0->O           12   0.203   1.253  XLXI_1/count[24]_PWR_6_o_equal_1_o<24>3_1 (XLXI_1/count[24]_PWR_6_o_equal_1_o<24>31)
     LUT6:I1->O            1   0.203   0.000  XLXI_1/count_19_rstpot (XLXI_1/count_19_rstpot)
     FD:D                      0.102          XLXI_1/count_19
    ----------------------------------------
    Total                      3.223ns (0.955ns logic, 2.268ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/q_tmp'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_13/q_tmp (FF)
  Destination:       XLXI_13/q_tmp (FF)
  Source Clock:      XLXI_14/q_tmp rising
  Destination Clock: XLXI_14/q_tmp rising

  Data Path: XLXI_13/q_tmp to XLXI_13/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   0.856  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_4_o1_INV_0 (q_tmp_INV_4_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_15/terminate_count'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_14/q_tmp (FF)
  Destination:       XLXI_14/q_tmp (FF)
  Source Clock:      XLXI_15/terminate_count rising
  Destination Clock: XLXI_15/terminate_count rising

  Data Path: XLXI_14/q_tmp to XLXI_14/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_4_o1_INV_0 (q_tmp_INV_4_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/terminate_count'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_2/q_tmp (FF)
  Destination:       XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_1/terminate_count rising
  Destination Clock: XLXI_1/terminate_count rising

  Data Path: XLXI_2/q_tmp to XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_4_o1_INV_0 (q_tmp_INV_4_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/terminate_count'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.775ns (Levels of Logic = 3)
  Source:            XLXI_2/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_1/terminate_count rising

  Data Path: XLXI_2/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.973  q_tmp (q_tmp)
     end scope: 'XLXI_2:Q'
     LUT3:I0->O            1   0.205   0.579  XLXI_12/Mram_seg_out111 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      4.775ns (3.223ns logic, 1.552ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_15/terminate_count'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.934ns (Levels of Logic = 5)
  Source:            XLXI_14/q_tmp (FF)
  Destination:       common1 (PAD)
  Source Clock:      XLXI_15/terminate_count rising

  Data Path: XLXI_14/q_tmp to common1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.987  q_tmp (q_tmp)
     end scope: 'XLXI_14:Q'
     begin scope: 'XLXI_16:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_d_tmp21 (D1)
     end scope: 'XLXI_16:D1'
     INV:I->O              1   0.568   0.579  XLXI_18 (common1_OBUF)
     OBUF:I->O                 2.571          common1_OBUF (common1)
    ----------------------------------------
    Total                      5.934ns (3.789ns logic, 2.145ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/q_tmp'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.908ns (Levels of Logic = 5)
  Source:            XLXI_13/q_tmp (FF)
  Destination:       common0 (PAD)
  Source Clock:      XLXI_14/q_tmp rising

  Data Path: XLXI_13/q_tmp to common0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_13:Q'
     begin scope: 'XLXI_16:A1'
     LUT2:I0->O            1   0.203   0.579  Mmux_d_tmp41 (D3)
     end scope: 'XLXI_16:D3'
     INV:I->O              1   0.568   0.579  XLXI_20 (common3_OBUF)
     OBUF:I->O                 2.571          common3_OBUF (common3)
    ----------------------------------------
    Total                      5.908ns (3.789ns logic, 2.119ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/terminate_count
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_1/terminate_count|    2.078|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_14/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_14/q_tmp  |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_15/terminate_count
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_15/terminate_count|    2.216|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_osc        |         |         |    3.223|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 1.04 secs
 
--> 


Total memory usage is 499776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

