{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461382897051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461382897052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 12:41:36 2016 " "Processing started: Sat Apr 23 12:41:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461382897052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461382897052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461382897052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461382897837 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "plltest.qsys " "Elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461382897943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:39 Progress: Loading msxbus/plltest.qsys " "2016.04.23.12:41:39 Progress: Loading msxbus/plltest.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382899596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:39 Progress: Reading input file " "2016.04.23.12:41:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382899999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:40 Progress: Adding clk_0 \[clock_source 13.1\] " "2016.04.23.12:41:40 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382900062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:40 Progress: Parameterizing module clk_0 " "2016.04.23.12:41:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382900461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:40 Progress: Building connections " "2016.04.23.12:41:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382900469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:40 Progress: Parameterizing connections " "2016.04.23.12:41:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382900469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:40 Progress: Validating " "2016.04.23.12:41:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382900473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.23.12:41:40 Progress: Done reading input file " "2016.04.23.12:41:40 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382900533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH " "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382902583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382902747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382902757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes " "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1461382902905 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "plltest.qsys " "Finished elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461382903573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(86) " "Verilog HDL warning at msxbus.v(86): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461382903592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(94) " "Verilog HDL warning at msxbus.v(94): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461382903592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(99) " "Verilog HDL warning at msxbus.v(99): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461382903593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(103) " "Verilog HDL warning at msxbus.v(103): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461382903593 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus.v(118) " "Verilog HDL information at msxbus.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461382903593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus.v 1 1 " "Found 1 design units, including 1 entities, in source file msxbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus " "Found entity 1: msxbus" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461382903598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461382903598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/plltest/plltest.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/plltest/plltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 plltest " "Found entity 1: plltest" {  } { { "db/ip/plltest/plltest.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/db/ip/plltest/plltest.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461382903605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461382903605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus " "Elaborating entity \"msxbus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461382903675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 msxbus.v(126) " "Verilog HDL assignment warning at msxbus.v(126): truncated value with size 32 to match size of target (6)" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461382903682 "|msxbus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mreset msxbus.v(38) " "Output port \"mreset\" at msxbus.v(38) has no driver" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461382903685 "|msxbus"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mswout VCC " "Pin \"mswout\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461382904356 "|msxbus|mswout"} { "Warning" "WMLS_MLS_STUCK_PIN" "mm1 VCC " "Pin \"mm1\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461382904356 "|msxbus|mm1"} { "Warning" "WMLS_MLS_STUCK_PIN" "mreset GND " "Pin \"mreset\" is stuck at GND" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461382904356 "|msxbus|mreset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461382904356 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "msxbus.v" "" { Text "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/msxbus.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461382904405 "|msxbus|mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461382904405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461382904407 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461382904407 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1461382904407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461382904407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461382904407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltest " "Ignored assignments for entity \"plltest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461382904447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461382904447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461382904447 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1461382900\" -entity plltest -library plltest " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1461382900\" -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461382904447 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1461382904447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/Miso Kim/msx-cartridge/msxbus/output_files/msxslotreader.map.smsg " "Generated suppressed messages file C:/msys64/home/Miso Kim/msx-cartridge/msxbus/output_files/msxslotreader.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461382904524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461382904646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 12:41:44 2016 " "Processing ended: Sat Apr 23 12:41:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461382904646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461382904646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461382904646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461382904646 ""}
