Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression/test_file_reader_isim_beh.exe -prj C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression/test_file_reader_beh.prj work.test_file_reader 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression/matrix.vhd" into library work
Parsing VHDL file "C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression/file_reader.vhd" into library work
Parsing VHDL file "C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression/test_file_reader.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package textio
Compiling package matrix
Compiling architecture behavioral of entity file_reader [\file_reader("inputImage.txt",8)...]
Compiling architecture behavior of entity test_file_reader
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/taravat/Desktop/fpga-project/fpgaProject/imageCompression/test_file_reader_isim_beh.exe
Fuse Memory Usage: 33596 KB
Fuse CPU Usage: 733 ms
