// Seed: 3444925239
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3
);
  assign module_1.id_0 = 0;
  logic id_5;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    output uwire id_7,
    output logic id_8,
    input tri0 id_9
);
  logic id_11 = 1;
  reg   id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_5
  );
  always @(id_11 or posedge -1, id_6 != id_5 or -1) begin : LABEL_0
    id_11 <= -1 * -1;
    id_8  <= -1;
    if (1) id_12 <= id_5;
  end
endmodule
