#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x127f04330 .scope module, "tb_clk_gen1" "tb_clk_gen1" 2 21;
 .timescale 0 0;
v0x127f14ad0_0 .var "clk", 0 0;
v0x127f14b70_0 .net "clka", 0 0, v0x127f14880_0;  1 drivers
v0x127f14c20_0 .net "clkb", 0 0, v0x127f14920_0;  1 drivers
v0x127f14cf0_0 .net "clkc", 0 0, v0x127f149d0_0;  1 drivers
S_0x127f044a0 .scope module, "uut" "clk_gen1" 2 24, 2 1 0, S_0x127f04330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clka";
    .port_info 2 /OUTPUT 1 "clkb";
    .port_info 3 /OUTPUT 1 "clkc";
v0x127f047d0_0 .net "clk", 0 0, v0x127f14ad0_0;  1 drivers
v0x127f14880_0 .var "clka", 0 0;
v0x127f14920_0 .var "clkb", 0 0;
v0x127f149d0_0 .var "clkc", 0 0;
E_0x127f046c0 .event negedge, v0x127f14880_0;
E_0x127f04700 .event posedge, v0x127f14920_0;
E_0x127f04740 .event posedge, v0x127f14880_0;
E_0x127f04790 .event posedge, v0x127f047d0_0;
    .scope S_0x127f044a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f14880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f14920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f149d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x127f044a0;
T_1 ;
    %wait E_0x127f04790;
    %load/vec4 v0x127f14880_0;
    %inv;
    %assign/vec4 v0x127f14880_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127f044a0;
T_2 ;
    %wait E_0x127f04740;
    %load/vec4 v0x127f14920_0;
    %inv;
    %assign/vec4 v0x127f14920_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127f044a0;
T_3 ;
    %wait E_0x127f04700;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f149d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x127f044a0;
T_4 ;
    %wait E_0x127f046c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f149d0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127f04330;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f14ad0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x127f14ad0_0;
    %inv;
    %store/vec4 v0x127f14ad0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x127f04330;
T_6 ;
    %delay 80, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x127f04330;
T_7 ;
    %vpi_call 2 33 "$dumpfile", "tb_clk_gen1.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127f04330 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "q4.v";
