
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Mon Apr 29 14:55:31 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div.prjlog file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srr"
Running: rev_1 in foreground

Running div|rev_1

Running Flow: compile (Compile) on div|rev_1
# Mon Apr 29 14:55:49 2024

Running Flow: compile_flow (Compile Process) on div|rev_1
# Mon Apr 29 14:55:49 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on div|rev_1
# Mon Apr 29 14:55:49 2024
compiler exited with errors
Job failed on: div|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synlog/avg_pool_compiler.srr"
# Mon Apr 29 14:55:50 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on div|rev_1
Complete: Compile on div|rev_1
Complete: Logic Synthesis on div|rev_1
