// Seed: 1838709188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_4 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_7 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6
);
  logic [-1 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
