{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493946794761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493946794763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 22:13:14 2017 " "Processing started: Thu May  4 22:13:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493946794763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493946794763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493946794763 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493946794994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg-turnon " "Found design unit 1: display7seg-turnon" {  } { { "../bin_7seg/display7seg.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795415 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "../bin_7seg/display7seg.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg_package " "Found design unit 1: display7seg_package" {  } { { "../bin_7seg/display7seg_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/bin_7seg/display7seg_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra171941/Downloads/mc613/lab08/ffd_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ec2015/ra171941/Downloads/mc613/lab08/ffd_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_package " "Found design unit 1: ffd_package" {  } { { "../lab08/ffd_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/lab08/ffd_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra171941/Downloads/mc613/lab08/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra171941/Downloads/mc613/lab08/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-comportamento " "Found design unit 1: ffd-comportamento" {  } { { "../lab08/ffd.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/lab08/ffd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "../lab08/ffd.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/lab08/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter-count " "Found design unit 1: sync_counter-count" {  } { { "sync_counter.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/sync_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795418 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter " "Found entity 1: sync_counter" {  } { { "sync_counter.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/sync_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod10-count " "Found design unit 1: counter_mod10-count" {  } { { "counter_mod10.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/counter_mod10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795419 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod10 " "Found entity 1: counter_mod10" {  } { { "counter_mod10.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/counter_mod10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_counter_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sync_counter_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_package " "Found design unit 1: sync_counter_package" {  } { { "sync_counter_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/sync_counter_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divisor-logic " "Found design unit 1: clock_divisor-logic" {  } { { "clock_divisor.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/clock_divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795420 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/clock_divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-logic " "Found design unit 1: Relogio-logic" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/Relogio.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/Relogio.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file clock_divisor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divisor_package " "Found design unit 1: clock_divisor_package" {  } { { "clock_divisor_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/clock_divisor_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod10_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file counter_mod10_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod10_package " "Found design unit 1: counter_mod10_package" {  } { { "counter_mod10_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/counter_mod10_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divisor_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divisor_4-logic " "Found design unit 1: clock_divisor_4-logic" {  } { { "clock_divisor_4.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/clock_divisor_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795423 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor_4 " "Found entity 1: clock_divisor_4" {  } { { "clock_divisor_4.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/clock_divisor_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor_4_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file clock_divisor_4_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divisor_4_package " "Found design unit 1: clock_divisor_4_package" {  } { { "clock_divisor_4_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/clock_divisor_4_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795424 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Relogio_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Relogio_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio_package " "Found design unit 1: Relogio_package" {  } { { "Relogio_package.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/Relogio_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493946795425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493946795425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_setup " "Elaborating entity \"demo_setup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493946795478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR demo_setup.vhd(11) " "VHDL Signal Declaration warning at demo_setup.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493946795479 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG demo_setup.vhd(12) " "VHDL Signal Declaration warning at demo_setup.vhd(12): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493946795479 "|demo_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Relogio Relogio:clock " "Elaborating entity \"Relogio\" for hierarchy \"Relogio:clock\"" {  } { { "demo_setup.vhd" "clock" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493946795481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor Relogio:clock\|clock_divisor:div " "Elaborating entity \"clock_divisor\" for hierarchy \"Relogio:clock\|clock_divisor:div\"" {  } { { "Relogio.vhd" "div" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/Relogio.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493946795484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg Relogio:clock\|display7seg:display_out3 " "Elaborating entity \"display7seg\" for hierarchy \"Relogio:clock\|display7seg:display_out3\"" {  } { { "Relogio.vhd" "display_out3" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/Relogio.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493946795494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493946795855 "|demo_setup|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493946795855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493946796104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493946796104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493946796166 "|demo_setup|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493946796166 "|demo_setup|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493946796166 "|demo_setup|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493946796166 "|demo_setup|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra171941/Downloads/mc613/digital_clock/demo_setup.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493946796166 "|demo_setup|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493946796166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493946796167 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493946796167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493946796167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493946796167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493946796176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 22:13:16 2017 " "Processing ended: Thu May  4 22:13:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493946796176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493946796176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493946796176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493946796176 ""}
