// Seed: 3967022351
module module_0 (
    output uwire id_0,
    output wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    id_22,
    input tri id_15,
    input supply1 id_16,
    input supply1 id_17,
    input wor id_18,
    output tri id_19,
    input supply0 id_20
);
  wand id_23 = -1 * -1;
  assign id_3 = -1;
  always id_22 = {-1, 1 * -1, "" - 1, 1, "" * id_9, id_9, -1};
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply1 id_10
);
  always id_1 = !1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_7,
      id_1,
      id_7,
      id_2,
      id_10,
      id_1,
      id_1,
      id_10,
      id_10,
      id_8,
      id_1,
      id_3,
      id_4,
      id_9,
      id_10,
      id_7,
      id_4,
      id_1,
      id_10
  );
  assign modCall_1.type_29 = 0;
endmodule
