{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": [
        "./src_syn_test/top.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk"
}