
MotorControlF407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007194  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08007328  08007328  00017328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073d8  080073d8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080073d8  080073d8  000173d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073e0  080073e0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073e0  080073e0  000173e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073e4  080073e4  000173e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080073e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000b4c  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000bc8  20000bc8  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010756  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002757  00000000  00000000  00030802  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d80  00000000  00000000  00032f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c78  00000000  00000000  00033ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022332  00000000  00000000  00034958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000129c4  00000000  00000000  00056c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbf28  00000000  00000000  0006964e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00135576  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000401c  00000000  00000000  001355c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800730c 	.word	0x0800730c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800730c 	.word	0x0800730c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f02:	f107 0314 	add.w	r3, r7, #20
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
 8000f10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b27      	ldr	r3, [pc, #156]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	4a26      	ldr	r2, [pc, #152]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f20:	6313      	str	r3, [r2, #48]	; 0x30
 8000f22:	4b24      	ldr	r3, [pc, #144]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b20      	ldr	r3, [pc, #128]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	4a1f      	ldr	r2, [pc, #124]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	4b19      	ldr	r3, [pc, #100]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	4a18      	ldr	r2, [pc, #96]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f54:	f043 0302 	orr.w	r3, r3, #2
 8000f58:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5a:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	4a11      	ldr	r2, [pc, #68]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f70:	f043 0308 	orr.w	r3, r3, #8
 8000f74:	6313      	str	r3, [r2, #48]	; 0x30
 8000f76:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <MX_GPIO_Init+0xb8>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	f003 0308 	and.w	r3, r3, #8
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f88:	480b      	ldr	r0, [pc, #44]	; (8000fb8 <MX_GPIO_Init+0xbc>)
 8000f8a:	f001 ff65 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <MX_GPIO_Init+0xbc>)
 8000fa8:	f001 fdba 	bl	8002b20 <HAL_GPIO_Init>

}
 8000fac:	bf00      	nop
 8000fae:	3728      	adds	r7, #40	; 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40020400 	.word	0x40020400
 8000fbc:	00000000 	.word	0x00000000

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000fc4:	b082      	sub	sp, #8
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc8:	f001 fb70 	bl	80026ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fcc:	f000 fb4c 	bl	8001668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd0:	f7ff ff94 	bl	8000efc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fd4:	f001 f902 	bl	80021dc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fd8:	f001 f94c 	bl	8002274 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fdc:	f001 f9a4 	bl	8002328 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000fe0:	f001 fac0 	bl	8002564 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  SerialInit();
 8000fe4:	f000 ff7c 	bl	8001ee0 <SerialInit>
  MotorInit();
 8000fe8:	f000 fc1e 	bl	8001828 <MotorInit>
  tProcess = NONE;
 8000fec:	4bb4      	ldr	r3, [pc, #720]	; (80012c0 <main+0x300>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(g_bDataAvailable == true)
 8000ff2:	4bb4      	ldr	r3, [pc, #720]	; (80012c4 <main+0x304>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d04d      	beq.n	8001096 <main+0xd6>
	  	      {
	  	        if(StrCompare(g_strCommand, (uint8_t*)"SPID", 4))
 8000ffa:	2204      	movs	r2, #4
 8000ffc:	49b2      	ldr	r1, [pc, #712]	; (80012c8 <main+0x308>)
 8000ffe:	48b3      	ldr	r0, [pc, #716]	; (80012cc <main+0x30c>)
 8001000:	f000 ff4a 	bl	8001e98 <StrCompare>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <main+0x52>
	  	        {
	  	          tProcess = SPID;
 800100a:	4bad      	ldr	r3, [pc, #692]	; (80012c0 <main+0x300>)
 800100c:	2202      	movs	r2, #2
 800100e:	701a      	strb	r2, [r3, #0]
 8001010:	e03e      	b.n	8001090 <main+0xd0>
	  	        }
	  	        else if(StrCompare(g_strCommand, (uint8_t*)"CTUN", 4))
 8001012:	2204      	movs	r2, #4
 8001014:	49ae      	ldr	r1, [pc, #696]	; (80012d0 <main+0x310>)
 8001016:	48ad      	ldr	r0, [pc, #692]	; (80012cc <main+0x30c>)
 8001018:	f000 ff3e 	bl	8001e98 <StrCompare>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <main+0x6a>
	  	        {
	  	          tProcess = CTUN_RES;
 8001022:	4ba7      	ldr	r3, [pc, #668]	; (80012c0 <main+0x300>)
 8001024:	2204      	movs	r2, #4
 8001026:	701a      	strb	r2, [r3, #0]
 8001028:	e032      	b.n	8001090 <main+0xd0>
	  	        }
	  	        else if(StrCompare(g_strCommand, (uint8_t*)"GPID", 4))
 800102a:	2204      	movs	r2, #4
 800102c:	49a9      	ldr	r1, [pc, #676]	; (80012d4 <main+0x314>)
 800102e:	48a7      	ldr	r0, [pc, #668]	; (80012cc <main+0x30c>)
 8001030:	f000 ff32 	bl	8001e98 <StrCompare>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <main+0x82>
	  	        {
	  	          tProcess = GPID;
 800103a:	4ba1      	ldr	r3, [pc, #644]	; (80012c0 <main+0x300>)
 800103c:	2205      	movs	r2, #5
 800103e:	701a      	strb	r2, [r3, #0]
 8001040:	e026      	b.n	8001090 <main+0xd0>
	  	        }
	  	        else if(StrCompare(g_strCommand, (uint8_t*)"CSET", 4))
 8001042:	2204      	movs	r2, #4
 8001044:	49a4      	ldr	r1, [pc, #656]	; (80012d8 <main+0x318>)
 8001046:	48a1      	ldr	r0, [pc, #644]	; (80012cc <main+0x30c>)
 8001048:	f000 ff26 	bl	8001e98 <StrCompare>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <main+0x9a>
	  	        {
	  	          tProcess = CSET;
 8001052:	4b9b      	ldr	r3, [pc, #620]	; (80012c0 <main+0x300>)
 8001054:	2206      	movs	r2, #6
 8001056:	701a      	strb	r2, [r3, #0]
 8001058:	e01a      	b.n	8001090 <main+0xd0>
	  	        }
	  	        else if(StrCompare(g_strCommand, (uint8_t*)"CRUN", 4))
 800105a:	2204      	movs	r2, #4
 800105c:	499f      	ldr	r1, [pc, #636]	; (80012dc <main+0x31c>)
 800105e:	489b      	ldr	r0, [pc, #620]	; (80012cc <main+0x30c>)
 8001060:	f000 ff1a 	bl	8001e98 <StrCompare>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <main+0xb2>
	  	        {
	  	          tProcess = CRUN_RES;
 800106a:	4b95      	ldr	r3, [pc, #596]	; (80012c0 <main+0x300>)
 800106c:	2208      	movs	r2, #8
 800106e:	701a      	strb	r2, [r3, #0]
 8001070:	e00e      	b.n	8001090 <main+0xd0>
	  	        }
	  	        else if(StrCompare(g_strCommand, (uint8_t*)"GRMS", 4))
 8001072:	2204      	movs	r2, #4
 8001074:	499a      	ldr	r1, [pc, #616]	; (80012e0 <main+0x320>)
 8001076:	4895      	ldr	r0, [pc, #596]	; (80012cc <main+0x30c>)
 8001078:	f000 ff0e 	bl	8001e98 <StrCompare>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <main+0xca>
	  	        {
	  	          tProcess = GRMS;
 8001082:	4b8f      	ldr	r3, [pc, #572]	; (80012c0 <main+0x300>)
 8001084:	2209      	movs	r2, #9
 8001086:	701a      	strb	r2, [r3, #0]
 8001088:	e002      	b.n	8001090 <main+0xd0>
	  	        }
	  	        else
	  	        {
	  	          tProcess = NONE;
 800108a:	4b8d      	ldr	r3, [pc, #564]	; (80012c0 <main+0x300>)
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]
	  	        }
	  	        g_bDataAvailable = false;
 8001090:	4b8c      	ldr	r3, [pc, #560]	; (80012c4 <main+0x304>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
	  	      }

	  	      switch(tProcess)
 8001096:	4b8a      	ldr	r3, [pc, #552]	; (80012c0 <main+0x300>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	3b01      	subs	r3, #1
 800109c:	2b08      	cmp	r3, #8
 800109e:	d8a8      	bhi.n	8000ff2 <main+0x32>
 80010a0:	a201      	add	r2, pc, #4	; (adr r2, 80010a8 <main+0xe8>)
 80010a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a6:	bf00      	nop
 80010a8:	080010cd 	.word	0x080010cd
 80010ac:	080010d3 	.word	0x080010d3
 80010b0:	08000ff3 	.word	0x08000ff3
 80010b4:	080011e5 	.word	0x080011e5
 80010b8:	080011f7 	.word	0x080011f7
 80010bc:	08001315 	.word	0x08001315
 80010c0:	08001513 	.word	0x08001513
 80010c4:	080014e5 	.word	0x080014e5
 80010c8:	0800151b 	.word	0x0800151b
	  	      {
	  	        case NONE:
	  	          SerialAcceptReceive();
 80010cc:	f000 ff16 	bl	8001efc <SerialAcceptReceive>
	  	          break;
 80010d0:	e2b4      	b.n	800163c <main+0x67c>
	  	        case SPID:
	  	          SerialWriteComm(g_strCommand, g_nOption, g_nData);
 80010d2:	4a84      	ldr	r2, [pc, #528]	; (80012e4 <main+0x324>)
 80010d4:	4984      	ldr	r1, [pc, #528]	; (80012e8 <main+0x328>)
 80010d6:	487d      	ldr	r0, [pc, #500]	; (80012cc <main+0x30c>)
 80010d8:	f000 ff1e 	bl	8001f18 <SerialWriteComm>
	  	          g_nCmdPulse = 0;
 80010dc:	4b83      	ldr	r3, [pc, #524]	; (80012ec <main+0x32c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
	  	          PIDReset(&tPIDControl);
 80010e2:	4883      	ldr	r0, [pc, #524]	; (80012f0 <main+0x330>)
 80010e4:	f000 fe04 	bl	8001cf0 <PIDReset>
	  	          __HAL_TIM_SetCounter(&htim4, 32768);
 80010e8:	4b82      	ldr	r3, [pc, #520]	; (80012f4 <main+0x334>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010f0:	625a      	str	r2, [r3, #36]	; 0x24
	  	          g_nIndex = 0;
 80010f2:	4b81      	ldr	r3, [pc, #516]	; (80012f8 <main+0x338>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	801a      	strh	r2, [r3, #0]

	  	          //get PID params
	  	          tPIDControl.dKp = (float)g_nData[0] + (float)g_nData[1]/10;
 80010f8:	4b7a      	ldr	r3, [pc, #488]	; (80012e4 <main+0x324>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	ee07 3a90 	vmov	s15, r3
 8001100:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001104:	4b77      	ldr	r3, [pc, #476]	; (80012e4 <main+0x324>)
 8001106:	785b      	ldrb	r3, [r3, #1]
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001110:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001114:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001118:	ee77 7a27 	vadd.f32	s15, s14, s15
 800111c:	4b74      	ldr	r3, [pc, #464]	; (80012f0 <main+0x330>)
 800111e:	edc3 7a00 	vstr	s15, [r3]
	  	          tPIDControl.dKi = (float)g_nData[2] + (float)g_nData[3]/100;
 8001122:	4b70      	ldr	r3, [pc, #448]	; (80012e4 <main+0x324>)
 8001124:	789b      	ldrb	r3, [r3, #2]
 8001126:	ee07 3a90 	vmov	s15, r3
 800112a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800112e:	4b6d      	ldr	r3, [pc, #436]	; (80012e4 <main+0x324>)
 8001130:	78db      	ldrb	r3, [r3, #3]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800113a:	ed9f 6a70 	vldr	s12, [pc, #448]	; 80012fc <main+0x33c>
 800113e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001146:	4b6a      	ldr	r3, [pc, #424]	; (80012f0 <main+0x330>)
 8001148:	edc3 7a01 	vstr	s15, [r3, #4]
	  	          tPIDControl.dKd = ((float)g_nData[4] + (float)g_nData[5]/(pow((float)10,(float)g_nData[6])))/100;
 800114c:	4b65      	ldr	r3, [pc, #404]	; (80012e4 <main+0x324>)
 800114e:	791b      	ldrb	r3, [r3, #4]
 8001150:	ee07 3a90 	vmov	s15, r3
 8001154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001158:	ee17 0a90 	vmov	r0, s15
 800115c:	f7ff f9f4 	bl	8000548 <__aeabi_f2d>
 8001160:	4604      	mov	r4, r0
 8001162:	460d      	mov	r5, r1
 8001164:	4b5f      	ldr	r3, [pc, #380]	; (80012e4 <main+0x324>)
 8001166:	795b      	ldrb	r3, [r3, #5]
 8001168:	ee07 3a90 	vmov	s15, r3
 800116c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001170:	ee17 0a90 	vmov	r0, s15
 8001174:	f7ff f9e8 	bl	8000548 <__aeabi_f2d>
 8001178:	4680      	mov	r8, r0
 800117a:	4689      	mov	r9, r1
 800117c:	4b59      	ldr	r3, [pc, #356]	; (80012e4 <main+0x324>)
 800117e:	799b      	ldrb	r3, [r3, #6]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001188:	ee17 0a90 	vmov	r0, s15
 800118c:	f7ff f9dc 	bl	8000548 <__aeabi_f2d>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	ec43 2b11 	vmov	d1, r2, r3
 8001198:	ed9f 0b47 	vldr	d0, [pc, #284]	; 80012b8 <main+0x2f8>
 800119c:	f005 f99c 	bl	80064d8 <pow>
 80011a0:	ec53 2b10 	vmov	r2, r3, d0
 80011a4:	4640      	mov	r0, r8
 80011a6:	4649      	mov	r1, r9
 80011a8:	f7ff fb50 	bl	800084c <__aeabi_ddiv>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4620      	mov	r0, r4
 80011b2:	4629      	mov	r1, r5
 80011b4:	f7ff f86a 	bl	800028c <__adddf3>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4610      	mov	r0, r2
 80011be:	4619      	mov	r1, r3
 80011c0:	f04f 0200 	mov.w	r2, #0
 80011c4:	4b4e      	ldr	r3, [pc, #312]	; (8001300 <main+0x340>)
 80011c6:	f7ff fb41 	bl	800084c <__aeabi_ddiv>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4610      	mov	r0, r2
 80011d0:	4619      	mov	r1, r3
 80011d2:	f7ff fcc1 	bl	8000b58 <__aeabi_d2f>
 80011d6:	4603      	mov	r3, r0
 80011d8:	4a45      	ldr	r2, [pc, #276]	; (80012f0 <main+0x330>)
 80011da:	6093      	str	r3, [r2, #8]

	  	          tProcess = NONE;
 80011dc:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <main+0x300>)
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
	  	          break;
 80011e2:	e22b      	b.n	800163c <main+0x67c>
	  	        case CTUN_RES:
	  	          SerialWriteComm(g_strCommand, g_nOption, g_nData);
 80011e4:	4a3f      	ldr	r2, [pc, #252]	; (80012e4 <main+0x324>)
 80011e6:	4940      	ldr	r1, [pc, #256]	; (80012e8 <main+0x328>)
 80011e8:	4838      	ldr	r0, [pc, #224]	; (80012cc <main+0x30c>)
 80011ea:	f000 fe95 	bl	8001f18 <SerialWriteComm>
	  	          tProcess = CTUN;
 80011ee:	4b34      	ldr	r3, [pc, #208]	; (80012c0 <main+0x300>)
 80011f0:	2203      	movs	r2, #3
 80011f2:	701a      	strb	r2, [r3, #0]
	  	          break;
 80011f4:	e222      	b.n	800163c <main+0x67c>
	  	        case CTUN:
	  	          break;
	  	        case GPID:
	  	          for(int index = 0; index < (g_nIndex -1); index ++)
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	e046      	b.n	800128a <main+0x2ca>
	  	          {
	  	            sprintf((char*)g_strTxCommand, "%s", g_strCommand);
 80011fc:	4a33      	ldr	r2, [pc, #204]	; (80012cc <main+0x30c>)
 80011fe:	4941      	ldr	r1, [pc, #260]	; (8001304 <main+0x344>)
 8001200:	4841      	ldr	r0, [pc, #260]	; (8001308 <main+0x348>)
 8001202:	f004 fdf9 	bl	8005df8 <siprintf>
	  	            memset(g_nTxOption, '\0', 3);
 8001206:	2203      	movs	r2, #3
 8001208:	2100      	movs	r1, #0
 800120a:	4840      	ldr	r0, [pc, #256]	; (800130c <main+0x34c>)
 800120c:	f004 fcfc 	bl	8005c08 <memset>
	  	            g_nTxData[6] = (tPIDControl.nSampleTuningPID[index]&0xFF00) >>8;
 8001210:	4a37      	ldr	r2, [pc, #220]	; (80012f0 <main+0x330>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3308      	adds	r3, #8
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	4413      	add	r3, r2
 800121a:	889b      	ldrh	r3, [r3, #4]
 800121c:	0a1b      	lsrs	r3, r3, #8
 800121e:	b29b      	uxth	r3, r3
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4b3b      	ldr	r3, [pc, #236]	; (8001310 <main+0x350>)
 8001224:	719a      	strb	r2, [r3, #6]
	  	            g_nTxData[7] = (tPIDControl.nSampleTuningPID[index]&0xFF);
 8001226:	4a32      	ldr	r2, [pc, #200]	; (80012f0 <main+0x330>)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3308      	adds	r3, #8
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4413      	add	r3, r2
 8001230:	889b      	ldrh	r3, [r3, #4]
 8001232:	b2da      	uxtb	r2, r3
 8001234:	4b36      	ldr	r3, [pc, #216]	; (8001310 <main+0x350>)
 8001236:	71da      	strb	r2, [r3, #7]
	  	            g_nTxData[2] = (index&0xFF00) >>8;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	121b      	asrs	r3, r3, #8
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b34      	ldr	r3, [pc, #208]	; (8001310 <main+0x350>)
 8001240:	709a      	strb	r2, [r3, #2]
	  	            g_nTxData[3] = (index&0xFF);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b32      	ldr	r3, [pc, #200]	; (8001310 <main+0x350>)
 8001248:	70da      	strb	r2, [r3, #3]
	  	            g_nTxData[0] = 0;
 800124a:	4b31      	ldr	r3, [pc, #196]	; (8001310 <main+0x350>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
	  	            g_nTxData[1] = 199;
 8001250:	4b2f      	ldr	r3, [pc, #188]	; (8001310 <main+0x350>)
 8001252:	22c7      	movs	r2, #199	; 0xc7
 8001254:	705a      	strb	r2, [r3, #1]

	  	            SerialWriteComm(g_strTxCommand, g_nTxOption, g_nTxData);
 8001256:	4a2e      	ldr	r2, [pc, #184]	; (8001310 <main+0x350>)
 8001258:	492c      	ldr	r1, [pc, #176]	; (800130c <main+0x34c>)
 800125a:	482b      	ldr	r0, [pc, #172]	; (8001308 <main+0x348>)
 800125c:	f000 fe5c 	bl	8001f18 <SerialWriteComm>
	  	            memset(g_strTxCommand, '\0', 4);
 8001260:	2204      	movs	r2, #4
 8001262:	2100      	movs	r1, #0
 8001264:	4828      	ldr	r0, [pc, #160]	; (8001308 <main+0x348>)
 8001266:	f004 fccf 	bl	8005c08 <memset>
	  	            memset(g_nTxOption, '\0', 3);
 800126a:	2203      	movs	r2, #3
 800126c:	2100      	movs	r1, #0
 800126e:	4827      	ldr	r0, [pc, #156]	; (800130c <main+0x34c>)
 8001270:	f004 fcca 	bl	8005c08 <memset>
	  	            memset(g_nTxData, '\0', 8);
 8001274:	2208      	movs	r2, #8
 8001276:	2100      	movs	r1, #0
 8001278:	4825      	ldr	r0, [pc, #148]	; (8001310 <main+0x350>)
 800127a:	f004 fcc5 	bl	8005c08 <memset>


	  	            HAL_Delay(30);
 800127e:	201e      	movs	r0, #30
 8001280:	f001 fa86 	bl	8002790 <HAL_Delay>
	  	          for(int index = 0; index < (g_nIndex -1); index ++)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <main+0x338>)
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	3b01      	subs	r3, #1
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	429a      	cmp	r2, r3
 8001294:	dbb2      	blt.n	80011fc <main+0x23c>
	  	          }
	  	          g_bDataAvailable = false;
 8001296:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <main+0x304>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
	  	          SerialAcceptReceive();
 800129c:	f000 fe2e 	bl	8001efc <SerialAcceptReceive>
	  	          memset(g_strCommand, '\0', 4);
 80012a0:	2204      	movs	r2, #4
 80012a2:	2100      	movs	r1, #0
 80012a4:	4809      	ldr	r0, [pc, #36]	; (80012cc <main+0x30c>)
 80012a6:	f004 fcaf 	bl	8005c08 <memset>
	  	          tProcess = NONE;
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <main+0x300>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	701a      	strb	r2, [r3, #0]
	  	          break;
 80012b0:	e1c4      	b.n	800163c <main+0x67c>
 80012b2:	bf00      	nop
 80012b4:	f3af 8000 	nop.w
 80012b8:	00000000 	.word	0x00000000
 80012bc:	40240000 	.word	0x40240000
 80012c0:	200000a8 	.word	0x200000a8
 80012c4:	20000a90 	.word	0x20000a90
 80012c8:	08007328 	.word	0x08007328
 80012cc:	20000a80 	.word	0x20000a80
 80012d0:	08007330 	.word	0x08007330
 80012d4:	08007338 	.word	0x08007338
 80012d8:	08007340 	.word	0x08007340
 80012dc:	08007348 	.word	0x08007348
 80012e0:	08007350 	.word	0x08007350
 80012e4:	20000a88 	.word	0x20000a88
 80012e8:	20000a84 	.word	0x20000a84
 80012ec:	20000a60 	.word	0x20000a60
 80012f0:	200000ac 	.word	0x200000ac
 80012f4:	20000b28 	.word	0x20000b28
 80012f8:	20000a64 	.word	0x20000a64
 80012fc:	42c80000 	.word	0x42c80000
 8001300:	40590000 	.word	0x40590000
 8001304:	08007358 	.word	0x08007358
 8001308:	20000098 	.word	0x20000098
 800130c:	2000009c 	.word	0x2000009c
 8001310:	200000a0 	.word	0x200000a0
	  	        case CSET:
	  	          SerialWriteComm(g_strCommand, g_nOption, g_nData);
 8001314:	4a82      	ldr	r2, [pc, #520]	; (8001520 <main+0x560>)
 8001316:	4983      	ldr	r1, [pc, #524]	; (8001524 <main+0x564>)
 8001318:	4883      	ldr	r0, [pc, #524]	; (8001528 <main+0x568>)
 800131a:	f000 fdfd 	bl	8001f18 <SerialWriteComm>

	  	          PIDReset(&tPIDControl);
 800131e:	4883      	ldr	r0, [pc, #524]	; (800152c <main+0x56c>)
 8001320:	f000 fce6 	bl	8001cf0 <PIDReset>
	  	          g_nActPulse = 0;
 8001324:	4b82      	ldr	r3, [pc, #520]	; (8001530 <main+0x570>)
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
	  	          g_nCmdPulse = 0 ;
 800132a:	4b82      	ldr	r3, [pc, #520]	; (8001534 <main+0x574>)
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]

	  	          //Get Pmax, Vmax, Amax
	  	          tProfile.dAccelMax = (float)(g_nData[2])*256 + (float)(g_nData[3]);
 8001330:	4b7b      	ldr	r3, [pc, #492]	; (8001520 <main+0x560>)
 8001332:	789b      	ldrb	r3, [r3, #2]
 8001334:	ee07 3a90 	vmov	s15, r3
 8001338:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800133c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001538 <main+0x578>
 8001340:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001344:	4b76      	ldr	r3, [pc, #472]	; (8001520 <main+0x560>)
 8001346:	78db      	ldrb	r3, [r3, #3]
 8001348:	ee07 3a90 	vmov	s15, r3
 800134c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001350:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001354:	4b79      	ldr	r3, [pc, #484]	; (800153c <main+0x57c>)
 8001356:	edc3 7a00 	vstr	s15, [r3]
	  	          tProfile.dVelMax = (float)(g_nData[4])*256 + (float)(g_nData[5]);
 800135a:	4b71      	ldr	r3, [pc, #452]	; (8001520 <main+0x560>)
 800135c:	791b      	ldrb	r3, [r3, #4]
 800135e:	ee07 3a90 	vmov	s15, r3
 8001362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001366:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001538 <main+0x578>
 800136a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800136e:	4b6c      	ldr	r3, [pc, #432]	; (8001520 <main+0x560>)
 8001370:	795b      	ldrb	r3, [r3, #5]
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800137a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137e:	4b6f      	ldr	r3, [pc, #444]	; (800153c <main+0x57c>)
 8001380:	edc3 7a01 	vstr	s15, [r3, #4]
	  	          tProfile.dPosMax = (float)(g_nData[6])*256 + (float)(g_nData[7]);
 8001384:	4b66      	ldr	r3, [pc, #408]	; (8001520 <main+0x560>)
 8001386:	799b      	ldrb	r3, [r3, #6]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001390:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001538 <main+0x578>
 8001394:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001398:	4b61      	ldr	r3, [pc, #388]	; (8001520 <main+0x560>)
 800139a:	79db      	ldrb	r3, [r3, #7]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a8:	4b64      	ldr	r3, [pc, #400]	; (800153c <main+0x57c>)
 80013aa:	edc3 7a02 	vstr	s15, [r3, #8]
	  	          //Calculate params for trapezoidal speed
	  	          tProfile.dA1 = 0.5f * tProfile.dAccelMax;
 80013ae:	4b63      	ldr	r3, [pc, #396]	; (800153c <main+0x57c>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013bc:	4b5f      	ldr	r3, [pc, #380]	; (800153c <main+0x57c>)
 80013be:	edc3 7a03 	vstr	s15, [r3, #12]
	  	          tProfile.dA2 = tProfile.dVelMax;
 80013c2:	4b5e      	ldr	r3, [pc, #376]	; (800153c <main+0x57c>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	4a5d      	ldr	r2, [pc, #372]	; (800153c <main+0x57c>)
 80013c8:	6113      	str	r3, [r2, #16]
	  	          tProfile.dB2 = -0.5f * tProfile.dVelMax * tProfile.dVelMax / tProfile.dAccelMax;
 80013ca:	4b5c      	ldr	r3, [pc, #368]	; (800153c <main+0x57c>)
 80013cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80013d0:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80013d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013d8:	4b58      	ldr	r3, [pc, #352]	; (800153c <main+0x57c>)
 80013da:	edd3 7a01 	vldr	s15, [r3, #4]
 80013de:	ee67 6a27 	vmul.f32	s13, s14, s15
 80013e2:	4b56      	ldr	r3, [pc, #344]	; (800153c <main+0x57c>)
 80013e4:	ed93 7a00 	vldr	s14, [r3]
 80013e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ec:	4b53      	ldr	r3, [pc, #332]	; (800153c <main+0x57c>)
 80013ee:	edc3 7a05 	vstr	s15, [r3, #20]
	  	          tProfile.dA3 = -0.5f * tProfile.dAccelMax;
 80013f2:	4b52      	ldr	r3, [pc, #328]	; (800153c <main+0x57c>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001400:	4b4e      	ldr	r3, [pc, #312]	; (800153c <main+0x57c>)
 8001402:	edc3 7a06 	vstr	s15, [r3, #24]
	  	          tProfile.dB3 = tProfile.dPosMax * tProfile.dAccelMax / tProfile.dVelMax + tProfile.dVelMax;
 8001406:	4b4d      	ldr	r3, [pc, #308]	; (800153c <main+0x57c>)
 8001408:	ed93 7a02 	vldr	s14, [r3, #8]
 800140c:	4b4b      	ldr	r3, [pc, #300]	; (800153c <main+0x57c>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001416:	4b49      	ldr	r3, [pc, #292]	; (800153c <main+0x57c>)
 8001418:	edd3 7a01 	vldr	s15, [r3, #4]
 800141c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001420:	4b46      	ldr	r3, [pc, #280]	; (800153c <main+0x57c>)
 8001422:	edd3 7a01 	vldr	s15, [r3, #4]
 8001426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142a:	4b44      	ldr	r3, [pc, #272]	; (800153c <main+0x57c>)
 800142c:	edc3 7a07 	vstr	s15, [r3, #28]
	  	          tProfile.dC3 = -0.5f * tProfile.dPosMax*tProfile.dPosMax*tProfile.dAccelMax/ (tProfile.dVelMax * tProfile.dVelMax) - 0.5f *tProfile.dVelMax * tProfile.dVelMax/tProfile.dAccelMax;
 8001430:	4b42      	ldr	r3, [pc, #264]	; (800153c <main+0x57c>)
 8001432:	edd3 7a02 	vldr	s15, [r3, #8]
 8001436:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800143a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800143e:	4b3f      	ldr	r3, [pc, #252]	; (800153c <main+0x57c>)
 8001440:	edd3 7a02 	vldr	s15, [r3, #8]
 8001444:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001448:	4b3c      	ldr	r3, [pc, #240]	; (800153c <main+0x57c>)
 800144a:	edd3 7a00 	vldr	s15, [r3]
 800144e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001452:	4b3a      	ldr	r3, [pc, #232]	; (800153c <main+0x57c>)
 8001454:	ed93 7a01 	vldr	s14, [r3, #4]
 8001458:	4b38      	ldr	r3, [pc, #224]	; (800153c <main+0x57c>)
 800145a:	edd3 7a01 	vldr	s15, [r3, #4]
 800145e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001466:	4b35      	ldr	r3, [pc, #212]	; (800153c <main+0x57c>)
 8001468:	edd3 7a01 	vldr	s15, [r3, #4]
 800146c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001470:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001474:	4b31      	ldr	r3, [pc, #196]	; (800153c <main+0x57c>)
 8001476:	edd3 7a01 	vldr	s15, [r3, #4]
 800147a:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800147e:	4b2f      	ldr	r3, [pc, #188]	; (800153c <main+0x57c>)
 8001480:	edd3 6a00 	vldr	s13, [r3]
 8001484:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	4b2b      	ldr	r3, [pc, #172]	; (800153c <main+0x57c>)
 800148e:	edc3 7a08 	vstr	s15, [r3, #32]


	  	          tProfile.dMidStep1 = tProfile.dVelMax / tProfile.dAccelMax;
 8001492:	4b2a      	ldr	r3, [pc, #168]	; (800153c <main+0x57c>)
 8001494:	edd3 6a01 	vldr	s13, [r3, #4]
 8001498:	4b28      	ldr	r3, [pc, #160]	; (800153c <main+0x57c>)
 800149a:	ed93 7a00 	vldr	s14, [r3]
 800149e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a2:	4b26      	ldr	r3, [pc, #152]	; (800153c <main+0x57c>)
 80014a4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	  	          tProfile.dMidStep2 = tProfile.dPosMax / tProfile.dVelMax;
 80014a8:	4b24      	ldr	r3, [pc, #144]	; (800153c <main+0x57c>)
 80014aa:	edd3 6a02 	vldr	s13, [r3, #8]
 80014ae:	4b23      	ldr	r3, [pc, #140]	; (800153c <main+0x57c>)
 80014b0:	ed93 7a01 	vldr	s14, [r3, #4]
 80014b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014b8:	4b20      	ldr	r3, [pc, #128]	; (800153c <main+0x57c>)
 80014ba:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	  	          tProfile.dMidStep3 = tProfile.dMidStep1 + tProfile.dMidStep2;
 80014be:	4b1f      	ldr	r3, [pc, #124]	; (800153c <main+0x57c>)
 80014c0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <main+0x57c>)
 80014c6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80014ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ce:	4b1b      	ldr	r3, [pc, #108]	; (800153c <main+0x57c>)
 80014d0:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	  	          tProfile.nTime = 0;
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <main+0x57c>)
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	631a      	str	r2, [r3, #48]	; 0x30
	  	          tProcess = NONE;
 80014dc:	4b18      	ldr	r3, [pc, #96]	; (8001540 <main+0x580>)
 80014de:	2201      	movs	r2, #1
 80014e0:	701a      	strb	r2, [r3, #0]
	  	          //memset(g_strCommand, '\0', 4);
	  	          break;
 80014e2:	e0ab      	b.n	800163c <main+0x67c>

	  	        case CRUN_RES:
	  	          SerialWriteComm(g_strCommand, g_nOption, g_nData);
 80014e4:	4a0e      	ldr	r2, [pc, #56]	; (8001520 <main+0x560>)
 80014e6:	490f      	ldr	r1, [pc, #60]	; (8001524 <main+0x564>)
 80014e8:	480f      	ldr	r0, [pc, #60]	; (8001528 <main+0x568>)
 80014ea:	f000 fd15 	bl	8001f18 <SerialWriteComm>
	  	          g_nCmdPulse = 0;
 80014ee:	4b11      	ldr	r3, [pc, #68]	; (8001534 <main+0x574>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
	  	          PIDReset(&tPIDControl);
 80014f4:	480d      	ldr	r0, [pc, #52]	; (800152c <main+0x56c>)
 80014f6:	f000 fbfb 	bl	8001cf0 <PIDReset>
	  	          __HAL_TIM_SetCounter(&htim4, 32768);
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <main+0x584>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001502:	625a      	str	r2, [r3, #36]	; 0x24
	  	          g_nIndex = 0 ;
 8001504:	4b10      	ldr	r3, [pc, #64]	; (8001548 <main+0x588>)
 8001506:	2200      	movs	r2, #0
 8001508:	801a      	strh	r2, [r3, #0]
	  	          tProcess = CRUN;
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <main+0x580>)
 800150c:	2207      	movs	r2, #7
 800150e:	701a      	strb	r2, [r3, #0]
	  	          //memset(g_strCommand, '\0', 4);
	  	          break;
 8001510:	e094      	b.n	800163c <main+0x67c>
	  	        case CRUN:
	  	          g_bDataAvailable = false;
 8001512:	4b0e      	ldr	r3, [pc, #56]	; (800154c <main+0x58c>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
	  	          //memset(g_strCommand, '\0', 4);
	  	          break;
 8001518:	e090      	b.n	800163c <main+0x67c>
	  	        case GRMS:
	  	          for(int index = 0 ; index < (g_nIndex - 1); index ++)
 800151a:	2300      	movs	r3, #0
 800151c:	603b      	str	r3, [r7, #0]
 800151e:	e07e      	b.n	800161e <main+0x65e>
 8001520:	20000a88 	.word	0x20000a88
 8001524:	20000a84 	.word	0x20000a84
 8001528:	20000a80 	.word	0x20000a80
 800152c:	200000ac 	.word	0x200000ac
 8001530:	20000a5c 	.word	0x20000a5c
 8001534:	20000a60 	.word	0x20000a60
 8001538:	43800000 	.word	0x43800000
 800153c:	20000a20 	.word	0x20000a20
 8001540:	200000a8 	.word	0x200000a8
 8001544:	20000b28 	.word	0x20000b28
 8001548:	20000a64 	.word	0x20000a64
 800154c:	20000a90 	.word	0x20000a90
	  	          {
	  	            sprintf((char*)g_strTxCommand, "%s", g_strCommand);
 8001550:	4a3b      	ldr	r2, [pc, #236]	; (8001640 <main+0x680>)
 8001552:	493c      	ldr	r1, [pc, #240]	; (8001644 <main+0x684>)
 8001554:	483c      	ldr	r0, [pc, #240]	; (8001648 <main+0x688>)
 8001556:	f004 fc4f 	bl	8005df8 <siprintf>
	  	            memset(g_nTxOption, '\0', 3);
 800155a:	2203      	movs	r2, #3
 800155c:	2100      	movs	r1, #0
 800155e:	483b      	ldr	r0, [pc, #236]	; (800164c <main+0x68c>)
 8001560:	f004 fb52 	bl	8005c08 <memset>
	  	            g_nTxData[6] = (tPIDControl.nActPosSample[index]&0xFF00) >>8;
 8001564:	4a3a      	ldr	r2, [pc, #232]	; (8001650 <main+0x690>)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	33d0      	adds	r3, #208	; 0xd0
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	889b      	ldrh	r3, [r3, #4]
 8001570:	0a1b      	lsrs	r3, r3, #8
 8001572:	b29b      	uxth	r3, r3
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4b37      	ldr	r3, [pc, #220]	; (8001654 <main+0x694>)
 8001578:	719a      	strb	r2, [r3, #6]
	  	            g_nTxData[7] = (tPIDControl.nActPosSample[index]&0xFF);
 800157a:	4a35      	ldr	r2, [pc, #212]	; (8001650 <main+0x690>)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	33d0      	adds	r3, #208	; 0xd0
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	4413      	add	r3, r2
 8001584:	889b      	ldrh	r3, [r3, #4]
 8001586:	b2da      	uxtb	r2, r3
 8001588:	4b32      	ldr	r3, [pc, #200]	; (8001654 <main+0x694>)
 800158a:	71da      	strb	r2, [r3, #7]
	  	            g_nTxData[4] = ((uint16_t)g_dPIDError&0xFF00)>>8;
 800158c:	4b32      	ldr	r3, [pc, #200]	; (8001658 <main+0x698>)
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001596:	ee17 3a90 	vmov	r3, s15
 800159a:	b29b      	uxth	r3, r3
 800159c:	0a1b      	lsrs	r3, r3, #8
 800159e:	b29b      	uxth	r3, r3
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4b2c      	ldr	r3, [pc, #176]	; (8001654 <main+0x694>)
 80015a4:	711a      	strb	r2, [r3, #4]
	  	            g_nTxData[5] = ((uint16_t)g_dPIDError&0xFF);
 80015a6:	4b2c      	ldr	r3, [pc, #176]	; (8001658 <main+0x698>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015b0:	ee17 3a90 	vmov	r3, s15
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	4b26      	ldr	r3, [pc, #152]	; (8001654 <main+0x694>)
 80015ba:	715a      	strb	r2, [r3, #5]
	  	            g_nTxData[2] = (index&0xFF00) >>8;
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	121b      	asrs	r3, r3, #8
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4b24      	ldr	r3, [pc, #144]	; (8001654 <main+0x694>)
 80015c4:	709a      	strb	r2, [r3, #2]
	  	            g_nTxData[3] = (index&0xFF);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4b22      	ldr	r3, [pc, #136]	; (8001654 <main+0x694>)
 80015cc:	70da      	strb	r2, [r3, #3]
	  	            g_nTxData[0] = ((g_nIndex -2)&0xFF00)>>8;
 80015ce:	4b23      	ldr	r3, [pc, #140]	; (800165c <main+0x69c>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	3b02      	subs	r3, #2
 80015d4:	121b      	asrs	r3, r3, #8
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <main+0x694>)
 80015da:	701a      	strb	r2, [r3, #0]
	  	            g_nTxData[1] = ((g_nIndex -2)&0xFF);
 80015dc:	4b1f      	ldr	r3, [pc, #124]	; (800165c <main+0x69c>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	3b02      	subs	r3, #2
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <main+0x694>)
 80015e8:	705a      	strb	r2, [r3, #1]

	  	            SerialWriteComm(g_strTxCommand, g_nTxOption, g_nTxData);
 80015ea:	4a1a      	ldr	r2, [pc, #104]	; (8001654 <main+0x694>)
 80015ec:	4917      	ldr	r1, [pc, #92]	; (800164c <main+0x68c>)
 80015ee:	4816      	ldr	r0, [pc, #88]	; (8001648 <main+0x688>)
 80015f0:	f000 fc92 	bl	8001f18 <SerialWriteComm>
	  	            memset(g_strTxCommand, '\0', 4);
 80015f4:	2204      	movs	r2, #4
 80015f6:	2100      	movs	r1, #0
 80015f8:	4813      	ldr	r0, [pc, #76]	; (8001648 <main+0x688>)
 80015fa:	f004 fb05 	bl	8005c08 <memset>
	  	            memset(g_nTxOption, '\0', 3);
 80015fe:	2203      	movs	r2, #3
 8001600:	2100      	movs	r1, #0
 8001602:	4812      	ldr	r0, [pc, #72]	; (800164c <main+0x68c>)
 8001604:	f004 fb00 	bl	8005c08 <memset>
	  	            memset(g_nTxData, '\0', 8);
 8001608:	2208      	movs	r2, #8
 800160a:	2100      	movs	r1, #0
 800160c:	4811      	ldr	r0, [pc, #68]	; (8001654 <main+0x694>)
 800160e:	f004 fafb 	bl	8005c08 <memset>

	  	            HAL_Delay(30);
 8001612:	201e      	movs	r0, #30
 8001614:	f001 f8bc 	bl	8002790 <HAL_Delay>
	  	          for(int index = 0 ; index < (g_nIndex - 1); index ++)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <main+0x69c>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	3b01      	subs	r3, #1
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	db92      	blt.n	8001550 <main+0x590>
	  	          }
	  	          g_bDataAvailable = false;
 800162a:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <main+0x6a0>)
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
	  	          SerialAcceptReceive();
 8001630:	f000 fc64 	bl	8001efc <SerialAcceptReceive>
	  	          tProcess = NONE;
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <main+0x6a4>)
 8001636:	2201      	movs	r2, #1
 8001638:	701a      	strb	r2, [r3, #0]
	  	          break;
 800163a:	bf00      	nop
	  if(g_bDataAvailable == true)
 800163c:	e4d9      	b.n	8000ff2 <main+0x32>
 800163e:	bf00      	nop
 8001640:	20000a80 	.word	0x20000a80
 8001644:	08007358 	.word	0x08007358
 8001648:	20000098 	.word	0x20000098
 800164c:	2000009c 	.word	0x2000009c
 8001650:	200000ac 	.word	0x200000ac
 8001654:	200000a0 	.word	0x200000a0
 8001658:	20000a68 	.word	0x20000a68
 800165c:	20000a64 	.word	0x20000a64
 8001660:	20000a90 	.word	0x20000a90
 8001664:	200000a8 	.word	0x200000a8

08001668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b094      	sub	sp, #80	; 0x50
 800166c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166e:	f107 0320 	add.w	r3, r7, #32
 8001672:	2230      	movs	r2, #48	; 0x30
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f004 fac6 	bl	8005c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	4b27      	ldr	r3, [pc, #156]	; (8001730 <SystemClock_Config+0xc8>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	4a26      	ldr	r2, [pc, #152]	; (8001730 <SystemClock_Config+0xc8>)
 8001696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
 800169c:	4b24      	ldr	r3, [pc, #144]	; (8001730 <SystemClock_Config+0xc8>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a8:	2300      	movs	r3, #0
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	4b21      	ldr	r3, [pc, #132]	; (8001734 <SystemClock_Config+0xcc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a20      	ldr	r2, [pc, #128]	; (8001734 <SystemClock_Config+0xcc>)
 80016b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <SystemClock_Config+0xcc>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016c4:	2301      	movs	r3, #1
 80016c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ce:	2302      	movs	r3, #2
 80016d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016d8:	2304      	movs	r3, #4
 80016da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80016dc:	2348      	movs	r3, #72	; 0x48
 80016de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e0:	2302      	movs	r3, #2
 80016e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016e4:	2304      	movs	r3, #4
 80016e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e8:	f107 0320 	add.w	r3, r7, #32
 80016ec:	4618      	mov	r0, r3
 80016ee:	f001 fbcd 	bl	8002e8c <HAL_RCC_OscConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016f8:	f000 f85e 	bl	80017b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fc:	230f      	movs	r3, #15
 80016fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001700:	2302      	movs	r3, #2
 8001702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001708:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800170c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	2102      	movs	r1, #2
 8001718:	4618      	mov	r0, r3
 800171a:	f001 fe2f 	bl	800337c <HAL_RCC_ClockConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001724:	f000 f848 	bl	80017b8 <Error_Handler>
  }
}
 8001728:	bf00      	nop
 800172a:	3750      	adds	r7, #80	; 0x50
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800
 8001734:	40007000 	.word	0x40007000

08001738 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == htim2.Instance)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b19      	ldr	r3, [pc, #100]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d128      	bne.n	800179e <HAL_TIM_PeriodElapsedCallback+0x66>
  {
    switch(tProcess)
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	3b01      	subs	r3, #1
 8001752:	2b08      	cmp	r3, #8
 8001754:	d826      	bhi.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6c>
 8001756:	a201      	add	r2, pc, #4	; (adr r2, 800175c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175c:	080017a3 	.word	0x080017a3
 8001760:	080017a3 	.word	0x080017a3
 8001764:	08001781 	.word	0x08001781
 8001768:	080017a3 	.word	0x080017a3
 800176c:	080017a3 	.word	0x080017a3
 8001770:	080017a3 	.word	0x080017a3
 8001774:	08001799 	.word	0x08001799
 8001778:	080017a3 	.word	0x080017a3
 800177c:	080017a3 	.word	0x080017a3
      case SPID:
        break;
      case CTUN_RES:
        break;
      case CTUN:
        if(g_nIndex <= 200)
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	2bc8      	cmp	r3, #200	; 0xc8
 8001786:	d803      	bhi.n	8001790 <HAL_TIM_PeriodElapsedCallback+0x58>
        {
          MotorTuning(25);
 8001788:	2019      	movs	r0, #25
 800178a:	f000 fa39 	bl	8001c00 <MotorTuning>
        }
        else
        {
          tProcess = NONE;
        }
        break;
 800178e:	e009      	b.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6c>
          tProcess = NONE;
 8001790:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001792:	2201      	movs	r2, #1
 8001794:	701a      	strb	r2, [r3, #0]
        break;
 8001796:	e005      	b.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6c>
      case CSET:
        break;
	  case CRUN_RES:
		break;
      case CRUN:
        MotorMovePos();
 8001798:	f000 f8ce 	bl	8001938 <MotorMovePos>
        break;
 800179c:	e002      	b.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6c>
      case GRMS:
		break;
    }
  }
 800179e:	bf00      	nop
 80017a0:	e000      	b.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x6c>
        break;
 80017a2:	bf00      	nop
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000a98 	.word	0x20000a98
 80017b0:	200000a8 	.word	0x200000a8
 80017b4:	20000a64 	.word	0x20000a64

080017b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017bc:	b672      	cpsid	i
}
 80017be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c0:	e7fe      	b.n	80017c0 <Error_Handler+0x8>
	...

080017c4 <MotorSetDir>:
uint32_t g_nCmdPulse;
uint16_t g_nIndex =0 ;

//set motor's direction
void MotorSetDir(int8_t nDir)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
    switch(nDir)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d002      	beq.n	80017dc <MotorSetDir+0x18>
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d007      	beq.n	80017ea <MotorSetDir+0x26>
            break;
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
            break;
        default:
            break;
 80017da:	e00d      	b.n	80017f8 <MotorSetDir+0x34>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017e2:	4807      	ldr	r0, [pc, #28]	; (8001800 <MotorSetDir+0x3c>)
 80017e4:	f001 fb38 	bl	8002e58 <HAL_GPIO_WritePin>
            break;
 80017e8:	e006      	b.n	80017f8 <MotorSetDir+0x34>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80017ea:	2201      	movs	r2, #1
 80017ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017f0:	4803      	ldr	r0, [pc, #12]	; (8001800 <MotorSetDir+0x3c>)
 80017f2:	f001 fb31 	bl	8002e58 <HAL_GPIO_WritePin>
            break;
 80017f6:	bf00      	nop
    }
}
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40020400 	.word	0x40020400

08001804 <MotorSetDuty>:

//duty cycle of motor
void MotorSetDuty(uint16_t nDuty)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, nDuty);
 800180e:	4b05      	ldr	r3, [pc, #20]	; (8001824 <MotorSetDuty+0x20>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	88fa      	ldrh	r2, [r7, #6]
 8001814:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000ae0 	.word	0x20000ae0

08001828 <MotorInit>:

//init params for timer interrupt...
void MotorInit(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim2);
 800182c:	480f      	ldr	r0, [pc, #60]	; (800186c <MotorInit+0x44>)
 800182e:	f002 f815 	bl	800385c <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001832:	2100      	movs	r1, #0
 8001834:	480e      	ldr	r0, [pc, #56]	; (8001870 <MotorInit+0x48>)
 8001836:	f002 f8d1 	bl	80039dc <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 800183a:	2100      	movs	r1, #0
 800183c:	480d      	ldr	r0, [pc, #52]	; (8001874 <MotorInit+0x4c>)
 800183e:	f002 fa3b 	bl	8003cb8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 8001842:	2104      	movs	r1, #4
 8001844:	480b      	ldr	r0, [pc, #44]	; (8001874 <MotorInit+0x4c>)
 8001846:	f002 fa37 	bl	8003cb8 <HAL_TIM_Encoder_Start>

    PIDReset(&tPIDControl);
 800184a:	480b      	ldr	r0, [pc, #44]	; (8001878 <MotorInit+0x50>)
 800184c:	f000 fa50 	bl	8001cf0 <PIDReset>
    PIDInit(&tPIDControl, 1., 0., 0.00);
 8001850:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 800187c <MotorInit+0x54>
 8001854:	eddf 0a09 	vldr	s1, [pc, #36]	; 800187c <MotorInit+0x54>
 8001858:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800185c:	4806      	ldr	r0, [pc, #24]	; (8001878 <MotorInit+0x50>)
 800185e:	f000 fa5f 	bl	8001d20 <PIDInit>
    MotorSetDir(0);
 8001862:	2000      	movs	r0, #0
 8001864:	f7ff ffae 	bl	80017c4 <MotorSetDir>
    //MotorSetDuty(0);
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000a98 	.word	0x20000a98
 8001870:	20000ae0 	.word	0x20000ae0
 8001874:	20000b28 	.word	0x20000b28
 8001878:	200000ac 	.word	0x200000ac
 800187c:	00000000 	.word	0x00000000

08001880 <ConvertDegToPulse>:

uint16_t ConvertDegToPulse(uint16_t nDeg)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	80fb      	strh	r3, [r7, #6]
    float dPulse = nDeg * 4 * 330 / 360;
 800188a:	88fb      	ldrh	r3, [r7, #6]
 800188c:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 8001890:	fb02 f303 	mul.w	r3, r2, r3
 8001894:	4a0c      	ldr	r2, [pc, #48]	; (80018c8 <ConvertDegToPulse+0x48>)
 8001896:	fb82 1203 	smull	r1, r2, r2, r3
 800189a:	441a      	add	r2, r3
 800189c:	1212      	asrs	r2, r2, #8
 800189e:	17db      	asrs	r3, r3, #31
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	ee07 3a90 	vmov	s15, r3
 80018a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018aa:	edc7 7a03 	vstr	s15, [r7, #12]

    return (uint16_t) dPulse;
 80018ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80018b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018b6:	ee17 3a90 	vmov	r3, s15
 80018ba:	b29b      	uxth	r3, r3
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	b60b60b7 	.word	0xb60b60b7

080018cc <ConvertPulseToDeg>:

uint16_t ConvertPulseToDeg(uint16_t nPulse)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	80fb      	strh	r3, [r7, #6]
    float dDeg = nPulse * 360 / 4 / 330;
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	225a      	movs	r2, #90	; 0x5a
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	4a0c      	ldr	r2, [pc, #48]	; (8001910 <ConvertPulseToDeg+0x44>)
 80018e0:	fb82 1203 	smull	r1, r2, r2, r3
 80018e4:	11d2      	asrs	r2, r2, #7
 80018e6:	17db      	asrs	r3, r3, #31
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	ee07 3a90 	vmov	s15, r3
 80018ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f2:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint16_t) dDeg;
 80018f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80018fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018fe:	ee17 3a90 	vmov	r3, s15
 8001902:	b29b      	uxth	r3, r3
}
 8001904:	4618      	mov	r0, r3
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	634c0635 	.word	0x634c0635

08001914 <MotorGetPulse>:

void MotorGetPulse(uint32_t *nPulse)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    *nPulse = __HAL_TIM_GetCounter(&htim4);
 800191c:	4b05      	ldr	r3, [pc, #20]	; (8001934 <MotorGetPulse+0x20>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	601a      	str	r2, [r3, #0]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000b28 	.word	0x20000b28

08001938 <MotorMovePos>:

void MotorMovePos()
{
 8001938:	b590      	push	{r4, r7, lr}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
    uint32_t nPulse;
    MotorGetPulse(&nPulse);
 800193e:	463b      	mov	r3, r7
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ffe7 	bl	8001914 <MotorGetPulse>
    g_nActPulse = nPulse - 32768;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800194c:	4aa2      	ldr	r2, [pc, #648]	; (8001bd8 <MotorMovePos+0x2a0>)
 800194e:	6013      	str	r3, [r2, #0]
    float dPosTemp = 0;
 8001950:	f04f 0300 	mov.w	r3, #0
 8001954:	607b      	str	r3, [r7, #4]

    //Profile trapezoidal Speed
    if(tProfile.nTime <= tProfile.dMidStep1)
 8001956:	4ba1      	ldr	r3, [pc, #644]	; (8001bdc <MotorMovePos+0x2a4>)
 8001958:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800195c:	4b9f      	ldr	r3, [pc, #636]	; (8001bdc <MotorMovePos+0x2a4>)
 800195e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	d820      	bhi.n	80019ae <MotorMovePos+0x76>
    {
        dPosTemp = (int32_t)(tProfile.dA1 * tProfile.nTime * tProfile.nTime);
 800196c:	4b9b      	ldr	r3, [pc, #620]	; (8001bdc <MotorMovePos+0x2a4>)
 800196e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001972:	4b9a      	ldr	r3, [pc, #616]	; (8001bdc <MotorMovePos+0x2a4>)
 8001974:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800197c:	4b97      	ldr	r3, [pc, #604]	; (8001bdc <MotorMovePos+0x2a4>)
 800197e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001986:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800198a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800198e:	edc7 7a01 	vstr	s15, [r7, #4]
        g_dCmdVel = 2 * tProfile.dA1 * tProfile.nTime;
 8001992:	4b92      	ldr	r3, [pc, #584]	; (8001bdc <MotorMovePos+0x2a4>)
 8001994:	edd3 7a03 	vldr	s15, [r3, #12]
 8001998:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800199c:	4b8f      	ldr	r3, [pc, #572]	; (8001bdc <MotorMovePos+0x2a4>)
 800199e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80019a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a6:	4b8e      	ldr	r3, [pc, #568]	; (8001be0 <MotorMovePos+0x2a8>)
 80019a8:	edc3 7a00 	vstr	s15, [r3]
 80019ac:	e065      	b.n	8001a7a <MotorMovePos+0x142>
    }
    else if(tProfile.nTime <= tProfile.dMidStep2)
 80019ae:	4b8b      	ldr	r3, [pc, #556]	; (8001bdc <MotorMovePos+0x2a4>)
 80019b0:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80019b4:	4b89      	ldr	r3, [pc, #548]	; (8001bdc <MotorMovePos+0x2a4>)
 80019b6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c2:	d817      	bhi.n	80019f4 <MotorMovePos+0xbc>
    {
        dPosTemp = (int32_t)(tProfile.dA2 * tProfile.nTime + tProfile.dB2);
 80019c4:	4b85      	ldr	r3, [pc, #532]	; (8001bdc <MotorMovePos+0x2a4>)
 80019c6:	ed93 7a04 	vldr	s14, [r3, #16]
 80019ca:	4b84      	ldr	r3, [pc, #528]	; (8001bdc <MotorMovePos+0x2a4>)
 80019cc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80019d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019d4:	4b81      	ldr	r3, [pc, #516]	; (8001bdc <MotorMovePos+0x2a4>)
 80019d6:	edd3 7a05 	vldr	s15, [r3, #20]
 80019da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e6:	edc7 7a01 	vstr	s15, [r7, #4]
        g_dCmdVel = tProfile.dA2;
 80019ea:	4b7c      	ldr	r3, [pc, #496]	; (8001bdc <MotorMovePos+0x2a4>)
 80019ec:	691b      	ldr	r3, [r3, #16]
 80019ee:	4a7c      	ldr	r2, [pc, #496]	; (8001be0 <MotorMovePos+0x2a8>)
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	e042      	b.n	8001a7a <MotorMovePos+0x142>
    }
    else if(tProfile.nTime <= tProfile.dMidStep3)
 80019f4:	4b79      	ldr	r3, [pc, #484]	; (8001bdc <MotorMovePos+0x2a4>)
 80019f6:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80019fa:	4b78      	ldr	r3, [pc, #480]	; (8001bdc <MotorMovePos+0x2a4>)
 80019fc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	d834      	bhi.n	8001a74 <MotorMovePos+0x13c>
    {
        dPosTemp = (int32_t)(tProfile.dA3 * tProfile.nTime * tProfile.nTime + tProfile.dB3 * tProfile.nTime + tProfile.dC3);
 8001a0a:	4b74      	ldr	r3, [pc, #464]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a0c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a10:	4b72      	ldr	r3, [pc, #456]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a12:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a1a:	4b70      	ldr	r3, [pc, #448]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a1c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a24:	4b6d      	ldr	r3, [pc, #436]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a26:	edd3 6a07 	vldr	s13, [r3, #28]
 8001a2a:	4b6c      	ldr	r3, [pc, #432]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a2c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a38:	4b68      	ldr	r3, [pc, #416]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a3a:	edd3 7a08 	vldr	s15, [r3, #32]
 8001a3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a4a:	edc7 7a01 	vstr	s15, [r7, #4]
        g_dCmdVel = 2*tProfile.dA3 * tProfile.nTime + tProfile.dB3;
 8001a4e:	4b63      	ldr	r3, [pc, #396]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a50:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a54:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001a58:	4b60      	ldr	r3, [pc, #384]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a5a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a62:	4b5e      	ldr	r3, [pc, #376]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a64:	edd3 7a07 	vldr	s15, [r3, #28]
 8001a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6c:	4b5c      	ldr	r3, [pc, #368]	; (8001be0 <MotorMovePos+0x2a8>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
 8001a72:	e002      	b.n	8001a7a <MotorMovePos+0x142>
    }
    else
    {
        dPosTemp = tProfile.dPosMax;
 8001a74:	4b59      	ldr	r3, [pc, #356]	; (8001bdc <MotorMovePos+0x2a4>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	607b      	str	r3, [r7, #4]
    }

    //Control PID
    g_nCmdPulse = ConvertDegToPulse(dPosTemp);
 8001a7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a82:	ee17 3a90 	vmov	r3, s15
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff fef9 	bl	8001880 <ConvertDegToPulse>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b54      	ldr	r3, [pc, #336]	; (8001be4 <MotorMovePos+0x2ac>)
 8001a94:	601a      	str	r2, [r3, #0]
    g_nDutyCycle = (int16_t)PIDCompute(&tPIDControl, g_nCmdPulse, g_nActPulse, 0.01f);
 8001a96:	4b53      	ldr	r3, [pc, #332]	; (8001be4 <MotorMovePos+0x2ac>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa2:	4b4d      	ldr	r3, [pc, #308]	; (8001bd8 <MotorMovePos+0x2a0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	ee07 3a10 	vmov	s14, r3
 8001aaa:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001aae:	ed9f 1a4e 	vldr	s2, [pc, #312]	; 8001be8 <MotorMovePos+0x2b0>
 8001ab2:	eef0 0a47 	vmov.f32	s1, s14
 8001ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aba:	484c      	ldr	r0, [pc, #304]	; (8001bec <MotorMovePos+0x2b4>)
 8001abc:	f000 f952 	bl	8001d64 <PIDCompute>
 8001ac0:	eef0 7a40 	vmov.f32	s15, s0
 8001ac4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ac8:	ee17 3a90 	vmov	r3, s15
 8001acc:	b21b      	sxth	r3, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	4b47      	ldr	r3, [pc, #284]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001ad2:	601a      	str	r2, [r3, #0]
    if(g_nDutyCycle >= 0)
 8001ad4:	4b46      	ldr	r3, [pc, #280]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	db0c      	blt.n	8001af6 <MotorMovePos+0x1be>
    {
        MotorSetDir(1);
 8001adc:	2001      	movs	r0, #1
 8001ade:	f7ff fe71 	bl	80017c4 <MotorSetDir>
        MotorSetDuty(abs(g_nDutyCycle));
 8001ae2:	4b43      	ldr	r3, [pc, #268]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	bfb8      	it	lt
 8001aea:	425b      	neglt	r3, r3
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff fe88 	bl	8001804 <MotorSetDuty>
 8001af4:	e00f      	b.n	8001b16 <MotorMovePos+0x1de>
    }
    else if(g_nDutyCycle < 0)
 8001af6:	4b3e      	ldr	r3, [pc, #248]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	da0b      	bge.n	8001b16 <MotorMovePos+0x1de>
    {
        MotorSetDir(0);
 8001afe:	2000      	movs	r0, #0
 8001b00:	f7ff fe60 	bl	80017c4 <MotorSetDir>
        MotorSetDuty(abs(g_nDutyCycle));
 8001b04:	4b3a      	ldr	r3, [pc, #232]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	bfb8      	it	lt
 8001b0c:	425b      	neglt	r3, r3
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fe77 	bl	8001804 <MotorSetDuty>
    }

    if (tProfile.nTime > tProfile.dMidStep3)
 8001b16:	4b31      	ldr	r3, [pc, #196]	; (8001bdc <MotorMovePos+0x2a4>)
 8001b18:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001b1c:	4b2f      	ldr	r3, [pc, #188]	; (8001bdc <MotorMovePos+0x2a4>)
 8001b1e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001b22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2a:	dd1f      	ble.n	8001b6c <MotorMovePos+0x234>
    {
        __HAL_TIM_SetCounter(&htim4, 32768);
 8001b2c:	4b31      	ldr	r3, [pc, #196]	; (8001bf4 <MotorMovePos+0x2bc>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b34:	625a      	str	r2, [r3, #36]	; 0x24
        dPosTemp = 0;
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	607b      	str	r3, [r7, #4]
        g_nDutyCycle = 0;
 8001b3c:	4b2c      	ldr	r3, [pc, #176]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
        g_dCmdVel = 0;
 8001b42:	4b27      	ldr	r3, [pc, #156]	; (8001be0 <MotorMovePos+0x2a8>)
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
        tProfile.nTime = 0;
 8001b4a:	4b24      	ldr	r3, [pc, #144]	; (8001bdc <MotorMovePos+0x2a4>)
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	631a      	str	r2, [r3, #48]	; 0x30
        tProcess = NONE;
 8001b52:	4b29      	ldr	r3, [pc, #164]	; (8001bf8 <MotorMovePos+0x2c0>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	701a      	strb	r2, [r3, #0]
        MotorSetDuty(abs(g_nDutyCycle));
 8001b58:	4b25      	ldr	r3, [pc, #148]	; (8001bf0 <MotorMovePos+0x2b8>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	bfb8      	it	lt
 8001b60:	425b      	neglt	r3, r3
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fe4d 	bl	8001804 <MotorSetDuty>
 8001b6a:	e017      	b.n	8001b9c <MotorMovePos+0x264>
    }
    else
    {
        tPIDControl.nActPosSample[g_nIndex] = ConvertPulseToDeg(g_nActPulse);
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MotorMovePos+0x2a0>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	4a22      	ldr	r2, [pc, #136]	; (8001bfc <MotorMovePos+0x2c4>)
 8001b74:	8812      	ldrh	r2, [r2, #0]
 8001b76:	4614      	mov	r4, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fea7 	bl	80018cc <ConvertPulseToDeg>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	4619      	mov	r1, r3
 8001b82:	4a1a      	ldr	r2, [pc, #104]	; (8001bec <MotorMovePos+0x2b4>)
 8001b84:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	4413      	add	r3, r2
 8001b8c:	460a      	mov	r2, r1
 8001b8e:	809a      	strh	r2, [r3, #4]
        g_nIndex ++;
 8001b90:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <MotorMovePos+0x2c4>)
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	3301      	adds	r3, #1
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <MotorMovePos+0x2c4>)
 8001b9a:	801a      	strh	r2, [r3, #0]
    }

    tProfile.nTime += 0.01;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <MotorMovePos+0x2a4>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7fe fcd1 	bl	8000548 <__aeabi_f2d>
 8001ba6:	a30a      	add	r3, pc, #40	; (adr r3, 8001bd0 <MotorMovePos+0x298>)
 8001ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bac:	f7fe fb6e 	bl	800028c <__adddf3>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f7fe ffce 	bl	8000b58 <__aeabi_d2f>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	4a07      	ldr	r2, [pc, #28]	; (8001bdc <MotorMovePos+0x2a4>)
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd90      	pop	{r4, r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	f3af 8000 	nop.w
 8001bd0:	47ae147b 	.word	0x47ae147b
 8001bd4:	3f847ae1 	.word	0x3f847ae1
 8001bd8:	20000a5c 	.word	0x20000a5c
 8001bdc:	20000a20 	.word	0x20000a20
 8001be0:	20000a58 	.word	0x20000a58
 8001be4:	20000a60 	.word	0x20000a60
 8001be8:	3c23d70a 	.word	0x3c23d70a
 8001bec:	200000ac 	.word	0x200000ac
 8001bf0:	20000a54 	.word	0x20000a54
 8001bf4:	20000b28 	.word	0x20000b28
 8001bf8:	200000a8 	.word	0x200000a8
 8001bfc:	20000a64 	.word	0x20000a64

08001c00 <MotorTuning>:

void MotorTuning(uint16_t nPos)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	80fb      	strh	r3, [r7, #6]
    uint32_t nPulse;
    MotorGetPulse(&nPulse);
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff fe80 	bl	8001914 <MotorGetPulse>
    g_nActPulse = nPulse - 32768;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001c1a:	4a2f      	ldr	r2, [pc, #188]	; (8001cd8 <MotorTuning+0xd8>)
 8001c1c:	6013      	str	r3, [r2, #0]

    g_nCmdPulse = ConvertDegToPulse(nPos);
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fe2d 	bl	8001880 <ConvertDegToPulse>
 8001c26:	4603      	mov	r3, r0
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b2c      	ldr	r3, [pc, #176]	; (8001cdc <MotorTuning+0xdc>)
 8001c2c:	601a      	str	r2, [r3, #0]
    g_nDutyCycle = (int16_t)PIDCompute(&tPIDControl, g_nCmdPulse, g_nActPulse, 0.01f);
 8001c2e:	4b2b      	ldr	r3, [pc, #172]	; (8001cdc <MotorTuning+0xdc>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	ee07 3a90 	vmov	s15, r3
 8001c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c3a:	4b27      	ldr	r3, [pc, #156]	; (8001cd8 <MotorTuning+0xd8>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	ee07 3a10 	vmov	s14, r3
 8001c42:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001c46:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8001ce0 <MotorTuning+0xe0>
 8001c4a:	eef0 0a47 	vmov.f32	s1, s14
 8001c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c52:	4824      	ldr	r0, [pc, #144]	; (8001ce4 <MotorTuning+0xe4>)
 8001c54:	f000 f886 	bl	8001d64 <PIDCompute>
 8001c58:	eef0 7a40 	vmov.f32	s15, s0
 8001c5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c60:	ee17 3a90 	vmov	r3, s15
 8001c64:	b21b      	sxth	r3, r3
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b1f      	ldr	r3, [pc, #124]	; (8001ce8 <MotorTuning+0xe8>)
 8001c6a:	601a      	str	r2, [r3, #0]
    if(g_nDutyCycle >= 0)
 8001c6c:	4b1e      	ldr	r3, [pc, #120]	; (8001ce8 <MotorTuning+0xe8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	db0c      	blt.n	8001c8e <MotorTuning+0x8e>
    {
        MotorSetDir(1);
 8001c74:	2001      	movs	r0, #1
 8001c76:	f7ff fda5 	bl	80017c4 <MotorSetDir>
        MotorSetDuty(abs(g_nDutyCycle));
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ce8 <MotorTuning+0xe8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	bfb8      	it	lt
 8001c82:	425b      	neglt	r3, r3
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fdbc 	bl	8001804 <MotorSetDuty>
 8001c8c:	e00f      	b.n	8001cae <MotorTuning+0xae>
    }
    else if(g_nDutyCycle < 0)
 8001c8e:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <MotorTuning+0xe8>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	da0b      	bge.n	8001cae <MotorTuning+0xae>
    {
        MotorSetDir(0);
 8001c96:	2000      	movs	r0, #0
 8001c98:	f7ff fd94 	bl	80017c4 <MotorSetDir>
        MotorSetDuty(abs(g_nDutyCycle));
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <MotorTuning+0xe8>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	bfb8      	it	lt
 8001ca4:	425b      	neglt	r3, r3
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fdab 	bl	8001804 <MotorSetDuty>
    }

    //Store Data

    tPIDControl.nSampleTuningPID[g_nIndex] = g_nActPulse;
 8001cae:	4b0a      	ldr	r3, [pc, #40]	; (8001cd8 <MotorTuning+0xd8>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <MotorTuning+0xec>)
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	b291      	uxth	r1, r2
 8001cb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <MotorTuning+0xe4>)
 8001cba:	3308      	adds	r3, #8
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	809a      	strh	r2, [r3, #4]
    g_nIndex++;
 8001cc4:	4b09      	ldr	r3, [pc, #36]	; (8001cec <MotorTuning+0xec>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	4b07      	ldr	r3, [pc, #28]	; (8001cec <MotorTuning+0xec>)
 8001cce:	801a      	strh	r2, [r3, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20000a5c 	.word	0x20000a5c
 8001cdc:	20000a60 	.word	0x20000a60
 8001ce0:	3c23d70a 	.word	0x3c23d70a
 8001ce4:	200000ac 	.word	0x200000ac
 8001ce8:	20000a54 	.word	0x20000a54
 8001cec:	20000a64 	.word	0x20000a64

08001cf0 <PIDReset>:

float g_dPIDError = 0;

//reset PID params
void PIDReset(PID_CONTROL_t *PID_Ctrl)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    PID_Ctrl->dIntergral = 0.0f;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	611a      	str	r2, [r3, #16]
    PID_Ctrl->dErrorTerm = 0.0f;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	60da      	str	r2, [r3, #12]
    g_dPIDError = 0;
 8001d08:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <PIDReset+0x2c>)
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	20000a68 	.word	0x20000a68

08001d20 <PIDInit>:

//init PID
void PIDInit(PID_CONTROL_t *PID_Ctrl, float dKp, float dKi, float dKd)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d2c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001d30:	ed87 1a00 	vstr	s2, [r7]
    PIDReset(PID_Ctrl);
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f7ff ffdb 	bl	8001cf0 <PIDReset>
    PID_Ctrl->dKp = dKp;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	601a      	str	r2, [r3, #0]
    PID_Ctrl->dKi = dKi;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	605a      	str	r2, [r3, #4]
    PID_Ctrl->dKd = dKd;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	609a      	str	r2, [r3, #8]
    __HAL_TIM_SetCounter(&htim4, 32768);
 8001d4c:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <PIDInit+0x40>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d54:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d56:	bf00      	nop
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000b28 	.word	0x20000b28

08001d64 <PIDCompute>:
    PID_Ctrl->dKd = dKd;
}

//Compute PID Controllers
float PIDCompute(PID_CONTROL_t *PID_Ctrl, float dCmdValue, float dActValue, float dTs)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b089      	sub	sp, #36	; 0x24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d70:	edc7 0a01 	vstr	s1, [r7, #4]
 8001d74:	ed87 1a00 	vstr	s2, [r7]
    float dPIDResult;
    g_dPIDError = dCmdValue - dActValue;
 8001d78:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d84:	4b2f      	ldr	r3, [pc, #188]	; (8001e44 <PIDCompute+0xe0>)
 8001d86:	edc3 7a00 	vstr	s15, [r3]
    float dP = 0, dI = 0, dD = 0;
 8001d8a:	f04f 0300 	mov.w	r3, #0
 8001d8e:	61fb      	str	r3, [r7, #28]
 8001d90:	f04f 0300 	mov.w	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]

    dP = PID_Ctrl -> dKp *g_dPIDError;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	ed93 7a00 	vldr	s14, [r3]
 8001da2:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <PIDCompute+0xe0>)
 8001da4:	edd3 7a00 	vldr	s15, [r3]
 8001da8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dac:	edc7 7a07 	vstr	s15, [r7, #28]
    PID_Ctrl -> dIntergral += g_dPIDError;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	ed93 7a04 	vldr	s14, [r3, #16]
 8001db6:	4b23      	ldr	r3, [pc, #140]	; (8001e44 <PIDCompute+0xe0>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	edc3 7a04 	vstr	s15, [r3, #16]
    dI = PID_Ctrl->dKi * dTs/2 * PID_Ctrl->dIntergral;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dcc:	edd7 7a00 	vldr	s15, [r7]
 8001dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dd4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001dd8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	edd3 7a04 	vldr	s15, [r3, #16]
 8001de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de6:	edc7 7a06 	vstr	s15, [r7, #24]
    dD = PID_Ctrl->dKd * (g_dPIDError - PID_Ctrl->dErrorTerm) /dTs;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	ed93 7a02 	vldr	s14, [r3, #8]
 8001df0:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <PIDCompute+0xe0>)
 8001df2:	edd3 6a00 	vldr	s13, [r3]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001dfc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e00:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001e04:	ed97 7a00 	vldr	s14, [r7]
 8001e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e0c:	edc7 7a05 	vstr	s15, [r7, #20]
    dPIDResult = dP + dI + dD;
 8001e10:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e14:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e1c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e24:	edc7 7a04 	vstr	s15, [r7, #16]
    PID_Ctrl->dErrorTerm = g_dPIDError;
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <PIDCompute+0xe0>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	60da      	str	r2, [r3, #12]

    return dPIDResult;
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	ee07 3a90 	vmov	s15, r3
}
 8001e36:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3a:	3724      	adds	r7, #36	; 0x24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	20000a68 	.word	0x20000a68

08001e48 <subString>:
uint8_t ACK[] = {0x06U};
uint8_t SYN[] = {0x16U};

//cut the string
uint8_t *subString(uint8_t *pBuff, int nPos, int nIndex)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
    uint8_t *t = &pBuff[nPos];
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	4413      	add	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
    pBuff[nPos -1] = '\0';
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4413      	add	r3, r2
 8001e64:	2200      	movs	r2, #0
 8001e66:	701a      	strb	r2, [r3, #0]
    for(int i = nIndex; i <(strlen((char*)t) + 1); i++)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	e007      	b.n	8001e7e <subString+0x36>
    {
        t[i] = '\0';
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4413      	add	r3, r2
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
    for(int i = nIndex; i <(strlen((char*)t) + 1); i++)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	6938      	ldr	r0, [r7, #16]
 8001e80:	f7fe f9a6 	bl	80001d0 <strlen>
 8001e84:	4603      	mov	r3, r0
 8001e86:	1c5a      	adds	r2, r3, #1
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d8ef      	bhi.n	8001e6e <subString+0x26>
    }
    return t;
 8001e8e:	693b      	ldr	r3, [r7, #16]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <StrCompare>:


//Compare 2 string
bool StrCompare(uint8_t *pBuff, uint8_t *pSample, uint8_t nSize)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < nSize; i++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	e00e      	b.n	8001eca <StrCompare+0x32>
    {
        if(pBuff[i] != pSample[i])
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	781a      	ldrb	r2, [r3, #0]
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	68b9      	ldr	r1, [r7, #8]
 8001eb8:	440b      	add	r3, r1
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d001      	beq.n	8001ec4 <StrCompare+0x2c>
        {
            return false;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e007      	b.n	8001ed4 <StrCompare+0x3c>
    for (int i = 0; i < nSize; i++)
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	dbec      	blt.n	8001eac <StrCompare+0x14>
        }
    }
    return true;
 8001ed2:	2301      	movs	r3, #1
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	371c      	adds	r7, #28
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <SerialInit>:


//receive data
void SerialInit(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, (uint8_t *)g_nRxBuff, MAX_LEN);
 8001ee4:	2212      	movs	r2, #18
 8001ee6:	4903      	ldr	r1, [pc, #12]	; (8001ef4 <SerialInit+0x14>)
 8001ee8:	4803      	ldr	r0, [pc, #12]	; (8001ef8 <SerialInit+0x18>)
 8001eea:	f002 feac 	bl	8004c46 <HAL_UART_Receive_IT>
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000a6c 	.word	0x20000a6c
 8001ef8:	20000b70 	.word	0x20000b70

08001efc <SerialAcceptReceive>:

//receive data
void SerialAcceptReceive(void)
{	HAL_UART_Receive_IT(&huart1, (uint8_t*)g_nRxBuff, MAX_LEN);
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	2212      	movs	r2, #18
 8001f02:	4903      	ldr	r1, [pc, #12]	; (8001f10 <SerialAcceptReceive+0x14>)
 8001f04:	4803      	ldr	r0, [pc, #12]	; (8001f14 <SerialAcceptReceive+0x18>)
 8001f06:	f002 fe9e 	bl	8004c46 <HAL_UART_Receive_IT>
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000a6c 	.word	0x20000a6c
 8001f14:	20000b70 	.word	0x20000b70

08001f18 <SerialWriteComm>:

//send data to GUI
void SerialWriteComm(uint8_t *pStrCmd, uint8_t *pOpt, uint8_t *pData)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
    uint8_t *pBuff;
    pBuff = (uint8_t *)malloc(18);
 8001f24:	2012      	movs	r0, #18
 8001f26:	f003 fe51 	bl	8005bcc <malloc>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	617b      	str	r3, [r7, #20]
    uint8_t nIndex = 0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	74fb      	strb	r3, [r7, #19]

    memcpy(pBuff + nIndex, STX, 1);
 8001f32:	7cfb      	ldrb	r3, [r7, #19]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	4413      	add	r3, r2
 8001f38:	4a20      	ldr	r2, [pc, #128]	; (8001fbc <SerialWriteComm+0xa4>)
 8001f3a:	7812      	ldrb	r2, [r2, #0]
 8001f3c:	701a      	strb	r2, [r3, #0]
    nIndex += 1;
 8001f3e:	7cfb      	ldrb	r3, [r7, #19]
 8001f40:	3301      	adds	r3, #1
 8001f42:	74fb      	strb	r3, [r7, #19]
    memcpy(pBuff + nIndex, pStrCmd, 4);
 8001f44:	7cfb      	ldrb	r3, [r7, #19]
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4413      	add	r3, r2
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	6812      	ldr	r2, [r2, #0]
 8001f4e:	601a      	str	r2, [r3, #0]
    nIndex += 4;
 8001f50:	7cfb      	ldrb	r3, [r7, #19]
 8001f52:	3304      	adds	r3, #4
 8001f54:	74fb      	strb	r3, [r7, #19]
    memcpy(pBuff + nIndex, pOpt, 3);
 8001f56:	7cfb      	ldrb	r3, [r7, #19]
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	68b9      	ldr	r1, [r7, #8]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f003 fe43 	bl	8005bec <memcpy>
    nIndex += 3;
 8001f66:	7cfb      	ldrb	r3, [r7, #19]
 8001f68:	3303      	adds	r3, #3
 8001f6a:	74fb      	strb	r3, [r7, #19]
    memcpy(pBuff + nIndex, pData, 8);
 8001f6c:	7cfb      	ldrb	r3, [r7, #19]
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	4413      	add	r3, r2
 8001f72:	2208      	movs	r2, #8
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 fe38 	bl	8005bec <memcpy>
    nIndex += 8;
 8001f7c:	7cfb      	ldrb	r3, [r7, #19]
 8001f7e:	3308      	adds	r3, #8
 8001f80:	74fb      	strb	r3, [r7, #19]
    memcpy(pBuff + nIndex, ACK, 1);
 8001f82:	7cfb      	ldrb	r3, [r7, #19]
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	4413      	add	r3, r2
 8001f88:	4a0d      	ldr	r2, [pc, #52]	; (8001fc0 <SerialWriteComm+0xa8>)
 8001f8a:	7812      	ldrb	r2, [r2, #0]
 8001f8c:	701a      	strb	r2, [r3, #0]
    nIndex += 1;
 8001f8e:	7cfb      	ldrb	r3, [r7, #19]
 8001f90:	3301      	adds	r3, #1
 8001f92:	74fb      	strb	r3, [r7, #19]
    memcpy(pBuff + nIndex, ETX, 1);
 8001f94:	7cfb      	ldrb	r3, [r7, #19]
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	4413      	add	r3, r2
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <SerialWriteComm+0xac>)
 8001f9c:	7812      	ldrb	r2, [r2, #0]
 8001f9e:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit(&huart1, pBuff, MAX_LEN, 1000);
 8001fa0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fa4:	2212      	movs	r2, #18
 8001fa6:	6979      	ldr	r1, [r7, #20]
 8001fa8:	4807      	ldr	r0, [pc, #28]	; (8001fc8 <SerialWriteComm+0xb0>)
 8001faa:	f002 fdba 	bl	8004b22 <HAL_UART_Transmit>

    free(pBuff);
 8001fae:	6978      	ldr	r0, [r7, #20]
 8001fb0:	f003 fe14 	bl	8005bdc <free>

}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000000 	.word	0x20000000
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	20000004 	.word	0x20000004
 8001fc8:	20000b70 	.word	0x20000b70

08001fcc <SerialParse>:

//parse data to Command, Option, Data
void SerialParse(uint8_t *pBuff)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
    if((pBuff[0] == STX[0] && (pBuff[17] == ETX[0])))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	781a      	ldrb	r2, [r3, #0]
 8001fd8:	4b16      	ldr	r3, [pc, #88]	; (8002034 <SerialParse+0x68>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d125      	bne.n	800202c <SerialParse+0x60>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3311      	adds	r3, #17
 8001fe4:	781a      	ldrb	r2, [r3, #0]
 8001fe6:	4b14      	ldr	r3, [pc, #80]	; (8002038 <SerialParse+0x6c>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d11e      	bne.n	800202c <SerialParse+0x60>
  {
    memcpy(g_strCommand, subString(g_nRxBuff, 1,4), 4);
 8001fee:	2204      	movs	r2, #4
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	4812      	ldr	r0, [pc, #72]	; (800203c <SerialParse+0x70>)
 8001ff4:	f7ff ff28 	bl	8001e48 <subString>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4b10      	ldr	r3, [pc, #64]	; (8002040 <SerialParse+0x74>)
 8002000:	601a      	str	r2, [r3, #0]
    memcpy(g_nOption, subString(g_nRxBuff, 5,3), 3);
 8002002:	2203      	movs	r2, #3
 8002004:	2105      	movs	r1, #5
 8002006:	480d      	ldr	r0, [pc, #52]	; (800203c <SerialParse+0x70>)
 8002008:	f7ff ff1e 	bl	8001e48 <subString>
 800200c:	4602      	mov	r2, r0
 800200e:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <SerialParse+0x78>)
 8002010:	8811      	ldrh	r1, [r2, #0]
 8002012:	7892      	ldrb	r2, [r2, #2]
 8002014:	8019      	strh	r1, [r3, #0]
 8002016:	709a      	strb	r2, [r3, #2]
    memcpy(g_nData, subString(g_nRxBuff, 8,8), 8);
 8002018:	2208      	movs	r2, #8
 800201a:	2108      	movs	r1, #8
 800201c:	4807      	ldr	r0, [pc, #28]	; (800203c <SerialParse+0x70>)
 800201e:	f7ff ff13 	bl	8001e48 <subString>
 8002022:	4602      	mov	r2, r0
 8002024:	4b08      	ldr	r3, [pc, #32]	; (8002048 <SerialParse+0x7c>)
 8002026:	6810      	ldr	r0, [r2, #0]
 8002028:	6851      	ldr	r1, [r2, #4]
 800202a:	c303      	stmia	r3!, {r0, r1}
  }
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20000000 	.word	0x20000000
 8002038:	20000004 	.word	0x20000004
 800203c:	20000a6c 	.word	0x20000a6c
 8002040:	20000a80 	.word	0x20000a80
 8002044:	20000a84 	.word	0x20000a84
 8002048:	20000a88 	.word	0x20000a88

0800204c <HAL_UART_RxCpltCallback>:

//interupt uart RX
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
    if(huart ->Instance == huart1.Instance)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	4b06      	ldr	r3, [pc, #24]	; (8002074 <HAL_UART_RxCpltCallback+0x28>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d105      	bne.n	800206c <HAL_UART_RxCpltCallback+0x20>
  {
    g_bDataAvailable = true;
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <HAL_UART_RxCpltCallback+0x2c>)
 8002062:	2201      	movs	r2, #1
 8002064:	701a      	strb	r2, [r3, #0]
    SerialParse(g_nRxBuff);
 8002066:	4805      	ldr	r0, [pc, #20]	; (800207c <HAL_UART_RxCpltCallback+0x30>)
 8002068:	f7ff ffb0 	bl	8001fcc <SerialParse>
  }
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000b70 	.word	0x20000b70
 8002078:	20000a90 	.word	0x20000a90
 800207c:	20000a6c 	.word	0x20000a6c

08002080 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	4b10      	ldr	r3, [pc, #64]	; (80020cc <HAL_MspInit+0x4c>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208e:	4a0f      	ldr	r2, [pc, #60]	; (80020cc <HAL_MspInit+0x4c>)
 8002090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002094:	6453      	str	r3, [r2, #68]	; 0x44
 8002096:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <HAL_MspInit+0x4c>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	603b      	str	r3, [r7, #0]
 80020a6:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_MspInit+0x4c>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	4a08      	ldr	r2, [pc, #32]	; (80020cc <HAL_MspInit+0x4c>)
 80020ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b0:	6413      	str	r3, [r2, #64]	; 0x40
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_MspInit+0x4c>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40023800 	.word	0x40023800

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <NMI_Handler+0x4>

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <MemManage_Handler+0x4>

080020e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <UsageFault_Handler+0x4>

080020ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800211c:	f000 fb18 	bl	8002750 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <TIM2_IRQHandler+0x10>)
 800212a:	f001 fe53 	bl	8003dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000a98 	.word	0x20000a98

08002138 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <USART1_IRQHandler+0x10>)
 800213e:	f002 fdb3 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000b70 	.word	0x20000b70

0800214c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002154:	4a14      	ldr	r2, [pc, #80]	; (80021a8 <_sbrk+0x5c>)
 8002156:	4b15      	ldr	r3, [pc, #84]	; (80021ac <_sbrk+0x60>)
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002160:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <_sbrk+0x64>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d102      	bne.n	800216e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <_sbrk+0x64>)
 800216a:	4a12      	ldr	r2, [pc, #72]	; (80021b4 <_sbrk+0x68>)
 800216c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800216e:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <_sbrk+0x64>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	429a      	cmp	r2, r3
 800217a:	d207      	bcs.n	800218c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800217c:	f003 fcfc 	bl	8005b78 <__errno>
 8002180:	4603      	mov	r3, r0
 8002182:	220c      	movs	r2, #12
 8002184:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002186:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800218a:	e009      	b.n	80021a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800218c:	4b08      	ldr	r3, [pc, #32]	; (80021b0 <_sbrk+0x64>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002192:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <_sbrk+0x64>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	4a05      	ldr	r2, [pc, #20]	; (80021b0 <_sbrk+0x64>)
 800219c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20020000 	.word	0x20020000
 80021ac:	00000400 	.word	0x00000400
 80021b0:	20000a94 	.word	0x20000a94
 80021b4:	20000bc8 	.word	0x20000bc8

080021b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <SystemInit+0x20>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c2:	4a05      	ldr	r2, [pc, #20]	; (80021d8 <SystemInit+0x20>)
 80021c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021e2:	f107 0308 	add.w	r3, r7, #8
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f0:	463b      	mov	r3, r7
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021f8:	4b1d      	ldr	r3, [pc, #116]	; (8002270 <MX_TIM2_Init+0x94>)
 80021fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <MX_TIM2_Init+0x94>)
 8002202:	2263      	movs	r2, #99	; 0x63
 8002204:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002206:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <MX_TIM2_Init+0x94>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3599;
 800220c:	4b18      	ldr	r3, [pc, #96]	; (8002270 <MX_TIM2_Init+0x94>)
 800220e:	f640 620f 	movw	r2, #3599	; 0xe0f
 8002212:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002214:	4b16      	ldr	r3, [pc, #88]	; (8002270 <MX_TIM2_Init+0x94>)
 8002216:	2200      	movs	r2, #0
 8002218:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800221a:	4b15      	ldr	r3, [pc, #84]	; (8002270 <MX_TIM2_Init+0x94>)
 800221c:	2200      	movs	r2, #0
 800221e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002220:	4813      	ldr	r0, [pc, #76]	; (8002270 <MX_TIM2_Init+0x94>)
 8002222:	f001 facb 	bl	80037bc <HAL_TIM_Base_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800222c:	f7ff fac4 	bl	80017b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002230:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002234:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002236:	f107 0308 	add.w	r3, r7, #8
 800223a:	4619      	mov	r1, r3
 800223c:	480c      	ldr	r0, [pc, #48]	; (8002270 <MX_TIM2_Init+0x94>)
 800223e:	f001 ff93 	bl	8004168 <HAL_TIM_ConfigClockSource>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002248:	f7ff fab6 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800224c:	2300      	movs	r3, #0
 800224e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002250:	2300      	movs	r3, #0
 8002252:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002254:	463b      	mov	r3, r7
 8002256:	4619      	mov	r1, r3
 8002258:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_TIM2_Init+0x94>)
 800225a:	f002 fb85 	bl	8004968 <HAL_TIMEx_MasterConfigSynchronization>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002264:	f7ff faa8 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002268:	bf00      	nop
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20000a98 	.word	0x20000a98

08002274 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08a      	sub	sp, #40	; 0x28
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227a:	f107 0320 	add.w	r3, r7, #32
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002284:	1d3b      	adds	r3, r7, #4
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	605a      	str	r2, [r3, #4]
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	60da      	str	r2, [r3, #12]
 8002290:	611a      	str	r2, [r3, #16]
 8002292:	615a      	str	r2, [r3, #20]
 8002294:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002296:	4b22      	ldr	r3, [pc, #136]	; (8002320 <MX_TIM3_Init+0xac>)
 8002298:	4a22      	ldr	r2, [pc, #136]	; (8002324 <MX_TIM3_Init+0xb0>)
 800229a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9;
 800229c:	4b20      	ldr	r3, [pc, #128]	; (8002320 <MX_TIM3_Init+0xac>)
 800229e:	2209      	movs	r2, #9
 80022a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80022a2:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <MX_TIM3_Init+0xac>)
 80022a4:	2260      	movs	r2, #96	; 0x60
 80022a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 80022a8:	4b1d      	ldr	r3, [pc, #116]	; (8002320 <MX_TIM3_Init+0xac>)
 80022aa:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80022ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022b0:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <MX_TIM3_Init+0xac>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b6:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <MX_TIM3_Init+0xac>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80022bc:	4818      	ldr	r0, [pc, #96]	; (8002320 <MX_TIM3_Init+0xac>)
 80022be:	f001 fb3d 	bl	800393c <HAL_TIM_PWM_Init>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80022c8:	f7ff fa76 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022cc:	2300      	movs	r3, #0
 80022ce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022d4:	f107 0320 	add.w	r3, r7, #32
 80022d8:	4619      	mov	r1, r3
 80022da:	4811      	ldr	r0, [pc, #68]	; (8002320 <MX_TIM3_Init+0xac>)
 80022dc:	f002 fb44 	bl	8004968 <HAL_TIMEx_MasterConfigSynchronization>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80022e6:	f7ff fa67 	bl	80017b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022ea:	2360      	movs	r3, #96	; 0x60
 80022ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	2200      	movs	r2, #0
 80022fe:	4619      	mov	r1, r3
 8002300:	4807      	ldr	r0, [pc, #28]	; (8002320 <MX_TIM3_Init+0xac>)
 8002302:	f001 fe6f 	bl	8003fe4 <HAL_TIM_PWM_ConfigChannel>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800230c:	f7ff fa54 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002310:	4803      	ldr	r0, [pc, #12]	; (8002320 <MX_TIM3_Init+0xac>)
 8002312:	f000 f8ed 	bl	80024f0 <HAL_TIM_MspPostInit>

}
 8002316:	bf00      	nop
 8002318:	3728      	adds	r7, #40	; 0x28
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20000ae0 	.word	0x20000ae0
 8002324:	40000400 	.word	0x40000400

08002328 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08c      	sub	sp, #48	; 0x30
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	2224      	movs	r2, #36	; 0x24
 8002334:	2100      	movs	r1, #0
 8002336:	4618      	mov	r0, r3
 8002338:	f003 fc66 	bl	8005c08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233c:	1d3b      	adds	r3, r7, #4
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002344:	4b20      	ldr	r3, [pc, #128]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002346:	4a21      	ldr	r2, [pc, #132]	; (80023cc <MX_TIM4_Init+0xa4>)
 8002348:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800234a:	4b1f      	ldr	r3, [pc, #124]	; (80023c8 <MX_TIM4_Init+0xa0>)
 800234c:	2200      	movs	r2, #0
 800234e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002350:	4b1d      	ldr	r3, [pc, #116]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002356:	4b1c      	ldr	r3, [pc, #112]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002358:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800235c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235e:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002360:	2200      	movs	r2, #0
 8002362:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002364:	4b18      	ldr	r3, [pc, #96]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002366:	2200      	movs	r2, #0
 8002368:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800236a:	2303      	movs	r3, #3
 800236c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002372:	2301      	movs	r3, #1
 8002374:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002376:	2300      	movs	r3, #0
 8002378:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002382:	2301      	movs	r3, #1
 8002384:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002386:	2300      	movs	r3, #0
 8002388:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4619      	mov	r1, r3
 8002394:	480c      	ldr	r0, [pc, #48]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002396:	f001 fbe9 	bl	8003b6c <HAL_TIM_Encoder_Init>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80023a0:	f7ff fa0a 	bl	80017b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023a4:	2300      	movs	r3, #0
 80023a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	4619      	mov	r1, r3
 80023b0:	4805      	ldr	r0, [pc, #20]	; (80023c8 <MX_TIM4_Init+0xa0>)
 80023b2:	f002 fad9 	bl	8004968 <HAL_TIMEx_MasterConfigSynchronization>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80023bc:	f7ff f9fc 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023c0:	bf00      	nop
 80023c2:	3730      	adds	r7, #48	; 0x30
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20000b28 	.word	0x20000b28
 80023cc:	40000800 	.word	0x40000800

080023d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023e0:	d115      	bne.n	800240e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <HAL_TIM_Base_MspInit+0x48>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	4a0b      	ldr	r2, [pc, #44]	; (8002418 <HAL_TIM_Base_MspInit+0x48>)
 80023ec:	f043 0301 	orr.w	r3, r3, #1
 80023f0:	6413      	str	r3, [r2, #64]	; 0x40
 80023f2:	4b09      	ldr	r3, [pc, #36]	; (8002418 <HAL_TIM_Base_MspInit+0x48>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2101      	movs	r1, #1
 8002402:	201c      	movs	r0, #28
 8002404:	f000 fac3 	bl	800298e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002408:	201c      	movs	r0, #28
 800240a:	f000 fadc 	bl	80029c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800240e:	bf00      	nop
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40023800 	.word	0x40023800

0800241c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a0b      	ldr	r2, [pc, #44]	; (8002458 <HAL_TIM_PWM_MspInit+0x3c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d10d      	bne.n	800244a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <HAL_TIM_PWM_MspInit+0x40>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	4a09      	ldr	r2, [pc, #36]	; (800245c <HAL_TIM_PWM_MspInit+0x40>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6413      	str	r3, [r2, #64]	; 0x40
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <HAL_TIM_PWM_MspInit+0x40>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40000400 	.word	0x40000400
 800245c:	40023800 	.word	0x40023800

08002460 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	; 0x28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a19      	ldr	r2, [pc, #100]	; (80024e4 <HAL_TIM_Encoder_MspInit+0x84>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d12c      	bne.n	80024dc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	4a17      	ldr	r2, [pc, #92]	; (80024e8 <HAL_TIM_Encoder_MspInit+0x88>)
 800248c:	f043 0304 	orr.w	r3, r3, #4
 8002490:	6413      	str	r3, [r2, #64]	; 0x40
 8002492:	4b15      	ldr	r3, [pc, #84]	; (80024e8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	613b      	str	r3, [r7, #16]
 800249c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <HAL_TIM_Encoder_MspInit+0x88>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a10      	ldr	r2, [pc, #64]	; (80024e8 <HAL_TIM_Encoder_MspInit+0x88>)
 80024a8:	f043 0308 	orr.w	r3, r3, #8
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b0e      	ldr	r3, [pc, #56]	; (80024e8 <HAL_TIM_Encoder_MspInit+0x88>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80024ba:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80024be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	2302      	movs	r3, #2
 80024c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c8:	2300      	movs	r3, #0
 80024ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80024cc:	2302      	movs	r3, #2
 80024ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024d0:	f107 0314 	add.w	r3, r7, #20
 80024d4:	4619      	mov	r1, r3
 80024d6:	4805      	ldr	r0, [pc, #20]	; (80024ec <HAL_TIM_Encoder_MspInit+0x8c>)
 80024d8:	f000 fb22 	bl	8002b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80024dc:	bf00      	nop
 80024de:	3728      	adds	r7, #40	; 0x28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40000800 	.word	0x40000800
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40020c00 	.word	0x40020c00

080024f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f8:	f107 030c 	add.w	r3, r7, #12
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	60da      	str	r2, [r3, #12]
 8002506:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a12      	ldr	r2, [pc, #72]	; (8002558 <HAL_TIM_MspPostInit+0x68>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d11d      	bne.n	800254e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]
 8002516:	4b11      	ldr	r3, [pc, #68]	; (800255c <HAL_TIM_MspPostInit+0x6c>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	4a10      	ldr	r2, [pc, #64]	; (800255c <HAL_TIM_MspPostInit+0x6c>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	6313      	str	r3, [r2, #48]	; 0x30
 8002522:	4b0e      	ldr	r3, [pc, #56]	; (800255c <HAL_TIM_MspPostInit+0x6c>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	60bb      	str	r3, [r7, #8]
 800252c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800252e:	2340      	movs	r3, #64	; 0x40
 8002530:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002532:	2302      	movs	r3, #2
 8002534:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253a:	2300      	movs	r3, #0
 800253c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800253e:	2302      	movs	r3, #2
 8002540:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002542:	f107 030c 	add.w	r3, r7, #12
 8002546:	4619      	mov	r1, r3
 8002548:	4805      	ldr	r0, [pc, #20]	; (8002560 <HAL_TIM_MspPostInit+0x70>)
 800254a:	f000 fae9 	bl	8002b20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800254e:	bf00      	nop
 8002550:	3720      	adds	r7, #32
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40000400 	.word	0x40000400
 800255c:	40023800 	.word	0x40023800
 8002560:	40020000 	.word	0x40020000

08002564 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002568:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 800256a:	4a12      	ldr	r2, [pc, #72]	; (80025b4 <MX_USART1_UART_Init+0x50>)
 800256c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 8002570:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002574:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002576:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 800257e:	2200      	movs	r2, #0
 8002580:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002582:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 8002584:	2200      	movs	r2, #0
 8002586:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 800258a:	220c      	movs	r2, #12
 800258c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 8002590:	2200      	movs	r2, #0
 8002592:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 8002596:	2200      	movs	r2, #0
 8002598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800259a:	4805      	ldr	r0, [pc, #20]	; (80025b0 <MX_USART1_UART_Init+0x4c>)
 800259c:	f002 fa74 	bl	8004a88 <HAL_UART_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80025a6:	f7ff f907 	bl	80017b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000b70 	.word	0x20000b70
 80025b4:	40011000 	.word	0x40011000

080025b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	; 0x28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	605a      	str	r2, [r3, #4]
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	60da      	str	r2, [r3, #12]
 80025ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a1d      	ldr	r2, [pc, #116]	; (800264c <HAL_UART_MspInit+0x94>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d133      	bne.n	8002642 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_UART_MspInit+0x98>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e2:	4a1b      	ldr	r2, [pc, #108]	; (8002650 <HAL_UART_MspInit+0x98>)
 80025e4:	f043 0310 	orr.w	r3, r3, #16
 80025e8:	6453      	str	r3, [r2, #68]	; 0x44
 80025ea:	4b19      	ldr	r3, [pc, #100]	; (8002650 <HAL_UART_MspInit+0x98>)
 80025ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ee:	f003 0310 	and.w	r3, r3, #16
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_UART_MspInit+0x98>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	4a14      	ldr	r2, [pc, #80]	; (8002650 <HAL_UART_MspInit+0x98>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	6313      	str	r3, [r2, #48]	; 0x30
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_UART_MspInit+0x98>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002612:	23c0      	movs	r3, #192	; 0xc0
 8002614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002616:	2302      	movs	r3, #2
 8002618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261e:	2303      	movs	r3, #3
 8002620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002622:	2307      	movs	r3, #7
 8002624:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002626:	f107 0314 	add.w	r3, r7, #20
 800262a:	4619      	mov	r1, r3
 800262c:	4809      	ldr	r0, [pc, #36]	; (8002654 <HAL_UART_MspInit+0x9c>)
 800262e:	f000 fa77 	bl	8002b20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2100      	movs	r1, #0
 8002636:	2025      	movs	r0, #37	; 0x25
 8002638:	f000 f9a9 	bl	800298e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800263c:	2025      	movs	r0, #37	; 0x25
 800263e:	f000 f9c2 	bl	80029c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002642:	bf00      	nop
 8002644:	3728      	adds	r7, #40	; 0x28
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40011000 	.word	0x40011000
 8002650:	40023800 	.word	0x40023800
 8002654:	40020400 	.word	0x40020400

08002658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002658:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002690 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800265c:	480d      	ldr	r0, [pc, #52]	; (8002694 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800265e:	490e      	ldr	r1, [pc, #56]	; (8002698 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002660:	4a0e      	ldr	r2, [pc, #56]	; (800269c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002664:	e002      	b.n	800266c <LoopCopyDataInit>

08002666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800266a:	3304      	adds	r3, #4

0800266c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800266c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800266e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002670:	d3f9      	bcc.n	8002666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002672:	4a0b      	ldr	r2, [pc, #44]	; (80026a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002674:	4c0b      	ldr	r4, [pc, #44]	; (80026a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002678:	e001      	b.n	800267e <LoopFillZerobss>

0800267a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800267a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800267c:	3204      	adds	r2, #4

0800267e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800267e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002680:	d3fb      	bcc.n	800267a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002682:	f7ff fd99 	bl	80021b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002686:	f003 fa7d 	bl	8005b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800268a:	f7fe fc99 	bl	8000fc0 <main>
  bx  lr    
 800268e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002690:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002698:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800269c:	080073e8 	.word	0x080073e8
  ldr r2, =_sbss
 80026a0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80026a4:	20000bc8 	.word	0x20000bc8

080026a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026a8:	e7fe      	b.n	80026a8 <ADC_IRQHandler>
	...

080026ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026b0:	4b0e      	ldr	r3, [pc, #56]	; (80026ec <HAL_Init+0x40>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a0d      	ldr	r2, [pc, #52]	; (80026ec <HAL_Init+0x40>)
 80026b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026bc:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <HAL_Init+0x40>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a0a      	ldr	r2, [pc, #40]	; (80026ec <HAL_Init+0x40>)
 80026c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026c8:	4b08      	ldr	r3, [pc, #32]	; (80026ec <HAL_Init+0x40>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a07      	ldr	r2, [pc, #28]	; (80026ec <HAL_Init+0x40>)
 80026ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d4:	2003      	movs	r0, #3
 80026d6:	f000 f94f 	bl	8002978 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026da:	200f      	movs	r0, #15
 80026dc:	f000 f808 	bl	80026f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026e0:	f7ff fcce 	bl	8002080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023c00 	.word	0x40023c00

080026f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026f8:	4b12      	ldr	r3, [pc, #72]	; (8002744 <HAL_InitTick+0x54>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4b12      	ldr	r3, [pc, #72]	; (8002748 <HAL_InitTick+0x58>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	4619      	mov	r1, r3
 8002702:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002706:	fbb3 f3f1 	udiv	r3, r3, r1
 800270a:	fbb2 f3f3 	udiv	r3, r2, r3
 800270e:	4618      	mov	r0, r3
 8002710:	f000 f967 	bl	80029e2 <HAL_SYSTICK_Config>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e00e      	b.n	800273c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b0f      	cmp	r3, #15
 8002722:	d80a      	bhi.n	800273a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002724:	2200      	movs	r2, #0
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800272c:	f000 f92f 	bl	800298e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002730:	4a06      	ldr	r2, [pc, #24]	; (800274c <HAL_InitTick+0x5c>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
 8002738:	e000      	b.n	800273c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
}
 800273c:	4618      	mov	r0, r3
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	2000000c 	.word	0x2000000c
 8002748:	20000014 	.word	0x20000014
 800274c:	20000010 	.word	0x20000010

08002750 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002754:	4b06      	ldr	r3, [pc, #24]	; (8002770 <HAL_IncTick+0x20>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	461a      	mov	r2, r3
 800275a:	4b06      	ldr	r3, [pc, #24]	; (8002774 <HAL_IncTick+0x24>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4413      	add	r3, r2
 8002760:	4a04      	ldr	r2, [pc, #16]	; (8002774 <HAL_IncTick+0x24>)
 8002762:	6013      	str	r3, [r2, #0]
}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	20000014 	.word	0x20000014
 8002774:	20000bb4 	.word	0x20000bb4

08002778 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return uwTick;
 800277c:	4b03      	ldr	r3, [pc, #12]	; (800278c <HAL_GetTick+0x14>)
 800277e:	681b      	ldr	r3, [r3, #0]
}
 8002780:	4618      	mov	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000bb4 	.word	0x20000bb4

08002790 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff ffee 	bl	8002778 <HAL_GetTick>
 800279c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027a8:	d005      	beq.n	80027b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027aa:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <HAL_Delay+0x44>)
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	461a      	mov	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4413      	add	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027b6:	bf00      	nop
 80027b8:	f7ff ffde 	bl	8002778 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d8f7      	bhi.n	80027b8 <HAL_Delay+0x28>
  {
  }
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000014 	.word	0x20000014

080027d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e8:	4b0c      	ldr	r3, [pc, #48]	; (800281c <__NVIC_SetPriorityGrouping+0x44>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027f4:	4013      	ands	r3, r2
 80027f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800280a:	4a04      	ldr	r2, [pc, #16]	; (800281c <__NVIC_SetPriorityGrouping+0x44>)
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	60d3      	str	r3, [r2, #12]
}
 8002810:	bf00      	nop
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002824:	4b04      	ldr	r3, [pc, #16]	; (8002838 <__NVIC_GetPriorityGrouping+0x18>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	0a1b      	lsrs	r3, r3, #8
 800282a:	f003 0307 	and.w	r3, r3, #7
}
 800282e:	4618      	mov	r0, r3
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	2b00      	cmp	r3, #0
 800284c:	db0b      	blt.n	8002866 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	f003 021f 	and.w	r2, r3, #31
 8002854:	4907      	ldr	r1, [pc, #28]	; (8002874 <__NVIC_EnableIRQ+0x38>)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	2001      	movs	r0, #1
 800285e:	fa00 f202 	lsl.w	r2, r0, r2
 8002862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	e000e100 	.word	0xe000e100

08002878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	6039      	str	r1, [r7, #0]
 8002882:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002888:	2b00      	cmp	r3, #0
 800288a:	db0a      	blt.n	80028a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	b2da      	uxtb	r2, r3
 8002890:	490c      	ldr	r1, [pc, #48]	; (80028c4 <__NVIC_SetPriority+0x4c>)
 8002892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002896:	0112      	lsls	r2, r2, #4
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	440b      	add	r3, r1
 800289c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028a0:	e00a      	b.n	80028b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	4908      	ldr	r1, [pc, #32]	; (80028c8 <__NVIC_SetPriority+0x50>)
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	3b04      	subs	r3, #4
 80028b0:	0112      	lsls	r2, r2, #4
 80028b2:	b2d2      	uxtb	r2, r2
 80028b4:	440b      	add	r3, r1
 80028b6:	761a      	strb	r2, [r3, #24]
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000e100 	.word	0xe000e100
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b089      	sub	sp, #36	; 0x24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f003 0307 	and.w	r3, r3, #7
 80028de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f1c3 0307 	rsb	r3, r3, #7
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	bf28      	it	cs
 80028ea:	2304      	movcs	r3, #4
 80028ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	3304      	adds	r3, #4
 80028f2:	2b06      	cmp	r3, #6
 80028f4:	d902      	bls.n	80028fc <NVIC_EncodePriority+0x30>
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	3b03      	subs	r3, #3
 80028fa:	e000      	b.n	80028fe <NVIC_EncodePriority+0x32>
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002900:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	43da      	mvns	r2, r3
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	401a      	ands	r2, r3
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002914:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	fa01 f303 	lsl.w	r3, r1, r3
 800291e:	43d9      	mvns	r1, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002924:	4313      	orrs	r3, r2
         );
}
 8002926:	4618      	mov	r0, r3
 8002928:	3724      	adds	r7, #36	; 0x24
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
	...

08002934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3b01      	subs	r3, #1
 8002940:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002944:	d301      	bcc.n	800294a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002946:	2301      	movs	r3, #1
 8002948:	e00f      	b.n	800296a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800294a:	4a0a      	ldr	r2, [pc, #40]	; (8002974 <SysTick_Config+0x40>)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	3b01      	subs	r3, #1
 8002950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002952:	210f      	movs	r1, #15
 8002954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002958:	f7ff ff8e 	bl	8002878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800295c:	4b05      	ldr	r3, [pc, #20]	; (8002974 <SysTick_Config+0x40>)
 800295e:	2200      	movs	r2, #0
 8002960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002962:	4b04      	ldr	r3, [pc, #16]	; (8002974 <SysTick_Config+0x40>)
 8002964:	2207      	movs	r2, #7
 8002966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	e000e010 	.word	0xe000e010

08002978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff ff29 	bl	80027d8 <__NVIC_SetPriorityGrouping>
}
 8002986:	bf00      	nop
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800298e:	b580      	push	{r7, lr}
 8002990:	b086      	sub	sp, #24
 8002992:	af00      	add	r7, sp, #0
 8002994:	4603      	mov	r3, r0
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029a0:	f7ff ff3e 	bl	8002820 <__NVIC_GetPriorityGrouping>
 80029a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	68b9      	ldr	r1, [r7, #8]
 80029aa:	6978      	ldr	r0, [r7, #20]
 80029ac:	f7ff ff8e 	bl	80028cc <NVIC_EncodePriority>
 80029b0:	4602      	mov	r2, r0
 80029b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029b6:	4611      	mov	r1, r2
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff5d 	bl	8002878 <__NVIC_SetPriority>
}
 80029be:	bf00      	nop
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	4603      	mov	r3, r0
 80029ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff ff31 	bl	800283c <__NVIC_EnableIRQ>
}
 80029da:	bf00      	nop
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b082      	sub	sp, #8
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7ff ffa2 	bl	8002934 <SysTick_Config>
 80029f0:	4603      	mov	r3, r0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b084      	sub	sp, #16
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a06:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a08:	f7ff feb6 	bl	8002778 <HAL_GetTick>
 8002a0c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d008      	beq.n	8002a2c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2280      	movs	r2, #128	; 0x80
 8002a1e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e052      	b.n	8002ad2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 0216 	bic.w	r2, r2, #22
 8002a3a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	695a      	ldr	r2, [r3, #20]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a4a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d103      	bne.n	8002a5c <HAL_DMA_Abort+0x62>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d007      	beq.n	8002a6c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0208 	bic.w	r2, r2, #8
 8002a6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0201 	bic.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a7c:	e013      	b.n	8002aa6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a7e:	f7ff fe7b 	bl	8002778 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b05      	cmp	r3, #5
 8002a8a:	d90c      	bls.n	8002aa6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2203      	movs	r2, #3
 8002a96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e015      	b.n	8002ad2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e4      	bne.n	8002a7e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab8:	223f      	movs	r2, #63	; 0x3f
 8002aba:	409a      	lsls	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d004      	beq.n	8002af8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2280      	movs	r2, #128	; 0x80
 8002af2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e00c      	b.n	8002b12 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2205      	movs	r2, #5
 8002afc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0201 	bic.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
	...

08002b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b089      	sub	sp, #36	; 0x24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	e16b      	b.n	8002e14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	f040 815a 	bne.w	8002e0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d005      	beq.n	8002b72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d130      	bne.n	8002bd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ba8:	2201      	movs	r2, #1
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 0201 	and.w	r2, r3, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d017      	beq.n	8002c10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	2203      	movs	r2, #3
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d123      	bne.n	8002c64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	08da      	lsrs	r2, r3, #3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3208      	adds	r2, #8
 8002c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3208      	adds	r2, #8
 8002c5e:	69b9      	ldr	r1, [r7, #24]
 8002c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f003 0203 	and.w	r2, r3, #3
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80b4 	beq.w	8002e0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b60      	ldr	r3, [pc, #384]	; (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cae:	4a5f      	ldr	r2, [pc, #380]	; (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb6:	4b5d      	ldr	r3, [pc, #372]	; (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cc2:	4a5b      	ldr	r2, [pc, #364]	; (8002e30 <HAL_GPIO_Init+0x310>)
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	089b      	lsrs	r3, r3, #2
 8002cc8:	3302      	adds	r3, #2
 8002cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	220f      	movs	r2, #15
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a52      	ldr	r2, [pc, #328]	; (8002e34 <HAL_GPIO_Init+0x314>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d02b      	beq.n	8002d46 <HAL_GPIO_Init+0x226>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a51      	ldr	r2, [pc, #324]	; (8002e38 <HAL_GPIO_Init+0x318>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d025      	beq.n	8002d42 <HAL_GPIO_Init+0x222>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a50      	ldr	r2, [pc, #320]	; (8002e3c <HAL_GPIO_Init+0x31c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d01f      	beq.n	8002d3e <HAL_GPIO_Init+0x21e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a4f      	ldr	r2, [pc, #316]	; (8002e40 <HAL_GPIO_Init+0x320>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d019      	beq.n	8002d3a <HAL_GPIO_Init+0x21a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a4e      	ldr	r2, [pc, #312]	; (8002e44 <HAL_GPIO_Init+0x324>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <HAL_GPIO_Init+0x216>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a4d      	ldr	r2, [pc, #308]	; (8002e48 <HAL_GPIO_Init+0x328>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00d      	beq.n	8002d32 <HAL_GPIO_Init+0x212>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4c      	ldr	r2, [pc, #304]	; (8002e4c <HAL_GPIO_Init+0x32c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <HAL_GPIO_Init+0x20e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4b      	ldr	r2, [pc, #300]	; (8002e50 <HAL_GPIO_Init+0x330>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d101      	bne.n	8002d2a <HAL_GPIO_Init+0x20a>
 8002d26:	2307      	movs	r3, #7
 8002d28:	e00e      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d2a:	2308      	movs	r3, #8
 8002d2c:	e00c      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d2e:	2306      	movs	r3, #6
 8002d30:	e00a      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d32:	2305      	movs	r3, #5
 8002d34:	e008      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d36:	2304      	movs	r3, #4
 8002d38:	e006      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e004      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e002      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d42:	2301      	movs	r3, #1
 8002d44:	e000      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d46:	2300      	movs	r3, #0
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	f002 0203 	and.w	r2, r2, #3
 8002d4e:	0092      	lsls	r2, r2, #2
 8002d50:	4093      	lsls	r3, r2
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d58:	4935      	ldr	r1, [pc, #212]	; (8002e30 <HAL_GPIO_Init+0x310>)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d66:	4b3b      	ldr	r3, [pc, #236]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	4013      	ands	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d8a:	4a32      	ldr	r2, [pc, #200]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d90:	4b30      	ldr	r3, [pc, #192]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002db4:	4a27      	ldr	r2, [pc, #156]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dba:	4b26      	ldr	r3, [pc, #152]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dde:	4a1d      	ldr	r2, [pc, #116]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4013      	ands	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e08:	4a12      	ldr	r2, [pc, #72]	; (8002e54 <HAL_GPIO_Init+0x334>)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3301      	adds	r3, #1
 8002e12:	61fb      	str	r3, [r7, #28]
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	2b0f      	cmp	r3, #15
 8002e18:	f67f ae90 	bls.w	8002b3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e1c:	bf00      	nop
 8002e1e:	bf00      	nop
 8002e20:	3724      	adds	r7, #36	; 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40013800 	.word	0x40013800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	40020400 	.word	0x40020400
 8002e3c:	40020800 	.word	0x40020800
 8002e40:	40020c00 	.word	0x40020c00
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40021400 	.word	0x40021400
 8002e4c:	40021800 	.word	0x40021800
 8002e50:	40021c00 	.word	0x40021c00
 8002e54:	40013c00 	.word	0x40013c00

08002e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e68:	787b      	ldrb	r3, [r7, #1]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e74:	e003      	b.n	8002e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	041a      	lsls	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	619a      	str	r2, [r3, #24]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
	...

08002e8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e267      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d075      	beq.n	8002f96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eaa:	4b88      	ldr	r3, [pc, #544]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 030c 	and.w	r3, r3, #12
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d00c      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eb6:	4b85      	ldr	r3, [pc, #532]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d112      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec2:	4b82      	ldr	r3, [pc, #520]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ece:	d10b      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed0:	4b7e      	ldr	r3, [pc, #504]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d05b      	beq.n	8002f94 <HAL_RCC_OscConfig+0x108>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d157      	bne.n	8002f94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e242      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef0:	d106      	bne.n	8002f00 <HAL_RCC_OscConfig+0x74>
 8002ef2:	4b76      	ldr	r3, [pc, #472]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a75      	ldr	r2, [pc, #468]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	e01d      	b.n	8002f3c <HAL_RCC_OscConfig+0xb0>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f08:	d10c      	bne.n	8002f24 <HAL_RCC_OscConfig+0x98>
 8002f0a:	4b70      	ldr	r3, [pc, #448]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a6f      	ldr	r2, [pc, #444]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a6c      	ldr	r2, [pc, #432]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	e00b      	b.n	8002f3c <HAL_RCC_OscConfig+0xb0>
 8002f24:	4b69      	ldr	r3, [pc, #420]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a68      	ldr	r2, [pc, #416]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f2e:	6013      	str	r3, [r2, #0]
 8002f30:	4b66      	ldr	r3, [pc, #408]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a65      	ldr	r2, [pc, #404]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d013      	beq.n	8002f6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7ff fc18 	bl	8002778 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f4c:	f7ff fc14 	bl	8002778 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b64      	cmp	r3, #100	; 0x64
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e207      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5e:	4b5b      	ldr	r3, [pc, #364]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0xc0>
 8002f6a:	e014      	b.n	8002f96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6c:	f7ff fc04 	bl	8002778 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f74:	f7ff fc00 	bl	8002778 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b64      	cmp	r3, #100	; 0x64
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e1f3      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f86:	4b51      	ldr	r3, [pc, #324]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0xe8>
 8002f92:	e000      	b.n	8002f96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d063      	beq.n	800306a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fa2:	4b4a      	ldr	r3, [pc, #296]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f003 030c 	and.w	r3, r3, #12
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fae:	4b47      	ldr	r3, [pc, #284]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fb6:	2b08      	cmp	r3, #8
 8002fb8:	d11c      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fba:	4b44      	ldr	r3, [pc, #272]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d116      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc6:	4b41      	ldr	r3, [pc, #260]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d005      	beq.n	8002fde <HAL_RCC_OscConfig+0x152>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d001      	beq.n	8002fde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e1c7      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fde:	4b3b      	ldr	r3, [pc, #236]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	4937      	ldr	r1, [pc, #220]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ff2:	e03a      	b.n	800306a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d020      	beq.n	800303e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ffc:	4b34      	ldr	r3, [pc, #208]	; (80030d0 <HAL_RCC_OscConfig+0x244>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003002:	f7ff fbb9 	bl	8002778 <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800300a:	f7ff fbb5 	bl	8002778 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e1a8      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800301c:	4b2b      	ldr	r3, [pc, #172]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003028:	4b28      	ldr	r3, [pc, #160]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4925      	ldr	r1, [pc, #148]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8003038:	4313      	orrs	r3, r2
 800303a:	600b      	str	r3, [r1, #0]
 800303c:	e015      	b.n	800306a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800303e:	4b24      	ldr	r3, [pc, #144]	; (80030d0 <HAL_RCC_OscConfig+0x244>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7ff fb98 	bl	8002778 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800304c:	f7ff fb94 	bl	8002778 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e187      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305e:	4b1b      	ldr	r3, [pc, #108]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b00      	cmp	r3, #0
 8003074:	d036      	beq.n	80030e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d016      	beq.n	80030ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800307e:	4b15      	ldr	r3, [pc, #84]	; (80030d4 <HAL_RCC_OscConfig+0x248>)
 8003080:	2201      	movs	r2, #1
 8003082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7ff fb78 	bl	8002778 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800308c:	f7ff fb74 	bl	8002778 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b02      	cmp	r3, #2
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e167      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309e:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <HAL_RCC_OscConfig+0x240>)
 80030a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f0      	beq.n	800308c <HAL_RCC_OscConfig+0x200>
 80030aa:	e01b      	b.n	80030e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ac:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <HAL_RCC_OscConfig+0x248>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b2:	f7ff fb61 	bl	8002778 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b8:	e00e      	b.n	80030d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ba:	f7ff fb5d 	bl	8002778 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d907      	bls.n	80030d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e150      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
 80030cc:	40023800 	.word	0x40023800
 80030d0:	42470000 	.word	0x42470000
 80030d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d8:	4b88      	ldr	r3, [pc, #544]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80030da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1ea      	bne.n	80030ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 8097 	beq.w	8003220 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f2:	2300      	movs	r3, #0
 80030f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f6:	4b81      	ldr	r3, [pc, #516]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10f      	bne.n	8003122 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	60bb      	str	r3, [r7, #8]
 8003106:	4b7d      	ldr	r3, [pc, #500]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	4a7c      	ldr	r2, [pc, #496]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800310c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003110:	6413      	str	r3, [r2, #64]	; 0x40
 8003112:	4b7a      	ldr	r3, [pc, #488]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311a:	60bb      	str	r3, [r7, #8]
 800311c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800311e:	2301      	movs	r3, #1
 8003120:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003122:	4b77      	ldr	r3, [pc, #476]	; (8003300 <HAL_RCC_OscConfig+0x474>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312a:	2b00      	cmp	r3, #0
 800312c:	d118      	bne.n	8003160 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312e:	4b74      	ldr	r3, [pc, #464]	; (8003300 <HAL_RCC_OscConfig+0x474>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a73      	ldr	r2, [pc, #460]	; (8003300 <HAL_RCC_OscConfig+0x474>)
 8003134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800313a:	f7ff fb1d 	bl	8002778 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003142:	f7ff fb19 	bl	8002778 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e10c      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003154:	4b6a      	ldr	r3, [pc, #424]	; (8003300 <HAL_RCC_OscConfig+0x474>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d106      	bne.n	8003176 <HAL_RCC_OscConfig+0x2ea>
 8003168:	4b64      	ldr	r3, [pc, #400]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800316a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316c:	4a63      	ldr	r2, [pc, #396]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6713      	str	r3, [r2, #112]	; 0x70
 8003174:	e01c      	b.n	80031b0 <HAL_RCC_OscConfig+0x324>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	2b05      	cmp	r3, #5
 800317c:	d10c      	bne.n	8003198 <HAL_RCC_OscConfig+0x30c>
 800317e:	4b5f      	ldr	r3, [pc, #380]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003182:	4a5e      	ldr	r2, [pc, #376]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003184:	f043 0304 	orr.w	r3, r3, #4
 8003188:	6713      	str	r3, [r2, #112]	; 0x70
 800318a:	4b5c      	ldr	r3, [pc, #368]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318e:	4a5b      	ldr	r2, [pc, #364]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003190:	f043 0301 	orr.w	r3, r3, #1
 8003194:	6713      	str	r3, [r2, #112]	; 0x70
 8003196:	e00b      	b.n	80031b0 <HAL_RCC_OscConfig+0x324>
 8003198:	4b58      	ldr	r3, [pc, #352]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800319a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319c:	4a57      	ldr	r2, [pc, #348]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800319e:	f023 0301 	bic.w	r3, r3, #1
 80031a2:	6713      	str	r3, [r2, #112]	; 0x70
 80031a4:	4b55      	ldr	r3, [pc, #340]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80031a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a8:	4a54      	ldr	r2, [pc, #336]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80031aa:	f023 0304 	bic.w	r3, r3, #4
 80031ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d015      	beq.n	80031e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b8:	f7ff fade 	bl	8002778 <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031c0:	f7ff fada 	bl	8002778 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e0cb      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d6:	4b49      	ldr	r3, [pc, #292]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80031d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0ee      	beq.n	80031c0 <HAL_RCC_OscConfig+0x334>
 80031e2:	e014      	b.n	800320e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e4:	f7ff fac8 	bl	8002778 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ea:	e00a      	b.n	8003202 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031ec:	f7ff fac4 	bl	8002778 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e0b5      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003202:	4b3e      	ldr	r3, [pc, #248]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1ee      	bne.n	80031ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800320e:	7dfb      	ldrb	r3, [r7, #23]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d105      	bne.n	8003220 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003214:	4b39      	ldr	r3, [pc, #228]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	4a38      	ldr	r2, [pc, #224]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800321a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800321e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80a1 	beq.w	800336c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800322a:	4b34      	ldr	r3, [pc, #208]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b08      	cmp	r3, #8
 8003234:	d05c      	beq.n	80032f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d141      	bne.n	80032c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323e:	4b31      	ldr	r3, [pc, #196]	; (8003304 <HAL_RCC_OscConfig+0x478>)
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003244:	f7ff fa98 	bl	8002778 <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800324c:	f7ff fa94 	bl	8002778 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e087      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325e:	4b27      	ldr	r3, [pc, #156]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f0      	bne.n	800324c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	019b      	lsls	r3, r3, #6
 800327a:	431a      	orrs	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003280:	085b      	lsrs	r3, r3, #1
 8003282:	3b01      	subs	r3, #1
 8003284:	041b      	lsls	r3, r3, #16
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328c:	061b      	lsls	r3, r3, #24
 800328e:	491b      	ldr	r1, [pc, #108]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 8003290:	4313      	orrs	r3, r2
 8003292:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003294:	4b1b      	ldr	r3, [pc, #108]	; (8003304 <HAL_RCC_OscConfig+0x478>)
 8003296:	2201      	movs	r2, #1
 8003298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329a:	f7ff fa6d 	bl	8002778 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032a2:	f7ff fa69 	bl	8002778 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e05c      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b4:	4b11      	ldr	r3, [pc, #68]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0f0      	beq.n	80032a2 <HAL_RCC_OscConfig+0x416>
 80032c0:	e054      	b.n	800336c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <HAL_RCC_OscConfig+0x478>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7ff fa56 	bl	8002778 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d0:	f7ff fa52 	bl	8002778 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e045      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e2:	4b06      	ldr	r3, [pc, #24]	; (80032fc <HAL_RCC_OscConfig+0x470>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x444>
 80032ee:	e03d      	b.n	800336c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d107      	bne.n	8003308 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e038      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
 80032fc:	40023800 	.word	0x40023800
 8003300:	40007000 	.word	0x40007000
 8003304:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003308:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <HAL_RCC_OscConfig+0x4ec>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d028      	beq.n	8003368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003320:	429a      	cmp	r2, r3
 8003322:	d121      	bne.n	8003368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332e:	429a      	cmp	r2, r3
 8003330:	d11a      	bne.n	8003368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003338:	4013      	ands	r3, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800333e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003340:	4293      	cmp	r3, r2
 8003342:	d111      	bne.n	8003368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334e:	085b      	lsrs	r3, r3, #1
 8003350:	3b01      	subs	r3, #1
 8003352:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003354:	429a      	cmp	r2, r3
 8003356:	d107      	bne.n	8003368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003362:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003364:	429a      	cmp	r2, r3
 8003366:	d001      	beq.n	800336c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e000      	b.n	800336e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800

0800337c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0cc      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003390:	4b68      	ldr	r3, [pc, #416]	; (8003534 <HAL_RCC_ClockConfig+0x1b8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d90c      	bls.n	80033b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339e:	4b65      	ldr	r3, [pc, #404]	; (8003534 <HAL_RCC_ClockConfig+0x1b8>)
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a6:	4b63      	ldr	r3, [pc, #396]	; (8003534 <HAL_RCC_ClockConfig+0x1b8>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d001      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0b8      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033d0:	4b59      	ldr	r3, [pc, #356]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	4a58      	ldr	r2, [pc, #352]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0308 	and.w	r3, r3, #8
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033e8:	4b53      	ldr	r3, [pc, #332]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	4a52      	ldr	r2, [pc, #328]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f4:	4b50      	ldr	r3, [pc, #320]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	494d      	ldr	r1, [pc, #308]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 8003402:	4313      	orrs	r3, r2
 8003404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d044      	beq.n	800349c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d107      	bne.n	800342a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341a:	4b47      	ldr	r3, [pc, #284]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d119      	bne.n	800345a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e07f      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b02      	cmp	r3, #2
 8003430:	d003      	beq.n	800343a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003436:	2b03      	cmp	r3, #3
 8003438:	d107      	bne.n	800344a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800343a:	4b3f      	ldr	r3, [pc, #252]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d109      	bne.n	800345a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e06f      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800344a:	4b3b      	ldr	r3, [pc, #236]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0302 	and.w	r3, r3, #2
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e067      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800345a:	4b37      	ldr	r3, [pc, #220]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f023 0203 	bic.w	r2, r3, #3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	4934      	ldr	r1, [pc, #208]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	4313      	orrs	r3, r2
 800346a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800346c:	f7ff f984 	bl	8002778 <HAL_GetTick>
 8003470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003472:	e00a      	b.n	800348a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003474:	f7ff f980 	bl	8002778 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003482:	4293      	cmp	r3, r2
 8003484:	d901      	bls.n	800348a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e04f      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348a:	4b2b      	ldr	r3, [pc, #172]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 020c 	and.w	r2, r3, #12
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	429a      	cmp	r2, r3
 800349a:	d1eb      	bne.n	8003474 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800349c:	4b25      	ldr	r3, [pc, #148]	; (8003534 <HAL_RCC_ClockConfig+0x1b8>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d20c      	bcs.n	80034c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034aa:	4b22      	ldr	r3, [pc, #136]	; (8003534 <HAL_RCC_ClockConfig+0x1b8>)
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b2:	4b20      	ldr	r3, [pc, #128]	; (8003534 <HAL_RCC_ClockConfig+0x1b8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d001      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e032      	b.n	800352a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d008      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034d0:	4b19      	ldr	r3, [pc, #100]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	4916      	ldr	r1, [pc, #88]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d009      	beq.n	8003502 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ee:	4b12      	ldr	r3, [pc, #72]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	490e      	ldr	r1, [pc, #56]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003502:	f000 f821 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003506:	4602      	mov	r2, r0
 8003508:	4b0b      	ldr	r3, [pc, #44]	; (8003538 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	490a      	ldr	r1, [pc, #40]	; (800353c <HAL_RCC_ClockConfig+0x1c0>)
 8003514:	5ccb      	ldrb	r3, [r1, r3]
 8003516:	fa22 f303 	lsr.w	r3, r2, r3
 800351a:	4a09      	ldr	r2, [pc, #36]	; (8003540 <HAL_RCC_ClockConfig+0x1c4>)
 800351c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800351e:	4b09      	ldr	r3, [pc, #36]	; (8003544 <HAL_RCC_ClockConfig+0x1c8>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff f8e4 	bl	80026f0 <HAL_InitTick>

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40023c00 	.word	0x40023c00
 8003538:	40023800 	.word	0x40023800
 800353c:	0800735c 	.word	0x0800735c
 8003540:	2000000c 	.word	0x2000000c
 8003544:	20000010 	.word	0x20000010

08003548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800354c:	b094      	sub	sp, #80	; 0x50
 800354e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	647b      	str	r3, [r7, #68]	; 0x44
 8003554:	2300      	movs	r3, #0
 8003556:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003558:	2300      	movs	r3, #0
 800355a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003560:	4b79      	ldr	r3, [pc, #484]	; (8003748 <HAL_RCC_GetSysClockFreq+0x200>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 030c 	and.w	r3, r3, #12
 8003568:	2b08      	cmp	r3, #8
 800356a:	d00d      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x40>
 800356c:	2b08      	cmp	r3, #8
 800356e:	f200 80e1 	bhi.w	8003734 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <HAL_RCC_GetSysClockFreq+0x34>
 8003576:	2b04      	cmp	r3, #4
 8003578:	d003      	beq.n	8003582 <HAL_RCC_GetSysClockFreq+0x3a>
 800357a:	e0db      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800357c:	4b73      	ldr	r3, [pc, #460]	; (800374c <HAL_RCC_GetSysClockFreq+0x204>)
 800357e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003580:	e0db      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003582:	4b73      	ldr	r3, [pc, #460]	; (8003750 <HAL_RCC_GetSysClockFreq+0x208>)
 8003584:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003586:	e0d8      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003588:	4b6f      	ldr	r3, [pc, #444]	; (8003748 <HAL_RCC_GetSysClockFreq+0x200>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003590:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003592:	4b6d      	ldr	r3, [pc, #436]	; (8003748 <HAL_RCC_GetSysClockFreq+0x200>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d063      	beq.n	8003666 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800359e:	4b6a      	ldr	r3, [pc, #424]	; (8003748 <HAL_RCC_GetSysClockFreq+0x200>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	099b      	lsrs	r3, r3, #6
 80035a4:	2200      	movs	r2, #0
 80035a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80035a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035b0:	633b      	str	r3, [r7, #48]	; 0x30
 80035b2:	2300      	movs	r3, #0
 80035b4:	637b      	str	r3, [r7, #52]	; 0x34
 80035b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035ba:	4622      	mov	r2, r4
 80035bc:	462b      	mov	r3, r5
 80035be:	f04f 0000 	mov.w	r0, #0
 80035c2:	f04f 0100 	mov.w	r1, #0
 80035c6:	0159      	lsls	r1, r3, #5
 80035c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035cc:	0150      	lsls	r0, r2, #5
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4621      	mov	r1, r4
 80035d4:	1a51      	subs	r1, r2, r1
 80035d6:	6139      	str	r1, [r7, #16]
 80035d8:	4629      	mov	r1, r5
 80035da:	eb63 0301 	sbc.w	r3, r3, r1
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	f04f 0300 	mov.w	r3, #0
 80035e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035ec:	4659      	mov	r1, fp
 80035ee:	018b      	lsls	r3, r1, #6
 80035f0:	4651      	mov	r1, sl
 80035f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035f6:	4651      	mov	r1, sl
 80035f8:	018a      	lsls	r2, r1, #6
 80035fa:	4651      	mov	r1, sl
 80035fc:	ebb2 0801 	subs.w	r8, r2, r1
 8003600:	4659      	mov	r1, fp
 8003602:	eb63 0901 	sbc.w	r9, r3, r1
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800361a:	4690      	mov	r8, r2
 800361c:	4699      	mov	r9, r3
 800361e:	4623      	mov	r3, r4
 8003620:	eb18 0303 	adds.w	r3, r8, r3
 8003624:	60bb      	str	r3, [r7, #8]
 8003626:	462b      	mov	r3, r5
 8003628:	eb49 0303 	adc.w	r3, r9, r3
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	f04f 0200 	mov.w	r2, #0
 8003632:	f04f 0300 	mov.w	r3, #0
 8003636:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800363a:	4629      	mov	r1, r5
 800363c:	024b      	lsls	r3, r1, #9
 800363e:	4621      	mov	r1, r4
 8003640:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003644:	4621      	mov	r1, r4
 8003646:	024a      	lsls	r2, r1, #9
 8003648:	4610      	mov	r0, r2
 800364a:	4619      	mov	r1, r3
 800364c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800364e:	2200      	movs	r2, #0
 8003650:	62bb      	str	r3, [r7, #40]	; 0x28
 8003652:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003654:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003658:	f7fd face 	bl	8000bf8 <__aeabi_uldivmod>
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	4613      	mov	r3, r2
 8003662:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003664:	e058      	b.n	8003718 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003666:	4b38      	ldr	r3, [pc, #224]	; (8003748 <HAL_RCC_GetSysClockFreq+0x200>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	099b      	lsrs	r3, r3, #6
 800366c:	2200      	movs	r2, #0
 800366e:	4618      	mov	r0, r3
 8003670:	4611      	mov	r1, r2
 8003672:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003676:	623b      	str	r3, [r7, #32]
 8003678:	2300      	movs	r3, #0
 800367a:	627b      	str	r3, [r7, #36]	; 0x24
 800367c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003680:	4642      	mov	r2, r8
 8003682:	464b      	mov	r3, r9
 8003684:	f04f 0000 	mov.w	r0, #0
 8003688:	f04f 0100 	mov.w	r1, #0
 800368c:	0159      	lsls	r1, r3, #5
 800368e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003692:	0150      	lsls	r0, r2, #5
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
 8003698:	4641      	mov	r1, r8
 800369a:	ebb2 0a01 	subs.w	sl, r2, r1
 800369e:	4649      	mov	r1, r9
 80036a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	f04f 0300 	mov.w	r3, #0
 80036ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036b8:	ebb2 040a 	subs.w	r4, r2, sl
 80036bc:	eb63 050b 	sbc.w	r5, r3, fp
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	f04f 0300 	mov.w	r3, #0
 80036c8:	00eb      	lsls	r3, r5, #3
 80036ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036ce:	00e2      	lsls	r2, r4, #3
 80036d0:	4614      	mov	r4, r2
 80036d2:	461d      	mov	r5, r3
 80036d4:	4643      	mov	r3, r8
 80036d6:	18e3      	adds	r3, r4, r3
 80036d8:	603b      	str	r3, [r7, #0]
 80036da:	464b      	mov	r3, r9
 80036dc:	eb45 0303 	adc.w	r3, r5, r3
 80036e0:	607b      	str	r3, [r7, #4]
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	f04f 0300 	mov.w	r3, #0
 80036ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036ee:	4629      	mov	r1, r5
 80036f0:	028b      	lsls	r3, r1, #10
 80036f2:	4621      	mov	r1, r4
 80036f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036f8:	4621      	mov	r1, r4
 80036fa:	028a      	lsls	r2, r1, #10
 80036fc:	4610      	mov	r0, r2
 80036fe:	4619      	mov	r1, r3
 8003700:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003702:	2200      	movs	r2, #0
 8003704:	61bb      	str	r3, [r7, #24]
 8003706:	61fa      	str	r2, [r7, #28]
 8003708:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800370c:	f7fd fa74 	bl	8000bf8 <__aeabi_uldivmod>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4613      	mov	r3, r2
 8003716:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003718:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <HAL_RCC_GetSysClockFreq+0x200>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	0c1b      	lsrs	r3, r3, #16
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	3301      	adds	r3, #1
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003728:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800372a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800372c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003730:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003732:	e002      	b.n	800373a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003734:	4b05      	ldr	r3, [pc, #20]	; (800374c <HAL_RCC_GetSysClockFreq+0x204>)
 8003736:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800373a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800373c:	4618      	mov	r0, r3
 800373e:	3750      	adds	r7, #80	; 0x50
 8003740:	46bd      	mov	sp, r7
 8003742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003746:	bf00      	nop
 8003748:	40023800 	.word	0x40023800
 800374c:	00f42400 	.word	0x00f42400
 8003750:	007a1200 	.word	0x007a1200

08003754 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003758:	4b03      	ldr	r3, [pc, #12]	; (8003768 <HAL_RCC_GetHCLKFreq+0x14>)
 800375a:	681b      	ldr	r3, [r3, #0]
}
 800375c:	4618      	mov	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	2000000c 	.word	0x2000000c

0800376c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003770:	f7ff fff0 	bl	8003754 <HAL_RCC_GetHCLKFreq>
 8003774:	4602      	mov	r2, r0
 8003776:	4b05      	ldr	r3, [pc, #20]	; (800378c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	0a9b      	lsrs	r3, r3, #10
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	4903      	ldr	r1, [pc, #12]	; (8003790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003782:	5ccb      	ldrb	r3, [r1, r3]
 8003784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003788:	4618      	mov	r0, r3
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40023800 	.word	0x40023800
 8003790:	0800736c 	.word	0x0800736c

08003794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003798:	f7ff ffdc 	bl	8003754 <HAL_RCC_GetHCLKFreq>
 800379c:	4602      	mov	r2, r0
 800379e:	4b05      	ldr	r3, [pc, #20]	; (80037b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	0b5b      	lsrs	r3, r3, #13
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	4903      	ldr	r1, [pc, #12]	; (80037b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037aa:	5ccb      	ldrb	r3, [r1, r3]
 80037ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40023800 	.word	0x40023800
 80037b8:	0800736c 	.word	0x0800736c

080037bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e041      	b.n	8003852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fe fdf4 	bl	80023d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	4619      	mov	r1, r3
 80037fa:	4610      	mov	r0, r2
 80037fc:	f000 fda4 	bl	8004348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b01      	cmp	r3, #1
 800386e:	d001      	beq.n	8003874 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e04e      	b.n	8003912 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2202      	movs	r2, #2
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68da      	ldr	r2, [r3, #12]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a23      	ldr	r2, [pc, #140]	; (8003920 <HAL_TIM_Base_Start_IT+0xc4>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d022      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800389e:	d01d      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1f      	ldr	r2, [pc, #124]	; (8003924 <HAL_TIM_Base_Start_IT+0xc8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d018      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a1e      	ldr	r2, [pc, #120]	; (8003928 <HAL_TIM_Base_Start_IT+0xcc>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d013      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a1c      	ldr	r2, [pc, #112]	; (800392c <HAL_TIM_Base_Start_IT+0xd0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00e      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a1b      	ldr	r2, [pc, #108]	; (8003930 <HAL_TIM_Base_Start_IT+0xd4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d009      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a19      	ldr	r2, [pc, #100]	; (8003934 <HAL_TIM_Base_Start_IT+0xd8>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d004      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x80>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a18      	ldr	r2, [pc, #96]	; (8003938 <HAL_TIM_Base_Start_IT+0xdc>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d111      	bne.n	8003900 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b06      	cmp	r3, #6
 80038ec:	d010      	beq.n	8003910 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f042 0201 	orr.w	r2, r2, #1
 80038fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fe:	e007      	b.n	8003910 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	40010000 	.word	0x40010000
 8003924:	40000400 	.word	0x40000400
 8003928:	40000800 	.word	0x40000800
 800392c:	40000c00 	.word	0x40000c00
 8003930:	40010400 	.word	0x40010400
 8003934:	40014000 	.word	0x40014000
 8003938:	40001800 	.word	0x40001800

0800393c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e041      	b.n	80039d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d106      	bne.n	8003968 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fe fd5a 	bl	800241c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2202      	movs	r2, #2
 800396c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3304      	adds	r3, #4
 8003978:	4619      	mov	r1, r3
 800397a:	4610      	mov	r0, r2
 800397c:	f000 fce4 	bl	8004348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d109      	bne.n	8003a00 <HAL_TIM_PWM_Start+0x24>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	bf14      	ite	ne
 80039f8:	2301      	movne	r3, #1
 80039fa:	2300      	moveq	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	e022      	b.n	8003a46 <HAL_TIM_PWM_Start+0x6a>
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d109      	bne.n	8003a1a <HAL_TIM_PWM_Start+0x3e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	bf14      	ite	ne
 8003a12:	2301      	movne	r3, #1
 8003a14:	2300      	moveq	r3, #0
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	e015      	b.n	8003a46 <HAL_TIM_PWM_Start+0x6a>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d109      	bne.n	8003a34 <HAL_TIM_PWM_Start+0x58>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	bf14      	ite	ne
 8003a2c:	2301      	movne	r3, #1
 8003a2e:	2300      	moveq	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	e008      	b.n	8003a46 <HAL_TIM_PWM_Start+0x6a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	bf14      	ite	ne
 8003a40:	2301      	movne	r3, #1
 8003a42:	2300      	moveq	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e07c      	b.n	8003b48 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d104      	bne.n	8003a5e <HAL_TIM_PWM_Start+0x82>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a5c:	e013      	b.n	8003a86 <HAL_TIM_PWM_Start+0xaa>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d104      	bne.n	8003a6e <HAL_TIM_PWM_Start+0x92>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a6c:	e00b      	b.n	8003a86 <HAL_TIM_PWM_Start+0xaa>
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d104      	bne.n	8003a7e <HAL_TIM_PWM_Start+0xa2>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a7c:	e003      	b.n	8003a86 <HAL_TIM_PWM_Start+0xaa>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	6839      	ldr	r1, [r7, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 ff44 	bl	800491c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a2d      	ldr	r2, [pc, #180]	; (8003b50 <HAL_TIM_PWM_Start+0x174>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d004      	beq.n	8003aa8 <HAL_TIM_PWM_Start+0xcc>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a2c      	ldr	r2, [pc, #176]	; (8003b54 <HAL_TIM_PWM_Start+0x178>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d101      	bne.n	8003aac <HAL_TIM_PWM_Start+0xd0>
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e000      	b.n	8003aae <HAL_TIM_PWM_Start+0xd2>
 8003aac:	2300      	movs	r3, #0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ac0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a22      	ldr	r2, [pc, #136]	; (8003b50 <HAL_TIM_PWM_Start+0x174>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d022      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ad4:	d01d      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a1f      	ldr	r2, [pc, #124]	; (8003b58 <HAL_TIM_PWM_Start+0x17c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d018      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a1d      	ldr	r2, [pc, #116]	; (8003b5c <HAL_TIM_PWM_Start+0x180>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d013      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a1c      	ldr	r2, [pc, #112]	; (8003b60 <HAL_TIM_PWM_Start+0x184>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d00e      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a16      	ldr	r2, [pc, #88]	; (8003b54 <HAL_TIM_PWM_Start+0x178>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d009      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a18      	ldr	r2, [pc, #96]	; (8003b64 <HAL_TIM_PWM_Start+0x188>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d004      	beq.n	8003b12 <HAL_TIM_PWM_Start+0x136>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a16      	ldr	r2, [pc, #88]	; (8003b68 <HAL_TIM_PWM_Start+0x18c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d111      	bne.n	8003b36 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2b06      	cmp	r3, #6
 8003b22:	d010      	beq.n	8003b46 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b34:	e007      	b.n	8003b46 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f042 0201 	orr.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40010000 	.word	0x40010000
 8003b54:	40010400 	.word	0x40010400
 8003b58:	40000400 	.word	0x40000400
 8003b5c:	40000800 	.word	0x40000800
 8003b60:	40000c00 	.word	0x40000c00
 8003b64:	40014000 	.word	0x40014000
 8003b68:	40001800 	.word	0x40001800

08003b6c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b086      	sub	sp, #24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e097      	b.n	8003cb0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d106      	bne.n	8003b9a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7fe fc63 	bl	8002460 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bb0:	f023 0307 	bic.w	r3, r3, #7
 8003bb4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	4610      	mov	r0, r2
 8003bc2:	f000 fbc1 	bl	8004348 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bee:	f023 0303 	bic.w	r3, r3, #3
 8003bf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003c0c:	f023 030c 	bic.w	r3, r3, #12
 8003c10:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	021b      	lsls	r3, r3, #8
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	011a      	lsls	r2, r3, #4
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	031b      	lsls	r3, r3, #12
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003c4a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cc8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003cd0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003cd8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003ce0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d110      	bne.n	8003d0a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d102      	bne.n	8003cf4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003cee:	7b7b      	ldrb	r3, [r7, #13]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d001      	beq.n	8003cf8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e069      	b.n	8003dcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d08:	e031      	b.n	8003d6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d110      	bne.n	8003d32 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d10:	7bbb      	ldrb	r3, [r7, #14]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d102      	bne.n	8003d1c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d16:	7b3b      	ldrb	r3, [r7, #12]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d001      	beq.n	8003d20 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e055      	b.n	8003dcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d30:	e01d      	b.n	8003d6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d108      	bne.n	8003d4a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d38:	7bbb      	ldrb	r3, [r7, #14]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d105      	bne.n	8003d4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d3e:	7b7b      	ldrb	r3, [r7, #13]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d102      	bne.n	8003d4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d44:	7b3b      	ldrb	r3, [r7, #12]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d001      	beq.n	8003d4e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e03e      	b.n	8003dcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2202      	movs	r2, #2
 8003d62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <HAL_TIM_Encoder_Start+0xc4>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d008      	beq.n	8003d8c <HAL_TIM_Encoder_Start+0xd4>
 8003d7a:	e00f      	b.n	8003d9c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2201      	movs	r2, #1
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fdc9 	bl	800491c <TIM_CCxChannelCmd>
      break;
 8003d8a:	e016      	b.n	8003dba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2201      	movs	r2, #1
 8003d92:	2104      	movs	r1, #4
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 fdc1 	bl	800491c <TIM_CCxChannelCmd>
      break;
 8003d9a:	e00e      	b.n	8003dba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2201      	movs	r2, #1
 8003da2:	2100      	movs	r1, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	f000 fdb9 	bl	800491c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2201      	movs	r2, #1
 8003db0:	2104      	movs	r1, #4
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 fdb2 	bl	800491c <TIM_CCxChannelCmd>
      break;
 8003db8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0201 	orr.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d122      	bne.n	8003e30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d11b      	bne.n	8003e30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f06f 0202 	mvn.w	r2, #2
 8003e00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	f003 0303 	and.w	r3, r3, #3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 fa77 	bl	800430a <HAL_TIM_IC_CaptureCallback>
 8003e1c:	e005      	b.n	8003e2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 fa69 	bl	80042f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 fa7a 	bl	800431e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d122      	bne.n	8003e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	2b04      	cmp	r3, #4
 8003e4a:	d11b      	bne.n	8003e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f06f 0204 	mvn.w	r2, #4
 8003e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 fa4d 	bl	800430a <HAL_TIM_IC_CaptureCallback>
 8003e70:	e005      	b.n	8003e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 fa3f 	bl	80042f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 fa50 	bl	800431e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b08      	cmp	r3, #8
 8003e90:	d122      	bne.n	8003ed8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f003 0308 	and.w	r3, r3, #8
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d11b      	bne.n	8003ed8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f06f 0208 	mvn.w	r2, #8
 8003ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2204      	movs	r2, #4
 8003eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	69db      	ldr	r3, [r3, #28]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fa23 	bl	800430a <HAL_TIM_IC_CaptureCallback>
 8003ec4:	e005      	b.n	8003ed2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 fa15 	bl	80042f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f000 fa26 	bl	800431e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f003 0310 	and.w	r3, r3, #16
 8003ee2:	2b10      	cmp	r3, #16
 8003ee4:	d122      	bne.n	8003f2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	f003 0310 	and.w	r3, r3, #16
 8003ef0:	2b10      	cmp	r3, #16
 8003ef2:	d11b      	bne.n	8003f2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f06f 0210 	mvn.w	r2, #16
 8003efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2208      	movs	r2, #8
 8003f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	69db      	ldr	r3, [r3, #28]
 8003f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 f9f9 	bl	800430a <HAL_TIM_IC_CaptureCallback>
 8003f18:	e005      	b.n	8003f26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f9eb 	bl	80042f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f9fc 	bl	800431e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d10e      	bne.n	8003f58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d107      	bne.n	8003f58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f06f 0201 	mvn.w	r2, #1
 8003f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7fd fbf0 	bl	8001738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f62:	2b80      	cmp	r3, #128	; 0x80
 8003f64:	d10e      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f70:	2b80      	cmp	r3, #128	; 0x80
 8003f72:	d107      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fd78 	bl	8004a74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f8e:	2b40      	cmp	r3, #64	; 0x40
 8003f90:	d10e      	bne.n	8003fb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9c:	2b40      	cmp	r3, #64	; 0x40
 8003f9e:	d107      	bne.n	8003fb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 f9c1 	bl	8004332 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	d10e      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f003 0320 	and.w	r3, r3, #32
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	d107      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f06f 0220 	mvn.w	r2, #32
 8003fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fd42 	bl	8004a60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fdc:	bf00      	nop
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e0ae      	b.n	8004160 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b0c      	cmp	r3, #12
 800400e:	f200 809f 	bhi.w	8004150 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004012:	a201      	add	r2, pc, #4	; (adr r2, 8004018 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004018:	0800404d 	.word	0x0800404d
 800401c:	08004151 	.word	0x08004151
 8004020:	08004151 	.word	0x08004151
 8004024:	08004151 	.word	0x08004151
 8004028:	0800408d 	.word	0x0800408d
 800402c:	08004151 	.word	0x08004151
 8004030:	08004151 	.word	0x08004151
 8004034:	08004151 	.word	0x08004151
 8004038:	080040cf 	.word	0x080040cf
 800403c:	08004151 	.word	0x08004151
 8004040:	08004151 	.word	0x08004151
 8004044:	08004151 	.word	0x08004151
 8004048:	0800410f 	.word	0x0800410f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68b9      	ldr	r1, [r7, #8]
 8004052:	4618      	mov	r0, r3
 8004054:	f000 fa18 	bl	8004488 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	699a      	ldr	r2, [r3, #24]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0208 	orr.w	r2, r2, #8
 8004066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	699a      	ldr	r2, [r3, #24]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0204 	bic.w	r2, r2, #4
 8004076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	6999      	ldr	r1, [r3, #24]
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	691a      	ldr	r2, [r3, #16]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	619a      	str	r2, [r3, #24]
      break;
 800408a:	e064      	b.n	8004156 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68b9      	ldr	r1, [r7, #8]
 8004092:	4618      	mov	r0, r3
 8004094:	f000 fa68 	bl	8004568 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699a      	ldr	r2, [r3, #24]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699a      	ldr	r2, [r3, #24]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6999      	ldr	r1, [r3, #24]
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	021a      	lsls	r2, r3, #8
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	430a      	orrs	r2, r1
 80040ca:	619a      	str	r2, [r3, #24]
      break;
 80040cc:	e043      	b.n	8004156 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68b9      	ldr	r1, [r7, #8]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fabd 	bl	8004654 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	69da      	ldr	r2, [r3, #28]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f042 0208 	orr.w	r2, r2, #8
 80040e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	69da      	ldr	r2, [r3, #28]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 0204 	bic.w	r2, r2, #4
 80040f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	69d9      	ldr	r1, [r3, #28]
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	691a      	ldr	r2, [r3, #16]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	430a      	orrs	r2, r1
 800410a:	61da      	str	r2, [r3, #28]
      break;
 800410c:	e023      	b.n	8004156 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68b9      	ldr	r1, [r7, #8]
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fb11 	bl	800473c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	69da      	ldr	r2, [r3, #28]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004128:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	69da      	ldr	r2, [r3, #28]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	69d9      	ldr	r1, [r3, #28]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	021a      	lsls	r2, r3, #8
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	430a      	orrs	r2, r1
 800414c:	61da      	str	r2, [r3, #28]
      break;
 800414e:	e002      	b.n	8004156 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	75fb      	strb	r3, [r7, #23]
      break;
 8004154:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800415e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004172:	2300      	movs	r3, #0
 8004174:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_TIM_ConfigClockSource+0x1c>
 8004180:	2302      	movs	r3, #2
 8004182:	e0b4      	b.n	80042ee <HAL_TIM_ConfigClockSource+0x186>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041bc:	d03e      	beq.n	800423c <HAL_TIM_ConfigClockSource+0xd4>
 80041be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041c2:	f200 8087 	bhi.w	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ca:	f000 8086 	beq.w	80042da <HAL_TIM_ConfigClockSource+0x172>
 80041ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041d2:	d87f      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041d4:	2b70      	cmp	r3, #112	; 0x70
 80041d6:	d01a      	beq.n	800420e <HAL_TIM_ConfigClockSource+0xa6>
 80041d8:	2b70      	cmp	r3, #112	; 0x70
 80041da:	d87b      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041dc:	2b60      	cmp	r3, #96	; 0x60
 80041de:	d050      	beq.n	8004282 <HAL_TIM_ConfigClockSource+0x11a>
 80041e0:	2b60      	cmp	r3, #96	; 0x60
 80041e2:	d877      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041e4:	2b50      	cmp	r3, #80	; 0x50
 80041e6:	d03c      	beq.n	8004262 <HAL_TIM_ConfigClockSource+0xfa>
 80041e8:	2b50      	cmp	r3, #80	; 0x50
 80041ea:	d873      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041ec:	2b40      	cmp	r3, #64	; 0x40
 80041ee:	d058      	beq.n	80042a2 <HAL_TIM_ConfigClockSource+0x13a>
 80041f0:	2b40      	cmp	r3, #64	; 0x40
 80041f2:	d86f      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041f4:	2b30      	cmp	r3, #48	; 0x30
 80041f6:	d064      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x15a>
 80041f8:	2b30      	cmp	r3, #48	; 0x30
 80041fa:	d86b      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	d060      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004200:	2b20      	cmp	r3, #32
 8004202:	d867      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d05c      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004208:	2b10      	cmp	r3, #16
 800420a:	d05a      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x15a>
 800420c:	e062      	b.n	80042d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6818      	ldr	r0, [r3, #0]
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	6899      	ldr	r1, [r3, #8]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f000 fb5d 	bl	80048dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004230:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	609a      	str	r2, [r3, #8]
      break;
 800423a:	e04f      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	6899      	ldr	r1, [r3, #8]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f000 fb46 	bl	80048dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	689a      	ldr	r2, [r3, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800425e:	609a      	str	r2, [r3, #8]
      break;
 8004260:	e03c      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	6859      	ldr	r1, [r3, #4]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	461a      	mov	r2, r3
 8004270:	f000 faba 	bl	80047e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2150      	movs	r1, #80	; 0x50
 800427a:	4618      	mov	r0, r3
 800427c:	f000 fb13 	bl	80048a6 <TIM_ITRx_SetConfig>
      break;
 8004280:	e02c      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6818      	ldr	r0, [r3, #0]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	6859      	ldr	r1, [r3, #4]
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	461a      	mov	r2, r3
 8004290:	f000 fad9 	bl	8004846 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2160      	movs	r1, #96	; 0x60
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fb03 	bl	80048a6 <TIM_ITRx_SetConfig>
      break;
 80042a0:	e01c      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6818      	ldr	r0, [r3, #0]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	6859      	ldr	r1, [r3, #4]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	461a      	mov	r2, r3
 80042b0:	f000 fa9a 	bl	80047e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2140      	movs	r1, #64	; 0x40
 80042ba:	4618      	mov	r0, r3
 80042bc:	f000 faf3 	bl	80048a6 <TIM_ITRx_SetConfig>
      break;
 80042c0:	e00c      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4619      	mov	r1, r3
 80042cc:	4610      	mov	r0, r2
 80042ce:	f000 faea 	bl	80048a6 <TIM_ITRx_SetConfig>
      break;
 80042d2:	e003      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	73fb      	strb	r3, [r7, #15]
      break;
 80042d8:	e000      	b.n	80042dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
	...

08004348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a40      	ldr	r2, [pc, #256]	; (800445c <TIM_Base_SetConfig+0x114>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d013      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004366:	d00f      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a3d      	ldr	r2, [pc, #244]	; (8004460 <TIM_Base_SetConfig+0x118>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00b      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a3c      	ldr	r2, [pc, #240]	; (8004464 <TIM_Base_SetConfig+0x11c>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d007      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a3b      	ldr	r2, [pc, #236]	; (8004468 <TIM_Base_SetConfig+0x120>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d003      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a3a      	ldr	r2, [pc, #232]	; (800446c <TIM_Base_SetConfig+0x124>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d108      	bne.n	800439a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800438e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a2f      	ldr	r2, [pc, #188]	; (800445c <TIM_Base_SetConfig+0x114>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d02b      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a8:	d027      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a2c      	ldr	r2, [pc, #176]	; (8004460 <TIM_Base_SetConfig+0x118>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d023      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a2b      	ldr	r2, [pc, #172]	; (8004464 <TIM_Base_SetConfig+0x11c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d01f      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a2a      	ldr	r2, [pc, #168]	; (8004468 <TIM_Base_SetConfig+0x120>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d01b      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a29      	ldr	r2, [pc, #164]	; (800446c <TIM_Base_SetConfig+0x124>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d017      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a28      	ldr	r2, [pc, #160]	; (8004470 <TIM_Base_SetConfig+0x128>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a27      	ldr	r2, [pc, #156]	; (8004474 <TIM_Base_SetConfig+0x12c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d00f      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a26      	ldr	r2, [pc, #152]	; (8004478 <TIM_Base_SetConfig+0x130>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00b      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a25      	ldr	r2, [pc, #148]	; (800447c <TIM_Base_SetConfig+0x134>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d007      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a24      	ldr	r2, [pc, #144]	; (8004480 <TIM_Base_SetConfig+0x138>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d003      	beq.n	80043fa <TIM_Base_SetConfig+0xb2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a23      	ldr	r2, [pc, #140]	; (8004484 <TIM_Base_SetConfig+0x13c>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d108      	bne.n	800440c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	4313      	orrs	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a0a      	ldr	r2, [pc, #40]	; (800445c <TIM_Base_SetConfig+0x114>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d003      	beq.n	8004440 <TIM_Base_SetConfig+0xf8>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a0c      	ldr	r2, [pc, #48]	; (800446c <TIM_Base_SetConfig+0x124>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d103      	bne.n	8004448 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	615a      	str	r2, [r3, #20]
}
 800444e:	bf00      	nop
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40010000 	.word	0x40010000
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800
 8004468:	40000c00 	.word	0x40000c00
 800446c:	40010400 	.word	0x40010400
 8004470:	40014000 	.word	0x40014000
 8004474:	40014400 	.word	0x40014400
 8004478:	40014800 	.word	0x40014800
 800447c:	40001800 	.word	0x40001800
 8004480:	40001c00 	.word	0x40001c00
 8004484:	40002000 	.word	0x40002000

08004488 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004488:	b480      	push	{r7}
 800448a:	b087      	sub	sp, #28
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	f023 0201 	bic.w	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f023 0303 	bic.w	r3, r3, #3
 80044be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f023 0302 	bic.w	r3, r3, #2
 80044d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	4313      	orrs	r3, r2
 80044da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a20      	ldr	r2, [pc, #128]	; (8004560 <TIM_OC1_SetConfig+0xd8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d003      	beq.n	80044ec <TIM_OC1_SetConfig+0x64>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a1f      	ldr	r2, [pc, #124]	; (8004564 <TIM_OC1_SetConfig+0xdc>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d10c      	bne.n	8004506 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f023 0308 	bic.w	r3, r3, #8
 80044f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	f023 0304 	bic.w	r3, r3, #4
 8004504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a15      	ldr	r2, [pc, #84]	; (8004560 <TIM_OC1_SetConfig+0xd8>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d003      	beq.n	8004516 <TIM_OC1_SetConfig+0x8e>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a14      	ldr	r2, [pc, #80]	; (8004564 <TIM_OC1_SetConfig+0xdc>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d111      	bne.n	800453a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800451c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	621a      	str	r2, [r3, #32]
}
 8004554:	bf00      	nop
 8004556:	371c      	adds	r7, #28
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	40010000 	.word	0x40010000
 8004564:	40010400 	.word	0x40010400

08004568 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0210 	bic.w	r2, r3, #16
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800459e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	021b      	lsls	r3, r3, #8
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f023 0320 	bic.w	r3, r3, #32
 80045b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	011b      	lsls	r3, r3, #4
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a22      	ldr	r2, [pc, #136]	; (800464c <TIM_OC2_SetConfig+0xe4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d003      	beq.n	80045d0 <TIM_OC2_SetConfig+0x68>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a21      	ldr	r2, [pc, #132]	; (8004650 <TIM_OC2_SetConfig+0xe8>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d10d      	bne.n	80045ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	011b      	lsls	r3, r3, #4
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a17      	ldr	r2, [pc, #92]	; (800464c <TIM_OC2_SetConfig+0xe4>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d003      	beq.n	80045fc <TIM_OC2_SetConfig+0x94>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a16      	ldr	r2, [pc, #88]	; (8004650 <TIM_OC2_SetConfig+0xe8>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d113      	bne.n	8004624 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004602:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800460a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	4313      	orrs	r3, r2
 8004622:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	621a      	str	r2, [r3, #32]
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	40010000 	.word	0x40010000
 8004650:	40010400 	.word	0x40010400

08004654 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004654:	b480      	push	{r7}
 8004656:	b087      	sub	sp, #28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0303 	bic.w	r3, r3, #3
 800468a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800469c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	021b      	lsls	r3, r3, #8
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a21      	ldr	r2, [pc, #132]	; (8004734 <TIM_OC3_SetConfig+0xe0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d003      	beq.n	80046ba <TIM_OC3_SetConfig+0x66>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a20      	ldr	r2, [pc, #128]	; (8004738 <TIM_OC3_SetConfig+0xe4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d10d      	bne.n	80046d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	021b      	lsls	r3, r3, #8
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a16      	ldr	r2, [pc, #88]	; (8004734 <TIM_OC3_SetConfig+0xe0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d003      	beq.n	80046e6 <TIM_OC3_SetConfig+0x92>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a15      	ldr	r2, [pc, #84]	; (8004738 <TIM_OC3_SetConfig+0xe4>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d113      	bne.n	800470e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4313      	orrs	r3, r2
 8004700:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	697a      	ldr	r2, [r7, #20]
 8004726:	621a      	str	r2, [r3, #32]
}
 8004728:	bf00      	nop
 800472a:	371c      	adds	r7, #28
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr
 8004734:	40010000 	.word	0x40010000
 8004738:	40010400 	.word	0x40010400

0800473c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800476a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004772:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	021b      	lsls	r3, r3, #8
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4313      	orrs	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004786:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	031b      	lsls	r3, r3, #12
 800478e:	693a      	ldr	r2, [r7, #16]
 8004790:	4313      	orrs	r3, r2
 8004792:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a12      	ldr	r2, [pc, #72]	; (80047e0 <TIM_OC4_SetConfig+0xa4>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d003      	beq.n	80047a4 <TIM_OC4_SetConfig+0x68>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a11      	ldr	r2, [pc, #68]	; (80047e4 <TIM_OC4_SetConfig+0xa8>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d109      	bne.n	80047b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	019b      	lsls	r3, r3, #6
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	621a      	str	r2, [r3, #32]
}
 80047d2:	bf00      	nop
 80047d4:	371c      	adds	r7, #28
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	40010000 	.word	0x40010000
 80047e4:	40010400 	.word	0x40010400

080047e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b087      	sub	sp, #28
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	f023 0201 	bic.w	r2, r3, #1
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	4313      	orrs	r3, r2
 800481c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f023 030a 	bic.w	r3, r3, #10
 8004824:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	621a      	str	r2, [r3, #32]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004846:	b480      	push	{r7}
 8004848:	b087      	sub	sp, #28
 800484a:	af00      	add	r7, sp, #0
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	60b9      	str	r1, [r7, #8]
 8004850:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	f023 0210 	bic.w	r2, r3, #16
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004870:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	031b      	lsls	r3, r3, #12
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004882:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	011b      	lsls	r3, r3, #4
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	4313      	orrs	r3, r2
 800488c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	621a      	str	r2, [r3, #32]
}
 800489a:	bf00      	nop
 800489c:	371c      	adds	r7, #28
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b085      	sub	sp, #20
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
 80048ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f043 0307 	orr.w	r3, r3, #7
 80048c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	609a      	str	r2, [r3, #8]
}
 80048d0:	bf00      	nop
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	021a      	lsls	r2, r3, #8
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	431a      	orrs	r2, r3
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	4313      	orrs	r3, r2
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	4313      	orrs	r3, r2
 8004908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	609a      	str	r2, [r3, #8]
}
 8004910:	bf00      	nop
 8004912:	371c      	adds	r7, #28
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800491c:	b480      	push	{r7}
 800491e:	b087      	sub	sp, #28
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 031f 	and.w	r3, r3, #31
 800492e:	2201      	movs	r2, #1
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a1a      	ldr	r2, [r3, #32]
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	43db      	mvns	r3, r3
 800493e:	401a      	ands	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6a1a      	ldr	r2, [r3, #32]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	f003 031f 	and.w	r3, r3, #31
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	fa01 f303 	lsl.w	r3, r1, r3
 8004954:	431a      	orrs	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	621a      	str	r2, [r3, #32]
}
 800495a:	bf00      	nop
 800495c:	371c      	adds	r7, #28
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
	...

08004968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800497c:	2302      	movs	r3, #2
 800497e:	e05a      	b.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a21      	ldr	r2, [pc, #132]	; (8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d022      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049cc:	d01d      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a1d      	ldr	r2, [pc, #116]	; (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d018      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a1b      	ldr	r2, [pc, #108]	; (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d013      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a1a      	ldr	r2, [pc, #104]	; (8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d00e      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a18      	ldr	r2, [pc, #96]	; (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d009      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a17      	ldr	r2, [pc, #92]	; (8004a58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d004      	beq.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a15      	ldr	r2, [pc, #84]	; (8004a5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d10c      	bne.n	8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40010000 	.word	0x40010000
 8004a48:	40000400 	.word	0x40000400
 8004a4c:	40000800 	.word	0x40000800
 8004a50:	40000c00 	.word	0x40000c00
 8004a54:	40010400 	.word	0x40010400
 8004a58:	40014000 	.word	0x40014000
 8004a5c:	40001800 	.word	0x40001800

08004a60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e03f      	b.n	8004b1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d106      	bne.n	8004ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fd fd82 	bl	80025b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2224      	movs	r2, #36	; 0x24
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fddf 	bl	8005690 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b08a      	sub	sp, #40	; 0x28
 8004b26:	af02      	add	r7, sp, #8
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	603b      	str	r3, [r7, #0]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d17c      	bne.n	8004c3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <HAL_UART_Transmit+0x2c>
 8004b48:	88fb      	ldrh	r3, [r7, #6]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e075      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d101      	bne.n	8004b60 <HAL_UART_Transmit+0x3e>
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	e06e      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2221      	movs	r2, #33	; 0x21
 8004b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b76:	f7fd fdff 	bl	8002778 <HAL_GetTick>
 8004b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	88fa      	ldrh	r2, [r7, #6]
 8004b80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	88fa      	ldrh	r2, [r7, #6]
 8004b86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b90:	d108      	bne.n	8004ba4 <HAL_UART_Transmit+0x82>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d104      	bne.n	8004ba4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	e003      	b.n	8004bac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004bb4:	e02a      	b.n	8004c0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	9300      	str	r3, [sp, #0]
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2180      	movs	r1, #128	; 0x80
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 fb1f 	bl	8005204 <UART_WaitOnFlagUntilTimeout>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e036      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10b      	bne.n	8004bee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	881b      	ldrh	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004be4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	3302      	adds	r3, #2
 8004bea:	61bb      	str	r3, [r7, #24]
 8004bec:	e007      	b.n	8004bfe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	3b01      	subs	r3, #1
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1cf      	bne.n	8004bb6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2140      	movs	r1, #64	; 0x40
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 faef 	bl	8005204 <UART_WaitOnFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e006      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	e000      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004c3c:	2302      	movs	r3, #2
  }
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3720      	adds	r7, #32
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b084      	sub	sp, #16
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	60f8      	str	r0, [r7, #12]
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	4613      	mov	r3, r2
 8004c52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b20      	cmp	r3, #32
 8004c5e:	d11d      	bne.n	8004c9c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <HAL_UART_Receive_IT+0x26>
 8004c66:	88fb      	ldrh	r3, [r7, #6]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e016      	b.n	8004c9e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_UART_Receive_IT+0x38>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e00f      	b.n	8004c9e <HAL_UART_Receive_IT+0x58>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c8c:	88fb      	ldrh	r3, [r7, #6]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	68b9      	ldr	r1, [r7, #8]
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f000 fb24 	bl	80052e0 <UART_Start_Receive_IT>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	e000      	b.n	8004c9e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004c9c:	2302      	movs	r3, #2
  }
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b0ba      	sub	sp, #232	; 0xe8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10f      	bne.n	8004d0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cf2:	f003 0320 	and.w	r3, r3, #32
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d009      	beq.n	8004d0e <HAL_UART_IRQHandler+0x66>
 8004cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cfe:	f003 0320 	and.w	r3, r3, #32
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 fc07 	bl	800551a <UART_Receive_IT>
      return;
 8004d0c:	e256      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 80de 	beq.w	8004ed4 <HAL_UART_IRQHandler+0x22c>
 8004d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d106      	bne.n	8004d32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d28:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 80d1 	beq.w	8004ed4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00b      	beq.n	8004d56 <HAL_UART_IRQHandler+0xae>
 8004d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d005      	beq.n	8004d56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f043 0201 	orr.w	r2, r3, #1
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <HAL_UART_IRQHandler+0xd2>
 8004d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d005      	beq.n	8004d7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f043 0202 	orr.w	r2, r3, #2
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00b      	beq.n	8004d9e <HAL_UART_IRQHandler+0xf6>
 8004d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d005      	beq.n	8004d9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d96:	f043 0204 	orr.w	r2, r3, #4
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d011      	beq.n	8004dce <HAL_UART_IRQHandler+0x126>
 8004daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dae:	f003 0320 	and.w	r3, r3, #32
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d105      	bne.n	8004dc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d005      	beq.n	8004dce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f043 0208 	orr.w	r2, r3, #8
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 81ed 	beq.w	80051b2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ddc:	f003 0320 	and.w	r3, r3, #32
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d008      	beq.n	8004df6 <HAL_UART_IRQHandler+0x14e>
 8004de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004de8:	f003 0320 	and.w	r3, r3, #32
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fb92 	bl	800551a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e00:	2b40      	cmp	r3, #64	; 0x40
 8004e02:	bf0c      	ite	eq
 8004e04:	2301      	moveq	r3, #1
 8004e06:	2300      	movne	r3, #0
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <HAL_UART_IRQHandler+0x17a>
 8004e1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d04f      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fa9a 	bl	800535c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e32:	2b40      	cmp	r3, #64	; 0x40
 8004e34:	d141      	bne.n	8004eba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	3314      	adds	r3, #20
 8004e3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e44:	e853 3f00 	ldrex	r3, [r3]
 8004e48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004e50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3314      	adds	r3, #20
 8004e5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004e62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004e66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004e6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004e72:	e841 2300 	strex	r3, r2, [r1]
 8004e76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004e7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1d9      	bne.n	8004e36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d013      	beq.n	8004eb2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8e:	4a7d      	ldr	r2, [pc, #500]	; (8005084 <HAL_UART_IRQHandler+0x3dc>)
 8004e90:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fd fe1f 	bl	8002ada <HAL_DMA_Abort_IT>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d016      	beq.n	8004ed0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004eac:	4610      	mov	r0, r2
 8004eae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb0:	e00e      	b.n	8004ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f990 	bl	80051d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb8:	e00a      	b.n	8004ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f98c 	bl	80051d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec0:	e006      	b.n	8004ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f988 	bl	80051d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004ece:	e170      	b.n	80051b2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed0:	bf00      	nop
    return;
 8004ed2:	e16e      	b.n	80051b2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	f040 814a 	bne.w	8005172 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 8143 	beq.w	8005172 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 813c 	beq.w	8005172 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004efa:	2300      	movs	r3, #0
 8004efc:	60bb      	str	r3, [r7, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	60bb      	str	r3, [r7, #8]
 8004f0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1a:	2b40      	cmp	r3, #64	; 0x40
 8004f1c:	f040 80b4 	bne.w	8005088 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 8140 	beq.w	80051b6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	f080 8139 	bcs.w	80051b6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f56:	f000 8088 	beq.w	800506a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	330c      	adds	r3, #12
 8004f60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004f70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	330c      	adds	r3, #12
 8004f82:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004f86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004f92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004f9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1d9      	bne.n	8004f5a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3314      	adds	r3, #20
 8004fac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
 8004fb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004fb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004fb8:	f023 0301 	bic.w	r3, r3, #1
 8004fbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3314      	adds	r3, #20
 8004fc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004fca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004fce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004fd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004fd6:	e841 2300 	strex	r3, r2, [r1]
 8004fda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004fdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1e1      	bne.n	8004fa6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	3314      	adds	r3, #20
 8004fe8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fec:	e853 3f00 	ldrex	r3, [r3]
 8004ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ff4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ff8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3314      	adds	r3, #20
 8005002:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005006:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005008:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800500c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005014:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e3      	bne.n	8004fe2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	330c      	adds	r3, #12
 800502e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800503a:	f023 0310 	bic.w	r3, r3, #16
 800503e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	330c      	adds	r3, #12
 8005048:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800504c:	65ba      	str	r2, [r7, #88]	; 0x58
 800504e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005050:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005052:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005054:	e841 2300 	strex	r3, r2, [r1]
 8005058:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800505a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1e3      	bne.n	8005028 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005064:	4618      	mov	r0, r3
 8005066:	f7fd fcc8 	bl	80029fa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005072:	b29b      	uxth	r3, r3
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	b29b      	uxth	r3, r3
 8005078:	4619      	mov	r1, r3
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f8b6 	bl	80051ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005080:	e099      	b.n	80051b6 <HAL_UART_IRQHandler+0x50e>
 8005082:	bf00      	nop
 8005084:	08005423 	.word	0x08005423
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005090:	b29b      	uxth	r3, r3
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 808b 	beq.w	80051ba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80050a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8086 	beq.w	80051ba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	330c      	adds	r3, #12
 80050b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80050be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	330c      	adds	r3, #12
 80050ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80050d2:	647a      	str	r2, [r7, #68]	; 0x44
 80050d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80050d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050da:	e841 2300 	strex	r3, r2, [r1]
 80050de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1e3      	bne.n	80050ae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3314      	adds	r3, #20
 80050ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	623b      	str	r3, [r7, #32]
   return(result);
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3314      	adds	r3, #20
 8005106:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800510a:	633a      	str	r2, [r7, #48]	; 0x30
 800510c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005112:	e841 2300 	strex	r3, r2, [r1]
 8005116:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1e3      	bne.n	80050e6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2220      	movs	r2, #32
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	330c      	adds	r3, #12
 8005132:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	e853 3f00 	ldrex	r3, [r3]
 800513a:	60fb      	str	r3, [r7, #12]
   return(result);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0310 	bic.w	r3, r3, #16
 8005142:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	330c      	adds	r3, #12
 800514c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005150:	61fa      	str	r2, [r7, #28]
 8005152:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005154:	69b9      	ldr	r1, [r7, #24]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	e841 2300 	strex	r3, r2, [r1]
 800515c:	617b      	str	r3, [r7, #20]
   return(result);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e3      	bne.n	800512c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005164:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005168:	4619      	mov	r1, r3
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f83e 	bl	80051ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005170:	e023      	b.n	80051ba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800517a:	2b00      	cmp	r3, #0
 800517c:	d009      	beq.n	8005192 <HAL_UART_IRQHandler+0x4ea>
 800517e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 f95d 	bl	800544a <UART_Transmit_IT>
    return;
 8005190:	e014      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00e      	beq.n	80051bc <HAL_UART_IRQHandler+0x514>
 800519e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d008      	beq.n	80051bc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f99d 	bl	80054ea <UART_EndTransmit_IT>
    return;
 80051b0:	e004      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
    return;
 80051b2:	bf00      	nop
 80051b4:	e002      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
      return;
 80051b6:	bf00      	nop
 80051b8:	e000      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
      return;
 80051ba:	bf00      	nop
  }
}
 80051bc:	37e8      	adds	r7, #232	; 0xe8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop

080051c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	460b      	mov	r3, r1
 80051f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b090      	sub	sp, #64	; 0x40
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	4613      	mov	r3, r2
 8005212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005214:	e050      	b.n	80052b8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005216:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005218:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800521c:	d04c      	beq.n	80052b8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800521e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005220:	2b00      	cmp	r3, #0
 8005222:	d007      	beq.n	8005234 <UART_WaitOnFlagUntilTimeout+0x30>
 8005224:	f7fd faa8 	bl	8002778 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005230:	429a      	cmp	r2, r3
 8005232:	d241      	bcs.n	80052b8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	330c      	adds	r3, #12
 800523a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523e:	e853 3f00 	ldrex	r3, [r3]
 8005242:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005246:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800524a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	330c      	adds	r3, #12
 8005252:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005254:	637a      	str	r2, [r7, #52]	; 0x34
 8005256:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005258:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800525a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800525c:	e841 2300 	strex	r3, r2, [r1]
 8005260:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e5      	bne.n	8005234 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	3314      	adds	r3, #20
 800526e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	e853 3f00 	ldrex	r3, [r3]
 8005276:	613b      	str	r3, [r7, #16]
   return(result);
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	f023 0301 	bic.w	r3, r3, #1
 800527e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3314      	adds	r3, #20
 8005286:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005288:	623a      	str	r2, [r7, #32]
 800528a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528c:	69f9      	ldr	r1, [r7, #28]
 800528e:	6a3a      	ldr	r2, [r7, #32]
 8005290:	e841 2300 	strex	r3, r2, [r1]
 8005294:	61bb      	str	r3, [r7, #24]
   return(result);
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1e5      	bne.n	8005268 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2220      	movs	r2, #32
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e00f      	b.n	80052d8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4013      	ands	r3, r2
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	bf0c      	ite	eq
 80052c8:	2301      	moveq	r3, #1
 80052ca:	2300      	movne	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	461a      	mov	r2, r3
 80052d0:	79fb      	ldrb	r3, [r7, #7]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d09f      	beq.n	8005216 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3740      	adds	r7, #64	; 0x40
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	4613      	mov	r3, r2
 80052ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	88fa      	ldrh	r2, [r7, #6]
 80052f8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	88fa      	ldrh	r2, [r7, #6]
 80052fe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2222      	movs	r2, #34	; 0x22
 800530a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d007      	beq.n	800532e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68da      	ldr	r2, [r3, #12]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800532c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695a      	ldr	r2, [r3, #20]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f042 0201 	orr.w	r2, r2, #1
 800533c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68da      	ldr	r2, [r3, #12]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f042 0220 	orr.w	r2, r2, #32
 800534c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800535c:	b480      	push	{r7}
 800535e:	b095      	sub	sp, #84	; 0x54
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	330c      	adds	r3, #12
 800536a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800536e:	e853 3f00 	ldrex	r3, [r3]
 8005372:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005376:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800537a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	330c      	adds	r3, #12
 8005382:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005384:	643a      	str	r2, [r7, #64]	; 0x40
 8005386:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800538a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800538c:	e841 2300 	strex	r3, r2, [r1]
 8005390:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1e5      	bne.n	8005364 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	3314      	adds	r3, #20
 800539e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a0:	6a3b      	ldr	r3, [r7, #32]
 80053a2:	e853 3f00 	ldrex	r3, [r3]
 80053a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	f023 0301 	bic.w	r3, r3, #1
 80053ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	3314      	adds	r3, #20
 80053b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80053ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053c0:	e841 2300 	strex	r3, r2, [r1]
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1e5      	bne.n	8005398 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d119      	bne.n	8005408 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	330c      	adds	r3, #12
 80053da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	e853 3f00 	ldrex	r3, [r3]
 80053e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f023 0310 	bic.w	r3, r3, #16
 80053ea:	647b      	str	r3, [r7, #68]	; 0x44
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	330c      	adds	r3, #12
 80053f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053f4:	61ba      	str	r2, [r7, #24]
 80053f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f8:	6979      	ldr	r1, [r7, #20]
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	e841 2300 	strex	r3, r2, [r1]
 8005400:	613b      	str	r3, [r7, #16]
   return(result);
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1e5      	bne.n	80053d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005416:	bf00      	nop
 8005418:	3754      	adds	r7, #84	; 0x54
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f7ff fecb 	bl	80051d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005442:	bf00      	nop
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800544a:	b480      	push	{r7}
 800544c:	b085      	sub	sp, #20
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005458:	b2db      	uxtb	r3, r3
 800545a:	2b21      	cmp	r3, #33	; 0x21
 800545c:	d13e      	bne.n	80054dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005466:	d114      	bne.n	8005492 <UART_Transmit_IT+0x48>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d110      	bne.n	8005492 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	881b      	ldrh	r3, [r3, #0]
 800547a:	461a      	mov	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005484:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	1c9a      	adds	r2, r3, #2
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	621a      	str	r2, [r3, #32]
 8005490:	e008      	b.n	80054a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	1c59      	adds	r1, r3, #1
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6211      	str	r1, [r2, #32]
 800549c:	781a      	ldrb	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	4619      	mov	r1, r3
 80054b2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d10f      	bne.n	80054d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68da      	ldr	r2, [r3, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68da      	ldr	r2, [r3, #12]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	e000      	b.n	80054de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80054dc:	2302      	movs	r3, #2
  }
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b082      	sub	sp, #8
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68da      	ldr	r2, [r3, #12]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005500:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7ff fe5a 	bl	80051c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b08c      	sub	sp, #48	; 0x30
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b22      	cmp	r3, #34	; 0x22
 800552c:	f040 80ab 	bne.w	8005686 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005538:	d117      	bne.n	800556a <UART_Receive_IT+0x50>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d113      	bne.n	800556a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005542:	2300      	movs	r3, #0
 8005544:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	b29b      	uxth	r3, r3
 8005554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005558:	b29a      	uxth	r2, r3
 800555a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005562:	1c9a      	adds	r2, r3, #2
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	629a      	str	r2, [r3, #40]	; 0x28
 8005568:	e026      	b.n	80055b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005570:	2300      	movs	r3, #0
 8005572:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800557c:	d007      	beq.n	800558e <UART_Receive_IT+0x74>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10a      	bne.n	800559c <UART_Receive_IT+0x82>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d106      	bne.n	800559c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005598:	701a      	strb	r2, [r3, #0]
 800559a:	e008      	b.n	80055ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	4619      	mov	r1, r3
 80055c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d15a      	bne.n	8005682 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68da      	ldr	r2, [r3, #12]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0220 	bic.w	r2, r2, #32
 80055da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695a      	ldr	r2, [r3, #20]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2220      	movs	r2, #32
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005608:	2b01      	cmp	r3, #1
 800560a:	d135      	bne.n	8005678 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	330c      	adds	r3, #12
 8005618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	e853 3f00 	ldrex	r3, [r3]
 8005620:	613b      	str	r3, [r7, #16]
   return(result);
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	f023 0310 	bic.w	r3, r3, #16
 8005628:	627b      	str	r3, [r7, #36]	; 0x24
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	330c      	adds	r3, #12
 8005630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005632:	623a      	str	r2, [r7, #32]
 8005634:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005636:	69f9      	ldr	r1, [r7, #28]
 8005638:	6a3a      	ldr	r2, [r7, #32]
 800563a:	e841 2300 	strex	r3, r2, [r1]
 800563e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1e5      	bne.n	8005612 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0310 	and.w	r3, r3, #16
 8005650:	2b10      	cmp	r3, #16
 8005652:	d10a      	bne.n	800566a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005654:	2300      	movs	r3, #0
 8005656:	60fb      	str	r3, [r7, #12]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	60fb      	str	r3, [r7, #12]
 8005668:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800566e:	4619      	mov	r1, r3
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7ff fdbb 	bl	80051ec <HAL_UARTEx_RxEventCallback>
 8005676:	e002      	b.n	800567e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f7fc fce7 	bl	800204c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	e002      	b.n	8005688 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005682:	2300      	movs	r3, #0
 8005684:	e000      	b.n	8005688 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005686:	2302      	movs	r3, #2
  }
}
 8005688:	4618      	mov	r0, r3
 800568a:	3730      	adds	r7, #48	; 0x30
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005694:	b0c0      	sub	sp, #256	; 0x100
 8005696:	af00      	add	r7, sp, #0
 8005698:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800569c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80056a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056ac:	68d9      	ldr	r1, [r3, #12]
 80056ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	ea40 0301 	orr.w	r3, r0, r1
 80056b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80056ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	431a      	orrs	r2, r3
 80056c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	431a      	orrs	r2, r3
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80056dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80056e8:	f021 010c 	bic.w	r1, r1, #12
 80056ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80056f6:	430b      	orrs	r3, r1
 80056f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800570a:	6999      	ldr	r1, [r3, #24]
 800570c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	ea40 0301 	orr.w	r3, r0, r1
 8005716:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	4b8f      	ldr	r3, [pc, #572]	; (800595c <UART_SetConfig+0x2cc>)
 8005720:	429a      	cmp	r2, r3
 8005722:	d005      	beq.n	8005730 <UART_SetConfig+0xa0>
 8005724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	4b8d      	ldr	r3, [pc, #564]	; (8005960 <UART_SetConfig+0x2d0>)
 800572c:	429a      	cmp	r2, r3
 800572e:	d104      	bne.n	800573a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005730:	f7fe f830 	bl	8003794 <HAL_RCC_GetPCLK2Freq>
 8005734:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005738:	e003      	b.n	8005742 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800573a:	f7fe f817 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 800573e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800574c:	f040 810c 	bne.w	8005968 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005750:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005754:	2200      	movs	r2, #0
 8005756:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800575a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800575e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005762:	4622      	mov	r2, r4
 8005764:	462b      	mov	r3, r5
 8005766:	1891      	adds	r1, r2, r2
 8005768:	65b9      	str	r1, [r7, #88]	; 0x58
 800576a:	415b      	adcs	r3, r3
 800576c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800576e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005772:	4621      	mov	r1, r4
 8005774:	eb12 0801 	adds.w	r8, r2, r1
 8005778:	4629      	mov	r1, r5
 800577a:	eb43 0901 	adc.w	r9, r3, r1
 800577e:	f04f 0200 	mov.w	r2, #0
 8005782:	f04f 0300 	mov.w	r3, #0
 8005786:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800578a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800578e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005792:	4690      	mov	r8, r2
 8005794:	4699      	mov	r9, r3
 8005796:	4623      	mov	r3, r4
 8005798:	eb18 0303 	adds.w	r3, r8, r3
 800579c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80057a0:	462b      	mov	r3, r5
 80057a2:	eb49 0303 	adc.w	r3, r9, r3
 80057a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80057aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80057b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80057ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80057be:	460b      	mov	r3, r1
 80057c0:	18db      	adds	r3, r3, r3
 80057c2:	653b      	str	r3, [r7, #80]	; 0x50
 80057c4:	4613      	mov	r3, r2
 80057c6:	eb42 0303 	adc.w	r3, r2, r3
 80057ca:	657b      	str	r3, [r7, #84]	; 0x54
 80057cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80057d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80057d4:	f7fb fa10 	bl	8000bf8 <__aeabi_uldivmod>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4b61      	ldr	r3, [pc, #388]	; (8005964 <UART_SetConfig+0x2d4>)
 80057de:	fba3 2302 	umull	r2, r3, r3, r2
 80057e2:	095b      	lsrs	r3, r3, #5
 80057e4:	011c      	lsls	r4, r3, #4
 80057e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057ea:	2200      	movs	r2, #0
 80057ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80057f0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80057f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80057f8:	4642      	mov	r2, r8
 80057fa:	464b      	mov	r3, r9
 80057fc:	1891      	adds	r1, r2, r2
 80057fe:	64b9      	str	r1, [r7, #72]	; 0x48
 8005800:	415b      	adcs	r3, r3
 8005802:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005804:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005808:	4641      	mov	r1, r8
 800580a:	eb12 0a01 	adds.w	sl, r2, r1
 800580e:	4649      	mov	r1, r9
 8005810:	eb43 0b01 	adc.w	fp, r3, r1
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005820:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005824:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005828:	4692      	mov	sl, r2
 800582a:	469b      	mov	fp, r3
 800582c:	4643      	mov	r3, r8
 800582e:	eb1a 0303 	adds.w	r3, sl, r3
 8005832:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005836:	464b      	mov	r3, r9
 8005838:	eb4b 0303 	adc.w	r3, fp, r3
 800583c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800584c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005850:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005854:	460b      	mov	r3, r1
 8005856:	18db      	adds	r3, r3, r3
 8005858:	643b      	str	r3, [r7, #64]	; 0x40
 800585a:	4613      	mov	r3, r2
 800585c:	eb42 0303 	adc.w	r3, r2, r3
 8005860:	647b      	str	r3, [r7, #68]	; 0x44
 8005862:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005866:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800586a:	f7fb f9c5 	bl	8000bf8 <__aeabi_uldivmod>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	4611      	mov	r1, r2
 8005874:	4b3b      	ldr	r3, [pc, #236]	; (8005964 <UART_SetConfig+0x2d4>)
 8005876:	fba3 2301 	umull	r2, r3, r3, r1
 800587a:	095b      	lsrs	r3, r3, #5
 800587c:	2264      	movs	r2, #100	; 0x64
 800587e:	fb02 f303 	mul.w	r3, r2, r3
 8005882:	1acb      	subs	r3, r1, r3
 8005884:	00db      	lsls	r3, r3, #3
 8005886:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800588a:	4b36      	ldr	r3, [pc, #216]	; (8005964 <UART_SetConfig+0x2d4>)
 800588c:	fba3 2302 	umull	r2, r3, r3, r2
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005898:	441c      	add	r4, r3
 800589a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800589e:	2200      	movs	r2, #0
 80058a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80058a4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80058a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80058ac:	4642      	mov	r2, r8
 80058ae:	464b      	mov	r3, r9
 80058b0:	1891      	adds	r1, r2, r2
 80058b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80058b4:	415b      	adcs	r3, r3
 80058b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80058bc:	4641      	mov	r1, r8
 80058be:	1851      	adds	r1, r2, r1
 80058c0:	6339      	str	r1, [r7, #48]	; 0x30
 80058c2:	4649      	mov	r1, r9
 80058c4:	414b      	adcs	r3, r1
 80058c6:	637b      	str	r3, [r7, #52]	; 0x34
 80058c8:	f04f 0200 	mov.w	r2, #0
 80058cc:	f04f 0300 	mov.w	r3, #0
 80058d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80058d4:	4659      	mov	r1, fp
 80058d6:	00cb      	lsls	r3, r1, #3
 80058d8:	4651      	mov	r1, sl
 80058da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058de:	4651      	mov	r1, sl
 80058e0:	00ca      	lsls	r2, r1, #3
 80058e2:	4610      	mov	r0, r2
 80058e4:	4619      	mov	r1, r3
 80058e6:	4603      	mov	r3, r0
 80058e8:	4642      	mov	r2, r8
 80058ea:	189b      	adds	r3, r3, r2
 80058ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058f0:	464b      	mov	r3, r9
 80058f2:	460a      	mov	r2, r1
 80058f4:	eb42 0303 	adc.w	r3, r2, r3
 80058f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005908:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800590c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005910:	460b      	mov	r3, r1
 8005912:	18db      	adds	r3, r3, r3
 8005914:	62bb      	str	r3, [r7, #40]	; 0x28
 8005916:	4613      	mov	r3, r2
 8005918:	eb42 0303 	adc.w	r3, r2, r3
 800591c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800591e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005922:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005926:	f7fb f967 	bl	8000bf8 <__aeabi_uldivmod>
 800592a:	4602      	mov	r2, r0
 800592c:	460b      	mov	r3, r1
 800592e:	4b0d      	ldr	r3, [pc, #52]	; (8005964 <UART_SetConfig+0x2d4>)
 8005930:	fba3 1302 	umull	r1, r3, r3, r2
 8005934:	095b      	lsrs	r3, r3, #5
 8005936:	2164      	movs	r1, #100	; 0x64
 8005938:	fb01 f303 	mul.w	r3, r1, r3
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	3332      	adds	r3, #50	; 0x32
 8005942:	4a08      	ldr	r2, [pc, #32]	; (8005964 <UART_SetConfig+0x2d4>)
 8005944:	fba2 2303 	umull	r2, r3, r2, r3
 8005948:	095b      	lsrs	r3, r3, #5
 800594a:	f003 0207 	and.w	r2, r3, #7
 800594e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4422      	add	r2, r4
 8005956:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005958:	e105      	b.n	8005b66 <UART_SetConfig+0x4d6>
 800595a:	bf00      	nop
 800595c:	40011000 	.word	0x40011000
 8005960:	40011400 	.word	0x40011400
 8005964:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005968:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800596c:	2200      	movs	r2, #0
 800596e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005972:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005976:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800597a:	4642      	mov	r2, r8
 800597c:	464b      	mov	r3, r9
 800597e:	1891      	adds	r1, r2, r2
 8005980:	6239      	str	r1, [r7, #32]
 8005982:	415b      	adcs	r3, r3
 8005984:	627b      	str	r3, [r7, #36]	; 0x24
 8005986:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800598a:	4641      	mov	r1, r8
 800598c:	1854      	adds	r4, r2, r1
 800598e:	4649      	mov	r1, r9
 8005990:	eb43 0501 	adc.w	r5, r3, r1
 8005994:	f04f 0200 	mov.w	r2, #0
 8005998:	f04f 0300 	mov.w	r3, #0
 800599c:	00eb      	lsls	r3, r5, #3
 800599e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059a2:	00e2      	lsls	r2, r4, #3
 80059a4:	4614      	mov	r4, r2
 80059a6:	461d      	mov	r5, r3
 80059a8:	4643      	mov	r3, r8
 80059aa:	18e3      	adds	r3, r4, r3
 80059ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80059b0:	464b      	mov	r3, r9
 80059b2:	eb45 0303 	adc.w	r3, r5, r3
 80059b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80059ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80059c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80059ca:	f04f 0200 	mov.w	r2, #0
 80059ce:	f04f 0300 	mov.w	r3, #0
 80059d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80059d6:	4629      	mov	r1, r5
 80059d8:	008b      	lsls	r3, r1, #2
 80059da:	4621      	mov	r1, r4
 80059dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059e0:	4621      	mov	r1, r4
 80059e2:	008a      	lsls	r2, r1, #2
 80059e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80059e8:	f7fb f906 	bl	8000bf8 <__aeabi_uldivmod>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	4b60      	ldr	r3, [pc, #384]	; (8005b74 <UART_SetConfig+0x4e4>)
 80059f2:	fba3 2302 	umull	r2, r3, r3, r2
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	011c      	lsls	r4, r3, #4
 80059fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059fe:	2200      	movs	r2, #0
 8005a00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005a04:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005a08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005a0c:	4642      	mov	r2, r8
 8005a0e:	464b      	mov	r3, r9
 8005a10:	1891      	adds	r1, r2, r2
 8005a12:	61b9      	str	r1, [r7, #24]
 8005a14:	415b      	adcs	r3, r3
 8005a16:	61fb      	str	r3, [r7, #28]
 8005a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a1c:	4641      	mov	r1, r8
 8005a1e:	1851      	adds	r1, r2, r1
 8005a20:	6139      	str	r1, [r7, #16]
 8005a22:	4649      	mov	r1, r9
 8005a24:	414b      	adcs	r3, r1
 8005a26:	617b      	str	r3, [r7, #20]
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a34:	4659      	mov	r1, fp
 8005a36:	00cb      	lsls	r3, r1, #3
 8005a38:	4651      	mov	r1, sl
 8005a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a3e:	4651      	mov	r1, sl
 8005a40:	00ca      	lsls	r2, r1, #3
 8005a42:	4610      	mov	r0, r2
 8005a44:	4619      	mov	r1, r3
 8005a46:	4603      	mov	r3, r0
 8005a48:	4642      	mov	r2, r8
 8005a4a:	189b      	adds	r3, r3, r2
 8005a4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a50:	464b      	mov	r3, r9
 8005a52:	460a      	mov	r2, r1
 8005a54:	eb42 0303 	adc.w	r3, r2, r3
 8005a58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	67bb      	str	r3, [r7, #120]	; 0x78
 8005a66:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005a74:	4649      	mov	r1, r9
 8005a76:	008b      	lsls	r3, r1, #2
 8005a78:	4641      	mov	r1, r8
 8005a7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a7e:	4641      	mov	r1, r8
 8005a80:	008a      	lsls	r2, r1, #2
 8005a82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005a86:	f7fb f8b7 	bl	8000bf8 <__aeabi_uldivmod>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	4b39      	ldr	r3, [pc, #228]	; (8005b74 <UART_SetConfig+0x4e4>)
 8005a90:	fba3 1302 	umull	r1, r3, r3, r2
 8005a94:	095b      	lsrs	r3, r3, #5
 8005a96:	2164      	movs	r1, #100	; 0x64
 8005a98:	fb01 f303 	mul.w	r3, r1, r3
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	3332      	adds	r3, #50	; 0x32
 8005aa2:	4a34      	ldr	r2, [pc, #208]	; (8005b74 <UART_SetConfig+0x4e4>)
 8005aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa8:	095b      	lsrs	r3, r3, #5
 8005aaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005aae:	441c      	add	r4, r3
 8005ab0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	673b      	str	r3, [r7, #112]	; 0x70
 8005ab8:	677a      	str	r2, [r7, #116]	; 0x74
 8005aba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005abe:	4642      	mov	r2, r8
 8005ac0:	464b      	mov	r3, r9
 8005ac2:	1891      	adds	r1, r2, r2
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	415b      	adcs	r3, r3
 8005ac8:	60fb      	str	r3, [r7, #12]
 8005aca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ace:	4641      	mov	r1, r8
 8005ad0:	1851      	adds	r1, r2, r1
 8005ad2:	6039      	str	r1, [r7, #0]
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	414b      	adcs	r3, r1
 8005ad8:	607b      	str	r3, [r7, #4]
 8005ada:	f04f 0200 	mov.w	r2, #0
 8005ade:	f04f 0300 	mov.w	r3, #0
 8005ae2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ae6:	4659      	mov	r1, fp
 8005ae8:	00cb      	lsls	r3, r1, #3
 8005aea:	4651      	mov	r1, sl
 8005aec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005af0:	4651      	mov	r1, sl
 8005af2:	00ca      	lsls	r2, r1, #3
 8005af4:	4610      	mov	r0, r2
 8005af6:	4619      	mov	r1, r3
 8005af8:	4603      	mov	r3, r0
 8005afa:	4642      	mov	r2, r8
 8005afc:	189b      	adds	r3, r3, r2
 8005afe:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b00:	464b      	mov	r3, r9
 8005b02:	460a      	mov	r2, r1
 8005b04:	eb42 0303 	adc.w	r3, r2, r3
 8005b08:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	663b      	str	r3, [r7, #96]	; 0x60
 8005b14:	667a      	str	r2, [r7, #100]	; 0x64
 8005b16:	f04f 0200 	mov.w	r2, #0
 8005b1a:	f04f 0300 	mov.w	r3, #0
 8005b1e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005b22:	4649      	mov	r1, r9
 8005b24:	008b      	lsls	r3, r1, #2
 8005b26:	4641      	mov	r1, r8
 8005b28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	008a      	lsls	r2, r1, #2
 8005b30:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005b34:	f7fb f860 	bl	8000bf8 <__aeabi_uldivmod>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4b0d      	ldr	r3, [pc, #52]	; (8005b74 <UART_SetConfig+0x4e4>)
 8005b3e:	fba3 1302 	umull	r1, r3, r3, r2
 8005b42:	095b      	lsrs	r3, r3, #5
 8005b44:	2164      	movs	r1, #100	; 0x64
 8005b46:	fb01 f303 	mul.w	r3, r1, r3
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	011b      	lsls	r3, r3, #4
 8005b4e:	3332      	adds	r3, #50	; 0x32
 8005b50:	4a08      	ldr	r2, [pc, #32]	; (8005b74 <UART_SetConfig+0x4e4>)
 8005b52:	fba2 2303 	umull	r2, r3, r2, r3
 8005b56:	095b      	lsrs	r3, r3, #5
 8005b58:	f003 020f 	and.w	r2, r3, #15
 8005b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4422      	add	r2, r4
 8005b64:	609a      	str	r2, [r3, #8]
}
 8005b66:	bf00      	nop
 8005b68:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b72:	bf00      	nop
 8005b74:	51eb851f 	.word	0x51eb851f

08005b78 <__errno>:
 8005b78:	4b01      	ldr	r3, [pc, #4]	; (8005b80 <__errno+0x8>)
 8005b7a:	6818      	ldr	r0, [r3, #0]
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	20000018 	.word	0x20000018

08005b84 <__libc_init_array>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	4d0d      	ldr	r5, [pc, #52]	; (8005bbc <__libc_init_array+0x38>)
 8005b88:	4c0d      	ldr	r4, [pc, #52]	; (8005bc0 <__libc_init_array+0x3c>)
 8005b8a:	1b64      	subs	r4, r4, r5
 8005b8c:	10a4      	asrs	r4, r4, #2
 8005b8e:	2600      	movs	r6, #0
 8005b90:	42a6      	cmp	r6, r4
 8005b92:	d109      	bne.n	8005ba8 <__libc_init_array+0x24>
 8005b94:	4d0b      	ldr	r5, [pc, #44]	; (8005bc4 <__libc_init_array+0x40>)
 8005b96:	4c0c      	ldr	r4, [pc, #48]	; (8005bc8 <__libc_init_array+0x44>)
 8005b98:	f001 fbb8 	bl	800730c <_init>
 8005b9c:	1b64      	subs	r4, r4, r5
 8005b9e:	10a4      	asrs	r4, r4, #2
 8005ba0:	2600      	movs	r6, #0
 8005ba2:	42a6      	cmp	r6, r4
 8005ba4:	d105      	bne.n	8005bb2 <__libc_init_array+0x2e>
 8005ba6:	bd70      	pop	{r4, r5, r6, pc}
 8005ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bac:	4798      	blx	r3
 8005bae:	3601      	adds	r6, #1
 8005bb0:	e7ee      	b.n	8005b90 <__libc_init_array+0xc>
 8005bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bb6:	4798      	blx	r3
 8005bb8:	3601      	adds	r6, #1
 8005bba:	e7f2      	b.n	8005ba2 <__libc_init_array+0x1e>
 8005bbc:	080073e0 	.word	0x080073e0
 8005bc0:	080073e0 	.word	0x080073e0
 8005bc4:	080073e0 	.word	0x080073e0
 8005bc8:	080073e4 	.word	0x080073e4

08005bcc <malloc>:
 8005bcc:	4b02      	ldr	r3, [pc, #8]	; (8005bd8 <malloc+0xc>)
 8005bce:	4601      	mov	r1, r0
 8005bd0:	6818      	ldr	r0, [r3, #0]
 8005bd2:	f000 b88d 	b.w	8005cf0 <_malloc_r>
 8005bd6:	bf00      	nop
 8005bd8:	20000018 	.word	0x20000018

08005bdc <free>:
 8005bdc:	4b02      	ldr	r3, [pc, #8]	; (8005be8 <free+0xc>)
 8005bde:	4601      	mov	r1, r0
 8005be0:	6818      	ldr	r0, [r3, #0]
 8005be2:	f000 b819 	b.w	8005c18 <_free_r>
 8005be6:	bf00      	nop
 8005be8:	20000018 	.word	0x20000018

08005bec <memcpy>:
 8005bec:	440a      	add	r2, r1
 8005bee:	4291      	cmp	r1, r2
 8005bf0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005bf4:	d100      	bne.n	8005bf8 <memcpy+0xc>
 8005bf6:	4770      	bx	lr
 8005bf8:	b510      	push	{r4, lr}
 8005bfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c02:	4291      	cmp	r1, r2
 8005c04:	d1f9      	bne.n	8005bfa <memcpy+0xe>
 8005c06:	bd10      	pop	{r4, pc}

08005c08 <memset>:
 8005c08:	4402      	add	r2, r0
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d100      	bne.n	8005c12 <memset+0xa>
 8005c10:	4770      	bx	lr
 8005c12:	f803 1b01 	strb.w	r1, [r3], #1
 8005c16:	e7f9      	b.n	8005c0c <memset+0x4>

08005c18 <_free_r>:
 8005c18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c1a:	2900      	cmp	r1, #0
 8005c1c:	d044      	beq.n	8005ca8 <_free_r+0x90>
 8005c1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c22:	9001      	str	r0, [sp, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f1a1 0404 	sub.w	r4, r1, #4
 8005c2a:	bfb8      	it	lt
 8005c2c:	18e4      	addlt	r4, r4, r3
 8005c2e:	f000 f903 	bl	8005e38 <__malloc_lock>
 8005c32:	4a1e      	ldr	r2, [pc, #120]	; (8005cac <_free_r+0x94>)
 8005c34:	9801      	ldr	r0, [sp, #4]
 8005c36:	6813      	ldr	r3, [r2, #0]
 8005c38:	b933      	cbnz	r3, 8005c48 <_free_r+0x30>
 8005c3a:	6063      	str	r3, [r4, #4]
 8005c3c:	6014      	str	r4, [r2, #0]
 8005c3e:	b003      	add	sp, #12
 8005c40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c44:	f000 b8fe 	b.w	8005e44 <__malloc_unlock>
 8005c48:	42a3      	cmp	r3, r4
 8005c4a:	d908      	bls.n	8005c5e <_free_r+0x46>
 8005c4c:	6825      	ldr	r5, [r4, #0]
 8005c4e:	1961      	adds	r1, r4, r5
 8005c50:	428b      	cmp	r3, r1
 8005c52:	bf01      	itttt	eq
 8005c54:	6819      	ldreq	r1, [r3, #0]
 8005c56:	685b      	ldreq	r3, [r3, #4]
 8005c58:	1949      	addeq	r1, r1, r5
 8005c5a:	6021      	streq	r1, [r4, #0]
 8005c5c:	e7ed      	b.n	8005c3a <_free_r+0x22>
 8005c5e:	461a      	mov	r2, r3
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	b10b      	cbz	r3, 8005c68 <_free_r+0x50>
 8005c64:	42a3      	cmp	r3, r4
 8005c66:	d9fa      	bls.n	8005c5e <_free_r+0x46>
 8005c68:	6811      	ldr	r1, [r2, #0]
 8005c6a:	1855      	adds	r5, r2, r1
 8005c6c:	42a5      	cmp	r5, r4
 8005c6e:	d10b      	bne.n	8005c88 <_free_r+0x70>
 8005c70:	6824      	ldr	r4, [r4, #0]
 8005c72:	4421      	add	r1, r4
 8005c74:	1854      	adds	r4, r2, r1
 8005c76:	42a3      	cmp	r3, r4
 8005c78:	6011      	str	r1, [r2, #0]
 8005c7a:	d1e0      	bne.n	8005c3e <_free_r+0x26>
 8005c7c:	681c      	ldr	r4, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	6053      	str	r3, [r2, #4]
 8005c82:	4421      	add	r1, r4
 8005c84:	6011      	str	r1, [r2, #0]
 8005c86:	e7da      	b.n	8005c3e <_free_r+0x26>
 8005c88:	d902      	bls.n	8005c90 <_free_r+0x78>
 8005c8a:	230c      	movs	r3, #12
 8005c8c:	6003      	str	r3, [r0, #0]
 8005c8e:	e7d6      	b.n	8005c3e <_free_r+0x26>
 8005c90:	6825      	ldr	r5, [r4, #0]
 8005c92:	1961      	adds	r1, r4, r5
 8005c94:	428b      	cmp	r3, r1
 8005c96:	bf04      	itt	eq
 8005c98:	6819      	ldreq	r1, [r3, #0]
 8005c9a:	685b      	ldreq	r3, [r3, #4]
 8005c9c:	6063      	str	r3, [r4, #4]
 8005c9e:	bf04      	itt	eq
 8005ca0:	1949      	addeq	r1, r1, r5
 8005ca2:	6021      	streq	r1, [r4, #0]
 8005ca4:	6054      	str	r4, [r2, #4]
 8005ca6:	e7ca      	b.n	8005c3e <_free_r+0x26>
 8005ca8:	b003      	add	sp, #12
 8005caa:	bd30      	pop	{r4, r5, pc}
 8005cac:	20000bb8 	.word	0x20000bb8

08005cb0 <sbrk_aligned>:
 8005cb0:	b570      	push	{r4, r5, r6, lr}
 8005cb2:	4e0e      	ldr	r6, [pc, #56]	; (8005cec <sbrk_aligned+0x3c>)
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	6831      	ldr	r1, [r6, #0]
 8005cb8:	4605      	mov	r5, r0
 8005cba:	b911      	cbnz	r1, 8005cc2 <sbrk_aligned+0x12>
 8005cbc:	f000 f88c 	bl	8005dd8 <_sbrk_r>
 8005cc0:	6030      	str	r0, [r6, #0]
 8005cc2:	4621      	mov	r1, r4
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	f000 f887 	bl	8005dd8 <_sbrk_r>
 8005cca:	1c43      	adds	r3, r0, #1
 8005ccc:	d00a      	beq.n	8005ce4 <sbrk_aligned+0x34>
 8005cce:	1cc4      	adds	r4, r0, #3
 8005cd0:	f024 0403 	bic.w	r4, r4, #3
 8005cd4:	42a0      	cmp	r0, r4
 8005cd6:	d007      	beq.n	8005ce8 <sbrk_aligned+0x38>
 8005cd8:	1a21      	subs	r1, r4, r0
 8005cda:	4628      	mov	r0, r5
 8005cdc:	f000 f87c 	bl	8005dd8 <_sbrk_r>
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d101      	bne.n	8005ce8 <sbrk_aligned+0x38>
 8005ce4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005ce8:	4620      	mov	r0, r4
 8005cea:	bd70      	pop	{r4, r5, r6, pc}
 8005cec:	20000bbc 	.word	0x20000bbc

08005cf0 <_malloc_r>:
 8005cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf4:	1ccd      	adds	r5, r1, #3
 8005cf6:	f025 0503 	bic.w	r5, r5, #3
 8005cfa:	3508      	adds	r5, #8
 8005cfc:	2d0c      	cmp	r5, #12
 8005cfe:	bf38      	it	cc
 8005d00:	250c      	movcc	r5, #12
 8005d02:	2d00      	cmp	r5, #0
 8005d04:	4607      	mov	r7, r0
 8005d06:	db01      	blt.n	8005d0c <_malloc_r+0x1c>
 8005d08:	42a9      	cmp	r1, r5
 8005d0a:	d905      	bls.n	8005d18 <_malloc_r+0x28>
 8005d0c:	230c      	movs	r3, #12
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	2600      	movs	r6, #0
 8005d12:	4630      	mov	r0, r6
 8005d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d18:	4e2e      	ldr	r6, [pc, #184]	; (8005dd4 <_malloc_r+0xe4>)
 8005d1a:	f000 f88d 	bl	8005e38 <__malloc_lock>
 8005d1e:	6833      	ldr	r3, [r6, #0]
 8005d20:	461c      	mov	r4, r3
 8005d22:	bb34      	cbnz	r4, 8005d72 <_malloc_r+0x82>
 8005d24:	4629      	mov	r1, r5
 8005d26:	4638      	mov	r0, r7
 8005d28:	f7ff ffc2 	bl	8005cb0 <sbrk_aligned>
 8005d2c:	1c43      	adds	r3, r0, #1
 8005d2e:	4604      	mov	r4, r0
 8005d30:	d14d      	bne.n	8005dce <_malloc_r+0xde>
 8005d32:	6834      	ldr	r4, [r6, #0]
 8005d34:	4626      	mov	r6, r4
 8005d36:	2e00      	cmp	r6, #0
 8005d38:	d140      	bne.n	8005dbc <_malloc_r+0xcc>
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4638      	mov	r0, r7
 8005d40:	eb04 0803 	add.w	r8, r4, r3
 8005d44:	f000 f848 	bl	8005dd8 <_sbrk_r>
 8005d48:	4580      	cmp	r8, r0
 8005d4a:	d13a      	bne.n	8005dc2 <_malloc_r+0xd2>
 8005d4c:	6821      	ldr	r1, [r4, #0]
 8005d4e:	3503      	adds	r5, #3
 8005d50:	1a6d      	subs	r5, r5, r1
 8005d52:	f025 0503 	bic.w	r5, r5, #3
 8005d56:	3508      	adds	r5, #8
 8005d58:	2d0c      	cmp	r5, #12
 8005d5a:	bf38      	it	cc
 8005d5c:	250c      	movcc	r5, #12
 8005d5e:	4629      	mov	r1, r5
 8005d60:	4638      	mov	r0, r7
 8005d62:	f7ff ffa5 	bl	8005cb0 <sbrk_aligned>
 8005d66:	3001      	adds	r0, #1
 8005d68:	d02b      	beq.n	8005dc2 <_malloc_r+0xd2>
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	442b      	add	r3, r5
 8005d6e:	6023      	str	r3, [r4, #0]
 8005d70:	e00e      	b.n	8005d90 <_malloc_r+0xa0>
 8005d72:	6822      	ldr	r2, [r4, #0]
 8005d74:	1b52      	subs	r2, r2, r5
 8005d76:	d41e      	bmi.n	8005db6 <_malloc_r+0xc6>
 8005d78:	2a0b      	cmp	r2, #11
 8005d7a:	d916      	bls.n	8005daa <_malloc_r+0xba>
 8005d7c:	1961      	adds	r1, r4, r5
 8005d7e:	42a3      	cmp	r3, r4
 8005d80:	6025      	str	r5, [r4, #0]
 8005d82:	bf18      	it	ne
 8005d84:	6059      	strne	r1, [r3, #4]
 8005d86:	6863      	ldr	r3, [r4, #4]
 8005d88:	bf08      	it	eq
 8005d8a:	6031      	streq	r1, [r6, #0]
 8005d8c:	5162      	str	r2, [r4, r5]
 8005d8e:	604b      	str	r3, [r1, #4]
 8005d90:	4638      	mov	r0, r7
 8005d92:	f104 060b 	add.w	r6, r4, #11
 8005d96:	f000 f855 	bl	8005e44 <__malloc_unlock>
 8005d9a:	f026 0607 	bic.w	r6, r6, #7
 8005d9e:	1d23      	adds	r3, r4, #4
 8005da0:	1af2      	subs	r2, r6, r3
 8005da2:	d0b6      	beq.n	8005d12 <_malloc_r+0x22>
 8005da4:	1b9b      	subs	r3, r3, r6
 8005da6:	50a3      	str	r3, [r4, r2]
 8005da8:	e7b3      	b.n	8005d12 <_malloc_r+0x22>
 8005daa:	6862      	ldr	r2, [r4, #4]
 8005dac:	42a3      	cmp	r3, r4
 8005dae:	bf0c      	ite	eq
 8005db0:	6032      	streq	r2, [r6, #0]
 8005db2:	605a      	strne	r2, [r3, #4]
 8005db4:	e7ec      	b.n	8005d90 <_malloc_r+0xa0>
 8005db6:	4623      	mov	r3, r4
 8005db8:	6864      	ldr	r4, [r4, #4]
 8005dba:	e7b2      	b.n	8005d22 <_malloc_r+0x32>
 8005dbc:	4634      	mov	r4, r6
 8005dbe:	6876      	ldr	r6, [r6, #4]
 8005dc0:	e7b9      	b.n	8005d36 <_malloc_r+0x46>
 8005dc2:	230c      	movs	r3, #12
 8005dc4:	603b      	str	r3, [r7, #0]
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	f000 f83c 	bl	8005e44 <__malloc_unlock>
 8005dcc:	e7a1      	b.n	8005d12 <_malloc_r+0x22>
 8005dce:	6025      	str	r5, [r4, #0]
 8005dd0:	e7de      	b.n	8005d90 <_malloc_r+0xa0>
 8005dd2:	bf00      	nop
 8005dd4:	20000bb8 	.word	0x20000bb8

08005dd8 <_sbrk_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	4d06      	ldr	r5, [pc, #24]	; (8005df4 <_sbrk_r+0x1c>)
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4604      	mov	r4, r0
 8005de0:	4608      	mov	r0, r1
 8005de2:	602b      	str	r3, [r5, #0]
 8005de4:	f7fc f9b2 	bl	800214c <_sbrk>
 8005de8:	1c43      	adds	r3, r0, #1
 8005dea:	d102      	bne.n	8005df2 <_sbrk_r+0x1a>
 8005dec:	682b      	ldr	r3, [r5, #0]
 8005dee:	b103      	cbz	r3, 8005df2 <_sbrk_r+0x1a>
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	bd38      	pop	{r3, r4, r5, pc}
 8005df4:	20000bc0 	.word	0x20000bc0

08005df8 <siprintf>:
 8005df8:	b40e      	push	{r1, r2, r3}
 8005dfa:	b500      	push	{lr}
 8005dfc:	b09c      	sub	sp, #112	; 0x70
 8005dfe:	ab1d      	add	r3, sp, #116	; 0x74
 8005e00:	9002      	str	r0, [sp, #8]
 8005e02:	9006      	str	r0, [sp, #24]
 8005e04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e08:	4809      	ldr	r0, [pc, #36]	; (8005e30 <siprintf+0x38>)
 8005e0a:	9107      	str	r1, [sp, #28]
 8005e0c:	9104      	str	r1, [sp, #16]
 8005e0e:	4909      	ldr	r1, [pc, #36]	; (8005e34 <siprintf+0x3c>)
 8005e10:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e14:	9105      	str	r1, [sp, #20]
 8005e16:	6800      	ldr	r0, [r0, #0]
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	a902      	add	r1, sp, #8
 8005e1c:	f000 f874 	bl	8005f08 <_svfiprintf_r>
 8005e20:	9b02      	ldr	r3, [sp, #8]
 8005e22:	2200      	movs	r2, #0
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	b01c      	add	sp, #112	; 0x70
 8005e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e2c:	b003      	add	sp, #12
 8005e2e:	4770      	bx	lr
 8005e30:	20000018 	.word	0x20000018
 8005e34:	ffff0208 	.word	0xffff0208

08005e38 <__malloc_lock>:
 8005e38:	4801      	ldr	r0, [pc, #4]	; (8005e40 <__malloc_lock+0x8>)
 8005e3a:	f000 baf9 	b.w	8006430 <__retarget_lock_acquire_recursive>
 8005e3e:	bf00      	nop
 8005e40:	20000bc4 	.word	0x20000bc4

08005e44 <__malloc_unlock>:
 8005e44:	4801      	ldr	r0, [pc, #4]	; (8005e4c <__malloc_unlock+0x8>)
 8005e46:	f000 baf4 	b.w	8006432 <__retarget_lock_release_recursive>
 8005e4a:	bf00      	nop
 8005e4c:	20000bc4 	.word	0x20000bc4

08005e50 <__ssputs_r>:
 8005e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e54:	688e      	ldr	r6, [r1, #8]
 8005e56:	429e      	cmp	r6, r3
 8005e58:	4682      	mov	sl, r0
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	4690      	mov	r8, r2
 8005e5e:	461f      	mov	r7, r3
 8005e60:	d838      	bhi.n	8005ed4 <__ssputs_r+0x84>
 8005e62:	898a      	ldrh	r2, [r1, #12]
 8005e64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005e68:	d032      	beq.n	8005ed0 <__ssputs_r+0x80>
 8005e6a:	6825      	ldr	r5, [r4, #0]
 8005e6c:	6909      	ldr	r1, [r1, #16]
 8005e6e:	eba5 0901 	sub.w	r9, r5, r1
 8005e72:	6965      	ldr	r5, [r4, #20]
 8005e74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	444b      	add	r3, r9
 8005e80:	106d      	asrs	r5, r5, #1
 8005e82:	429d      	cmp	r5, r3
 8005e84:	bf38      	it	cc
 8005e86:	461d      	movcc	r5, r3
 8005e88:	0553      	lsls	r3, r2, #21
 8005e8a:	d531      	bpl.n	8005ef0 <__ssputs_r+0xa0>
 8005e8c:	4629      	mov	r1, r5
 8005e8e:	f7ff ff2f 	bl	8005cf0 <_malloc_r>
 8005e92:	4606      	mov	r6, r0
 8005e94:	b950      	cbnz	r0, 8005eac <__ssputs_r+0x5c>
 8005e96:	230c      	movs	r3, #12
 8005e98:	f8ca 3000 	str.w	r3, [sl]
 8005e9c:	89a3      	ldrh	r3, [r4, #12]
 8005e9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ea2:	81a3      	strh	r3, [r4, #12]
 8005ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eac:	6921      	ldr	r1, [r4, #16]
 8005eae:	464a      	mov	r2, r9
 8005eb0:	f7ff fe9c 	bl	8005bec <memcpy>
 8005eb4:	89a3      	ldrh	r3, [r4, #12]
 8005eb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005eba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ebe:	81a3      	strh	r3, [r4, #12]
 8005ec0:	6126      	str	r6, [r4, #16]
 8005ec2:	6165      	str	r5, [r4, #20]
 8005ec4:	444e      	add	r6, r9
 8005ec6:	eba5 0509 	sub.w	r5, r5, r9
 8005eca:	6026      	str	r6, [r4, #0]
 8005ecc:	60a5      	str	r5, [r4, #8]
 8005ece:	463e      	mov	r6, r7
 8005ed0:	42be      	cmp	r6, r7
 8005ed2:	d900      	bls.n	8005ed6 <__ssputs_r+0x86>
 8005ed4:	463e      	mov	r6, r7
 8005ed6:	6820      	ldr	r0, [r4, #0]
 8005ed8:	4632      	mov	r2, r6
 8005eda:	4641      	mov	r1, r8
 8005edc:	f000 faaa 	bl	8006434 <memmove>
 8005ee0:	68a3      	ldr	r3, [r4, #8]
 8005ee2:	1b9b      	subs	r3, r3, r6
 8005ee4:	60a3      	str	r3, [r4, #8]
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	4433      	add	r3, r6
 8005eea:	6023      	str	r3, [r4, #0]
 8005eec:	2000      	movs	r0, #0
 8005eee:	e7db      	b.n	8005ea8 <__ssputs_r+0x58>
 8005ef0:	462a      	mov	r2, r5
 8005ef2:	f000 fab9 	bl	8006468 <_realloc_r>
 8005ef6:	4606      	mov	r6, r0
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d1e1      	bne.n	8005ec0 <__ssputs_r+0x70>
 8005efc:	6921      	ldr	r1, [r4, #16]
 8005efe:	4650      	mov	r0, sl
 8005f00:	f7ff fe8a 	bl	8005c18 <_free_r>
 8005f04:	e7c7      	b.n	8005e96 <__ssputs_r+0x46>
	...

08005f08 <_svfiprintf_r>:
 8005f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f0c:	4698      	mov	r8, r3
 8005f0e:	898b      	ldrh	r3, [r1, #12]
 8005f10:	061b      	lsls	r3, r3, #24
 8005f12:	b09d      	sub	sp, #116	; 0x74
 8005f14:	4607      	mov	r7, r0
 8005f16:	460d      	mov	r5, r1
 8005f18:	4614      	mov	r4, r2
 8005f1a:	d50e      	bpl.n	8005f3a <_svfiprintf_r+0x32>
 8005f1c:	690b      	ldr	r3, [r1, #16]
 8005f1e:	b963      	cbnz	r3, 8005f3a <_svfiprintf_r+0x32>
 8005f20:	2140      	movs	r1, #64	; 0x40
 8005f22:	f7ff fee5 	bl	8005cf0 <_malloc_r>
 8005f26:	6028      	str	r0, [r5, #0]
 8005f28:	6128      	str	r0, [r5, #16]
 8005f2a:	b920      	cbnz	r0, 8005f36 <_svfiprintf_r+0x2e>
 8005f2c:	230c      	movs	r3, #12
 8005f2e:	603b      	str	r3, [r7, #0]
 8005f30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f34:	e0d1      	b.n	80060da <_svfiprintf_r+0x1d2>
 8005f36:	2340      	movs	r3, #64	; 0x40
 8005f38:	616b      	str	r3, [r5, #20]
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	9309      	str	r3, [sp, #36]	; 0x24
 8005f3e:	2320      	movs	r3, #32
 8005f40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f44:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f48:	2330      	movs	r3, #48	; 0x30
 8005f4a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80060f4 <_svfiprintf_r+0x1ec>
 8005f4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f52:	f04f 0901 	mov.w	r9, #1
 8005f56:	4623      	mov	r3, r4
 8005f58:	469a      	mov	sl, r3
 8005f5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f5e:	b10a      	cbz	r2, 8005f64 <_svfiprintf_r+0x5c>
 8005f60:	2a25      	cmp	r2, #37	; 0x25
 8005f62:	d1f9      	bne.n	8005f58 <_svfiprintf_r+0x50>
 8005f64:	ebba 0b04 	subs.w	fp, sl, r4
 8005f68:	d00b      	beq.n	8005f82 <_svfiprintf_r+0x7a>
 8005f6a:	465b      	mov	r3, fp
 8005f6c:	4622      	mov	r2, r4
 8005f6e:	4629      	mov	r1, r5
 8005f70:	4638      	mov	r0, r7
 8005f72:	f7ff ff6d 	bl	8005e50 <__ssputs_r>
 8005f76:	3001      	adds	r0, #1
 8005f78:	f000 80aa 	beq.w	80060d0 <_svfiprintf_r+0x1c8>
 8005f7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f7e:	445a      	add	r2, fp
 8005f80:	9209      	str	r2, [sp, #36]	; 0x24
 8005f82:	f89a 3000 	ldrb.w	r3, [sl]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f000 80a2 	beq.w	80060d0 <_svfiprintf_r+0x1c8>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f96:	f10a 0a01 	add.w	sl, sl, #1
 8005f9a:	9304      	str	r3, [sp, #16]
 8005f9c:	9307      	str	r3, [sp, #28]
 8005f9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005fa2:	931a      	str	r3, [sp, #104]	; 0x68
 8005fa4:	4654      	mov	r4, sl
 8005fa6:	2205      	movs	r2, #5
 8005fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fac:	4851      	ldr	r0, [pc, #324]	; (80060f4 <_svfiprintf_r+0x1ec>)
 8005fae:	f7fa f917 	bl	80001e0 <memchr>
 8005fb2:	9a04      	ldr	r2, [sp, #16]
 8005fb4:	b9d8      	cbnz	r0, 8005fee <_svfiprintf_r+0xe6>
 8005fb6:	06d0      	lsls	r0, r2, #27
 8005fb8:	bf44      	itt	mi
 8005fba:	2320      	movmi	r3, #32
 8005fbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fc0:	0711      	lsls	r1, r2, #28
 8005fc2:	bf44      	itt	mi
 8005fc4:	232b      	movmi	r3, #43	; 0x2b
 8005fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fca:	f89a 3000 	ldrb.w	r3, [sl]
 8005fce:	2b2a      	cmp	r3, #42	; 0x2a
 8005fd0:	d015      	beq.n	8005ffe <_svfiprintf_r+0xf6>
 8005fd2:	9a07      	ldr	r2, [sp, #28]
 8005fd4:	4654      	mov	r4, sl
 8005fd6:	2000      	movs	r0, #0
 8005fd8:	f04f 0c0a 	mov.w	ip, #10
 8005fdc:	4621      	mov	r1, r4
 8005fde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fe2:	3b30      	subs	r3, #48	; 0x30
 8005fe4:	2b09      	cmp	r3, #9
 8005fe6:	d94e      	bls.n	8006086 <_svfiprintf_r+0x17e>
 8005fe8:	b1b0      	cbz	r0, 8006018 <_svfiprintf_r+0x110>
 8005fea:	9207      	str	r2, [sp, #28]
 8005fec:	e014      	b.n	8006018 <_svfiprintf_r+0x110>
 8005fee:	eba0 0308 	sub.w	r3, r0, r8
 8005ff2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	9304      	str	r3, [sp, #16]
 8005ffa:	46a2      	mov	sl, r4
 8005ffc:	e7d2      	b.n	8005fa4 <_svfiprintf_r+0x9c>
 8005ffe:	9b03      	ldr	r3, [sp, #12]
 8006000:	1d19      	adds	r1, r3, #4
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	9103      	str	r1, [sp, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	bfbb      	ittet	lt
 800600a:	425b      	neglt	r3, r3
 800600c:	f042 0202 	orrlt.w	r2, r2, #2
 8006010:	9307      	strge	r3, [sp, #28]
 8006012:	9307      	strlt	r3, [sp, #28]
 8006014:	bfb8      	it	lt
 8006016:	9204      	strlt	r2, [sp, #16]
 8006018:	7823      	ldrb	r3, [r4, #0]
 800601a:	2b2e      	cmp	r3, #46	; 0x2e
 800601c:	d10c      	bne.n	8006038 <_svfiprintf_r+0x130>
 800601e:	7863      	ldrb	r3, [r4, #1]
 8006020:	2b2a      	cmp	r3, #42	; 0x2a
 8006022:	d135      	bne.n	8006090 <_svfiprintf_r+0x188>
 8006024:	9b03      	ldr	r3, [sp, #12]
 8006026:	1d1a      	adds	r2, r3, #4
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	9203      	str	r2, [sp, #12]
 800602c:	2b00      	cmp	r3, #0
 800602e:	bfb8      	it	lt
 8006030:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006034:	3402      	adds	r4, #2
 8006036:	9305      	str	r3, [sp, #20]
 8006038:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006104 <_svfiprintf_r+0x1fc>
 800603c:	7821      	ldrb	r1, [r4, #0]
 800603e:	2203      	movs	r2, #3
 8006040:	4650      	mov	r0, sl
 8006042:	f7fa f8cd 	bl	80001e0 <memchr>
 8006046:	b140      	cbz	r0, 800605a <_svfiprintf_r+0x152>
 8006048:	2340      	movs	r3, #64	; 0x40
 800604a:	eba0 000a 	sub.w	r0, r0, sl
 800604e:	fa03 f000 	lsl.w	r0, r3, r0
 8006052:	9b04      	ldr	r3, [sp, #16]
 8006054:	4303      	orrs	r3, r0
 8006056:	3401      	adds	r4, #1
 8006058:	9304      	str	r3, [sp, #16]
 800605a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800605e:	4826      	ldr	r0, [pc, #152]	; (80060f8 <_svfiprintf_r+0x1f0>)
 8006060:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006064:	2206      	movs	r2, #6
 8006066:	f7fa f8bb 	bl	80001e0 <memchr>
 800606a:	2800      	cmp	r0, #0
 800606c:	d038      	beq.n	80060e0 <_svfiprintf_r+0x1d8>
 800606e:	4b23      	ldr	r3, [pc, #140]	; (80060fc <_svfiprintf_r+0x1f4>)
 8006070:	bb1b      	cbnz	r3, 80060ba <_svfiprintf_r+0x1b2>
 8006072:	9b03      	ldr	r3, [sp, #12]
 8006074:	3307      	adds	r3, #7
 8006076:	f023 0307 	bic.w	r3, r3, #7
 800607a:	3308      	adds	r3, #8
 800607c:	9303      	str	r3, [sp, #12]
 800607e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006080:	4433      	add	r3, r6
 8006082:	9309      	str	r3, [sp, #36]	; 0x24
 8006084:	e767      	b.n	8005f56 <_svfiprintf_r+0x4e>
 8006086:	fb0c 3202 	mla	r2, ip, r2, r3
 800608a:	460c      	mov	r4, r1
 800608c:	2001      	movs	r0, #1
 800608e:	e7a5      	b.n	8005fdc <_svfiprintf_r+0xd4>
 8006090:	2300      	movs	r3, #0
 8006092:	3401      	adds	r4, #1
 8006094:	9305      	str	r3, [sp, #20]
 8006096:	4619      	mov	r1, r3
 8006098:	f04f 0c0a 	mov.w	ip, #10
 800609c:	4620      	mov	r0, r4
 800609e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060a2:	3a30      	subs	r2, #48	; 0x30
 80060a4:	2a09      	cmp	r2, #9
 80060a6:	d903      	bls.n	80060b0 <_svfiprintf_r+0x1a8>
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0c5      	beq.n	8006038 <_svfiprintf_r+0x130>
 80060ac:	9105      	str	r1, [sp, #20]
 80060ae:	e7c3      	b.n	8006038 <_svfiprintf_r+0x130>
 80060b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80060b4:	4604      	mov	r4, r0
 80060b6:	2301      	movs	r3, #1
 80060b8:	e7f0      	b.n	800609c <_svfiprintf_r+0x194>
 80060ba:	ab03      	add	r3, sp, #12
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	462a      	mov	r2, r5
 80060c0:	4b0f      	ldr	r3, [pc, #60]	; (8006100 <_svfiprintf_r+0x1f8>)
 80060c2:	a904      	add	r1, sp, #16
 80060c4:	4638      	mov	r0, r7
 80060c6:	f3af 8000 	nop.w
 80060ca:	1c42      	adds	r2, r0, #1
 80060cc:	4606      	mov	r6, r0
 80060ce:	d1d6      	bne.n	800607e <_svfiprintf_r+0x176>
 80060d0:	89ab      	ldrh	r3, [r5, #12]
 80060d2:	065b      	lsls	r3, r3, #25
 80060d4:	f53f af2c 	bmi.w	8005f30 <_svfiprintf_r+0x28>
 80060d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060da:	b01d      	add	sp, #116	; 0x74
 80060dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e0:	ab03      	add	r3, sp, #12
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	462a      	mov	r2, r5
 80060e6:	4b06      	ldr	r3, [pc, #24]	; (8006100 <_svfiprintf_r+0x1f8>)
 80060e8:	a904      	add	r1, sp, #16
 80060ea:	4638      	mov	r0, r7
 80060ec:	f000 f87a 	bl	80061e4 <_printf_i>
 80060f0:	e7eb      	b.n	80060ca <_svfiprintf_r+0x1c2>
 80060f2:	bf00      	nop
 80060f4:	08007374 	.word	0x08007374
 80060f8:	0800737e 	.word	0x0800737e
 80060fc:	00000000 	.word	0x00000000
 8006100:	08005e51 	.word	0x08005e51
 8006104:	0800737a 	.word	0x0800737a

08006108 <_printf_common>:
 8006108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800610c:	4616      	mov	r6, r2
 800610e:	4699      	mov	r9, r3
 8006110:	688a      	ldr	r2, [r1, #8]
 8006112:	690b      	ldr	r3, [r1, #16]
 8006114:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006118:	4293      	cmp	r3, r2
 800611a:	bfb8      	it	lt
 800611c:	4613      	movlt	r3, r2
 800611e:	6033      	str	r3, [r6, #0]
 8006120:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006124:	4607      	mov	r7, r0
 8006126:	460c      	mov	r4, r1
 8006128:	b10a      	cbz	r2, 800612e <_printf_common+0x26>
 800612a:	3301      	adds	r3, #1
 800612c:	6033      	str	r3, [r6, #0]
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	0699      	lsls	r1, r3, #26
 8006132:	bf42      	ittt	mi
 8006134:	6833      	ldrmi	r3, [r6, #0]
 8006136:	3302      	addmi	r3, #2
 8006138:	6033      	strmi	r3, [r6, #0]
 800613a:	6825      	ldr	r5, [r4, #0]
 800613c:	f015 0506 	ands.w	r5, r5, #6
 8006140:	d106      	bne.n	8006150 <_printf_common+0x48>
 8006142:	f104 0a19 	add.w	sl, r4, #25
 8006146:	68e3      	ldr	r3, [r4, #12]
 8006148:	6832      	ldr	r2, [r6, #0]
 800614a:	1a9b      	subs	r3, r3, r2
 800614c:	42ab      	cmp	r3, r5
 800614e:	dc26      	bgt.n	800619e <_printf_common+0x96>
 8006150:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006154:	1e13      	subs	r3, r2, #0
 8006156:	6822      	ldr	r2, [r4, #0]
 8006158:	bf18      	it	ne
 800615a:	2301      	movne	r3, #1
 800615c:	0692      	lsls	r2, r2, #26
 800615e:	d42b      	bmi.n	80061b8 <_printf_common+0xb0>
 8006160:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006164:	4649      	mov	r1, r9
 8006166:	4638      	mov	r0, r7
 8006168:	47c0      	blx	r8
 800616a:	3001      	adds	r0, #1
 800616c:	d01e      	beq.n	80061ac <_printf_common+0xa4>
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	68e5      	ldr	r5, [r4, #12]
 8006172:	6832      	ldr	r2, [r6, #0]
 8006174:	f003 0306 	and.w	r3, r3, #6
 8006178:	2b04      	cmp	r3, #4
 800617a:	bf08      	it	eq
 800617c:	1aad      	subeq	r5, r5, r2
 800617e:	68a3      	ldr	r3, [r4, #8]
 8006180:	6922      	ldr	r2, [r4, #16]
 8006182:	bf0c      	ite	eq
 8006184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006188:	2500      	movne	r5, #0
 800618a:	4293      	cmp	r3, r2
 800618c:	bfc4      	itt	gt
 800618e:	1a9b      	subgt	r3, r3, r2
 8006190:	18ed      	addgt	r5, r5, r3
 8006192:	2600      	movs	r6, #0
 8006194:	341a      	adds	r4, #26
 8006196:	42b5      	cmp	r5, r6
 8006198:	d11a      	bne.n	80061d0 <_printf_common+0xc8>
 800619a:	2000      	movs	r0, #0
 800619c:	e008      	b.n	80061b0 <_printf_common+0xa8>
 800619e:	2301      	movs	r3, #1
 80061a0:	4652      	mov	r2, sl
 80061a2:	4649      	mov	r1, r9
 80061a4:	4638      	mov	r0, r7
 80061a6:	47c0      	blx	r8
 80061a8:	3001      	adds	r0, #1
 80061aa:	d103      	bne.n	80061b4 <_printf_common+0xac>
 80061ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061b4:	3501      	adds	r5, #1
 80061b6:	e7c6      	b.n	8006146 <_printf_common+0x3e>
 80061b8:	18e1      	adds	r1, r4, r3
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	2030      	movs	r0, #48	; 0x30
 80061be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061c2:	4422      	add	r2, r4
 80061c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061cc:	3302      	adds	r3, #2
 80061ce:	e7c7      	b.n	8006160 <_printf_common+0x58>
 80061d0:	2301      	movs	r3, #1
 80061d2:	4622      	mov	r2, r4
 80061d4:	4649      	mov	r1, r9
 80061d6:	4638      	mov	r0, r7
 80061d8:	47c0      	blx	r8
 80061da:	3001      	adds	r0, #1
 80061dc:	d0e6      	beq.n	80061ac <_printf_common+0xa4>
 80061de:	3601      	adds	r6, #1
 80061e0:	e7d9      	b.n	8006196 <_printf_common+0x8e>
	...

080061e4 <_printf_i>:
 80061e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	7e0f      	ldrb	r7, [r1, #24]
 80061ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80061ec:	2f78      	cmp	r7, #120	; 0x78
 80061ee:	4691      	mov	r9, r2
 80061f0:	4680      	mov	r8, r0
 80061f2:	460c      	mov	r4, r1
 80061f4:	469a      	mov	sl, r3
 80061f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80061fa:	d807      	bhi.n	800620c <_printf_i+0x28>
 80061fc:	2f62      	cmp	r7, #98	; 0x62
 80061fe:	d80a      	bhi.n	8006216 <_printf_i+0x32>
 8006200:	2f00      	cmp	r7, #0
 8006202:	f000 80d8 	beq.w	80063b6 <_printf_i+0x1d2>
 8006206:	2f58      	cmp	r7, #88	; 0x58
 8006208:	f000 80a3 	beq.w	8006352 <_printf_i+0x16e>
 800620c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006210:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006214:	e03a      	b.n	800628c <_printf_i+0xa8>
 8006216:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800621a:	2b15      	cmp	r3, #21
 800621c:	d8f6      	bhi.n	800620c <_printf_i+0x28>
 800621e:	a101      	add	r1, pc, #4	; (adr r1, 8006224 <_printf_i+0x40>)
 8006220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006224:	0800627d 	.word	0x0800627d
 8006228:	08006291 	.word	0x08006291
 800622c:	0800620d 	.word	0x0800620d
 8006230:	0800620d 	.word	0x0800620d
 8006234:	0800620d 	.word	0x0800620d
 8006238:	0800620d 	.word	0x0800620d
 800623c:	08006291 	.word	0x08006291
 8006240:	0800620d 	.word	0x0800620d
 8006244:	0800620d 	.word	0x0800620d
 8006248:	0800620d 	.word	0x0800620d
 800624c:	0800620d 	.word	0x0800620d
 8006250:	0800639d 	.word	0x0800639d
 8006254:	080062c1 	.word	0x080062c1
 8006258:	0800637f 	.word	0x0800637f
 800625c:	0800620d 	.word	0x0800620d
 8006260:	0800620d 	.word	0x0800620d
 8006264:	080063bf 	.word	0x080063bf
 8006268:	0800620d 	.word	0x0800620d
 800626c:	080062c1 	.word	0x080062c1
 8006270:	0800620d 	.word	0x0800620d
 8006274:	0800620d 	.word	0x0800620d
 8006278:	08006387 	.word	0x08006387
 800627c:	682b      	ldr	r3, [r5, #0]
 800627e:	1d1a      	adds	r2, r3, #4
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	602a      	str	r2, [r5, #0]
 8006284:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800628c:	2301      	movs	r3, #1
 800628e:	e0a3      	b.n	80063d8 <_printf_i+0x1f4>
 8006290:	6820      	ldr	r0, [r4, #0]
 8006292:	6829      	ldr	r1, [r5, #0]
 8006294:	0606      	lsls	r6, r0, #24
 8006296:	f101 0304 	add.w	r3, r1, #4
 800629a:	d50a      	bpl.n	80062b2 <_printf_i+0xce>
 800629c:	680e      	ldr	r6, [r1, #0]
 800629e:	602b      	str	r3, [r5, #0]
 80062a0:	2e00      	cmp	r6, #0
 80062a2:	da03      	bge.n	80062ac <_printf_i+0xc8>
 80062a4:	232d      	movs	r3, #45	; 0x2d
 80062a6:	4276      	negs	r6, r6
 80062a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062ac:	485e      	ldr	r0, [pc, #376]	; (8006428 <_printf_i+0x244>)
 80062ae:	230a      	movs	r3, #10
 80062b0:	e019      	b.n	80062e6 <_printf_i+0x102>
 80062b2:	680e      	ldr	r6, [r1, #0]
 80062b4:	602b      	str	r3, [r5, #0]
 80062b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062ba:	bf18      	it	ne
 80062bc:	b236      	sxthne	r6, r6
 80062be:	e7ef      	b.n	80062a0 <_printf_i+0xbc>
 80062c0:	682b      	ldr	r3, [r5, #0]
 80062c2:	6820      	ldr	r0, [r4, #0]
 80062c4:	1d19      	adds	r1, r3, #4
 80062c6:	6029      	str	r1, [r5, #0]
 80062c8:	0601      	lsls	r1, r0, #24
 80062ca:	d501      	bpl.n	80062d0 <_printf_i+0xec>
 80062cc:	681e      	ldr	r6, [r3, #0]
 80062ce:	e002      	b.n	80062d6 <_printf_i+0xf2>
 80062d0:	0646      	lsls	r6, r0, #25
 80062d2:	d5fb      	bpl.n	80062cc <_printf_i+0xe8>
 80062d4:	881e      	ldrh	r6, [r3, #0]
 80062d6:	4854      	ldr	r0, [pc, #336]	; (8006428 <_printf_i+0x244>)
 80062d8:	2f6f      	cmp	r7, #111	; 0x6f
 80062da:	bf0c      	ite	eq
 80062dc:	2308      	moveq	r3, #8
 80062de:	230a      	movne	r3, #10
 80062e0:	2100      	movs	r1, #0
 80062e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062e6:	6865      	ldr	r5, [r4, #4]
 80062e8:	60a5      	str	r5, [r4, #8]
 80062ea:	2d00      	cmp	r5, #0
 80062ec:	bfa2      	ittt	ge
 80062ee:	6821      	ldrge	r1, [r4, #0]
 80062f0:	f021 0104 	bicge.w	r1, r1, #4
 80062f4:	6021      	strge	r1, [r4, #0]
 80062f6:	b90e      	cbnz	r6, 80062fc <_printf_i+0x118>
 80062f8:	2d00      	cmp	r5, #0
 80062fa:	d04d      	beq.n	8006398 <_printf_i+0x1b4>
 80062fc:	4615      	mov	r5, r2
 80062fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006302:	fb03 6711 	mls	r7, r3, r1, r6
 8006306:	5dc7      	ldrb	r7, [r0, r7]
 8006308:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800630c:	4637      	mov	r7, r6
 800630e:	42bb      	cmp	r3, r7
 8006310:	460e      	mov	r6, r1
 8006312:	d9f4      	bls.n	80062fe <_printf_i+0x11a>
 8006314:	2b08      	cmp	r3, #8
 8006316:	d10b      	bne.n	8006330 <_printf_i+0x14c>
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	07de      	lsls	r6, r3, #31
 800631c:	d508      	bpl.n	8006330 <_printf_i+0x14c>
 800631e:	6923      	ldr	r3, [r4, #16]
 8006320:	6861      	ldr	r1, [r4, #4]
 8006322:	4299      	cmp	r1, r3
 8006324:	bfde      	ittt	le
 8006326:	2330      	movle	r3, #48	; 0x30
 8006328:	f805 3c01 	strble.w	r3, [r5, #-1]
 800632c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006330:	1b52      	subs	r2, r2, r5
 8006332:	6122      	str	r2, [r4, #16]
 8006334:	f8cd a000 	str.w	sl, [sp]
 8006338:	464b      	mov	r3, r9
 800633a:	aa03      	add	r2, sp, #12
 800633c:	4621      	mov	r1, r4
 800633e:	4640      	mov	r0, r8
 8006340:	f7ff fee2 	bl	8006108 <_printf_common>
 8006344:	3001      	adds	r0, #1
 8006346:	d14c      	bne.n	80063e2 <_printf_i+0x1fe>
 8006348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800634c:	b004      	add	sp, #16
 800634e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006352:	4835      	ldr	r0, [pc, #212]	; (8006428 <_printf_i+0x244>)
 8006354:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006358:	6829      	ldr	r1, [r5, #0]
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006360:	6029      	str	r1, [r5, #0]
 8006362:	061d      	lsls	r5, r3, #24
 8006364:	d514      	bpl.n	8006390 <_printf_i+0x1ac>
 8006366:	07df      	lsls	r7, r3, #31
 8006368:	bf44      	itt	mi
 800636a:	f043 0320 	orrmi.w	r3, r3, #32
 800636e:	6023      	strmi	r3, [r4, #0]
 8006370:	b91e      	cbnz	r6, 800637a <_printf_i+0x196>
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	f023 0320 	bic.w	r3, r3, #32
 8006378:	6023      	str	r3, [r4, #0]
 800637a:	2310      	movs	r3, #16
 800637c:	e7b0      	b.n	80062e0 <_printf_i+0xfc>
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	f043 0320 	orr.w	r3, r3, #32
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	2378      	movs	r3, #120	; 0x78
 8006388:	4828      	ldr	r0, [pc, #160]	; (800642c <_printf_i+0x248>)
 800638a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800638e:	e7e3      	b.n	8006358 <_printf_i+0x174>
 8006390:	0659      	lsls	r1, r3, #25
 8006392:	bf48      	it	mi
 8006394:	b2b6      	uxthmi	r6, r6
 8006396:	e7e6      	b.n	8006366 <_printf_i+0x182>
 8006398:	4615      	mov	r5, r2
 800639a:	e7bb      	b.n	8006314 <_printf_i+0x130>
 800639c:	682b      	ldr	r3, [r5, #0]
 800639e:	6826      	ldr	r6, [r4, #0]
 80063a0:	6961      	ldr	r1, [r4, #20]
 80063a2:	1d18      	adds	r0, r3, #4
 80063a4:	6028      	str	r0, [r5, #0]
 80063a6:	0635      	lsls	r5, r6, #24
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	d501      	bpl.n	80063b0 <_printf_i+0x1cc>
 80063ac:	6019      	str	r1, [r3, #0]
 80063ae:	e002      	b.n	80063b6 <_printf_i+0x1d2>
 80063b0:	0670      	lsls	r0, r6, #25
 80063b2:	d5fb      	bpl.n	80063ac <_printf_i+0x1c8>
 80063b4:	8019      	strh	r1, [r3, #0]
 80063b6:	2300      	movs	r3, #0
 80063b8:	6123      	str	r3, [r4, #16]
 80063ba:	4615      	mov	r5, r2
 80063bc:	e7ba      	b.n	8006334 <_printf_i+0x150>
 80063be:	682b      	ldr	r3, [r5, #0]
 80063c0:	1d1a      	adds	r2, r3, #4
 80063c2:	602a      	str	r2, [r5, #0]
 80063c4:	681d      	ldr	r5, [r3, #0]
 80063c6:	6862      	ldr	r2, [r4, #4]
 80063c8:	2100      	movs	r1, #0
 80063ca:	4628      	mov	r0, r5
 80063cc:	f7f9 ff08 	bl	80001e0 <memchr>
 80063d0:	b108      	cbz	r0, 80063d6 <_printf_i+0x1f2>
 80063d2:	1b40      	subs	r0, r0, r5
 80063d4:	6060      	str	r0, [r4, #4]
 80063d6:	6863      	ldr	r3, [r4, #4]
 80063d8:	6123      	str	r3, [r4, #16]
 80063da:	2300      	movs	r3, #0
 80063dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063e0:	e7a8      	b.n	8006334 <_printf_i+0x150>
 80063e2:	6923      	ldr	r3, [r4, #16]
 80063e4:	462a      	mov	r2, r5
 80063e6:	4649      	mov	r1, r9
 80063e8:	4640      	mov	r0, r8
 80063ea:	47d0      	blx	sl
 80063ec:	3001      	adds	r0, #1
 80063ee:	d0ab      	beq.n	8006348 <_printf_i+0x164>
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	079b      	lsls	r3, r3, #30
 80063f4:	d413      	bmi.n	800641e <_printf_i+0x23a>
 80063f6:	68e0      	ldr	r0, [r4, #12]
 80063f8:	9b03      	ldr	r3, [sp, #12]
 80063fa:	4298      	cmp	r0, r3
 80063fc:	bfb8      	it	lt
 80063fe:	4618      	movlt	r0, r3
 8006400:	e7a4      	b.n	800634c <_printf_i+0x168>
 8006402:	2301      	movs	r3, #1
 8006404:	4632      	mov	r2, r6
 8006406:	4649      	mov	r1, r9
 8006408:	4640      	mov	r0, r8
 800640a:	47d0      	blx	sl
 800640c:	3001      	adds	r0, #1
 800640e:	d09b      	beq.n	8006348 <_printf_i+0x164>
 8006410:	3501      	adds	r5, #1
 8006412:	68e3      	ldr	r3, [r4, #12]
 8006414:	9903      	ldr	r1, [sp, #12]
 8006416:	1a5b      	subs	r3, r3, r1
 8006418:	42ab      	cmp	r3, r5
 800641a:	dcf2      	bgt.n	8006402 <_printf_i+0x21e>
 800641c:	e7eb      	b.n	80063f6 <_printf_i+0x212>
 800641e:	2500      	movs	r5, #0
 8006420:	f104 0619 	add.w	r6, r4, #25
 8006424:	e7f5      	b.n	8006412 <_printf_i+0x22e>
 8006426:	bf00      	nop
 8006428:	08007385 	.word	0x08007385
 800642c:	08007396 	.word	0x08007396

08006430 <__retarget_lock_acquire_recursive>:
 8006430:	4770      	bx	lr

08006432 <__retarget_lock_release_recursive>:
 8006432:	4770      	bx	lr

08006434 <memmove>:
 8006434:	4288      	cmp	r0, r1
 8006436:	b510      	push	{r4, lr}
 8006438:	eb01 0402 	add.w	r4, r1, r2
 800643c:	d902      	bls.n	8006444 <memmove+0x10>
 800643e:	4284      	cmp	r4, r0
 8006440:	4623      	mov	r3, r4
 8006442:	d807      	bhi.n	8006454 <memmove+0x20>
 8006444:	1e43      	subs	r3, r0, #1
 8006446:	42a1      	cmp	r1, r4
 8006448:	d008      	beq.n	800645c <memmove+0x28>
 800644a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800644e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006452:	e7f8      	b.n	8006446 <memmove+0x12>
 8006454:	4402      	add	r2, r0
 8006456:	4601      	mov	r1, r0
 8006458:	428a      	cmp	r2, r1
 800645a:	d100      	bne.n	800645e <memmove+0x2a>
 800645c:	bd10      	pop	{r4, pc}
 800645e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006462:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006466:	e7f7      	b.n	8006458 <memmove+0x24>

08006468 <_realloc_r>:
 8006468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800646c:	4680      	mov	r8, r0
 800646e:	4614      	mov	r4, r2
 8006470:	460e      	mov	r6, r1
 8006472:	b921      	cbnz	r1, 800647e <_realloc_r+0x16>
 8006474:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006478:	4611      	mov	r1, r2
 800647a:	f7ff bc39 	b.w	8005cf0 <_malloc_r>
 800647e:	b92a      	cbnz	r2, 800648c <_realloc_r+0x24>
 8006480:	f7ff fbca 	bl	8005c18 <_free_r>
 8006484:	4625      	mov	r5, r4
 8006486:	4628      	mov	r0, r5
 8006488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800648c:	f000 f81b 	bl	80064c6 <_malloc_usable_size_r>
 8006490:	4284      	cmp	r4, r0
 8006492:	4607      	mov	r7, r0
 8006494:	d802      	bhi.n	800649c <_realloc_r+0x34>
 8006496:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800649a:	d812      	bhi.n	80064c2 <_realloc_r+0x5a>
 800649c:	4621      	mov	r1, r4
 800649e:	4640      	mov	r0, r8
 80064a0:	f7ff fc26 	bl	8005cf0 <_malloc_r>
 80064a4:	4605      	mov	r5, r0
 80064a6:	2800      	cmp	r0, #0
 80064a8:	d0ed      	beq.n	8006486 <_realloc_r+0x1e>
 80064aa:	42bc      	cmp	r4, r7
 80064ac:	4622      	mov	r2, r4
 80064ae:	4631      	mov	r1, r6
 80064b0:	bf28      	it	cs
 80064b2:	463a      	movcs	r2, r7
 80064b4:	f7ff fb9a 	bl	8005bec <memcpy>
 80064b8:	4631      	mov	r1, r6
 80064ba:	4640      	mov	r0, r8
 80064bc:	f7ff fbac 	bl	8005c18 <_free_r>
 80064c0:	e7e1      	b.n	8006486 <_realloc_r+0x1e>
 80064c2:	4635      	mov	r5, r6
 80064c4:	e7df      	b.n	8006486 <_realloc_r+0x1e>

080064c6 <_malloc_usable_size_r>:
 80064c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064ca:	1f18      	subs	r0, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	bfbc      	itt	lt
 80064d0:	580b      	ldrlt	r3, [r1, r0]
 80064d2:	18c0      	addlt	r0, r0, r3
 80064d4:	4770      	bx	lr
	...

080064d8 <pow>:
 80064d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064da:	ed2d 8b02 	vpush	{d8}
 80064de:	eeb0 8a40 	vmov.f32	s16, s0
 80064e2:	eef0 8a60 	vmov.f32	s17, s1
 80064e6:	ec55 4b11 	vmov	r4, r5, d1
 80064ea:	f000 f865 	bl	80065b8 <__ieee754_pow>
 80064ee:	4622      	mov	r2, r4
 80064f0:	462b      	mov	r3, r5
 80064f2:	4620      	mov	r0, r4
 80064f4:	4629      	mov	r1, r5
 80064f6:	ec57 6b10 	vmov	r6, r7, d0
 80064fa:	f7fa fb17 	bl	8000b2c <__aeabi_dcmpun>
 80064fe:	2800      	cmp	r0, #0
 8006500:	d13b      	bne.n	800657a <pow+0xa2>
 8006502:	ec51 0b18 	vmov	r0, r1, d8
 8006506:	2200      	movs	r2, #0
 8006508:	2300      	movs	r3, #0
 800650a:	f7fa fadd 	bl	8000ac8 <__aeabi_dcmpeq>
 800650e:	b1b8      	cbz	r0, 8006540 <pow+0x68>
 8006510:	2200      	movs	r2, #0
 8006512:	2300      	movs	r3, #0
 8006514:	4620      	mov	r0, r4
 8006516:	4629      	mov	r1, r5
 8006518:	f7fa fad6 	bl	8000ac8 <__aeabi_dcmpeq>
 800651c:	2800      	cmp	r0, #0
 800651e:	d146      	bne.n	80065ae <pow+0xd6>
 8006520:	ec45 4b10 	vmov	d0, r4, r5
 8006524:	f000 fe61 	bl	80071ea <finite>
 8006528:	b338      	cbz	r0, 800657a <pow+0xa2>
 800652a:	2200      	movs	r2, #0
 800652c:	2300      	movs	r3, #0
 800652e:	4620      	mov	r0, r4
 8006530:	4629      	mov	r1, r5
 8006532:	f7fa fad3 	bl	8000adc <__aeabi_dcmplt>
 8006536:	b300      	cbz	r0, 800657a <pow+0xa2>
 8006538:	f7ff fb1e 	bl	8005b78 <__errno>
 800653c:	2322      	movs	r3, #34	; 0x22
 800653e:	e01b      	b.n	8006578 <pow+0xa0>
 8006540:	ec47 6b10 	vmov	d0, r6, r7
 8006544:	f000 fe51 	bl	80071ea <finite>
 8006548:	b9e0      	cbnz	r0, 8006584 <pow+0xac>
 800654a:	eeb0 0a48 	vmov.f32	s0, s16
 800654e:	eef0 0a68 	vmov.f32	s1, s17
 8006552:	f000 fe4a 	bl	80071ea <finite>
 8006556:	b1a8      	cbz	r0, 8006584 <pow+0xac>
 8006558:	ec45 4b10 	vmov	d0, r4, r5
 800655c:	f000 fe45 	bl	80071ea <finite>
 8006560:	b180      	cbz	r0, 8006584 <pow+0xac>
 8006562:	4632      	mov	r2, r6
 8006564:	463b      	mov	r3, r7
 8006566:	4630      	mov	r0, r6
 8006568:	4639      	mov	r1, r7
 800656a:	f7fa fadf 	bl	8000b2c <__aeabi_dcmpun>
 800656e:	2800      	cmp	r0, #0
 8006570:	d0e2      	beq.n	8006538 <pow+0x60>
 8006572:	f7ff fb01 	bl	8005b78 <__errno>
 8006576:	2321      	movs	r3, #33	; 0x21
 8006578:	6003      	str	r3, [r0, #0]
 800657a:	ecbd 8b02 	vpop	{d8}
 800657e:	ec47 6b10 	vmov	d0, r6, r7
 8006582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006584:	2200      	movs	r2, #0
 8006586:	2300      	movs	r3, #0
 8006588:	4630      	mov	r0, r6
 800658a:	4639      	mov	r1, r7
 800658c:	f7fa fa9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006590:	2800      	cmp	r0, #0
 8006592:	d0f2      	beq.n	800657a <pow+0xa2>
 8006594:	eeb0 0a48 	vmov.f32	s0, s16
 8006598:	eef0 0a68 	vmov.f32	s1, s17
 800659c:	f000 fe25 	bl	80071ea <finite>
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d0ea      	beq.n	800657a <pow+0xa2>
 80065a4:	ec45 4b10 	vmov	d0, r4, r5
 80065a8:	f000 fe1f 	bl	80071ea <finite>
 80065ac:	e7c3      	b.n	8006536 <pow+0x5e>
 80065ae:	4f01      	ldr	r7, [pc, #4]	; (80065b4 <pow+0xdc>)
 80065b0:	2600      	movs	r6, #0
 80065b2:	e7e2      	b.n	800657a <pow+0xa2>
 80065b4:	3ff00000 	.word	0x3ff00000

080065b8 <__ieee754_pow>:
 80065b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065bc:	ed2d 8b06 	vpush	{d8-d10}
 80065c0:	b089      	sub	sp, #36	; 0x24
 80065c2:	ed8d 1b00 	vstr	d1, [sp]
 80065c6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80065ca:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80065ce:	ea58 0102 	orrs.w	r1, r8, r2
 80065d2:	ec57 6b10 	vmov	r6, r7, d0
 80065d6:	d115      	bne.n	8006604 <__ieee754_pow+0x4c>
 80065d8:	19b3      	adds	r3, r6, r6
 80065da:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80065de:	4152      	adcs	r2, r2
 80065e0:	4299      	cmp	r1, r3
 80065e2:	4b89      	ldr	r3, [pc, #548]	; (8006808 <__ieee754_pow+0x250>)
 80065e4:	4193      	sbcs	r3, r2
 80065e6:	f080 84d2 	bcs.w	8006f8e <__ieee754_pow+0x9d6>
 80065ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065ee:	4630      	mov	r0, r6
 80065f0:	4639      	mov	r1, r7
 80065f2:	f7f9 fe4b 	bl	800028c <__adddf3>
 80065f6:	ec41 0b10 	vmov	d0, r0, r1
 80065fa:	b009      	add	sp, #36	; 0x24
 80065fc:	ecbd 8b06 	vpop	{d8-d10}
 8006600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006604:	4b81      	ldr	r3, [pc, #516]	; (800680c <__ieee754_pow+0x254>)
 8006606:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800660a:	429c      	cmp	r4, r3
 800660c:	ee10 aa10 	vmov	sl, s0
 8006610:	463d      	mov	r5, r7
 8006612:	dc06      	bgt.n	8006622 <__ieee754_pow+0x6a>
 8006614:	d101      	bne.n	800661a <__ieee754_pow+0x62>
 8006616:	2e00      	cmp	r6, #0
 8006618:	d1e7      	bne.n	80065ea <__ieee754_pow+0x32>
 800661a:	4598      	cmp	r8, r3
 800661c:	dc01      	bgt.n	8006622 <__ieee754_pow+0x6a>
 800661e:	d10f      	bne.n	8006640 <__ieee754_pow+0x88>
 8006620:	b172      	cbz	r2, 8006640 <__ieee754_pow+0x88>
 8006622:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8006626:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800662a:	ea55 050a 	orrs.w	r5, r5, sl
 800662e:	d1dc      	bne.n	80065ea <__ieee754_pow+0x32>
 8006630:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006634:	18db      	adds	r3, r3, r3
 8006636:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800663a:	4152      	adcs	r2, r2
 800663c:	429d      	cmp	r5, r3
 800663e:	e7d0      	b.n	80065e2 <__ieee754_pow+0x2a>
 8006640:	2d00      	cmp	r5, #0
 8006642:	da3b      	bge.n	80066bc <__ieee754_pow+0x104>
 8006644:	4b72      	ldr	r3, [pc, #456]	; (8006810 <__ieee754_pow+0x258>)
 8006646:	4598      	cmp	r8, r3
 8006648:	dc51      	bgt.n	80066ee <__ieee754_pow+0x136>
 800664a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800664e:	4598      	cmp	r8, r3
 8006650:	f340 84ac 	ble.w	8006fac <__ieee754_pow+0x9f4>
 8006654:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006658:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800665c:	2b14      	cmp	r3, #20
 800665e:	dd0f      	ble.n	8006680 <__ieee754_pow+0xc8>
 8006660:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006664:	fa22 f103 	lsr.w	r1, r2, r3
 8006668:	fa01 f303 	lsl.w	r3, r1, r3
 800666c:	4293      	cmp	r3, r2
 800666e:	f040 849d 	bne.w	8006fac <__ieee754_pow+0x9f4>
 8006672:	f001 0101 	and.w	r1, r1, #1
 8006676:	f1c1 0302 	rsb	r3, r1, #2
 800667a:	9304      	str	r3, [sp, #16]
 800667c:	b182      	cbz	r2, 80066a0 <__ieee754_pow+0xe8>
 800667e:	e05f      	b.n	8006740 <__ieee754_pow+0x188>
 8006680:	2a00      	cmp	r2, #0
 8006682:	d15b      	bne.n	800673c <__ieee754_pow+0x184>
 8006684:	f1c3 0314 	rsb	r3, r3, #20
 8006688:	fa48 f103 	asr.w	r1, r8, r3
 800668c:	fa01 f303 	lsl.w	r3, r1, r3
 8006690:	4543      	cmp	r3, r8
 8006692:	f040 8488 	bne.w	8006fa6 <__ieee754_pow+0x9ee>
 8006696:	f001 0101 	and.w	r1, r1, #1
 800669a:	f1c1 0302 	rsb	r3, r1, #2
 800669e:	9304      	str	r3, [sp, #16]
 80066a0:	4b5c      	ldr	r3, [pc, #368]	; (8006814 <__ieee754_pow+0x25c>)
 80066a2:	4598      	cmp	r8, r3
 80066a4:	d132      	bne.n	800670c <__ieee754_pow+0x154>
 80066a6:	f1b9 0f00 	cmp.w	r9, #0
 80066aa:	f280 8478 	bge.w	8006f9e <__ieee754_pow+0x9e6>
 80066ae:	4959      	ldr	r1, [pc, #356]	; (8006814 <__ieee754_pow+0x25c>)
 80066b0:	4632      	mov	r2, r6
 80066b2:	463b      	mov	r3, r7
 80066b4:	2000      	movs	r0, #0
 80066b6:	f7fa f8c9 	bl	800084c <__aeabi_ddiv>
 80066ba:	e79c      	b.n	80065f6 <__ieee754_pow+0x3e>
 80066bc:	2300      	movs	r3, #0
 80066be:	9304      	str	r3, [sp, #16]
 80066c0:	2a00      	cmp	r2, #0
 80066c2:	d13d      	bne.n	8006740 <__ieee754_pow+0x188>
 80066c4:	4b51      	ldr	r3, [pc, #324]	; (800680c <__ieee754_pow+0x254>)
 80066c6:	4598      	cmp	r8, r3
 80066c8:	d1ea      	bne.n	80066a0 <__ieee754_pow+0xe8>
 80066ca:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80066ce:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80066d2:	ea53 030a 	orrs.w	r3, r3, sl
 80066d6:	f000 845a 	beq.w	8006f8e <__ieee754_pow+0x9d6>
 80066da:	4b4f      	ldr	r3, [pc, #316]	; (8006818 <__ieee754_pow+0x260>)
 80066dc:	429c      	cmp	r4, r3
 80066de:	dd08      	ble.n	80066f2 <__ieee754_pow+0x13a>
 80066e0:	f1b9 0f00 	cmp.w	r9, #0
 80066e4:	f2c0 8457 	blt.w	8006f96 <__ieee754_pow+0x9de>
 80066e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066ec:	e783      	b.n	80065f6 <__ieee754_pow+0x3e>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e7e5      	b.n	80066be <__ieee754_pow+0x106>
 80066f2:	f1b9 0f00 	cmp.w	r9, #0
 80066f6:	f04f 0000 	mov.w	r0, #0
 80066fa:	f04f 0100 	mov.w	r1, #0
 80066fe:	f6bf af7a 	bge.w	80065f6 <__ieee754_pow+0x3e>
 8006702:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006706:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800670a:	e774      	b.n	80065f6 <__ieee754_pow+0x3e>
 800670c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006710:	d106      	bne.n	8006720 <__ieee754_pow+0x168>
 8006712:	4632      	mov	r2, r6
 8006714:	463b      	mov	r3, r7
 8006716:	4630      	mov	r0, r6
 8006718:	4639      	mov	r1, r7
 800671a:	f7f9 ff6d 	bl	80005f8 <__aeabi_dmul>
 800671e:	e76a      	b.n	80065f6 <__ieee754_pow+0x3e>
 8006720:	4b3e      	ldr	r3, [pc, #248]	; (800681c <__ieee754_pow+0x264>)
 8006722:	4599      	cmp	r9, r3
 8006724:	d10c      	bne.n	8006740 <__ieee754_pow+0x188>
 8006726:	2d00      	cmp	r5, #0
 8006728:	db0a      	blt.n	8006740 <__ieee754_pow+0x188>
 800672a:	ec47 6b10 	vmov	d0, r6, r7
 800672e:	b009      	add	sp, #36	; 0x24
 8006730:	ecbd 8b06 	vpop	{d8-d10}
 8006734:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006738:	f000 bc6c 	b.w	8007014 <__ieee754_sqrt>
 800673c:	2300      	movs	r3, #0
 800673e:	9304      	str	r3, [sp, #16]
 8006740:	ec47 6b10 	vmov	d0, r6, r7
 8006744:	f000 fd48 	bl	80071d8 <fabs>
 8006748:	ec51 0b10 	vmov	r0, r1, d0
 800674c:	f1ba 0f00 	cmp.w	sl, #0
 8006750:	d129      	bne.n	80067a6 <__ieee754_pow+0x1ee>
 8006752:	b124      	cbz	r4, 800675e <__ieee754_pow+0x1a6>
 8006754:	4b2f      	ldr	r3, [pc, #188]	; (8006814 <__ieee754_pow+0x25c>)
 8006756:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800675a:	429a      	cmp	r2, r3
 800675c:	d123      	bne.n	80067a6 <__ieee754_pow+0x1ee>
 800675e:	f1b9 0f00 	cmp.w	r9, #0
 8006762:	da05      	bge.n	8006770 <__ieee754_pow+0x1b8>
 8006764:	4602      	mov	r2, r0
 8006766:	460b      	mov	r3, r1
 8006768:	2000      	movs	r0, #0
 800676a:	492a      	ldr	r1, [pc, #168]	; (8006814 <__ieee754_pow+0x25c>)
 800676c:	f7fa f86e 	bl	800084c <__aeabi_ddiv>
 8006770:	2d00      	cmp	r5, #0
 8006772:	f6bf af40 	bge.w	80065f6 <__ieee754_pow+0x3e>
 8006776:	9b04      	ldr	r3, [sp, #16]
 8006778:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800677c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006780:	4323      	orrs	r3, r4
 8006782:	d108      	bne.n	8006796 <__ieee754_pow+0x1de>
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	4610      	mov	r0, r2
 800678a:	4619      	mov	r1, r3
 800678c:	f7f9 fd7c 	bl	8000288 <__aeabi_dsub>
 8006790:	4602      	mov	r2, r0
 8006792:	460b      	mov	r3, r1
 8006794:	e78f      	b.n	80066b6 <__ieee754_pow+0xfe>
 8006796:	9b04      	ldr	r3, [sp, #16]
 8006798:	2b01      	cmp	r3, #1
 800679a:	f47f af2c 	bne.w	80065f6 <__ieee754_pow+0x3e>
 800679e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067a2:	4619      	mov	r1, r3
 80067a4:	e727      	b.n	80065f6 <__ieee754_pow+0x3e>
 80067a6:	0feb      	lsrs	r3, r5, #31
 80067a8:	3b01      	subs	r3, #1
 80067aa:	9306      	str	r3, [sp, #24]
 80067ac:	9a06      	ldr	r2, [sp, #24]
 80067ae:	9b04      	ldr	r3, [sp, #16]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	d102      	bne.n	80067ba <__ieee754_pow+0x202>
 80067b4:	4632      	mov	r2, r6
 80067b6:	463b      	mov	r3, r7
 80067b8:	e7e6      	b.n	8006788 <__ieee754_pow+0x1d0>
 80067ba:	4b19      	ldr	r3, [pc, #100]	; (8006820 <__ieee754_pow+0x268>)
 80067bc:	4598      	cmp	r8, r3
 80067be:	f340 80fb 	ble.w	80069b8 <__ieee754_pow+0x400>
 80067c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80067c6:	4598      	cmp	r8, r3
 80067c8:	4b13      	ldr	r3, [pc, #76]	; (8006818 <__ieee754_pow+0x260>)
 80067ca:	dd0c      	ble.n	80067e6 <__ieee754_pow+0x22e>
 80067cc:	429c      	cmp	r4, r3
 80067ce:	dc0f      	bgt.n	80067f0 <__ieee754_pow+0x238>
 80067d0:	f1b9 0f00 	cmp.w	r9, #0
 80067d4:	da0f      	bge.n	80067f6 <__ieee754_pow+0x23e>
 80067d6:	2000      	movs	r0, #0
 80067d8:	b009      	add	sp, #36	; 0x24
 80067da:	ecbd 8b06 	vpop	{d8-d10}
 80067de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e2:	f000 bcf0 	b.w	80071c6 <__math_oflow>
 80067e6:	429c      	cmp	r4, r3
 80067e8:	dbf2      	blt.n	80067d0 <__ieee754_pow+0x218>
 80067ea:	4b0a      	ldr	r3, [pc, #40]	; (8006814 <__ieee754_pow+0x25c>)
 80067ec:	429c      	cmp	r4, r3
 80067ee:	dd19      	ble.n	8006824 <__ieee754_pow+0x26c>
 80067f0:	f1b9 0f00 	cmp.w	r9, #0
 80067f4:	dcef      	bgt.n	80067d6 <__ieee754_pow+0x21e>
 80067f6:	2000      	movs	r0, #0
 80067f8:	b009      	add	sp, #36	; 0x24
 80067fa:	ecbd 8b06 	vpop	{d8-d10}
 80067fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006802:	f000 bcd7 	b.w	80071b4 <__math_uflow>
 8006806:	bf00      	nop
 8006808:	fff00000 	.word	0xfff00000
 800680c:	7ff00000 	.word	0x7ff00000
 8006810:	433fffff 	.word	0x433fffff
 8006814:	3ff00000 	.word	0x3ff00000
 8006818:	3fefffff 	.word	0x3fefffff
 800681c:	3fe00000 	.word	0x3fe00000
 8006820:	41e00000 	.word	0x41e00000
 8006824:	4b60      	ldr	r3, [pc, #384]	; (80069a8 <__ieee754_pow+0x3f0>)
 8006826:	2200      	movs	r2, #0
 8006828:	f7f9 fd2e 	bl	8000288 <__aeabi_dsub>
 800682c:	a354      	add	r3, pc, #336	; (adr r3, 8006980 <__ieee754_pow+0x3c8>)
 800682e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006832:	4604      	mov	r4, r0
 8006834:	460d      	mov	r5, r1
 8006836:	f7f9 fedf 	bl	80005f8 <__aeabi_dmul>
 800683a:	a353      	add	r3, pc, #332	; (adr r3, 8006988 <__ieee754_pow+0x3d0>)
 800683c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006840:	4606      	mov	r6, r0
 8006842:	460f      	mov	r7, r1
 8006844:	4620      	mov	r0, r4
 8006846:	4629      	mov	r1, r5
 8006848:	f7f9 fed6 	bl	80005f8 <__aeabi_dmul>
 800684c:	4b57      	ldr	r3, [pc, #348]	; (80069ac <__ieee754_pow+0x3f4>)
 800684e:	4682      	mov	sl, r0
 8006850:	468b      	mov	fp, r1
 8006852:	2200      	movs	r2, #0
 8006854:	4620      	mov	r0, r4
 8006856:	4629      	mov	r1, r5
 8006858:	f7f9 fece 	bl	80005f8 <__aeabi_dmul>
 800685c:	4602      	mov	r2, r0
 800685e:	460b      	mov	r3, r1
 8006860:	a14b      	add	r1, pc, #300	; (adr r1, 8006990 <__ieee754_pow+0x3d8>)
 8006862:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006866:	f7f9 fd0f 	bl	8000288 <__aeabi_dsub>
 800686a:	4622      	mov	r2, r4
 800686c:	462b      	mov	r3, r5
 800686e:	f7f9 fec3 	bl	80005f8 <__aeabi_dmul>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	2000      	movs	r0, #0
 8006878:	494d      	ldr	r1, [pc, #308]	; (80069b0 <__ieee754_pow+0x3f8>)
 800687a:	f7f9 fd05 	bl	8000288 <__aeabi_dsub>
 800687e:	4622      	mov	r2, r4
 8006880:	4680      	mov	r8, r0
 8006882:	4689      	mov	r9, r1
 8006884:	462b      	mov	r3, r5
 8006886:	4620      	mov	r0, r4
 8006888:	4629      	mov	r1, r5
 800688a:	f7f9 feb5 	bl	80005f8 <__aeabi_dmul>
 800688e:	4602      	mov	r2, r0
 8006890:	460b      	mov	r3, r1
 8006892:	4640      	mov	r0, r8
 8006894:	4649      	mov	r1, r9
 8006896:	f7f9 feaf 	bl	80005f8 <__aeabi_dmul>
 800689a:	a33f      	add	r3, pc, #252	; (adr r3, 8006998 <__ieee754_pow+0x3e0>)
 800689c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a0:	f7f9 feaa 	bl	80005f8 <__aeabi_dmul>
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	4650      	mov	r0, sl
 80068aa:	4659      	mov	r1, fp
 80068ac:	f7f9 fcec 	bl	8000288 <__aeabi_dsub>
 80068b0:	4602      	mov	r2, r0
 80068b2:	460b      	mov	r3, r1
 80068b4:	4680      	mov	r8, r0
 80068b6:	4689      	mov	r9, r1
 80068b8:	4630      	mov	r0, r6
 80068ba:	4639      	mov	r1, r7
 80068bc:	f7f9 fce6 	bl	800028c <__adddf3>
 80068c0:	2000      	movs	r0, #0
 80068c2:	4632      	mov	r2, r6
 80068c4:	463b      	mov	r3, r7
 80068c6:	4604      	mov	r4, r0
 80068c8:	460d      	mov	r5, r1
 80068ca:	f7f9 fcdd 	bl	8000288 <__aeabi_dsub>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	4640      	mov	r0, r8
 80068d4:	4649      	mov	r1, r9
 80068d6:	f7f9 fcd7 	bl	8000288 <__aeabi_dsub>
 80068da:	9b04      	ldr	r3, [sp, #16]
 80068dc:	9a06      	ldr	r2, [sp, #24]
 80068de:	3b01      	subs	r3, #1
 80068e0:	4313      	orrs	r3, r2
 80068e2:	4682      	mov	sl, r0
 80068e4:	468b      	mov	fp, r1
 80068e6:	f040 81e7 	bne.w	8006cb8 <__ieee754_pow+0x700>
 80068ea:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80069a0 <__ieee754_pow+0x3e8>
 80068ee:	eeb0 8a47 	vmov.f32	s16, s14
 80068f2:	eef0 8a67 	vmov.f32	s17, s15
 80068f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80068fa:	2600      	movs	r6, #0
 80068fc:	4632      	mov	r2, r6
 80068fe:	463b      	mov	r3, r7
 8006900:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006904:	f7f9 fcc0 	bl	8000288 <__aeabi_dsub>
 8006908:	4622      	mov	r2, r4
 800690a:	462b      	mov	r3, r5
 800690c:	f7f9 fe74 	bl	80005f8 <__aeabi_dmul>
 8006910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006914:	4680      	mov	r8, r0
 8006916:	4689      	mov	r9, r1
 8006918:	4650      	mov	r0, sl
 800691a:	4659      	mov	r1, fp
 800691c:	f7f9 fe6c 	bl	80005f8 <__aeabi_dmul>
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	4640      	mov	r0, r8
 8006926:	4649      	mov	r1, r9
 8006928:	f7f9 fcb0 	bl	800028c <__adddf3>
 800692c:	4632      	mov	r2, r6
 800692e:	463b      	mov	r3, r7
 8006930:	4680      	mov	r8, r0
 8006932:	4689      	mov	r9, r1
 8006934:	4620      	mov	r0, r4
 8006936:	4629      	mov	r1, r5
 8006938:	f7f9 fe5e 	bl	80005f8 <__aeabi_dmul>
 800693c:	460b      	mov	r3, r1
 800693e:	4604      	mov	r4, r0
 8006940:	460d      	mov	r5, r1
 8006942:	4602      	mov	r2, r0
 8006944:	4649      	mov	r1, r9
 8006946:	4640      	mov	r0, r8
 8006948:	f7f9 fca0 	bl	800028c <__adddf3>
 800694c:	4b19      	ldr	r3, [pc, #100]	; (80069b4 <__ieee754_pow+0x3fc>)
 800694e:	4299      	cmp	r1, r3
 8006950:	ec45 4b19 	vmov	d9, r4, r5
 8006954:	4606      	mov	r6, r0
 8006956:	460f      	mov	r7, r1
 8006958:	468b      	mov	fp, r1
 800695a:	f340 82f1 	ble.w	8006f40 <__ieee754_pow+0x988>
 800695e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006962:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006966:	4303      	orrs	r3, r0
 8006968:	f000 81e4 	beq.w	8006d34 <__ieee754_pow+0x77c>
 800696c:	ec51 0b18 	vmov	r0, r1, d8
 8006970:	2200      	movs	r2, #0
 8006972:	2300      	movs	r3, #0
 8006974:	f7fa f8b2 	bl	8000adc <__aeabi_dcmplt>
 8006978:	3800      	subs	r0, #0
 800697a:	bf18      	it	ne
 800697c:	2001      	movne	r0, #1
 800697e:	e72b      	b.n	80067d8 <__ieee754_pow+0x220>
 8006980:	60000000 	.word	0x60000000
 8006984:	3ff71547 	.word	0x3ff71547
 8006988:	f85ddf44 	.word	0xf85ddf44
 800698c:	3e54ae0b 	.word	0x3e54ae0b
 8006990:	55555555 	.word	0x55555555
 8006994:	3fd55555 	.word	0x3fd55555
 8006998:	652b82fe 	.word	0x652b82fe
 800699c:	3ff71547 	.word	0x3ff71547
 80069a0:	00000000 	.word	0x00000000
 80069a4:	bff00000 	.word	0xbff00000
 80069a8:	3ff00000 	.word	0x3ff00000
 80069ac:	3fd00000 	.word	0x3fd00000
 80069b0:	3fe00000 	.word	0x3fe00000
 80069b4:	408fffff 	.word	0x408fffff
 80069b8:	4bd5      	ldr	r3, [pc, #852]	; (8006d10 <__ieee754_pow+0x758>)
 80069ba:	402b      	ands	r3, r5
 80069bc:	2200      	movs	r2, #0
 80069be:	b92b      	cbnz	r3, 80069cc <__ieee754_pow+0x414>
 80069c0:	4bd4      	ldr	r3, [pc, #848]	; (8006d14 <__ieee754_pow+0x75c>)
 80069c2:	f7f9 fe19 	bl	80005f8 <__aeabi_dmul>
 80069c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80069ca:	460c      	mov	r4, r1
 80069cc:	1523      	asrs	r3, r4, #20
 80069ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80069d2:	4413      	add	r3, r2
 80069d4:	9305      	str	r3, [sp, #20]
 80069d6:	4bd0      	ldr	r3, [pc, #832]	; (8006d18 <__ieee754_pow+0x760>)
 80069d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80069dc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80069e0:	429c      	cmp	r4, r3
 80069e2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80069e6:	dd08      	ble.n	80069fa <__ieee754_pow+0x442>
 80069e8:	4bcc      	ldr	r3, [pc, #816]	; (8006d1c <__ieee754_pow+0x764>)
 80069ea:	429c      	cmp	r4, r3
 80069ec:	f340 8162 	ble.w	8006cb4 <__ieee754_pow+0x6fc>
 80069f0:	9b05      	ldr	r3, [sp, #20]
 80069f2:	3301      	adds	r3, #1
 80069f4:	9305      	str	r3, [sp, #20]
 80069f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80069fa:	2400      	movs	r4, #0
 80069fc:	00e3      	lsls	r3, r4, #3
 80069fe:	9307      	str	r3, [sp, #28]
 8006a00:	4bc7      	ldr	r3, [pc, #796]	; (8006d20 <__ieee754_pow+0x768>)
 8006a02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a06:	ed93 7b00 	vldr	d7, [r3]
 8006a0a:	4629      	mov	r1, r5
 8006a0c:	ec53 2b17 	vmov	r2, r3, d7
 8006a10:	eeb0 9a47 	vmov.f32	s18, s14
 8006a14:	eef0 9a67 	vmov.f32	s19, s15
 8006a18:	4682      	mov	sl, r0
 8006a1a:	f7f9 fc35 	bl	8000288 <__aeabi_dsub>
 8006a1e:	4652      	mov	r2, sl
 8006a20:	4606      	mov	r6, r0
 8006a22:	460f      	mov	r7, r1
 8006a24:	462b      	mov	r3, r5
 8006a26:	ec51 0b19 	vmov	r0, r1, d9
 8006a2a:	f7f9 fc2f 	bl	800028c <__adddf3>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	460b      	mov	r3, r1
 8006a32:	2000      	movs	r0, #0
 8006a34:	49bb      	ldr	r1, [pc, #748]	; (8006d24 <__ieee754_pow+0x76c>)
 8006a36:	f7f9 ff09 	bl	800084c <__aeabi_ddiv>
 8006a3a:	ec41 0b1a 	vmov	d10, r0, r1
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4630      	mov	r0, r6
 8006a44:	4639      	mov	r1, r7
 8006a46:	f7f9 fdd7 	bl	80005f8 <__aeabi_dmul>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a50:	9302      	str	r3, [sp, #8]
 8006a52:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006a56:	46ab      	mov	fp, r5
 8006a58:	106d      	asrs	r5, r5, #1
 8006a5a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006a5e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006a62:	ec41 0b18 	vmov	d8, r0, r1
 8006a66:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	4640      	mov	r0, r8
 8006a6e:	4649      	mov	r1, r9
 8006a70:	4614      	mov	r4, r2
 8006a72:	461d      	mov	r5, r3
 8006a74:	f7f9 fdc0 	bl	80005f8 <__aeabi_dmul>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4630      	mov	r0, r6
 8006a7e:	4639      	mov	r1, r7
 8006a80:	f7f9 fc02 	bl	8000288 <__aeabi_dsub>
 8006a84:	ec53 2b19 	vmov	r2, r3, d9
 8006a88:	4606      	mov	r6, r0
 8006a8a:	460f      	mov	r7, r1
 8006a8c:	4620      	mov	r0, r4
 8006a8e:	4629      	mov	r1, r5
 8006a90:	f7f9 fbfa 	bl	8000288 <__aeabi_dsub>
 8006a94:	4602      	mov	r2, r0
 8006a96:	460b      	mov	r3, r1
 8006a98:	4650      	mov	r0, sl
 8006a9a:	4659      	mov	r1, fp
 8006a9c:	f7f9 fbf4 	bl	8000288 <__aeabi_dsub>
 8006aa0:	4642      	mov	r2, r8
 8006aa2:	464b      	mov	r3, r9
 8006aa4:	f7f9 fda8 	bl	80005f8 <__aeabi_dmul>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	4630      	mov	r0, r6
 8006aae:	4639      	mov	r1, r7
 8006ab0:	f7f9 fbea 	bl	8000288 <__aeabi_dsub>
 8006ab4:	ec53 2b1a 	vmov	r2, r3, d10
 8006ab8:	f7f9 fd9e 	bl	80005f8 <__aeabi_dmul>
 8006abc:	ec53 2b18 	vmov	r2, r3, d8
 8006ac0:	ec41 0b19 	vmov	d9, r0, r1
 8006ac4:	ec51 0b18 	vmov	r0, r1, d8
 8006ac8:	f7f9 fd96 	bl	80005f8 <__aeabi_dmul>
 8006acc:	a37c      	add	r3, pc, #496	; (adr r3, 8006cc0 <__ieee754_pow+0x708>)
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	460d      	mov	r5, r1
 8006ad6:	f7f9 fd8f 	bl	80005f8 <__aeabi_dmul>
 8006ada:	a37b      	add	r3, pc, #492	; (adr r3, 8006cc8 <__ieee754_pow+0x710>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	f7f9 fbd4 	bl	800028c <__adddf3>
 8006ae4:	4622      	mov	r2, r4
 8006ae6:	462b      	mov	r3, r5
 8006ae8:	f7f9 fd86 	bl	80005f8 <__aeabi_dmul>
 8006aec:	a378      	add	r3, pc, #480	; (adr r3, 8006cd0 <__ieee754_pow+0x718>)
 8006aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af2:	f7f9 fbcb 	bl	800028c <__adddf3>
 8006af6:	4622      	mov	r2, r4
 8006af8:	462b      	mov	r3, r5
 8006afa:	f7f9 fd7d 	bl	80005f8 <__aeabi_dmul>
 8006afe:	a376      	add	r3, pc, #472	; (adr r3, 8006cd8 <__ieee754_pow+0x720>)
 8006b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b04:	f7f9 fbc2 	bl	800028c <__adddf3>
 8006b08:	4622      	mov	r2, r4
 8006b0a:	462b      	mov	r3, r5
 8006b0c:	f7f9 fd74 	bl	80005f8 <__aeabi_dmul>
 8006b10:	a373      	add	r3, pc, #460	; (adr r3, 8006ce0 <__ieee754_pow+0x728>)
 8006b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b16:	f7f9 fbb9 	bl	800028c <__adddf3>
 8006b1a:	4622      	mov	r2, r4
 8006b1c:	462b      	mov	r3, r5
 8006b1e:	f7f9 fd6b 	bl	80005f8 <__aeabi_dmul>
 8006b22:	a371      	add	r3, pc, #452	; (adr r3, 8006ce8 <__ieee754_pow+0x730>)
 8006b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b28:	f7f9 fbb0 	bl	800028c <__adddf3>
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	4606      	mov	r6, r0
 8006b30:	460f      	mov	r7, r1
 8006b32:	462b      	mov	r3, r5
 8006b34:	4620      	mov	r0, r4
 8006b36:	4629      	mov	r1, r5
 8006b38:	f7f9 fd5e 	bl	80005f8 <__aeabi_dmul>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	4630      	mov	r0, r6
 8006b42:	4639      	mov	r1, r7
 8006b44:	f7f9 fd58 	bl	80005f8 <__aeabi_dmul>
 8006b48:	4642      	mov	r2, r8
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	460d      	mov	r5, r1
 8006b4e:	464b      	mov	r3, r9
 8006b50:	ec51 0b18 	vmov	r0, r1, d8
 8006b54:	f7f9 fb9a 	bl	800028c <__adddf3>
 8006b58:	ec53 2b19 	vmov	r2, r3, d9
 8006b5c:	f7f9 fd4c 	bl	80005f8 <__aeabi_dmul>
 8006b60:	4622      	mov	r2, r4
 8006b62:	462b      	mov	r3, r5
 8006b64:	f7f9 fb92 	bl	800028c <__adddf3>
 8006b68:	4642      	mov	r2, r8
 8006b6a:	4682      	mov	sl, r0
 8006b6c:	468b      	mov	fp, r1
 8006b6e:	464b      	mov	r3, r9
 8006b70:	4640      	mov	r0, r8
 8006b72:	4649      	mov	r1, r9
 8006b74:	f7f9 fd40 	bl	80005f8 <__aeabi_dmul>
 8006b78:	4b6b      	ldr	r3, [pc, #428]	; (8006d28 <__ieee754_pow+0x770>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	4606      	mov	r6, r0
 8006b7e:	460f      	mov	r7, r1
 8006b80:	f7f9 fb84 	bl	800028c <__adddf3>
 8006b84:	4652      	mov	r2, sl
 8006b86:	465b      	mov	r3, fp
 8006b88:	f7f9 fb80 	bl	800028c <__adddf3>
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	4604      	mov	r4, r0
 8006b90:	460d      	mov	r5, r1
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4640      	mov	r0, r8
 8006b98:	4649      	mov	r1, r9
 8006b9a:	f7f9 fd2d 	bl	80005f8 <__aeabi_dmul>
 8006b9e:	4b62      	ldr	r3, [pc, #392]	; (8006d28 <__ieee754_pow+0x770>)
 8006ba0:	4680      	mov	r8, r0
 8006ba2:	4689      	mov	r9, r1
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7f9 fb6d 	bl	8000288 <__aeabi_dsub>
 8006bae:	4632      	mov	r2, r6
 8006bb0:	463b      	mov	r3, r7
 8006bb2:	f7f9 fb69 	bl	8000288 <__aeabi_dsub>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	460b      	mov	r3, r1
 8006bba:	4650      	mov	r0, sl
 8006bbc:	4659      	mov	r1, fp
 8006bbe:	f7f9 fb63 	bl	8000288 <__aeabi_dsub>
 8006bc2:	ec53 2b18 	vmov	r2, r3, d8
 8006bc6:	f7f9 fd17 	bl	80005f8 <__aeabi_dmul>
 8006bca:	4622      	mov	r2, r4
 8006bcc:	4606      	mov	r6, r0
 8006bce:	460f      	mov	r7, r1
 8006bd0:	462b      	mov	r3, r5
 8006bd2:	ec51 0b19 	vmov	r0, r1, d9
 8006bd6:	f7f9 fd0f 	bl	80005f8 <__aeabi_dmul>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	460b      	mov	r3, r1
 8006bde:	4630      	mov	r0, r6
 8006be0:	4639      	mov	r1, r7
 8006be2:	f7f9 fb53 	bl	800028c <__adddf3>
 8006be6:	4606      	mov	r6, r0
 8006be8:	460f      	mov	r7, r1
 8006bea:	4602      	mov	r2, r0
 8006bec:	460b      	mov	r3, r1
 8006bee:	4640      	mov	r0, r8
 8006bf0:	4649      	mov	r1, r9
 8006bf2:	f7f9 fb4b 	bl	800028c <__adddf3>
 8006bf6:	a33e      	add	r3, pc, #248	; (adr r3, 8006cf0 <__ieee754_pow+0x738>)
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	4604      	mov	r4, r0
 8006c00:	460d      	mov	r5, r1
 8006c02:	f7f9 fcf9 	bl	80005f8 <__aeabi_dmul>
 8006c06:	4642      	mov	r2, r8
 8006c08:	ec41 0b18 	vmov	d8, r0, r1
 8006c0c:	464b      	mov	r3, r9
 8006c0e:	4620      	mov	r0, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 fb39 	bl	8000288 <__aeabi_dsub>
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4630      	mov	r0, r6
 8006c1c:	4639      	mov	r1, r7
 8006c1e:	f7f9 fb33 	bl	8000288 <__aeabi_dsub>
 8006c22:	a335      	add	r3, pc, #212	; (adr r3, 8006cf8 <__ieee754_pow+0x740>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	f7f9 fce6 	bl	80005f8 <__aeabi_dmul>
 8006c2c:	a334      	add	r3, pc, #208	; (adr r3, 8006d00 <__ieee754_pow+0x748>)
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	4606      	mov	r6, r0
 8006c34:	460f      	mov	r7, r1
 8006c36:	4620      	mov	r0, r4
 8006c38:	4629      	mov	r1, r5
 8006c3a:	f7f9 fcdd 	bl	80005f8 <__aeabi_dmul>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4630      	mov	r0, r6
 8006c44:	4639      	mov	r1, r7
 8006c46:	f7f9 fb21 	bl	800028c <__adddf3>
 8006c4a:	9a07      	ldr	r2, [sp, #28]
 8006c4c:	4b37      	ldr	r3, [pc, #220]	; (8006d2c <__ieee754_pow+0x774>)
 8006c4e:	4413      	add	r3, r2
 8006c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c54:	f7f9 fb1a 	bl	800028c <__adddf3>
 8006c58:	4682      	mov	sl, r0
 8006c5a:	9805      	ldr	r0, [sp, #20]
 8006c5c:	468b      	mov	fp, r1
 8006c5e:	f7f9 fc61 	bl	8000524 <__aeabi_i2d>
 8006c62:	9a07      	ldr	r2, [sp, #28]
 8006c64:	4b32      	ldr	r3, [pc, #200]	; (8006d30 <__ieee754_pow+0x778>)
 8006c66:	4413      	add	r3, r2
 8006c68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c6c:	4606      	mov	r6, r0
 8006c6e:	460f      	mov	r7, r1
 8006c70:	4652      	mov	r2, sl
 8006c72:	465b      	mov	r3, fp
 8006c74:	ec51 0b18 	vmov	r0, r1, d8
 8006c78:	f7f9 fb08 	bl	800028c <__adddf3>
 8006c7c:	4642      	mov	r2, r8
 8006c7e:	464b      	mov	r3, r9
 8006c80:	f7f9 fb04 	bl	800028c <__adddf3>
 8006c84:	4632      	mov	r2, r6
 8006c86:	463b      	mov	r3, r7
 8006c88:	f7f9 fb00 	bl	800028c <__adddf3>
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	4632      	mov	r2, r6
 8006c90:	463b      	mov	r3, r7
 8006c92:	4604      	mov	r4, r0
 8006c94:	460d      	mov	r5, r1
 8006c96:	f7f9 faf7 	bl	8000288 <__aeabi_dsub>
 8006c9a:	4642      	mov	r2, r8
 8006c9c:	464b      	mov	r3, r9
 8006c9e:	f7f9 faf3 	bl	8000288 <__aeabi_dsub>
 8006ca2:	ec53 2b18 	vmov	r2, r3, d8
 8006ca6:	f7f9 faef 	bl	8000288 <__aeabi_dsub>
 8006caa:	4602      	mov	r2, r0
 8006cac:	460b      	mov	r3, r1
 8006cae:	4650      	mov	r0, sl
 8006cb0:	4659      	mov	r1, fp
 8006cb2:	e610      	b.n	80068d6 <__ieee754_pow+0x31e>
 8006cb4:	2401      	movs	r4, #1
 8006cb6:	e6a1      	b.n	80069fc <__ieee754_pow+0x444>
 8006cb8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006d08 <__ieee754_pow+0x750>
 8006cbc:	e617      	b.n	80068ee <__ieee754_pow+0x336>
 8006cbe:	bf00      	nop
 8006cc0:	4a454eef 	.word	0x4a454eef
 8006cc4:	3fca7e28 	.word	0x3fca7e28
 8006cc8:	93c9db65 	.word	0x93c9db65
 8006ccc:	3fcd864a 	.word	0x3fcd864a
 8006cd0:	a91d4101 	.word	0xa91d4101
 8006cd4:	3fd17460 	.word	0x3fd17460
 8006cd8:	518f264d 	.word	0x518f264d
 8006cdc:	3fd55555 	.word	0x3fd55555
 8006ce0:	db6fabff 	.word	0xdb6fabff
 8006ce4:	3fdb6db6 	.word	0x3fdb6db6
 8006ce8:	33333303 	.word	0x33333303
 8006cec:	3fe33333 	.word	0x3fe33333
 8006cf0:	e0000000 	.word	0xe0000000
 8006cf4:	3feec709 	.word	0x3feec709
 8006cf8:	dc3a03fd 	.word	0xdc3a03fd
 8006cfc:	3feec709 	.word	0x3feec709
 8006d00:	145b01f5 	.word	0x145b01f5
 8006d04:	be3e2fe0 	.word	0xbe3e2fe0
 8006d08:	00000000 	.word	0x00000000
 8006d0c:	3ff00000 	.word	0x3ff00000
 8006d10:	7ff00000 	.word	0x7ff00000
 8006d14:	43400000 	.word	0x43400000
 8006d18:	0003988e 	.word	0x0003988e
 8006d1c:	000bb679 	.word	0x000bb679
 8006d20:	080073a8 	.word	0x080073a8
 8006d24:	3ff00000 	.word	0x3ff00000
 8006d28:	40080000 	.word	0x40080000
 8006d2c:	080073c8 	.word	0x080073c8
 8006d30:	080073b8 	.word	0x080073b8
 8006d34:	a3b5      	add	r3, pc, #724	; (adr r3, 800700c <__ieee754_pow+0xa54>)
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	f7f9 faa5 	bl	800028c <__adddf3>
 8006d42:	4622      	mov	r2, r4
 8006d44:	ec41 0b1a 	vmov	d10, r0, r1
 8006d48:	462b      	mov	r3, r5
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	f7f9 fa9b 	bl	8000288 <__aeabi_dsub>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	ec51 0b1a 	vmov	r0, r1, d10
 8006d5a:	f7f9 fedd 	bl	8000b18 <__aeabi_dcmpgt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f47f ae04 	bne.w	800696c <__ieee754_pow+0x3b4>
 8006d64:	4aa4      	ldr	r2, [pc, #656]	; (8006ff8 <__ieee754_pow+0xa40>)
 8006d66:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	f340 8108 	ble.w	8006f80 <__ieee754_pow+0x9c8>
 8006d70:	151b      	asrs	r3, r3, #20
 8006d72:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006d76:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006d7a:	fa4a f303 	asr.w	r3, sl, r3
 8006d7e:	445b      	add	r3, fp
 8006d80:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006d84:	4e9d      	ldr	r6, [pc, #628]	; (8006ffc <__ieee754_pow+0xa44>)
 8006d86:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006d8a:	4116      	asrs	r6, r2
 8006d8c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006d90:	2000      	movs	r0, #0
 8006d92:	ea23 0106 	bic.w	r1, r3, r6
 8006d96:	f1c2 0214 	rsb	r2, r2, #20
 8006d9a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006d9e:	fa4a fa02 	asr.w	sl, sl, r2
 8006da2:	f1bb 0f00 	cmp.w	fp, #0
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	4620      	mov	r0, r4
 8006dac:	4629      	mov	r1, r5
 8006dae:	bfb8      	it	lt
 8006db0:	f1ca 0a00 	rsblt	sl, sl, #0
 8006db4:	f7f9 fa68 	bl	8000288 <__aeabi_dsub>
 8006db8:	ec41 0b19 	vmov	d9, r0, r1
 8006dbc:	4642      	mov	r2, r8
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	ec51 0b19 	vmov	r0, r1, d9
 8006dc4:	f7f9 fa62 	bl	800028c <__adddf3>
 8006dc8:	a37b      	add	r3, pc, #492	; (adr r3, 8006fb8 <__ieee754_pow+0xa00>)
 8006dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dce:	2000      	movs	r0, #0
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	460d      	mov	r5, r1
 8006dd4:	f7f9 fc10 	bl	80005f8 <__aeabi_dmul>
 8006dd8:	ec53 2b19 	vmov	r2, r3, d9
 8006ddc:	4606      	mov	r6, r0
 8006dde:	460f      	mov	r7, r1
 8006de0:	4620      	mov	r0, r4
 8006de2:	4629      	mov	r1, r5
 8006de4:	f7f9 fa50 	bl	8000288 <__aeabi_dsub>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	4640      	mov	r0, r8
 8006dee:	4649      	mov	r1, r9
 8006df0:	f7f9 fa4a 	bl	8000288 <__aeabi_dsub>
 8006df4:	a372      	add	r3, pc, #456	; (adr r3, 8006fc0 <__ieee754_pow+0xa08>)
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	f7f9 fbfd 	bl	80005f8 <__aeabi_dmul>
 8006dfe:	a372      	add	r3, pc, #456	; (adr r3, 8006fc8 <__ieee754_pow+0xa10>)
 8006e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e04:	4680      	mov	r8, r0
 8006e06:	4689      	mov	r9, r1
 8006e08:	4620      	mov	r0, r4
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	f7f9 fbf4 	bl	80005f8 <__aeabi_dmul>
 8006e10:	4602      	mov	r2, r0
 8006e12:	460b      	mov	r3, r1
 8006e14:	4640      	mov	r0, r8
 8006e16:	4649      	mov	r1, r9
 8006e18:	f7f9 fa38 	bl	800028c <__adddf3>
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	460d      	mov	r5, r1
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	4630      	mov	r0, r6
 8006e26:	4639      	mov	r1, r7
 8006e28:	f7f9 fa30 	bl	800028c <__adddf3>
 8006e2c:	4632      	mov	r2, r6
 8006e2e:	463b      	mov	r3, r7
 8006e30:	4680      	mov	r8, r0
 8006e32:	4689      	mov	r9, r1
 8006e34:	f7f9 fa28 	bl	8000288 <__aeabi_dsub>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	4629      	mov	r1, r5
 8006e40:	f7f9 fa22 	bl	8000288 <__aeabi_dsub>
 8006e44:	4642      	mov	r2, r8
 8006e46:	4606      	mov	r6, r0
 8006e48:	460f      	mov	r7, r1
 8006e4a:	464b      	mov	r3, r9
 8006e4c:	4640      	mov	r0, r8
 8006e4e:	4649      	mov	r1, r9
 8006e50:	f7f9 fbd2 	bl	80005f8 <__aeabi_dmul>
 8006e54:	a35e      	add	r3, pc, #376	; (adr r3, 8006fd0 <__ieee754_pow+0xa18>)
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	4604      	mov	r4, r0
 8006e5c:	460d      	mov	r5, r1
 8006e5e:	f7f9 fbcb 	bl	80005f8 <__aeabi_dmul>
 8006e62:	a35d      	add	r3, pc, #372	; (adr r3, 8006fd8 <__ieee754_pow+0xa20>)
 8006e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e68:	f7f9 fa0e 	bl	8000288 <__aeabi_dsub>
 8006e6c:	4622      	mov	r2, r4
 8006e6e:	462b      	mov	r3, r5
 8006e70:	f7f9 fbc2 	bl	80005f8 <__aeabi_dmul>
 8006e74:	a35a      	add	r3, pc, #360	; (adr r3, 8006fe0 <__ieee754_pow+0xa28>)
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	f7f9 fa07 	bl	800028c <__adddf3>
 8006e7e:	4622      	mov	r2, r4
 8006e80:	462b      	mov	r3, r5
 8006e82:	f7f9 fbb9 	bl	80005f8 <__aeabi_dmul>
 8006e86:	a358      	add	r3, pc, #352	; (adr r3, 8006fe8 <__ieee754_pow+0xa30>)
 8006e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8c:	f7f9 f9fc 	bl	8000288 <__aeabi_dsub>
 8006e90:	4622      	mov	r2, r4
 8006e92:	462b      	mov	r3, r5
 8006e94:	f7f9 fbb0 	bl	80005f8 <__aeabi_dmul>
 8006e98:	a355      	add	r3, pc, #340	; (adr r3, 8006ff0 <__ieee754_pow+0xa38>)
 8006e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9e:	f7f9 f9f5 	bl	800028c <__adddf3>
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	f7f9 fba7 	bl	80005f8 <__aeabi_dmul>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	4640      	mov	r0, r8
 8006eb0:	4649      	mov	r1, r9
 8006eb2:	f7f9 f9e9 	bl	8000288 <__aeabi_dsub>
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	460d      	mov	r5, r1
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4640      	mov	r0, r8
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	f7f9 fb99 	bl	80005f8 <__aeabi_dmul>
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	ec41 0b19 	vmov	d9, r0, r1
 8006ecc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	4629      	mov	r1, r5
 8006ed4:	f7f9 f9d8 	bl	8000288 <__aeabi_dsub>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	ec51 0b19 	vmov	r0, r1, d9
 8006ee0:	f7f9 fcb4 	bl	800084c <__aeabi_ddiv>
 8006ee4:	4632      	mov	r2, r6
 8006ee6:	4604      	mov	r4, r0
 8006ee8:	460d      	mov	r5, r1
 8006eea:	463b      	mov	r3, r7
 8006eec:	4640      	mov	r0, r8
 8006eee:	4649      	mov	r1, r9
 8006ef0:	f7f9 fb82 	bl	80005f8 <__aeabi_dmul>
 8006ef4:	4632      	mov	r2, r6
 8006ef6:	463b      	mov	r3, r7
 8006ef8:	f7f9 f9c8 	bl	800028c <__adddf3>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4620      	mov	r0, r4
 8006f02:	4629      	mov	r1, r5
 8006f04:	f7f9 f9c0 	bl	8000288 <__aeabi_dsub>
 8006f08:	4642      	mov	r2, r8
 8006f0a:	464b      	mov	r3, r9
 8006f0c:	f7f9 f9bc 	bl	8000288 <__aeabi_dsub>
 8006f10:	460b      	mov	r3, r1
 8006f12:	4602      	mov	r2, r0
 8006f14:	493a      	ldr	r1, [pc, #232]	; (8007000 <__ieee754_pow+0xa48>)
 8006f16:	2000      	movs	r0, #0
 8006f18:	f7f9 f9b6 	bl	8000288 <__aeabi_dsub>
 8006f1c:	ec41 0b10 	vmov	d0, r0, r1
 8006f20:	ee10 3a90 	vmov	r3, s1
 8006f24:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006f28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f2c:	da2b      	bge.n	8006f86 <__ieee754_pow+0x9ce>
 8006f2e:	4650      	mov	r0, sl
 8006f30:	f000 f966 	bl	8007200 <scalbn>
 8006f34:	ec51 0b10 	vmov	r0, r1, d0
 8006f38:	ec53 2b18 	vmov	r2, r3, d8
 8006f3c:	f7ff bbed 	b.w	800671a <__ieee754_pow+0x162>
 8006f40:	4b30      	ldr	r3, [pc, #192]	; (8007004 <__ieee754_pow+0xa4c>)
 8006f42:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006f46:	429e      	cmp	r6, r3
 8006f48:	f77f af0c 	ble.w	8006d64 <__ieee754_pow+0x7ac>
 8006f4c:	4b2e      	ldr	r3, [pc, #184]	; (8007008 <__ieee754_pow+0xa50>)
 8006f4e:	440b      	add	r3, r1
 8006f50:	4303      	orrs	r3, r0
 8006f52:	d009      	beq.n	8006f68 <__ieee754_pow+0x9b0>
 8006f54:	ec51 0b18 	vmov	r0, r1, d8
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f7f9 fdbe 	bl	8000adc <__aeabi_dcmplt>
 8006f60:	3800      	subs	r0, #0
 8006f62:	bf18      	it	ne
 8006f64:	2001      	movne	r0, #1
 8006f66:	e447      	b.n	80067f8 <__ieee754_pow+0x240>
 8006f68:	4622      	mov	r2, r4
 8006f6a:	462b      	mov	r3, r5
 8006f6c:	f7f9 f98c 	bl	8000288 <__aeabi_dsub>
 8006f70:	4642      	mov	r2, r8
 8006f72:	464b      	mov	r3, r9
 8006f74:	f7f9 fdc6 	bl	8000b04 <__aeabi_dcmpge>
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	f43f aef3 	beq.w	8006d64 <__ieee754_pow+0x7ac>
 8006f7e:	e7e9      	b.n	8006f54 <__ieee754_pow+0x99c>
 8006f80:	f04f 0a00 	mov.w	sl, #0
 8006f84:	e71a      	b.n	8006dbc <__ieee754_pow+0x804>
 8006f86:	ec51 0b10 	vmov	r0, r1, d0
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	e7d4      	b.n	8006f38 <__ieee754_pow+0x980>
 8006f8e:	491c      	ldr	r1, [pc, #112]	; (8007000 <__ieee754_pow+0xa48>)
 8006f90:	2000      	movs	r0, #0
 8006f92:	f7ff bb30 	b.w	80065f6 <__ieee754_pow+0x3e>
 8006f96:	2000      	movs	r0, #0
 8006f98:	2100      	movs	r1, #0
 8006f9a:	f7ff bb2c 	b.w	80065f6 <__ieee754_pow+0x3e>
 8006f9e:	4630      	mov	r0, r6
 8006fa0:	4639      	mov	r1, r7
 8006fa2:	f7ff bb28 	b.w	80065f6 <__ieee754_pow+0x3e>
 8006fa6:	9204      	str	r2, [sp, #16]
 8006fa8:	f7ff bb7a 	b.w	80066a0 <__ieee754_pow+0xe8>
 8006fac:	2300      	movs	r3, #0
 8006fae:	f7ff bb64 	b.w	800667a <__ieee754_pow+0xc2>
 8006fb2:	bf00      	nop
 8006fb4:	f3af 8000 	nop.w
 8006fb8:	00000000 	.word	0x00000000
 8006fbc:	3fe62e43 	.word	0x3fe62e43
 8006fc0:	fefa39ef 	.word	0xfefa39ef
 8006fc4:	3fe62e42 	.word	0x3fe62e42
 8006fc8:	0ca86c39 	.word	0x0ca86c39
 8006fcc:	be205c61 	.word	0xbe205c61
 8006fd0:	72bea4d0 	.word	0x72bea4d0
 8006fd4:	3e663769 	.word	0x3e663769
 8006fd8:	c5d26bf1 	.word	0xc5d26bf1
 8006fdc:	3ebbbd41 	.word	0x3ebbbd41
 8006fe0:	af25de2c 	.word	0xaf25de2c
 8006fe4:	3f11566a 	.word	0x3f11566a
 8006fe8:	16bebd93 	.word	0x16bebd93
 8006fec:	3f66c16c 	.word	0x3f66c16c
 8006ff0:	5555553e 	.word	0x5555553e
 8006ff4:	3fc55555 	.word	0x3fc55555
 8006ff8:	3fe00000 	.word	0x3fe00000
 8006ffc:	000fffff 	.word	0x000fffff
 8007000:	3ff00000 	.word	0x3ff00000
 8007004:	4090cbff 	.word	0x4090cbff
 8007008:	3f6f3400 	.word	0x3f6f3400
 800700c:	652b82fe 	.word	0x652b82fe
 8007010:	3c971547 	.word	0x3c971547

08007014 <__ieee754_sqrt>:
 8007014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007018:	ec55 4b10 	vmov	r4, r5, d0
 800701c:	4e55      	ldr	r6, [pc, #340]	; (8007174 <__ieee754_sqrt+0x160>)
 800701e:	43ae      	bics	r6, r5
 8007020:	ee10 0a10 	vmov	r0, s0
 8007024:	ee10 3a10 	vmov	r3, s0
 8007028:	462a      	mov	r2, r5
 800702a:	4629      	mov	r1, r5
 800702c:	d110      	bne.n	8007050 <__ieee754_sqrt+0x3c>
 800702e:	ee10 2a10 	vmov	r2, s0
 8007032:	462b      	mov	r3, r5
 8007034:	f7f9 fae0 	bl	80005f8 <__aeabi_dmul>
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	4620      	mov	r0, r4
 800703e:	4629      	mov	r1, r5
 8007040:	f7f9 f924 	bl	800028c <__adddf3>
 8007044:	4604      	mov	r4, r0
 8007046:	460d      	mov	r5, r1
 8007048:	ec45 4b10 	vmov	d0, r4, r5
 800704c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007050:	2d00      	cmp	r5, #0
 8007052:	dc10      	bgt.n	8007076 <__ieee754_sqrt+0x62>
 8007054:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007058:	4330      	orrs	r0, r6
 800705a:	d0f5      	beq.n	8007048 <__ieee754_sqrt+0x34>
 800705c:	b15d      	cbz	r5, 8007076 <__ieee754_sqrt+0x62>
 800705e:	ee10 2a10 	vmov	r2, s0
 8007062:	462b      	mov	r3, r5
 8007064:	ee10 0a10 	vmov	r0, s0
 8007068:	f7f9 f90e 	bl	8000288 <__aeabi_dsub>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	f7f9 fbec 	bl	800084c <__aeabi_ddiv>
 8007074:	e7e6      	b.n	8007044 <__ieee754_sqrt+0x30>
 8007076:	1512      	asrs	r2, r2, #20
 8007078:	d074      	beq.n	8007164 <__ieee754_sqrt+0x150>
 800707a:	07d4      	lsls	r4, r2, #31
 800707c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007080:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8007084:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007088:	bf5e      	ittt	pl
 800708a:	0fda      	lsrpl	r2, r3, #31
 800708c:	005b      	lslpl	r3, r3, #1
 800708e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8007092:	2400      	movs	r4, #0
 8007094:	0fda      	lsrs	r2, r3, #31
 8007096:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800709a:	107f      	asrs	r7, r7, #1
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	2516      	movs	r5, #22
 80070a0:	4620      	mov	r0, r4
 80070a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80070a6:	1886      	adds	r6, r0, r2
 80070a8:	428e      	cmp	r6, r1
 80070aa:	bfde      	ittt	le
 80070ac:	1b89      	suble	r1, r1, r6
 80070ae:	18b0      	addle	r0, r6, r2
 80070b0:	18a4      	addle	r4, r4, r2
 80070b2:	0049      	lsls	r1, r1, #1
 80070b4:	3d01      	subs	r5, #1
 80070b6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80070ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80070be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80070c2:	d1f0      	bne.n	80070a6 <__ieee754_sqrt+0x92>
 80070c4:	462a      	mov	r2, r5
 80070c6:	f04f 0e20 	mov.w	lr, #32
 80070ca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80070ce:	4281      	cmp	r1, r0
 80070d0:	eb06 0c05 	add.w	ip, r6, r5
 80070d4:	dc02      	bgt.n	80070dc <__ieee754_sqrt+0xc8>
 80070d6:	d113      	bne.n	8007100 <__ieee754_sqrt+0xec>
 80070d8:	459c      	cmp	ip, r3
 80070da:	d811      	bhi.n	8007100 <__ieee754_sqrt+0xec>
 80070dc:	f1bc 0f00 	cmp.w	ip, #0
 80070e0:	eb0c 0506 	add.w	r5, ip, r6
 80070e4:	da43      	bge.n	800716e <__ieee754_sqrt+0x15a>
 80070e6:	2d00      	cmp	r5, #0
 80070e8:	db41      	blt.n	800716e <__ieee754_sqrt+0x15a>
 80070ea:	f100 0801 	add.w	r8, r0, #1
 80070ee:	1a09      	subs	r1, r1, r0
 80070f0:	459c      	cmp	ip, r3
 80070f2:	bf88      	it	hi
 80070f4:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 80070f8:	eba3 030c 	sub.w	r3, r3, ip
 80070fc:	4432      	add	r2, r6
 80070fe:	4640      	mov	r0, r8
 8007100:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007104:	f1be 0e01 	subs.w	lr, lr, #1
 8007108:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800710c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007110:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007114:	d1db      	bne.n	80070ce <__ieee754_sqrt+0xba>
 8007116:	430b      	orrs	r3, r1
 8007118:	d006      	beq.n	8007128 <__ieee754_sqrt+0x114>
 800711a:	1c50      	adds	r0, r2, #1
 800711c:	bf13      	iteet	ne
 800711e:	3201      	addne	r2, #1
 8007120:	3401      	addeq	r4, #1
 8007122:	4672      	moveq	r2, lr
 8007124:	f022 0201 	bicne.w	r2, r2, #1
 8007128:	1063      	asrs	r3, r4, #1
 800712a:	0852      	lsrs	r2, r2, #1
 800712c:	07e1      	lsls	r1, r4, #31
 800712e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007132:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007136:	bf48      	it	mi
 8007138:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800713c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007140:	4614      	mov	r4, r2
 8007142:	e781      	b.n	8007048 <__ieee754_sqrt+0x34>
 8007144:	0ad9      	lsrs	r1, r3, #11
 8007146:	3815      	subs	r0, #21
 8007148:	055b      	lsls	r3, r3, #21
 800714a:	2900      	cmp	r1, #0
 800714c:	d0fa      	beq.n	8007144 <__ieee754_sqrt+0x130>
 800714e:	02cd      	lsls	r5, r1, #11
 8007150:	d50a      	bpl.n	8007168 <__ieee754_sqrt+0x154>
 8007152:	f1c2 0420 	rsb	r4, r2, #32
 8007156:	fa23 f404 	lsr.w	r4, r3, r4
 800715a:	1e55      	subs	r5, r2, #1
 800715c:	4093      	lsls	r3, r2
 800715e:	4321      	orrs	r1, r4
 8007160:	1b42      	subs	r2, r0, r5
 8007162:	e78a      	b.n	800707a <__ieee754_sqrt+0x66>
 8007164:	4610      	mov	r0, r2
 8007166:	e7f0      	b.n	800714a <__ieee754_sqrt+0x136>
 8007168:	0049      	lsls	r1, r1, #1
 800716a:	3201      	adds	r2, #1
 800716c:	e7ef      	b.n	800714e <__ieee754_sqrt+0x13a>
 800716e:	4680      	mov	r8, r0
 8007170:	e7bd      	b.n	80070ee <__ieee754_sqrt+0xda>
 8007172:	bf00      	nop
 8007174:	7ff00000 	.word	0x7ff00000

08007178 <with_errno>:
 8007178:	b570      	push	{r4, r5, r6, lr}
 800717a:	4604      	mov	r4, r0
 800717c:	460d      	mov	r5, r1
 800717e:	4616      	mov	r6, r2
 8007180:	f7fe fcfa 	bl	8005b78 <__errno>
 8007184:	4629      	mov	r1, r5
 8007186:	6006      	str	r6, [r0, #0]
 8007188:	4620      	mov	r0, r4
 800718a:	bd70      	pop	{r4, r5, r6, pc}

0800718c <xflow>:
 800718c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800718e:	4614      	mov	r4, r2
 8007190:	461d      	mov	r5, r3
 8007192:	b108      	cbz	r0, 8007198 <xflow+0xc>
 8007194:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007198:	e9cd 2300 	strd	r2, r3, [sp]
 800719c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071a0:	4620      	mov	r0, r4
 80071a2:	4629      	mov	r1, r5
 80071a4:	f7f9 fa28 	bl	80005f8 <__aeabi_dmul>
 80071a8:	2222      	movs	r2, #34	; 0x22
 80071aa:	b003      	add	sp, #12
 80071ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071b0:	f7ff bfe2 	b.w	8007178 <with_errno>

080071b4 <__math_uflow>:
 80071b4:	b508      	push	{r3, lr}
 80071b6:	2200      	movs	r2, #0
 80071b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80071bc:	f7ff ffe6 	bl	800718c <xflow>
 80071c0:	ec41 0b10 	vmov	d0, r0, r1
 80071c4:	bd08      	pop	{r3, pc}

080071c6 <__math_oflow>:
 80071c6:	b508      	push	{r3, lr}
 80071c8:	2200      	movs	r2, #0
 80071ca:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80071ce:	f7ff ffdd 	bl	800718c <xflow>
 80071d2:	ec41 0b10 	vmov	d0, r0, r1
 80071d6:	bd08      	pop	{r3, pc}

080071d8 <fabs>:
 80071d8:	ec51 0b10 	vmov	r0, r1, d0
 80071dc:	ee10 2a10 	vmov	r2, s0
 80071e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80071e4:	ec43 2b10 	vmov	d0, r2, r3
 80071e8:	4770      	bx	lr

080071ea <finite>:
 80071ea:	b082      	sub	sp, #8
 80071ec:	ed8d 0b00 	vstr	d0, [sp]
 80071f0:	9801      	ldr	r0, [sp, #4]
 80071f2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80071f6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80071fa:	0fc0      	lsrs	r0, r0, #31
 80071fc:	b002      	add	sp, #8
 80071fe:	4770      	bx	lr

08007200 <scalbn>:
 8007200:	b570      	push	{r4, r5, r6, lr}
 8007202:	ec55 4b10 	vmov	r4, r5, d0
 8007206:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800720a:	4606      	mov	r6, r0
 800720c:	462b      	mov	r3, r5
 800720e:	b99a      	cbnz	r2, 8007238 <scalbn+0x38>
 8007210:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007214:	4323      	orrs	r3, r4
 8007216:	d036      	beq.n	8007286 <scalbn+0x86>
 8007218:	4b39      	ldr	r3, [pc, #228]	; (8007300 <scalbn+0x100>)
 800721a:	4629      	mov	r1, r5
 800721c:	ee10 0a10 	vmov	r0, s0
 8007220:	2200      	movs	r2, #0
 8007222:	f7f9 f9e9 	bl	80005f8 <__aeabi_dmul>
 8007226:	4b37      	ldr	r3, [pc, #220]	; (8007304 <scalbn+0x104>)
 8007228:	429e      	cmp	r6, r3
 800722a:	4604      	mov	r4, r0
 800722c:	460d      	mov	r5, r1
 800722e:	da10      	bge.n	8007252 <scalbn+0x52>
 8007230:	a32b      	add	r3, pc, #172	; (adr r3, 80072e0 <scalbn+0xe0>)
 8007232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007236:	e03a      	b.n	80072ae <scalbn+0xae>
 8007238:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800723c:	428a      	cmp	r2, r1
 800723e:	d10c      	bne.n	800725a <scalbn+0x5a>
 8007240:	ee10 2a10 	vmov	r2, s0
 8007244:	4620      	mov	r0, r4
 8007246:	4629      	mov	r1, r5
 8007248:	f7f9 f820 	bl	800028c <__adddf3>
 800724c:	4604      	mov	r4, r0
 800724e:	460d      	mov	r5, r1
 8007250:	e019      	b.n	8007286 <scalbn+0x86>
 8007252:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007256:	460b      	mov	r3, r1
 8007258:	3a36      	subs	r2, #54	; 0x36
 800725a:	4432      	add	r2, r6
 800725c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007260:	428a      	cmp	r2, r1
 8007262:	dd08      	ble.n	8007276 <scalbn+0x76>
 8007264:	2d00      	cmp	r5, #0
 8007266:	a120      	add	r1, pc, #128	; (adr r1, 80072e8 <scalbn+0xe8>)
 8007268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800726c:	da1c      	bge.n	80072a8 <scalbn+0xa8>
 800726e:	a120      	add	r1, pc, #128	; (adr r1, 80072f0 <scalbn+0xf0>)
 8007270:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007274:	e018      	b.n	80072a8 <scalbn+0xa8>
 8007276:	2a00      	cmp	r2, #0
 8007278:	dd08      	ble.n	800728c <scalbn+0x8c>
 800727a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800727e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007282:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007286:	ec45 4b10 	vmov	d0, r4, r5
 800728a:	bd70      	pop	{r4, r5, r6, pc}
 800728c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007290:	da19      	bge.n	80072c6 <scalbn+0xc6>
 8007292:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007296:	429e      	cmp	r6, r3
 8007298:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800729c:	dd0a      	ble.n	80072b4 <scalbn+0xb4>
 800729e:	a112      	add	r1, pc, #72	; (adr r1, 80072e8 <scalbn+0xe8>)
 80072a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1e2      	bne.n	800726e <scalbn+0x6e>
 80072a8:	a30f      	add	r3, pc, #60	; (adr r3, 80072e8 <scalbn+0xe8>)
 80072aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ae:	f7f9 f9a3 	bl	80005f8 <__aeabi_dmul>
 80072b2:	e7cb      	b.n	800724c <scalbn+0x4c>
 80072b4:	a10a      	add	r1, pc, #40	; (adr r1, 80072e0 <scalbn+0xe0>)
 80072b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d0b8      	beq.n	8007230 <scalbn+0x30>
 80072be:	a10e      	add	r1, pc, #56	; (adr r1, 80072f8 <scalbn+0xf8>)
 80072c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072c4:	e7b4      	b.n	8007230 <scalbn+0x30>
 80072c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80072ca:	3236      	adds	r2, #54	; 0x36
 80072cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80072d0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80072d4:	4620      	mov	r0, r4
 80072d6:	4b0c      	ldr	r3, [pc, #48]	; (8007308 <scalbn+0x108>)
 80072d8:	2200      	movs	r2, #0
 80072da:	e7e8      	b.n	80072ae <scalbn+0xae>
 80072dc:	f3af 8000 	nop.w
 80072e0:	c2f8f359 	.word	0xc2f8f359
 80072e4:	01a56e1f 	.word	0x01a56e1f
 80072e8:	8800759c 	.word	0x8800759c
 80072ec:	7e37e43c 	.word	0x7e37e43c
 80072f0:	8800759c 	.word	0x8800759c
 80072f4:	fe37e43c 	.word	0xfe37e43c
 80072f8:	c2f8f359 	.word	0xc2f8f359
 80072fc:	81a56e1f 	.word	0x81a56e1f
 8007300:	43500000 	.word	0x43500000
 8007304:	ffff3cb0 	.word	0xffff3cb0
 8007308:	3c900000 	.word	0x3c900000

0800730c <_init>:
 800730c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730e:	bf00      	nop
 8007310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007312:	bc08      	pop	{r3}
 8007314:	469e      	mov	lr, r3
 8007316:	4770      	bx	lr

08007318 <_fini>:
 8007318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800731a:	bf00      	nop
 800731c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800731e:	bc08      	pop	{r3}
 8007320:	469e      	mov	lr, r3
 8007322:	4770      	bx	lr
