
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002419                       # Number of seconds simulated
sim_ticks                                  2419280500                       # Number of ticks simulated
final_tick                                 2419280500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80078                       # Simulator instruction rate (inst/s)
host_op_rate                                   124097                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34732537                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    69.65                       # Real time elapsed on the host
sim_insts                                     5577818                       # Number of instructions simulated
sim_ops                                       8643937                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2198912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2250112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          21163317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         908911554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             930074871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     21163317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21163317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12486357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12486357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12486357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         21163317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        908911554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            942561228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000535043250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2249920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2250112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2419202000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.153978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.751609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.226642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29556     93.72%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1716      5.44%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87      0.28%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      0.15%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      0.08%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.03%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.03%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           67      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31537                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1249.785714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    337.015864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4606.033558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.524531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2198720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 21163316.944851990789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 908832192.050487756729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11957274.073841376230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25624250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1876245000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11546032500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32030.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54608.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24461933.26                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1242713000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1901869250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35349.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54099.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       930.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    930.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67897.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113254680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60169725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125899620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2208060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            296040330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1965600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       202727340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4642080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        314540640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1208726955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            499.622493                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1764947000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       865500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1308285000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     12080250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     616505750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    444624000                       # Time in different power states
system.mem_ctrls_1.actEnergy                111998040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59513190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125107080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            294475680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2781120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       205776270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5308800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        312833040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1205838120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            498.428405                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1766125750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3074500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      37180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1301169750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     13822250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     612764250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    451269750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  531041                       # Number of BP lookups
system.cpu.branchPred.condPredicted            531041                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2783                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527732                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527732                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508257                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19475                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1822                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1104349                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13460                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439170                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            74                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17720                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           136                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4838562                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              43437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5660452                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      531041                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509652                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4733970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           450                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17657                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1070                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4780919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.840178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.050688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3235198     67.67%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   180329      3.77%     71.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   111464      2.33%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   110797      2.32%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   107205      2.24%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   105809      2.21%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111600      2.33%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   113506      2.37%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   705011     14.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4780919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.109752                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.169862                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   460304                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3216154                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    174790                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                926824                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2847                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8773880                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2847                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   571976                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1895284                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2826                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    953715                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1354271                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8762702                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                179783                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1031820                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    392                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24364                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16314934                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20168473                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13397460                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12218                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   137675                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 91                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3165130                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534874                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16281                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               971                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              294                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8742138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9282897                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               729                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           98277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       141669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4780919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.941655                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.637387                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1487099     31.10%     31.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              424334      8.88%     39.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              892776     18.67%     58.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1164235     24.35%     83.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              619260     12.95%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              103578      2.17%     98.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               54937      1.15%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               21846      0.46%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12854      0.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4780919                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4580      6.55%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%      6.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.02%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  64889     92.77%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   414      0.59%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2288      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8156589     87.87%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1149      0.01%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 192      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  394      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  837      0.01%     87.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     87.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  968      0.01%     87.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.01%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                207      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1104139     11.89%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13543      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1540      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            419      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9282897                       # Type of FU issued
system.cpu.iq.rate                           1.918524                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       69949                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007535                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23406797                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8829921                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8694109                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10594                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10612                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4727                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9345258                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5300                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2355                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14615                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6527                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        574948                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2847                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   63307                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5669                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8742215                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                90                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534874                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16281                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    611                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4848                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            707                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2874                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3581                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9277132                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1104329                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5765                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1117785                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518676                       # Number of branches executed
system.cpu.iew.exec_stores                      13456                       # Number of stores executed
system.cpu.iew.exec_rate                     1.917332                       # Inst execution rate
system.cpu.iew.wb_sent                        8700269                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8698836                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7856424                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14407670                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.797814                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545295                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           98346                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2817                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4765993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.813670                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.231088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3252739     68.25%     68.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       474900      9.96%     78.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10720      0.22%     78.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9131      0.19%     78.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3951      0.08%     78.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2865      0.06%     78.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1203      0.03%     78.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1015      0.02%     78.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009469     21.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4765993                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577818                       # Number of instructions committed
system.cpu.commit.committedOps                8643937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530013                       # Number of memory references committed
system.cpu.commit.loads                        520259                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641052                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1153      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109718     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519597      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9418      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8643937                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009469                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12498807                       # The number of ROB reads
system.cpu.rob.rob_writes                    17499656                       # The number of ROB writes
system.cpu.timesIdled                             490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577818                       # Number of Instructions Simulated
system.cpu.committedOps                       8643937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.867465                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.867465                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.152784                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.152784                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14439340                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8164498                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7363                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3935                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101725                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068872                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2159940                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.693698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532140                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493672                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077922                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.693698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9075944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9075944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        29150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29150                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38467                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38467                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38467                       # number of overall hits
system.cpu.dcache.overall_hits::total           38467                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497488                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          437                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497925                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497925                       # number of overall misses
system.cpu.dcache.overall_misses::total        497925                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9718647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9718647000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33886000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33886000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9752533000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9752533000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9752533000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9752533000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536392                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536392                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536392                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.944649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.944649                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044802                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928286                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928286                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19535.440051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19535.440051                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77542.334096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77542.334096                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19586.349350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19586.349350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19586.349350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19586.349350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4121332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            472288                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.726311                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4246                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4252                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493242                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493673                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8979022000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8979022000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9012185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9012185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9012185000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9012185000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920359                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920359                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920359                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920359                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18204.090487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18204.090487                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76944.315545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76944.315545                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18255.373496                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18255.373496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18255.373496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18255.373496                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492648                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           686.873367                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.268382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   686.873367                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          673                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36130                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16539                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16539                       # number of overall hits
system.cpu.icache.overall_hits::total           16539                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1118                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1118                       # number of overall misses
system.cpu.icache.overall_misses::total          1118                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81342499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81342499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     81342499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81342499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81342499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81342499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063318                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063318                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72757.154741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72757.154741                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72757.154741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72757.154741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72757.154741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72757.154741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          302                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          302                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          302                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          302                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          302                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63590999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63590999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63590999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63590999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63590999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63590999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046214                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046214                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046214                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046214                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77930.145833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77930.145833                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77930.145833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77930.145833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77930.145833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77930.145833                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25941.728550                       # Cycle average of tags in use
system.l2.tags.total_refs                      987217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.059489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.019487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       257.688338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25684.020725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.783814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.791679                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7932919                       # Number of tag accesses
system.l2.tags.data_accesses                  7932919                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              528                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           86                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               86                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459307                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459314                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459329                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              459314                       # number of overall hits
system.l2.overall_hits::total                  459329                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 423                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              800                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33935                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34358                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35158                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               800                       # number of overall misses
system.l2.overall_misses::.cpu.data             34358                       # number of overall misses
system.l2.overall_misses::total                 35158                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     32423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32423000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62201000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62201000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3414498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3414498000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3446921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3509122000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62201000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3446921000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3509122000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           86                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           86                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493672                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493672                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494487                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.983721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983721                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.981595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981595                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068800                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.981595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071100                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.981595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071100                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76650.118203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76650.118203                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77751.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77751.250000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100618.771180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100618.771180                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77751.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100323.680075                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99810.057455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77751.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100323.680075                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99810.057455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            423                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33935                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35158                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     28193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3075148000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3075148000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     54201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3103341000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3157542000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3103341000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3157542000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.981595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068800                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.981595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071100                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.981595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071100                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66650.118203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66650.118203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67751.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67751.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90618.771180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90618.771180                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67751.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90323.680075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89810.057455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67751.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90323.680075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89810.057455                       # average overall mshr miss latency
system.l2.replacements                           2415                       # number of replacements
system.membus.snoop_filter.tot_requests         36875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1245                       # Transaction distribution
system.membus.trans_dist::ReadExReq               423                       # Transaction distribution
system.membus.trans_dist::ReadExResp              423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34735                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2280320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2280320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2280320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35158                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19381500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95466750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987225                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2419280500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494063                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493242                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1479994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31628800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31686592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2416                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001435                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037853                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496191     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    713      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          494228500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         740508500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
