

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_21'
================================================================
* Date:           Sat Jun  3 22:30:13 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  125|  125|  125|  125|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   60|   60|         2|          -|          -|    30|    no    |
        |- Loop 2  |   60|   60|         2|          -|          -|    30|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	5  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_753)
	8  / (tmp_753)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.24ns
ST_1: r_v_addr (2)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:77
:0  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 31

ST_1: r_v_load (3)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:77
:1  %r_v_load = load i32* %r_v_addr, align 4


 <State 2>: 3.24ns
ST_2: r_v_load (3)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:77
:1  %r_v_load = load i32* %r_v_addr, align 4

ST_2: x (4)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:8->ed25519_ref/src/fe25519.c:77 (grouped into LUT with out node x_2)
:2  %x = xor i32 %r_v_load, 127

ST_2: x_2 (5)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:9->ed25519_ref/src/fe25519.c:77 (out node of the LUT)
:3  %x_2 = add i32 %x, -1

ST_2: tmp_763 (6)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:10->ed25519_ref/src/fe25519.c:77
:4  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_2, i32 31)

ST_2: StgValue_15 (7)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:78
:5  br label %1


 <State 3>: 1.24ns
ST_3: i (9)  [1/1] 0.00ns
:0  %i = phi i5 [ -2, %0 ], [ %i_29, %2 ]

ST_3: m1 (10)  [1/1] 0.00ns
:1  %m1 = phi i1 [ %tmp_763, %0 ], [ %m_1, %2 ]

ST_3: tmp (11)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:78
:2  %tmp = icmp eq i5 %i, 0

ST_3: empty (12)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_3: StgValue_20 (13)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:78
:4  br i1 %tmp, label %3, label %2

ST_3: tmp_s (15)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:79
:0  %tmp_s = zext i5 %i to i64

ST_3: r_v_addr_8 (16)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:79
:1  %r_v_addr_8 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

ST_3: r_v_load_11 (17)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:79
:2  %r_v_load_11 = load i32* %r_v_addr_8, align 4

ST_3: i_29 (22)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:78
:7  %i_29 = add i5 %i, -1

ST_3: r_v_addr_9 (25)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:80
:0  %r_v_addr_9 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

ST_3: x_3 (26)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:80
:1  %x_3 = load i32* %r_v_addr_9, align 4


 <State 4>: 2.63ns
ST_4: r_v_load_11 (17)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:79
:2  %r_v_load_11 = load i32* %r_v_addr_8, align 4

ST_4: x_6 (18)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:8->ed25519_ref/src/fe25519.c:79 (grouped into LUT with out node x_7)
:3  %x_6 = xor i32 %r_v_load_11, 255

ST_4: x_7 (19)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:9->ed25519_ref/src/fe25519.c:79 (out node of the LUT)
:4  %x_7 = add i32 %x_6, -1

ST_4: tmp_765 (20)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:10->ed25519_ref/src/fe25519.c:79
:5  %tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)

ST_4: m_1 (21)  [1/1] 0.05ns  loc: ed25519_ref/src/fe25519.c:79
:6  %m_1 = and i1 %tmp_765, %m1

ST_4: StgValue_32 (23)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:78
:8  br label %1


 <State 5>: 5.21ns
ST_5: x_3 (26)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:80
:1  %x_3 = load i32* %r_v_addr_9, align 4

ST_5: x_4 (27)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:17->ed25519_ref/src/fe25519.c:80
:2  %x_4 = add i32 %x_3, -237

ST_5: tmp_764 (28)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:18->ed25519_ref/src/fe25519.c:80 (grouped into LUT with out node m_1_1)
:3  %tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)

ST_5: x_5 (29)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:19->ed25519_ref/src/fe25519.c:80 (grouped into LUT with out node m_1_1)
:4  %x_5 = xor i1 %tmp_764, true

ST_5: m_1_1 (30)  [1/1] 0.05ns  loc: ed25519_ref/src/fe25519.c:80 (out node of the LUT)
:5  %m_1_1 = and i1 %m1, %x_5

ST_5: tmp_884_cast_cast (31)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:84 (grouped into LUT with out node tmp_752)
:6  %tmp_884_cast_cast = select i1 %m_1_1, i32 127, i32 0

ST_5: tmp_752 (32)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:84 (out node of the LUT)
:7  %tmp_752 = sub i32 %r_v_load, %tmp_884_cast_cast

ST_5: StgValue_40 (33)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:84
:8  store i32 %tmp_752, i32* %r_v_addr, align 4

ST_5: tmp_886_cast_cast (34)  [1/1] 0.08ns  loc: ed25519_ref/src/fe25519.c:86
:9  %tmp_886_cast_cast = select i1 %m_1_1, i32 255, i32 0

ST_5: StgValue_42 (35)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:85
:10  br label %4


 <State 6>: 1.24ns
ST_6: i_1 (37)  [1/1] 0.00ns
:0  %i_1 = phi i5 [ -2, %3 ], [ %i_30, %5 ]

ST_6: tmp_753 (38)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:85
:1  %tmp_753 = icmp eq i5 %i_1, 0

ST_6: empty_49 (39)  [1/1] 0.00ns
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_6: StgValue_46 (40)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:85
:3  br i1 %tmp_753, label %6, label %5

ST_6: tmp_755 (42)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:86
:0  %tmp_755 = zext i5 %i_1 to i64

ST_6: r_v_addr_10 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:86
:1  %r_v_addr_10 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_755

ST_6: r_v_load_7 (44)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:86
:2  %r_v_load_7 = load i32* %r_v_addr_10, align 4

ST_6: i_30 (47)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:85
:5  %i_30 = add i5 %i_1, -1

ST_6: r_v_load_8 (51)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:87
:1  %r_v_load_8 = load i32* %r_v_addr_9, align 4


 <State 7>: 3.82ns
ST_7: r_v_load_7 (44)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:86
:2  %r_v_load_7 = load i32* %r_v_addr_10, align 4

ST_7: tmp_756 (45)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:86
:3  %tmp_756 = sub i32 %r_v_load_7, %tmp_886_cast_cast

ST_7: StgValue_54 (46)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:86
:4  store i32 %tmp_756, i32* %r_v_addr_10, align 4

ST_7: StgValue_55 (48)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:85
:6  br label %4


 <State 8>: 3.82ns
ST_8: tmp_890_cast_cast (50)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:87 (grouped into LUT with out node tmp_754)
:0  %tmp_890_cast_cast = select i1 %m_1_1, i32 237, i32 0

ST_8: r_v_load_8 (51)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:87
:1  %r_v_load_8 = load i32* %r_v_addr_9, align 4

ST_8: tmp_754 (52)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:87 (out node of the LUT)
:2  %tmp_754 = sub i32 %r_v_load_8, %tmp_890_cast_cast

ST_8: StgValue_59 (53)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:87
:3  store i32 %tmp_754, i32* %r_v_addr_9, align 4

ST_8: StgValue_60 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:88
:4  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('r_v_addr', ed25519_ref/src/fe25519.c:77) [2]  (0 ns)
	'load' operation ('a', ed25519_ref/src/fe25519.c:77) on array 'r_v' [3]  (1.24 ns)

 <State 2>: 3.24ns
The critical path consists of the following:
	'load' operation ('a', ed25519_ref/src/fe25519.c:77) on array 'r_v' [3]  (1.24 ns)
	'xor' operation ('x', ed25519_ref/src/fe25519.c:8->ed25519_ref/src/fe25519.c:77) [4]  (0 ns)
	'add' operation ('x', ed25519_ref/src/fe25519.c:9->ed25519_ref/src/fe25519.c:77) [5]  (1.34 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/fe25519.c:78) [9]  (0.656 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/fe25519.c:78) [9]  (0 ns)
	'getelementptr' operation ('r_v_addr_8', ed25519_ref/src/fe25519.c:79) [16]  (0 ns)
	'load' operation ('a', ed25519_ref/src/fe25519.c:79) on array 'r_v' [17]  (1.24 ns)

 <State 4>: 2.63ns
The critical path consists of the following:
	'load' operation ('a', ed25519_ref/src/fe25519.c:79) on array 'r_v' [17]  (1.24 ns)
	'xor' operation ('x', ed25519_ref/src/fe25519.c:8->ed25519_ref/src/fe25519.c:79) [18]  (0 ns)
	'add' operation ('x', ed25519_ref/src/fe25519.c:9->ed25519_ref/src/fe25519.c:79) [19]  (1.34 ns)
	'and' operation ('m', ed25519_ref/src/fe25519.c:79) [21]  (0.051 ns)

 <State 5>: 5.21ns
The critical path consists of the following:
	'load' operation ('a', ed25519_ref/src/fe25519.c:80) on array 'r_v' [26]  (1.24 ns)
	'add' operation ('x', ed25519_ref/src/fe25519.c:17->ed25519_ref/src/fe25519.c:80) [27]  (1.34 ns)
	'xor' operation ('x', ed25519_ref/src/fe25519.c:19->ed25519_ref/src/fe25519.c:80) [29]  (0 ns)
	'and' operation ('m', ed25519_ref/src/fe25519.c:80) [30]  (0.051 ns)
	'select' operation ('tmp_884_cast_cast', ed25519_ref/src/fe25519.c:84) [31]  (0 ns)
	'sub' operation ('tmp_752', ed25519_ref/src/fe25519.c:84) [32]  (1.34 ns)
	'store' operation (ed25519_ref/src/fe25519.c:84) of variable 'tmp_752', ed25519_ref/src/fe25519.c:84 on array 'r_v' [33]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/fe25519.c:85) [37]  (0 ns)
	'getelementptr' operation ('r_v_addr_10', ed25519_ref/src/fe25519.c:86) [43]  (0 ns)
	'load' operation ('r_v_load_7', ed25519_ref/src/fe25519.c:86) on array 'r_v' [44]  (1.24 ns)

 <State 7>: 3.82ns
The critical path consists of the following:
	'load' operation ('r_v_load_7', ed25519_ref/src/fe25519.c:86) on array 'r_v' [44]  (1.24 ns)
	'sub' operation ('tmp_756', ed25519_ref/src/fe25519.c:86) [45]  (1.34 ns)
	'store' operation (ed25519_ref/src/fe25519.c:86) of variable 'tmp_756', ed25519_ref/src/fe25519.c:86 on array 'r_v' [46]  (1.24 ns)

 <State 8>: 3.82ns
The critical path consists of the following:
	'load' operation ('r_v_load_8', ed25519_ref/src/fe25519.c:87) on array 'r_v' [51]  (1.24 ns)
	'sub' operation ('tmp_754', ed25519_ref/src/fe25519.c:87) [52]  (1.34 ns)
	'store' operation (ed25519_ref/src/fe25519.c:87) of variable 'tmp_754', ed25519_ref/src/fe25519.c:87 on array 'r_v' [53]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
