User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/ReadEDP/SRAM/4096KB/4096KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 2.816mm x 1.001mm = 2.818mm^2
 |--- Mat Area      = 43.993um x 125.090um = 5503.056um^2   (84.154%)
 |--- Subarray Area = 21.996um x 60.298um = 1326.342um^2   (87.290%)
 - Area Efficiency = 84.154%
Timing:
 -  Read Latency = 1.892ns
 |--- H-Tree Latency = 1.355ns
 |--- Mat Latency    = 536.135ps
    |--- Predecoder Latency = 135.908ps
    |--- Subarray Latency   = 400.226ps
       |--- Row Decoder Latency = 204.821ps
       |--- Bitline Latency     = 134.655ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 56.763ps
       |--- Precharge Latency   = 173.954ps
 - Write Latency = 1.214ns
 |--- H-Tree Latency = 677.734ps
 |--- Mat Latency    = 536.135ps
    |--- Predecoder Latency = 135.908ps
    |--- Subarray Latency   = 400.226ps
       |--- Row Decoder Latency = 204.821ps
       |--- Charge Latency      = 114.159ps
 - Read Bandwidth  = 43.318GB/s
 - Write Bandwidth = 39.977GB/s
Power:
 -  Read Dynamic Energy = 79.444pJ
 |--- H-Tree Dynamic Energy = 63.254pJ
 |--- Mat Dynamic Energy    = 2.024pJ per mat
    |--- Predecoder Dynamic Energy = 0.043pJ
    |--- Subarray Dynamic Energy   = 0.495pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Senseamp Dynamic Energy    = 0.006pJ
       |--- Mux Dynamic Energy         = 0.009pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 67.123pJ
 |--- H-Tree Dynamic Energy = 63.254pJ
 |--- Mat Dynamic Energy    = 0.484pJ per mat
    |--- Predecoder Dynamic Energy = 0.043pJ
    |--- Subarray Dynamic Energy   = 0.110pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Mux Dynamic Energy         = 0.009pJ
 - Leakage Power = 407.426uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 795.755nW per mat

Finished!
