
*** Running vivado
    with args -log vespa_soc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vespa_soc_wrapper.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vespa_soc_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.074 ; gain = 149.992 ; free physical = 3044 ; free virtual = 12549
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vespa_soc_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.805 ; gain = 379.770 ; free physical = 1981 ; free virtual = 11544
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net o_Err in module/entity SlaveInterface does not have driver. [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v:28]
WARNING: [Synth 8-6014] Unused sequential element r_DataOut_reg was removed.  [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:70]
WARNING: [Synth 8-6014] Unused sequential element r_Temp_reg was removed.  [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:124]
WARNING: [Synth 8-7137] Register buffer_reg in module UartTx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:40]
WARNING: [Synth 8-7137] Register counter_reg in module UartTx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:41]
WARNING: [Synth 8-7137] Register counter_reg in module UartRx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v:33]
WARNING: [Synth 8-7137] Register buffer_reg in module UartRx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v:34]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3218.133 ; gain = 827.098 ; free physical = 146 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3218.133 ; gain = 827.098 ; free physical = 128 ; free virtual = 3980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3218.133 ; gain = 827.098 ; free physical = 128 ; free virtual = 3980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3218.133 ; gain = 0.000 ; free physical = 146 ; free virtual = 3964
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/Ps2Fifo.xdc] for cell 'vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0'
Finished Parsing XDC File [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/Ps2Fifo.xdc] for cell 'vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0'
Parsing XDC File [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]
Finished Parsing XDC File [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vespa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vespa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vespa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vespa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.164 ; gain = 0.000 ; free physical = 126 ; free virtual = 3991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3282.164 ; gain = 0.000 ; free physical = 126 ; free virtual = 3992
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 3282.164 ; gain = 891.129 ; free physical = 155 ; free virtual = 3953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 3282.164 ; gain = 891.129 ; free physical = 155 ; free virtual = 3953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0. (constraint file  /home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/CustomInterconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/UartSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/DataMemory_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/DataMemory_0/inst/_Bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/GPIO_Slave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/PS2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/PS2_0/inst/_Ps2Fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/timerSlave_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 3282.164 ; gain = 891.129 ; free physical = 155 ; free virtual = 3955
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_CurrentState_reg' in module 'PS2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartTx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0001 |                               00
                 ST_DATA |                             0010 |                               01
               ST_PARITY |                             0100 |                               10
                 ST_STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_CurrentState_reg' using encoding 'one-hot' in module 'PS2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_IDLE1 |                               00 |                               00
                S_START1 |                               01 |                               01
                 S_DATA1 |                               10 |                               10
                 S_STOP1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                  S_DATA |                              010 |                               01
                  S_STOP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UartRx'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/a957/src/controlUnit.v:251]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/a957/src/alu.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/a957/src/alu.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/a957/src/alu.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'V_reg' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/a957/src/alu.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/a957/src/alu.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:18 . Memory (MB): peak = 3282.164 ; gain = 891.129 ; free physical = 135 ; free virtual = 3972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 26    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 21    
	   4 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'vespa_soc_i/timerSlave_0/inst/inst/r_DivisorClk8_reg/Q' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'vespa_soc_i/timerSlave_0/inst/inst/r_DivisorClk4_reg/Q' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'vespa_soc_i/timerSlave_0/inst/inst/r_DivisorClk2_reg/Q' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:82]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:82]
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[31]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[30]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[29]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[28]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[27]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[26]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[25]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[24]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[23]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[22]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[21]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[20]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[19]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[18]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[17]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[16]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[15]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[14]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[13]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[12]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[11]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[10]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[9]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[8]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[7]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[6]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[5]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[4]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[3]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[2]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[1]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[0]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[6]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[6]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[5]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[5]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[4]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[4]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[3]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[3]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[2]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[2]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[1]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[1]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[0]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[0]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[3]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[3]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[2]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[2]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[1]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[1]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[0]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[0]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 149 ; free virtual = 3944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 142 ; free virtual = 3940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 131 ; free virtual = 3956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:31 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 126 ; free virtual = 3954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:36 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 151 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:36 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 152 ; free virtual = 3925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 147 ; free virtual = 3921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 147 ; free virtual = 3921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 143 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 141 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_6     | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fifo_generator_v13_2_8 | inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_6     | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]                  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |    64|
|3     |FIFO18E1 |     1|
|4     |LUT1     |   210|
|5     |LUT2     |   547|
|6     |LUT3     |   105|
|7     |LUT4     |   133|
|8     |LUT5     |   194|
|9     |LUT6     |   544|
|10    |MUXF7    |    35|
|11    |RAMB36E1 |     7|
|17    |SRL16E   |     5|
|18    |FDCE     |    16|
|19    |FDPE     |    37|
|20    |FDRE     |   388|
|21    |FDSE     |    30|
|22    |LD       |     1|
|23    |LDC      |    68|
|24    |IBUF     |     5|
|25    |IOBUF    |     8|
|26    |OBUF     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3290.172 ; gain = 899.137 ; free physical = 138 ; free virtual = 3924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 1182 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3294.082 ; gain = 839.016 ; free physical = 4426 ; free virtual = 11507
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:40 . Memory (MB): peak = 3294.082 ; gain = 903.047 ; free physical = 4426 ; free virtual = 11507
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3294.082 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11508
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.184 ; gain = 0.000 ; free physical = 4430 ; free virtual = 11506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 1 instance 
  LDC => LDCE: 68 instances

Synth Design complete | Checksum: 67e9eaf0
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 157 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:44 . Memory (MB): peak = 3314.184 ; gain = 1243.422 ; free physical = 4429 ; free virtual = 11506
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 5715.910; main = 2528.413; forked = 5385.662
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 15352.754; main = 3314.188; forked = 12062.578
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vespa_soc_wrapper_utilization_synth.rpt -pb vespa_soc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 22:34:43 2024...
