# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../CS_3220/3lab/assignmen3_frame" --include "../../../../labday3-V2.srcs/sources_1/ip/clk_wiz_0" \
"../../../../labday3-V2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../labday3-V2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/agex_stage.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/de_stage.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/fe_stage.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/mem_stage.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/project3_frame.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/wb_stage.v" \
"../../../../../../CS_3220/3lab/assignmen3_frame/tb_project3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
