
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span4_vert_38 <X> T_5_33.lc_trk_g0_6
 (5 7)  (251 534)  (251 534)  routing T_5_33.span4_vert_38 <X> T_5_33.lc_trk_g0_6
 (6 7)  (252 534)  (252 534)  routing T_5_33.span4_vert_38 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_3 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_3 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (6 10)  (360 539)  (360 539)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g1_3
 (7 10)  (361 539)  (361 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (362 539)  (362 539)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g1_3
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (12 0)  (580 528)  (580 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (13 1)  (743 529)  (743 529)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_r_0
 (14 1)  (744 529)  (744 529)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_r_0
 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (4 8)  (832 536)  (832 536)  routing T_16_33.span4_horz_r_8 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span4_horz_r_8 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 4)  (999 532)  (999 532)  routing T_19_33.span4_vert_21 <X> T_19_33.lc_trk_g0_5
 (6 4)  (1000 532)  (1000 532)  routing T_19_33.span4_vert_21 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 1)  (1052 529)  (1052 529)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_vert_21 <X> T_20_33.lc_trk_g0_5
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_21 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1179 530)  (1179 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (14 3)  (1180 530)  (1180 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (4 0)  (1322 528)  (1322 528)  routing T_25_33.span4_vert_8 <X> T_25_33.lc_trk_g0_0
 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (4 1)  (1322 529)  (1322 529)  routing T_25_33.span4_vert_8 <X> T_25_33.lc_trk_g0_0
 (6 1)  (1324 529)  (1324 529)  routing T_25_33.span4_vert_8 <X> T_25_33.lc_trk_g0_0
 (7 1)  (1325 529)  (1325 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_horz_l_13 <X> T_26_33.span4_horz_r_1
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1530 532)  (1530 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_vert_47 <X> T_29_33.lc_trk_g1_7
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_47 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_vert_47 <X> T_29_33.lc_trk_g1_7
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit
 (8 15)  (1530 542)  (1530 542)  routing T_29_33.span4_vert_47 <X> T_29_33.lc_trk_g1_7


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (14 3)  (1600 530)  (1600 530)  routing T_30_33.span4_horz_l_13 <X> T_30_33.span4_horz_r_1
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_5_32

 (4 6)  (238 518)  (238 518)  routing T_5_32.sp4_v_b_3 <X> T_5_32.sp4_v_t_38


LogicTile_22_32

 (19 7)  (1163 519)  (1163 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_32

 (9 15)  (1519 527)  (1519 527)  routing T_29_32.sp4_v_b_10 <X> T_29_32.sp4_v_t_47


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 506)  (1734 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_10_30

 (2 4)  (494 484)  (494 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_30

 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_5


LogicTile_12_30

 (3 0)  (603 480)  (603 480)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0
 (2 8)  (602 488)  (602 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_30

 (8 9)  (662 489)  (662 489)  routing T_13_30.sp4_h_l_42 <X> T_13_30.sp4_v_b_7
 (9 9)  (663 489)  (663 489)  routing T_13_30.sp4_h_l_42 <X> T_13_30.sp4_v_b_7


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_30

 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0


LogicTile_17_30

 (4 4)  (878 484)  (878 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (6 4)  (880 484)  (880 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (11 10)  (993 490)  (993 490)  routing T_19_30.sp4_v_b_0 <X> T_19_30.sp4_v_t_45
 (13 10)  (995 490)  (995 490)  routing T_19_30.sp4_v_b_0 <X> T_19_30.sp4_v_t_45


LogicTile_20_30

 (11 10)  (1047 490)  (1047 490)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_45
 (13 10)  (1049 490)  (1049 490)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_45


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 2)  (1255 482)  (1255 482)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (3 3)  (1255 483)  (1255 483)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_7_29

 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38
 (6 6)  (348 470)  (348 470)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38
 (5 7)  (347 471)  (347 471)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38


RAM_Tile_8_29

 (2 8)  (398 472)  (398 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_11_29

 (9 3)  (555 467)  (555 467)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_v_t_36
 (10 3)  (556 467)  (556 467)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_v_t_36


LogicTile_12_29

 (3 3)  (603 467)  (603 467)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_l_23


LogicTile_14_29

 (9 3)  (717 467)  (717 467)  routing T_14_29.sp4_v_b_1 <X> T_14_29.sp4_v_t_36


LogicTile_17_29

 (8 8)  (882 472)  (882 472)  routing T_17_29.sp4_v_b_1 <X> T_17_29.sp4_h_r_7
 (9 8)  (883 472)  (883 472)  routing T_17_29.sp4_v_b_1 <X> T_17_29.sp4_h_r_7
 (10 8)  (884 472)  (884 472)  routing T_17_29.sp4_v_b_1 <X> T_17_29.sp4_h_r_7


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 12)  (931 476)  (931 476)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1
 (3 13)  (931 477)  (931 477)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1


LogicTile_19_29

 (8 8)  (990 472)  (990 472)  routing T_19_29.sp4_v_b_1 <X> T_19_29.sp4_h_r_7
 (9 8)  (991 472)  (991 472)  routing T_19_29.sp4_v_b_1 <X> T_19_29.sp4_h_r_7
 (10 8)  (992 472)  (992 472)  routing T_19_29.sp4_v_b_1 <X> T_19_29.sp4_h_r_7


LogicTile_20_29

 (13 10)  (1049 474)  (1049 474)  routing T_20_29.sp4_v_b_8 <X> T_20_29.sp4_v_t_45


LogicTile_21_29

 (4 5)  (1094 469)  (1094 469)  routing T_21_29.sp4_h_l_42 <X> T_21_29.sp4_h_r_3
 (6 5)  (1096 469)  (1096 469)  routing T_21_29.sp4_h_l_42 <X> T_21_29.sp4_h_r_3


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


LogicTile_23_29

 (9 12)  (1207 476)  (1207 476)  routing T_23_29.sp4_h_l_42 <X> T_23_29.sp4_h_r_10
 (10 12)  (1208 476)  (1208 476)  routing T_23_29.sp4_h_l_42 <X> T_23_29.sp4_h_r_10


RAM_Tile_25_29

 (2 6)  (1308 470)  (1308 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6
 (11 10)  (1317 474)  (1317 474)  routing T_25_29.sp4_h_l_38 <X> T_25_29.sp4_v_t_45


LogicTile_27_29

 (8 15)  (1410 479)  (1410 479)  routing T_27_29.sp4_h_l_47 <X> T_27_29.sp4_v_t_47


LogicTile_28_29

 (11 14)  (1467 478)  (1467 478)  routing T_28_29.sp4_h_l_43 <X> T_28_29.sp4_v_t_46


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (9 3)  (1627 467)  (1627 467)  routing T_31_29.sp4_v_b_1 <X> T_31_29.sp4_v_t_36


LogicTile_32_29

 (8 5)  (1680 469)  (1680 469)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_4


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 12)  (1737 476)  (1737 476)  routing T_33_29.span4_vert_b_3 <X> T_33_29.span4_vert_t_15
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_5_28

 (4 6)  (238 454)  (238 454)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_v_t_38
 (6 6)  (240 454)  (240 454)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_v_t_38
 (5 7)  (239 455)  (239 455)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_v_t_38


LogicTile_6_28

 (2 8)  (290 456)  (290 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_10_28

 (3 3)  (495 451)  (495 451)  routing T_10_28.sp12_v_b_0 <X> T_10_28.sp12_h_l_23


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_22_28

 (3 4)  (1147 452)  (1147 452)  routing T_22_28.sp12_v_b_0 <X> T_22_28.sp12_h_r_0
 (3 5)  (1147 453)  (1147 453)  routing T_22_28.sp12_v_b_0 <X> T_22_28.sp12_h_r_0


LogicTile_26_28

 (2 0)  (1350 448)  (1350 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_29_28

 (10 15)  (1520 463)  (1520 463)  routing T_29_28.sp4_h_l_40 <X> T_29_28.sp4_v_t_47


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 434)  (12 434)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g0_3
 (6 2)  (11 434)  (11 434)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (6 14)  (11 446)  (11 446)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (8 15)  (9 447)  (9 447)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (11 3)  (137 435)  (137 435)  routing T_3_27.sp4_h_r_2 <X> T_3_27.sp4_h_l_39
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0
 (4 11)  (130 443)  (130 443)  routing T_3_27.sp4_v_b_1 <X> T_3_27.sp4_h_l_43


LogicTile_7_27

 (13 3)  (355 435)  (355 435)  routing T_7_27.sp4_v_b_9 <X> T_7_27.sp4_h_l_39


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_27

 (3 1)  (603 433)  (603 433)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_v_b_0


LogicTile_14_27

 (4 12)  (712 444)  (712 444)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_9
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_9


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (19 2)  (947 434)  (947 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (19 1)  (145 417)  (145 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_10_26

 (3 12)  (495 428)  (495 428)  routing T_10_26.sp12_v_b_1 <X> T_10_26.sp12_h_r_1
 (3 13)  (495 429)  (495 429)  routing T_10_26.sp12_v_b_1 <X> T_10_26.sp12_h_r_1


LogicTile_11_26

 (13 4)  (559 420)  (559 420)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_5


LogicTile_13_26

 (9 9)  (663 425)  (663 425)  routing T_13_26.sp4_v_t_42 <X> T_13_26.sp4_v_b_7


LogicTile_15_26

 (5 4)  (767 420)  (767 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_r_3


LogicTile_17_26

 (21 0)  (895 416)  (895 416)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 416)  (897 416)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (21 1)  (895 417)  (895 417)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (22 1)  (896 417)  (896 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 4)  (900 420)  (900 420)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 420)  (907 420)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (39 4)  (913 420)  (913 420)  LC_2 Logic Functioning bit
 (43 4)  (917 420)  (917 420)  LC_2 Logic Functioning bit
 (27 5)  (901 421)  (901 421)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 421)  (906 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 421)  (909 421)  routing T_17_26.lc_trk_g0_2 <X> T_17_26.input_2_2
 (39 5)  (913 421)  (913 421)  LC_2 Logic Functioning bit
 (42 5)  (916 421)  (916 421)  LC_2 Logic Functioning bit
 (51 5)  (925 421)  (925 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 8)  (880 424)  (880 424)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (22 8)  (896 424)  (896 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 424)  (897 424)  routing T_17_26.sp4_h_r_27 <X> T_17_26.lc_trk_g2_3
 (24 8)  (898 424)  (898 424)  routing T_17_26.sp4_h_r_27 <X> T_17_26.lc_trk_g2_3
 (26 8)  (900 424)  (900 424)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 424)  (910 424)  LC_4 Logic Functioning bit
 (37 8)  (911 424)  (911 424)  LC_4 Logic Functioning bit
 (38 8)  (912 424)  (912 424)  LC_4 Logic Functioning bit
 (39 8)  (913 424)  (913 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (43 8)  (917 424)  (917 424)  LC_4 Logic Functioning bit
 (46 8)  (920 424)  (920 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (879 425)  (879 425)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (21 9)  (895 425)  (895 425)  routing T_17_26.sp4_h_r_27 <X> T_17_26.lc_trk_g2_3
 (27 9)  (901 425)  (901 425)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 425)  (902 425)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 425)  (903 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 425)  (905 425)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 425)  (910 425)  LC_4 Logic Functioning bit
 (37 9)  (911 425)  (911 425)  LC_4 Logic Functioning bit
 (38 9)  (912 425)  (912 425)  LC_4 Logic Functioning bit
 (39 9)  (913 425)  (913 425)  LC_4 Logic Functioning bit
 (40 9)  (914 425)  (914 425)  LC_4 Logic Functioning bit
 (42 9)  (916 425)  (916 425)  LC_4 Logic Functioning bit
 (16 14)  (890 430)  (890 430)  routing T_17_26.sp4_v_b_37 <X> T_17_26.lc_trk_g3_5
 (17 14)  (891 430)  (891 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 430)  (892 430)  routing T_17_26.sp4_v_b_37 <X> T_17_26.lc_trk_g3_5
 (18 15)  (892 431)  (892 431)  routing T_17_26.sp4_v_b_37 <X> T_17_26.lc_trk_g3_5


LogicTile_18_26

 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 422)  (959 422)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 422)  (961 422)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 422)  (963 422)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.input_2_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (39 6)  (967 422)  (967 422)  LC_3 Logic Functioning bit
 (40 6)  (968 422)  (968 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (51 6)  (979 422)  (979 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 423)  (955 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 423)  (961 423)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.input_2_3
 (34 7)  (962 423)  (962 423)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.input_2_3
 (38 7)  (966 423)  (966 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (40 7)  (968 423)  (968 423)  LC_3 Logic Functioning bit
 (41 7)  (969 423)  (969 423)  LC_3 Logic Functioning bit
 (12 8)  (940 424)  (940 424)  routing T_18_26.sp4_v_b_2 <X> T_18_26.sp4_h_r_8
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 424)  (958 424)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 424)  (962 424)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 424)  (963 424)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_4
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (39 8)  (967 424)  (967 424)  LC_4 Logic Functioning bit
 (42 8)  (970 424)  (970 424)  LC_4 Logic Functioning bit
 (43 8)  (971 424)  (971 424)  LC_4 Logic Functioning bit
 (46 8)  (974 424)  (974 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (939 425)  (939 425)  routing T_18_26.sp4_v_b_2 <X> T_18_26.sp4_h_r_8
 (13 9)  (941 425)  (941 425)  routing T_18_26.sp4_v_b_2 <X> T_18_26.sp4_h_r_8
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 425)  (954 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 425)  (958 425)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 425)  (959 425)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 425)  (960 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 425)  (961 425)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_4
 (35 9)  (963 425)  (963 425)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_4
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (953 426)  (953 426)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g2_6
 (21 11)  (949 427)  (949 427)  routing T_18_26.sp4_r_v_b_39 <X> T_18_26.lc_trk_g2_7
 (22 11)  (950 427)  (950 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 427)  (951 427)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g2_6
 (24 11)  (952 427)  (952 427)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g2_6
 (25 12)  (953 428)  (953 428)  routing T_18_26.sp4_v_b_26 <X> T_18_26.lc_trk_g3_2
 (22 13)  (950 429)  (950 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 429)  (951 429)  routing T_18_26.sp4_v_b_26 <X> T_18_26.lc_trk_g3_2
 (14 14)  (942 430)  (942 430)  routing T_18_26.sp12_v_t_3 <X> T_18_26.lc_trk_g3_4
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp12_v_t_3 <X> T_18_26.lc_trk_g3_4
 (15 15)  (943 431)  (943 431)  routing T_18_26.sp12_v_t_3 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_19_26

 (5 3)  (987 419)  (987 419)  routing T_19_26.sp4_h_l_37 <X> T_19_26.sp4_v_t_37
 (4 4)  (986 420)  (986 420)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_v_b_3
 (25 4)  (1007 420)  (1007 420)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g1_2
 (26 4)  (1008 420)  (1008 420)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 420)  (1014 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 420)  (1016 420)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 420)  (1018 420)  LC_2 Logic Functioning bit
 (37 4)  (1019 420)  (1019 420)  LC_2 Logic Functioning bit
 (38 4)  (1020 420)  (1020 420)  LC_2 Logic Functioning bit
 (39 4)  (1021 420)  (1021 420)  LC_2 Logic Functioning bit
 (40 4)  (1022 420)  (1022 420)  LC_2 Logic Functioning bit
 (42 4)  (1024 420)  (1024 420)  LC_2 Logic Functioning bit
 (5 5)  (987 421)  (987 421)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_v_b_3
 (22 5)  (1004 421)  (1004 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 421)  (1005 421)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g1_2
 (25 5)  (1007 421)  (1007 421)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g1_2
 (27 5)  (1009 421)  (1009 421)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 421)  (1011 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 421)  (1013 421)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 421)  (1018 421)  LC_2 Logic Functioning bit
 (37 5)  (1019 421)  (1019 421)  LC_2 Logic Functioning bit
 (38 5)  (1020 421)  (1020 421)  LC_2 Logic Functioning bit
 (39 5)  (1021 421)  (1021 421)  LC_2 Logic Functioning bit
 (41 5)  (1023 421)  (1023 421)  LC_2 Logic Functioning bit
 (43 5)  (1025 421)  (1025 421)  LC_2 Logic Functioning bit
 (51 5)  (1033 421)  (1033 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (997 422)  (997 422)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g1_5
 (16 6)  (998 422)  (998 422)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g1_5
 (17 6)  (999 422)  (999 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 422)  (1000 422)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g1_5
 (18 7)  (1000 423)  (1000 423)  routing T_19_26.sp4_h_r_21 <X> T_19_26.lc_trk_g1_5


LogicTile_20_26

 (5 3)  (1041 419)  (1041 419)  routing T_20_26.sp4_h_l_37 <X> T_20_26.sp4_v_t_37


LogicTile_22_26

 (3 15)  (1147 431)  (1147 431)  routing T_22_26.sp12_h_l_22 <X> T_22_26.sp12_v_t_22


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25

 (3 4)  (441 404)  (441 404)  routing T_9_25.sp12_v_b_0 <X> T_9_25.sp12_h_r_0
 (3 5)  (441 405)  (441 405)  routing T_9_25.sp12_v_b_0 <X> T_9_25.sp12_h_r_0


LogicTile_10_25



LogicTile_11_25

 (11 6)  (557 406)  (557 406)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (13 6)  (559 406)  (559 406)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (12 7)  (558 407)  (558 407)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40


LogicTile_12_25

 (22 5)  (622 405)  (622 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 405)  (623 405)  routing T_12_25.sp4_h_r_2 <X> T_12_25.lc_trk_g1_2
 (24 5)  (624 405)  (624 405)  routing T_12_25.sp4_h_r_2 <X> T_12_25.lc_trk_g1_2
 (25 5)  (625 405)  (625 405)  routing T_12_25.sp4_h_r_2 <X> T_12_25.lc_trk_g1_2
 (21 6)  (621 406)  (621 406)  routing T_12_25.sp12_h_l_4 <X> T_12_25.lc_trk_g1_7
 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (624 406)  (624 406)  routing T_12_25.sp12_h_l_4 <X> T_12_25.lc_trk_g1_7
 (27 6)  (627 406)  (627 406)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 406)  (628 406)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 406)  (631 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 406)  (640 406)  LC_3 Logic Functioning bit
 (42 6)  (642 406)  (642 406)  LC_3 Logic Functioning bit
 (46 6)  (646 406)  (646 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (621 407)  (621 407)  routing T_12_25.sp12_h_l_4 <X> T_12_25.lc_trk_g1_7
 (26 7)  (626 407)  (626 407)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 407)  (627 407)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 407)  (630 407)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 407)  (640 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (43 7)  (643 407)  (643 407)  LC_3 Logic Functioning bit
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 412)  (623 412)  routing T_12_25.sp12_v_b_11 <X> T_12_25.lc_trk_g3_3


LogicTile_13_25

 (8 9)  (662 409)  (662 409)  routing T_13_25.sp4_h_r_7 <X> T_13_25.sp4_v_b_7


LogicTile_14_25

 (8 3)  (716 403)  (716 403)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_v_t_36
 (10 3)  (718 403)  (718 403)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_v_t_36
 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp12_h_r_11 <X> T_14_25.lc_trk_g1_3
 (16 8)  (724 408)  (724 408)  routing T_14_25.sp4_v_b_33 <X> T_14_25.lc_trk_g2_1
 (17 8)  (725 408)  (725 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 408)  (726 408)  routing T_14_25.sp4_v_b_33 <X> T_14_25.lc_trk_g2_1
 (18 9)  (726 409)  (726 409)  routing T_14_25.sp4_v_b_33 <X> T_14_25.lc_trk_g2_1
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 410)  (738 410)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 410)  (742 410)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 410)  (748 410)  LC_5 Logic Functioning bit
 (42 10)  (750 410)  (750 410)  LC_5 Logic Functioning bit
 (47 10)  (755 410)  (755 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (730 411)  (730 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (731 411)  (731 411)  routing T_14_25.sp12_v_b_14 <X> T_14_25.lc_trk_g2_6
 (28 11)  (736 411)  (736 411)  routing T_14_25.lc_trk_g2_1 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 411)  (737 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 411)  (739 411)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 411)  (744 411)  LC_5 Logic Functioning bit
 (38 11)  (746 411)  (746 411)  LC_5 Logic Functioning bit
 (40 11)  (748 411)  (748 411)  LC_5 Logic Functioning bit
 (41 11)  (749 411)  (749 411)  LC_5 Logic Functioning bit
 (42 11)  (750 411)  (750 411)  LC_5 Logic Functioning bit
 (43 11)  (751 411)  (751 411)  LC_5 Logic Functioning bit


LogicTile_15_25



LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (11 3)  (827 403)  (827 403)  routing T_16_25.sp4_h_r_6 <X> T_16_25.sp4_h_l_39
 (13 3)  (829 403)  (829 403)  routing T_16_25.sp4_h_r_6 <X> T_16_25.sp4_h_l_39
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_25

 (6 2)  (880 402)  (880 402)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_t_37
 (8 9)  (882 409)  (882 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (9 9)  (883 409)  (883 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7


LogicTile_18_25

 (26 0)  (954 400)  (954 400)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 400)  (955 400)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 400)  (958 400)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 400)  (959 400)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 400)  (961 400)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 400)  (963 400)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.input_2_0
 (37 0)  (965 400)  (965 400)  LC_0 Logic Functioning bit
 (39 0)  (967 400)  (967 400)  LC_0 Logic Functioning bit
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (26 1)  (954 401)  (954 401)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 401)  (956 401)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 401)  (959 401)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 401)  (960 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 401)  (961 401)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.input_2_0
 (34 1)  (962 401)  (962 401)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.input_2_0
 (35 1)  (963 401)  (963 401)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.input_2_0
 (40 1)  (968 401)  (968 401)  LC_0 Logic Functioning bit
 (42 1)  (970 401)  (970 401)  LC_0 Logic Functioning bit
 (47 1)  (975 401)  (975 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (19 2)  (947 402)  (947 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 7)  (942 407)  (942 407)  routing T_18_25.sp12_h_r_20 <X> T_18_25.lc_trk_g1_4
 (16 7)  (944 407)  (944 407)  routing T_18_25.sp12_h_r_20 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 10)  (949 410)  (949 410)  routing T_18_25.sp4_v_t_26 <X> T_18_25.lc_trk_g2_7
 (22 10)  (950 410)  (950 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 410)  (951 410)  routing T_18_25.sp4_v_t_26 <X> T_18_25.lc_trk_g2_7
 (21 11)  (949 411)  (949 411)  routing T_18_25.sp4_v_t_26 <X> T_18_25.lc_trk_g2_7
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_19_25

 (11 2)  (993 402)  (993 402)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_39
 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3


LogicTile_20_25

 (5 10)  (1041 410)  (1041 410)  routing T_20_25.sp4_h_r_3 <X> T_20_25.sp4_h_l_43
 (4 11)  (1040 411)  (1040 411)  routing T_20_25.sp4_h_r_3 <X> T_20_25.sp4_h_l_43
 (12 11)  (1048 411)  (1048 411)  routing T_20_25.sp4_h_l_45 <X> T_20_25.sp4_v_t_45


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (5 6)  (1257 406)  (1257 406)  routing T_24_25.sp4_h_r_0 <X> T_24_25.sp4_h_l_38
 (4 7)  (1256 407)  (1256 407)  routing T_24_25.sp4_h_r_0 <X> T_24_25.sp4_h_l_38


RAM_Tile_25_25

 (3 13)  (1309 413)  (1309 413)  routing T_25_25.sp12_h_l_22 <X> T_25_25.sp12_h_r_1


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (4 3)  (1460 403)  (1460 403)  routing T_28_25.sp4_h_r_4 <X> T_28_25.sp4_h_l_37
 (6 3)  (1462 403)  (1462 403)  routing T_28_25.sp4_h_r_4 <X> T_28_25.sp4_h_l_37
 (14 7)  (1470 407)  (1470 407)  routing T_28_25.sp4_h_r_4 <X> T_28_25.lc_trk_g1_4
 (15 7)  (1471 407)  (1471 407)  routing T_28_25.sp4_h_r_4 <X> T_28_25.lc_trk_g1_4
 (16 7)  (1472 407)  (1472 407)  routing T_28_25.sp4_h_r_4 <X> T_28_25.lc_trk_g1_4
 (17 7)  (1473 407)  (1473 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g2_3
 (22 11)  (1478 411)  (1478 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (1482 412)  (1482 412)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 412)  (1483 412)  routing T_28_25.lc_trk_g1_4 <X> T_28_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 412)  (1485 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 412)  (1486 412)  routing T_28_25.lc_trk_g1_4 <X> T_28_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 412)  (1488 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 412)  (1489 412)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_6/in_3
 (26 13)  (1482 413)  (1482 413)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 413)  (1484 413)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 413)  (1485 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1487 413)  (1487 413)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (1492 413)  (1492 413)  LC_6 Logic Functioning bit
 (38 13)  (1494 413)  (1494 413)  LC_6 Logic Functioning bit
 (46 13)  (1502 413)  (1502 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_29_25

 (19 3)  (1529 403)  (1529 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0


LogicTile_31_25

 (8 3)  (1626 403)  (1626 403)  routing T_31_25.sp4_h_l_36 <X> T_31_25.sp4_v_t_36


LogicTile_32_25

 (2 6)  (1674 406)  (1674 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 6)  (1680 406)  (1680 406)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_41
 (9 6)  (1681 406)  (1681 406)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_41


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0

 (11 12)  (1737 412)  (1737 412)  routing T_33_25.span4_horz_19 <X> T_33_25.span4_vert_t_15
 (12 12)  (1738 412)  (1738 412)  routing T_33_25.span4_horz_19 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_7_23

 (4 14)  (346 382)  (346 382)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_v_t_44
 (6 14)  (348 382)  (348 382)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_v_t_44


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_26_23

 (3 0)  (1351 368)  (1351 368)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (3 1)  (1351 369)  (1351 369)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_6_22

 (19 8)  (307 360)  (307 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_8
 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_8


LogicTile_12_22

 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (9 8)  (663 360)  (663 360)  routing T_13_22.sp4_v_t_42 <X> T_13_22.sp4_h_r_7
 (9 9)  (663 361)  (663 361)  routing T_13_22.sp4_v_t_42 <X> T_13_22.sp4_v_b_7


LogicTile_14_22

 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_b_0


LogicTile_17_22

 (8 1)  (882 353)  (882 353)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_1
 (9 1)  (883 353)  (883 353)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_1
 (10 1)  (884 353)  (884 353)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_1
 (11 4)  (885 356)  (885 356)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_5
 (13 4)  (887 356)  (887 356)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_5
 (12 5)  (886 357)  (886 357)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_5
 (6 12)  (880 364)  (880 364)  routing T_17_22.sp4_v_t_43 <X> T_17_22.sp4_v_b_9
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_v_t_43 <X> T_17_22.sp4_v_b_9
 (12 15)  (886 367)  (886 367)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_46


LogicTile_18_22

 (19 4)  (947 356)  (947 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_19_22

 (11 12)  (993 364)  (993 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (12 13)  (994 365)  (994 365)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_13_21

 (4 4)  (658 340)  (658 340)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_v_b_3
 (6 4)  (660 340)  (660 340)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_v_b_3


LogicTile_14_21

 (19 8)  (727 344)  (727 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 15)  (716 351)  (716 351)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_47
 (10 15)  (718 351)  (718 351)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_47


LogicTile_17_21

 (6 8)  (880 344)  (880 344)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_b_6
 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_8
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_v_b_7


LogicTile_18_21

 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (11 12)  (993 348)  (993 348)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_11
 (13 12)  (995 348)  (995 348)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_11


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 324)  (382 324)  LC_2 Logic Functioning bit
 (41 4)  (383 324)  (383 324)  LC_2 Logic Functioning bit
 (42 4)  (384 324)  (384 324)  LC_2 Logic Functioning bit
 (43 4)  (385 324)  (385 324)  LC_2 Logic Functioning bit
 (40 5)  (382 325)  (382 325)  LC_2 Logic Functioning bit
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (42 5)  (384 325)  (384 325)  LC_2 Logic Functioning bit
 (43 5)  (385 325)  (385 325)  LC_2 Logic Functioning bit
 (51 5)  (393 325)  (393 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 14)  (711 334)  (711 334)  routing T_14_20.sp12_v_b_1 <X> T_14_20.sp12_v_t_22


LogicTile_17_20

 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (19 8)  (947 328)  (947 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (10 0)  (298 304)  (298 304)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_r_1


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_10_19

 (8 1)  (500 305)  (500 305)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_1
 (9 1)  (501 305)  (501 305)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_1
 (19 2)  (511 306)  (511 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (494 308)  (494 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (9 1)  (663 305)  (663 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (10 1)  (664 305)  (664 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (46 7)  (700 311)  (700 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g2_3
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.input_2_5
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (21 12)  (675 316)  (675 316)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (40 12)  (694 316)  (694 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 316)  (706 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (669 317)  (669 317)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (675 317)  (675 317)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g3_3
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (679 318)  (679 318)  routing T_13_19.sp4_v_b_38 <X> T_13_19.lc_trk_g3_6
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_r_v_b_45 <X> T_13_19.lc_trk_g3_5
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 319)  (677 319)  routing T_13_19.sp4_v_b_38 <X> T_13_19.lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.sp4_v_b_38 <X> T_13_19.lc_trk_g3_6


LogicTile_14_19

 (11 12)  (719 316)  (719 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (14 1)  (830 305)  (830 305)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 314)  (840 314)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g2_7
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (50 10)  (866 314)  (866 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 314)  (868 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp12_v_b_12 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g2_7
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (24 12)  (840 316)  (840 316)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_v_b_42 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_v_b_42 <X> T_16_19.lc_trk_g3_2
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g3_7
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_r_v_b_44 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 306)  (909 306)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.input_2_1
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (40 2)  (914 306)  (914 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (26 3)  (900 307)  (900 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (15 9)  (889 313)  (889 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (21 10)  (895 314)  (895 314)  routing T_17_19.sp4_v_t_18 <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 314)  (897 314)  routing T_17_19.sp4_v_t_18 <X> T_17_19.lc_trk_g2_7
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 15)  (889 319)  (889 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_18_19

 (4 0)  (932 304)  (932 304)  routing T_18_19.sp4_v_t_41 <X> T_18_19.sp4_v_b_0
 (6 0)  (934 304)  (934 304)  routing T_18_19.sp4_v_t_41 <X> T_18_19.sp4_v_b_0
 (14 1)  (942 305)  (942 305)  routing T_18_19.sp4_r_v_b_35 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (40 6)  (968 310)  (968 310)  LC_3 Logic Functioning bit
 (42 6)  (970 310)  (970 310)  LC_3 Logic Functioning bit
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp4_r_v_b_46 <X> T_18_19.lc_trk_g3_6


LogicTile_21_19

 (8 1)  (1098 305)  (1098 305)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_1


LogicTile_22_19

 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_10_18

 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_18

 (12 8)  (558 296)  (558 296)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_h_r_8


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (46 6)  (646 294)  (646 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_r_v_b_45 <X> T_12_18.lc_trk_g3_5


LogicTile_13_18

 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (4 6)  (658 294)  (658 294)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_38
 (5 7)  (659 295)  (659 295)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_38
 (11 8)  (665 296)  (665 296)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_b_8
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (52 8)  (706 296)  (706 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g3_1
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_18

 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (727 303)  (727 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_18

 (12 0)  (774 288)  (774 288)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_2
 (13 1)  (775 289)  (775 289)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_2


LogicTile_16_18

 (8 11)  (824 299)  (824 299)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_t_42
 (9 12)  (825 300)  (825 300)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_h_r_10
 (10 12)  (826 300)  (826 300)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_h_r_10


LogicTile_17_18

 (15 0)  (889 288)  (889 288)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (18 1)  (892 289)  (892 289)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g0_1
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (900 292)  (900 292)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (40 4)  (914 292)  (914 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (52 4)  (926 292)  (926 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 293)  (902 293)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (908 293)  (908 293)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.input_2_2
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 301)  (897 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (24 13)  (898 301)  (898 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp4_r_v_b_45 <X> T_17_18.lc_trk_g3_5


LogicTile_18_18

 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g0_3
 (21 1)  (949 289)  (949 289)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g0_3
 (16 4)  (944 292)  (944 292)  routing T_18_18.sp4_v_b_1 <X> T_18_18.lc_trk_g1_1
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 292)  (946 292)  routing T_18_18.sp4_v_b_1 <X> T_18_18.lc_trk_g1_1
 (19 4)  (947 292)  (947 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_h_r_34 <X> T_18_18.lc_trk_g2_2
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_h_r_34 <X> T_18_18.lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp4_h_r_34 <X> T_18_18.lc_trk_g2_2
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (47 10)  (975 298)  (975 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (26 11)  (954 299)  (954 299)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 299)  (963 299)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.input_2_5
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_18

 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_3


LogicTile_20_18

 (19 2)  (1055 290)  (1055 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_18

 (3 0)  (1147 288)  (1147 288)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_v_b_0


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_26_18

 (2 10)  (1350 298)  (1350 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_18

 (11 0)  (1521 288)  (1521 288)  routing T_29_18.sp4_h_l_45 <X> T_29_18.sp4_v_b_2
 (13 0)  (1523 288)  (1523 288)  routing T_29_18.sp4_h_l_45 <X> T_29_18.sp4_v_b_2
 (12 1)  (1522 289)  (1522 289)  routing T_29_18.sp4_h_l_45 <X> T_29_18.sp4_v_b_2


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (5 4)  (12 276)  (12 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 276)  (9 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0


LogicTile_7_17

 (12 0)  (354 272)  (354 272)  routing T_7_17.sp4_v_b_2 <X> T_7_17.sp4_h_r_2
 (11 1)  (353 273)  (353 273)  routing T_7_17.sp4_v_b_2 <X> T_7_17.sp4_h_r_2


LogicTile_10_17

 (6 0)  (498 272)  (498 272)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_b_0
 (2 4)  (494 276)  (494 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_17

 (11 1)  (557 273)  (557 273)  routing T_11_17.sp4_h_l_39 <X> T_11_17.sp4_h_r_2
 (2 4)  (548 276)  (548 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (48 6)  (648 278)  (648 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_13_17

 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (8 1)  (662 273)  (662 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (9 1)  (663 273)  (663 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (10 1)  (664 273)  (664 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_r_v_b_35 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (707 274)  (707 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (48 3)  (702 275)  (702 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (11 10)  (665 282)  (665 282)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_v_t_45
 (12 11)  (666 283)  (666 283)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_v_t_45
 (5 13)  (659 285)  (659 285)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_b_9
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_14_17

 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_l_23 <X> T_14_17.sp12_v_b_0
 (6 8)  (714 280)  (714 280)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_b_6
 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (10 11)  (718 283)  (718 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (12 5)  (774 277)  (774 277)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (46 13)  (808 285)  (808 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_h_l_23 <X> T_16_17.sp12_h_r_0


LogicTile_17_17

 (11 0)  (885 272)  (885 272)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_v_b_2
 (13 0)  (887 272)  (887 272)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_v_b_2
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_6
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_v_b_8
 (4 15)  (878 287)  (878 287)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_44
 (6 15)  (880 287)  (880 287)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_44


LogicTile_18_17

 (19 2)  (947 274)  (947 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_19_17

 (8 5)  (990 277)  (990 277)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_4
 (10 5)  (992 277)  (992 277)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_4
 (11 8)  (993 280)  (993 280)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_8


LogicTile_20_17

 (19 10)  (1055 282)  (1055 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (8 2)  (1098 274)  (1098 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (10 2)  (1100 274)  (1100 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_5


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_v_t_23 <X> T_22_17.sp12_h_l_23
 (2 4)  (1146 276)  (1146 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


RAM_Tile_25_17

 (9 12)  (1315 284)  (1315 284)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_10
 (10 12)  (1316 284)  (1316 284)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_10


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (11 2)  (6 258)  (6 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (12 2)  (5 258)  (5 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (5 6)  (12 262)  (12 262)  routing T_0_16.span4_vert_b_15 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 262)  (9 262)  routing T_0_16.span4_vert_b_15 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42


LogicTile_5_16

 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (256 259)  (256 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (257 259)  (257 259)  routing T_5_16.sp12_h_r_14 <X> T_5_16.lc_trk_g0_6
 (1 6)  (235 262)  (235 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (29 6)  (263 262)  (263 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 262)  (264 262)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 262)  (265 262)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 262)  (266 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 262)  (270 262)  LC_3 Logic Functioning bit
 (37 6)  (271 262)  (271 262)  LC_3 Logic Functioning bit
 (38 6)  (272 262)  (272 262)  LC_3 Logic Functioning bit
 (39 6)  (273 262)  (273 262)  LC_3 Logic Functioning bit
 (41 6)  (275 262)  (275 262)  LC_3 Logic Functioning bit
 (43 6)  (277 262)  (277 262)  LC_3 Logic Functioning bit
 (46 6)  (280 262)  (280 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (235 263)  (235 263)  routing T_5_16.glb_netwk_4 <X> T_5_16.glb2local_0
 (31 7)  (265 263)  (265 263)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 263)  (270 263)  LC_3 Logic Functioning bit
 (37 7)  (271 263)  (271 263)  LC_3 Logic Functioning bit
 (38 7)  (272 263)  (272 263)  LC_3 Logic Functioning bit
 (39 7)  (273 263)  (273 263)  LC_3 Logic Functioning bit
 (41 7)  (275 263)  (275 263)  LC_3 Logic Functioning bit
 (43 7)  (277 263)  (277 263)  LC_3 Logic Functioning bit


LogicTile_7_16

 (19 2)  (361 258)  (361 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_16

 (4 14)  (400 270)  (400 270)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_v_t_44
 (6 14)  (402 270)  (402 270)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_v_t_44
 (5 15)  (401 271)  (401 271)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_v_t_44


LogicTile_9_16

 (14 11)  (452 267)  (452 267)  routing T_9_16.sp4_r_v_b_36 <X> T_9_16.lc_trk_g2_4
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 270)  (478 270)  LC_7 Logic Functioning bit
 (41 14)  (479 270)  (479 270)  LC_7 Logic Functioning bit
 (42 14)  (480 270)  (480 270)  LC_7 Logic Functioning bit
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (47 14)  (485 270)  (485 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (486 270)  (486 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (40 15)  (478 271)  (478 271)  LC_7 Logic Functioning bit
 (41 15)  (479 271)  (479 271)  LC_7 Logic Functioning bit
 (42 15)  (480 271)  (480 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (12 0)  (504 256)  (504 256)  routing T_10_16.sp4_v_t_39 <X> T_10_16.sp4_h_r_2
 (3 6)  (495 262)  (495 262)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_v_t_23
 (3 7)  (495 263)  (495 263)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_v_t_23


LogicTile_11_16

 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.bnr_op_4 <X> T_11_16.lc_trk_g0_4
 (14 3)  (560 259)  (560 259)  routing T_11_16.bnr_op_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (40 6)  (586 262)  (586 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (42 6)  (588 262)  (588 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 263)  (569 263)  routing T_11_16.sp4_v_b_22 <X> T_11_16.lc_trk_g1_6
 (24 7)  (570 263)  (570 263)  routing T_11_16.sp4_v_b_22 <X> T_11_16.lc_trk_g1_6
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (44 7)  (590 263)  (590 263)  LC_3 Logic Functioning bit
 (47 7)  (593 263)  (593 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (21 12)  (567 268)  (567 268)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g3_3
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (51 1)  (651 257)  (651 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 6)  (628 262)  (628 262)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 262)  (640 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (15 7)  (615 263)  (615 263)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (1 8)  (601 264)  (601 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (614 264)  (614 264)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g2_0
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (601 265)  (601 265)  routing T_12_16.glb_netwk_4 <X> T_12_16.glb2local_1
 (15 9)  (615 265)  (615 265)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (19 10)  (619 266)  (619 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (51 11)  (651 267)  (651 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (614 268)  (614 268)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g3_0
 (14 13)  (614 269)  (614 269)  routing T_12_16.bnl_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g3_2
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp12_v_t_10 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g0_0
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (48 0)  (702 256)  (702 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 258)  (669 258)  routing T_13_16.bot_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_v_t_36
 (10 3)  (664 259)  (664 259)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_v_t_36
 (15 3)  (669 259)  (669 259)  routing T_13_16.bot_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.bot_op_2 <X> T_13_16.lc_trk_g1_2
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (44 11)  (698 267)  (698 267)  LC_5 Logic Functioning bit
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_v_t_46
 (14 14)  (668 270)  (668 270)  routing T_13_16.sp4_v_b_36 <X> T_13_16.lc_trk_g3_4
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_v_b_36 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_v_b_36 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_14_16

 (14 0)  (722 256)  (722 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (15 0)  (723 256)  (723 256)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.bot_op_3 <X> T_14_16.lc_trk_g0_3
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (47 0)  (755 256)  (755 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.input_2_0
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (15 2)  (723 258)  (723 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (48 8)  (756 264)  (756 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (44 13)  (752 269)  (752 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (4 12)  (766 268)  (766 268)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9
 (5 13)  (767 269)  (767 269)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp12_h_l_18 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (18 3)  (834 259)  (834 259)  routing T_16_16.sp12_h_l_18 <X> T_16_16.lc_trk_g0_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (48 11)  (864 267)  (864 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g0_3
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (877 260)  (877 260)  routing T_17_16.sp12_v_t_23 <X> T_17_16.sp12_h_r_0
 (11 4)  (885 260)  (885 260)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_5
 (13 4)  (887 260)  (887 260)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_5
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (45 4)  (919 260)  (919 260)  LC_2 Logic Functioning bit
 (48 4)  (922 260)  (922 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (38 5)  (912 261)  (912 261)  LC_2 Logic Functioning bit
 (40 5)  (914 261)  (914 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_r_v_b_37 <X> T_17_16.lc_trk_g2_5
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_r_v_b_41 <X> T_17_16.lc_trk_g3_1
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (3 7)  (931 263)  (931 263)  routing T_18_16.sp12_h_l_23 <X> T_18_16.sp12_v_t_23


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_16

 (3 7)  (1147 263)  (1147 263)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_v_t_23


LogicTile_29_16

 (3 1)  (1513 257)  (1513 257)  routing T_29_16.sp12_h_l_23 <X> T_29_16.sp12_v_b_0


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0
 (6 11)  (132 251)  (132 251)  routing T_3_15.sp4_h_r_6 <X> T_3_15.sp4_h_l_43


LogicTile_7_15

 (5 10)  (347 250)  (347 250)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_h_l_43
 (4 11)  (346 251)  (346 251)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_h_l_43


LogicTile_10_15

 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (39 6)  (531 246)  (531 246)  LC_3 Logic Functioning bit
 (40 6)  (532 246)  (532 246)  LC_3 Logic Functioning bit
 (42 6)  (534 246)  (534 246)  LC_3 Logic Functioning bit
 (52 6)  (544 246)  (544 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (519 247)  (519 247)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 247)  (520 247)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (38 7)  (530 247)  (530 247)  LC_3 Logic Functioning bit
 (41 7)  (533 247)  (533 247)  LC_3 Logic Functioning bit
 (43 7)  (535 247)  (535 247)  LC_3 Logic Functioning bit
 (47 7)  (539 247)  (539 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 9)  (496 249)  (496 249)  routing T_10_15.sp4_v_t_36 <X> T_10_15.sp4_h_r_6
 (14 12)  (506 252)  (506 252)  routing T_10_15.sp4_v_b_24 <X> T_10_15.lc_trk_g3_0
 (16 13)  (508 253)  (508 253)  routing T_10_15.sp4_v_b_24 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_11_15

 (21 0)  (567 240)  (567 240)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (579 247)  (579 247)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.input_2_3
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g2_1
 (21 8)  (567 248)  (567 248)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 248)  (569 248)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g2_3
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (586 248)  (586 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (21 9)  (567 249)  (567 249)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g2_3
 (30 9)  (576 249)  (576 249)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (15 14)  (561 254)  (561 254)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g3_5
 (16 14)  (562 254)  (562 254)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (564 255)  (564 255)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g3_5


LogicTile_12_15

 (14 0)  (614 240)  (614 240)  routing T_12_15.lft_op_0 <X> T_12_15.lc_trk_g0_0
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g0_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (12 1)  (612 241)  (612 241)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_b_2
 (15 1)  (615 241)  (615 241)  routing T_12_15.lft_op_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (621 241)  (621 241)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g0_3
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (44 1)  (644 241)  (644 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g0_4
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (14 3)  (614 243)  (614 243)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (44 3)  (644 243)  (644 243)  LC_1 Logic Functioning bit
 (19 4)  (619 244)  (619 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (10 5)  (610 245)  (610 245)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_b_4
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (44 5)  (644 245)  (644 245)  LC_2 Logic Functioning bit
 (14 6)  (614 246)  (614 246)  routing T_12_15.lft_op_4 <X> T_12_15.lc_trk_g1_4
 (15 7)  (615 247)  (615 247)  routing T_12_15.lft_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g2_1
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (44 9)  (644 249)  (644 249)  LC_4 Logic Functioning bit
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 255)  (623 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.lft_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.lft_op_1 <X> T_13_15.lc_trk_g0_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (15 1)  (669 241)  (669 241)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 242)  (679 242)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g0_6
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 243)  (677 243)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (13 4)  (667 244)  (667 244)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_5
 (14 4)  (668 244)  (668 244)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (12 5)  (666 245)  (666 245)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_5
 (15 5)  (669 245)  (669 245)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (1 6)  (655 246)  (655 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (12 6)  (666 246)  (666 246)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_h_l_40
 (15 6)  (669 246)  (669 246)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (0 7)  (654 247)  (654 247)  routing T_13_15.glb_netwk_1 <X> T_13_15.glb2local_0
 (13 7)  (667 247)  (667 247)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_h_l_40
 (18 7)  (672 247)  (672 247)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.bot_op_6 <X> T_13_15.lc_trk_g1_6
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (21 8)  (675 248)  (675 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (14 10)  (668 250)  (668 250)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g2_4
 (21 10)  (675 250)  (675 250)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_5
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.tnr_op_6 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_5
 (35 11)  (689 251)  (689 251)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_5
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (2 12)  (656 252)  (656 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g3_2
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (726 243)  (726 243)  routing T_14_15.sp4_r_v_b_29 <X> T_14_15.lc_trk_g0_5
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_2
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g1_7
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (40 6)  (748 246)  (748 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_v_t_30 <X> T_14_15.lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.sp4_v_t_30 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g2_2
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g2_5
 (25 10)  (733 250)  (733 250)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g2_6
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (46 10)  (754 250)  (754 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (756 250)  (756 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 250)  (759 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (760 250)  (760 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (726 251)  (726 251)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g2_5
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (1 12)  (709 252)  (709 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_1 glb2local_3
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 252)  (743 252)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_6
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (0 13)  (708 253)  (708 253)  routing T_14_15.glb_netwk_1 <X> T_14_15.glb2local_3
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 253)  (742 253)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_6
 (35 13)  (743 253)  (743 253)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_6
 (15 14)  (723 254)  (723 254)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (726 255)  (726 255)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 245)  (816 245)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.sp4_r_v_b_30 <X> T_16_15.lc_trk_g1_6
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (52 9)  (868 249)  (868 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (827 250)  (827 250)  routing T_16_15.sp4_v_b_0 <X> T_16_15.sp4_v_t_45
 (13 10)  (829 250)  (829 250)  routing T_16_15.sp4_v_b_0 <X> T_16_15.sp4_v_t_45
 (25 12)  (841 252)  (841 252)  routing T_16_15.sp4_h_r_34 <X> T_16_15.lc_trk_g3_2
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 253)  (839 253)  routing T_16_15.sp4_h_r_34 <X> T_16_15.lc_trk_g3_2
 (24 13)  (840 253)  (840 253)  routing T_16_15.sp4_h_r_34 <X> T_16_15.lc_trk_g3_2
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (15 0)  (889 240)  (889 240)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (16 0)  (890 240)  (890 240)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (48 0)  (922 240)  (922 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (892 241)  (892 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_l_39
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (8 3)  (882 243)  (882 243)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_36
 (9 3)  (883 243)  (883 243)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_36
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (15 6)  (889 246)  (889 246)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (18 7)  (892 247)  (892 247)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g2_6
 (26 10)  (900 250)  (900 250)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (21 11)  (895 251)  (895 251)  routing T_17_15.sp4_r_v_b_39 <X> T_17_15.lc_trk_g2_7
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g2_6
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (40 11)  (914 251)  (914 251)  LC_5 Logic Functioning bit
 (42 11)  (916 251)  (916 251)  LC_5 Logic Functioning bit
 (48 11)  (922 251)  (922 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 13)  (877 253)  (877 253)  routing T_17_15.sp12_h_l_22 <X> T_17_15.sp12_h_r_1
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (0 0)  (928 240)  (928 240)  Negative Clock bit

 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (949 241)  (949 241)  routing T_18_15.sp4_r_v_b_32 <X> T_18_15.lc_trk_g0_3
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (934 244)  (934 244)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_v_b_3
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (5 5)  (933 245)  (933 245)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_v_b_3
 (9 5)  (937 245)  (937 245)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_v_b_4
 (14 6)  (942 246)  (942 246)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g1_4
 (15 7)  (943 247)  (943 247)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g1_4
 (16 7)  (944 247)  (944 247)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g1_4
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (51 8)  (979 248)  (979 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_h_l_47
 (10 14)  (938 254)  (938 254)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_h_l_47


LogicTile_19_15

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (5 5)  (987 245)  (987 245)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_3
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (41 11)  (1023 251)  (1023 251)  LC_5 Logic Functioning bit
 (43 11)  (1025 251)  (1025 251)  LC_5 Logic Functioning bit
 (48 11)  (1030 251)  (1030 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (996 252)  (996 252)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (14 13)  (996 253)  (996 253)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp4_r_v_b_47 <X> T_19_15.lc_trk_g3_7


LogicTile_20_15

 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 10)  (1048 250)  (1048 250)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_45
 (11 11)  (1047 251)  (1047 251)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_45
 (13 11)  (1049 251)  (1049 251)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_45
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_h_l_36
 (9 2)  (1099 242)  (1099 242)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_h_l_36
 (8 5)  (1098 245)  (1098 245)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_v_b_4
 (10 5)  (1100 245)  (1100 245)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_v_b_4


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_29_15

 (3 15)  (1513 255)  (1513 255)  routing T_29_15.sp12_h_l_22 <X> T_29_15.sp12_v_t_22


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_3_14

 (3 14)  (129 238)  (129 238)  routing T_3_14.sp12_h_r_1 <X> T_3_14.sp12_v_t_22
 (3 15)  (129 239)  (129 239)  routing T_3_14.sp12_h_r_1 <X> T_3_14.sp12_v_t_22


LogicTile_10_14

 (21 0)  (513 224)  (513 224)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g0_3
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (507 230)  (507 230)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g1_5
 (16 6)  (508 230)  (508 230)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 230)  (522 230)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (42 6)  (534 230)  (534 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (47 6)  (539 230)  (539 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (510 231)  (510 231)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g1_5
 (26 7)  (518 231)  (518 231)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 231)  (524 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 231)  (525 231)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.input_2_3
 (35 7)  (527 231)  (527 231)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.input_2_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (40 7)  (532 231)  (532 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (44 7)  (536 231)  (536 231)  LC_3 Logic Functioning bit
 (3 8)  (495 232)  (495 232)  routing T_10_14.sp12_h_r_1 <X> T_10_14.sp12_v_b_1
 (22 8)  (514 232)  (514 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 232)  (516 232)  routing T_10_14.tnr_op_3 <X> T_10_14.lc_trk_g2_3
 (3 9)  (495 233)  (495 233)  routing T_10_14.sp12_h_r_1 <X> T_10_14.sp12_v_b_1
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp4_v_b_37 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 238)  (510 238)  routing T_10_14.sp4_v_b_37 <X> T_10_14.lc_trk_g3_5
 (18 15)  (510 239)  (510 239)  routing T_10_14.sp4_v_b_37 <X> T_10_14.lc_trk_g3_5


LogicTile_11_14

 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_0
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 225)  (579 225)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_0
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 226)  (560 226)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 231)  (570 231)  routing T_11_14.bot_op_6 <X> T_11_14.lc_trk_g1_6
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (15 8)  (561 232)  (561 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (26 9)  (572 233)  (572 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (4 10)  (550 234)  (550 234)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_t_43
 (6 10)  (552 234)  (552 234)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_t_43
 (5 11)  (551 235)  (551 235)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_t_43
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp4_r_v_b_43 <X> T_11_14.lc_trk_g3_3
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp4_v_b_46 <X> T_11_14.lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.sp4_v_b_46 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (16 0)  (616 224)  (616 224)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (21 0)  (621 224)  (621 224)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (18 1)  (618 225)  (618 225)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (21 1)  (621 225)  (621 225)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g0_3
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g0_2
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_0
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (53 1)  (653 225)  (653 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g0_4
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (48 2)  (648 226)  (648 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (651 226)  (651 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 227)  (624 227)  routing T_12_14.bot_op_6 <X> T_12_14.lc_trk_g0_6
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (47 3)  (647 227)  (647 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (648 227)  (648 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (653 227)  (653 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g1_1
 (9 5)  (609 229)  (609 229)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_v_b_4
 (10 5)  (610 229)  (610 229)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_v_b_4
 (14 6)  (614 230)  (614 230)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g1_4
 (25 6)  (625 230)  (625 230)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (14 7)  (614 231)  (614 231)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (14 8)  (614 232)  (614 232)  routing T_12_14.bnl_op_0 <X> T_12_14.lc_trk_g2_0
 (21 8)  (621 232)  (621 232)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (40 8)  (640 232)  (640 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (14 9)  (614 233)  (614 233)  routing T_12_14.bnl_op_0 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.bnl_op_6 <X> T_12_14.lc_trk_g2_6
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (40 10)  (640 234)  (640 234)  LC_5 Logic Functioning bit
 (50 10)  (650 234)  (650 234)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.bnl_op_6 <X> T_12_14.lc_trk_g2_6
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (51 11)  (651 235)  (651 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (615 236)  (615 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (44 15)  (644 239)  (644 239)  LC_7 Logic Functioning bit
 (52 15)  (652 239)  (652 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g0_0
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (21 2)  (675 226)  (675 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (25 2)  (679 226)  (679 226)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 226)  (689 226)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (48 2)  (702 226)  (702 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (35 3)  (689 227)  (689 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_1
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (52 3)  (706 227)  (706 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (10 4)  (664 228)  (664 228)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_r_4
 (15 4)  (669 228)  (669 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (15 5)  (669 229)  (669 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 230)  (689 230)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_3
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (14 7)  (668 231)  (668 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (15 7)  (669 231)  (669 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (16 7)  (670 231)  (670 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 231)  (687 231)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_3
 (34 7)  (688 231)  (688 231)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_3
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (15 8)  (669 232)  (669 232)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (675 232)  (675 232)  routing T_13_14.sp4_h_r_35 <X> T_13_14.lc_trk_g2_3
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp4_h_r_35 <X> T_13_14.lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.sp4_h_r_35 <X> T_13_14.lc_trk_g2_3
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (46 8)  (700 232)  (700 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 233)  (668 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (15 9)  (669 233)  (669 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (672 233)  (672 233)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g2_1
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (47 9)  (701 233)  (701 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.input_2_5
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (14 11)  (668 235)  (668 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (15 11)  (669 235)  (669 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (14 12)  (668 236)  (668 236)  routing T_13_14.sp4_v_b_24 <X> T_13_14.lc_trk_g3_0
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.bnl_op_1 <X> T_13_14.lc_trk_g3_1
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_v_b_24 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (672 237)  (672 237)  routing T_13_14.bnl_op_1 <X> T_13_14.lc_trk_g3_1
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.tnr_op_2 <X> T_13_14.lc_trk_g3_2
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (21 14)  (675 238)  (675 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (14 15)  (668 239)  (668 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (48 15)  (702 239)  (702 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_14

 (9 0)  (717 224)  (717 224)  routing T_14_14.sp4_h_l_47 <X> T_14_14.sp4_h_r_1
 (10 0)  (718 224)  (718 224)  routing T_14_14.sp4_h_l_47 <X> T_14_14.sp4_h_r_1
 (12 2)  (720 226)  (720 226)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_h_l_39
 (13 3)  (721 227)  (721 227)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_h_l_39


LogicTile_15_14

 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (802 224)  (802 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (15 1)  (777 225)  (777 225)  routing T_15_14.bot_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (47 1)  (809 225)  (809 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (777 226)  (777 226)  routing T_15_14.bot_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 4)  (777 228)  (777 228)  routing T_15_14.bot_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g1_2
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 230)  (786 230)  routing T_15_14.bot_op_7 <X> T_15_14.lc_trk_g1_7
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.input_2_3
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (15 7)  (777 231)  (777 231)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.input_2_3
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (47 7)  (809 231)  (809 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 14)  (774 238)  (774 238)  routing T_15_14.sp4_v_b_11 <X> T_15_14.sp4_h_l_46


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 229)  (816 229)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (51 9)  (867 233)  (867 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 234)  (843 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (39 10)  (855 234)  (855 234)  LC_5 Logic Functioning bit
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (21 11)  (837 235)  (837 235)  routing T_16_14.sp4_r_v_b_39 <X> T_16_14.lc_trk_g2_7
 (26 11)  (842 235)  (842 235)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 235)  (853 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_r_v_b_43 <X> T_16_14.lc_trk_g3_3
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_14

 (6 0)  (880 224)  (880 224)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_v_b_0
 (5 1)  (879 225)  (879 225)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_v_b_0
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (893 226)  (893 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (48 2)  (922 226)  (922 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (26 3)  (900 227)  (900 227)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_v_b_17 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_v_b_17 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g2_3
 (15 10)  (889 234)  (889 234)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g2_5
 (16 10)  (890 234)  (890 234)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (895 234)  (895 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 234)  (897 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (51 10)  (925 234)  (925 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 235)  (907 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_5
 (35 11)  (909 235)  (909 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_5
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (21 15)  (895 239)  (895 239)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (48 15)  (922 239)  (922 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_14

 (8 1)  (936 225)  (936 225)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_b_1
 (9 1)  (937 225)  (937 225)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_b_1
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_39
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (48 2)  (976 226)  (976 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (8 3)  (936 227)  (936 227)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_t_36
 (11 3)  (939 227)  (939 227)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_39
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (18 5)  (946 229)  (946 229)  routing T_18_14.sp4_r_v_b_25 <X> T_18_14.lc_trk_g1_1
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (946 237)  (946 237)  routing T_18_14.sp4_r_v_b_41 <X> T_18_14.lc_trk_g3_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 238)  (940 238)  routing T_18_14.sp4_v_t_40 <X> T_18_14.sp4_h_l_46
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (52 14)  (980 238)  (980 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (939 239)  (939 239)  routing T_18_14.sp4_v_t_40 <X> T_18_14.sp4_h_l_46
 (13 15)  (941 239)  (941 239)  routing T_18_14.sp4_v_t_40 <X> T_18_14.sp4_h_l_46
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp12_v_b_12 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (946 239)  (946 239)  routing T_18_14.sp4_r_v_b_45 <X> T_18_14.lc_trk_g3_5
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (6 8)  (988 232)  (988 232)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_v_b_6
 (15 8)  (997 232)  (997 232)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g2_1
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g2_1
 (5 9)  (987 233)  (987 233)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_v_b_6
 (18 9)  (1000 233)  (1000 233)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g2_1
 (27 10)  (1009 234)  (1009 234)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 234)  (1010 234)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 234)  (1012 234)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (41 10)  (1023 234)  (1023 234)  LC_5 Logic Functioning bit
 (43 10)  (1025 234)  (1025 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (48 10)  (1030 234)  (1030 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (28 11)  (1010 235)  (1010 235)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 235)  (1013 235)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 238)  (997 238)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g3_5
 (16 14)  (998 238)  (998 238)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g3_5
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_20_14

 (27 0)  (1063 224)  (1063 224)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 224)  (1069 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (38 0)  (1074 224)  (1074 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (45 0)  (1081 224)  (1081 224)  LC_0 Logic Functioning bit
 (27 1)  (1063 225)  (1063 225)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (48 1)  (1084 225)  (1084 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (8 6)  (1044 230)  (1044 230)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_h_l_41
 (9 6)  (1045 230)  (1045 230)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_h_l_41
 (10 6)  (1046 230)  (1046 230)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_h_l_41
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 238)  (1050 238)  routing T_20_14.sp12_v_t_3 <X> T_20_14.lc_trk_g3_4
 (14 15)  (1050 239)  (1050 239)  routing T_20_14.sp12_v_t_3 <X> T_20_14.lc_trk_g3_4
 (15 15)  (1051 239)  (1051 239)  routing T_20_14.sp12_v_t_3 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_21_14

 (8 1)  (1098 225)  (1098 225)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_b_1


LogicTile_22_14

 (19 13)  (1163 237)  (1163 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_29_14

 (9 13)  (1519 237)  (1519 237)  routing T_29_14.sp4_v_t_39 <X> T_29_14.sp4_v_b_10
 (10 13)  (1520 237)  (1520 237)  routing T_29_14.sp4_v_t_39 <X> T_29_14.sp4_v_b_10


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0
 (19 13)  (415 221)  (415 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_13

 (3 6)  (441 214)  (441 214)  routing T_9_13.sp12_h_r_0 <X> T_9_13.sp12_v_t_23
 (3 7)  (441 215)  (441 215)  routing T_9_13.sp12_h_r_0 <X> T_9_13.sp12_v_t_23


LogicTile_10_13

 (17 0)  (509 208)  (509 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 208)  (510 208)  routing T_10_13.bnr_op_1 <X> T_10_13.lc_trk_g0_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (46 0)  (538 208)  (538 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (539 208)  (539 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (510 209)  (510 209)  routing T_10_13.bnr_op_1 <X> T_10_13.lc_trk_g0_1
 (36 1)  (528 209)  (528 209)  LC_0 Logic Functioning bit
 (38 1)  (530 209)  (530 209)  LC_0 Logic Functioning bit
 (53 1)  (545 209)  (545 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (492 212)  (492 212)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (14 6)  (506 214)  (506 214)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (14 7)  (506 215)  (506 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (15 7)  (507 215)  (507 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (16 7)  (508 215)  (508 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (25 8)  (517 216)  (517 216)  routing T_10_13.rgt_op_2 <X> T_10_13.lc_trk_g2_2
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 217)  (516 217)  routing T_10_13.rgt_op_2 <X> T_10_13.lc_trk_g2_2
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_13

 (15 0)  (561 208)  (561 208)  routing T_11_13.sp4_h_r_9 <X> T_11_13.lc_trk_g0_1
 (16 0)  (562 208)  (562 208)  routing T_11_13.sp4_h_r_9 <X> T_11_13.lc_trk_g0_1
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.sp4_h_r_9 <X> T_11_13.lc_trk_g0_1
 (21 0)  (567 208)  (567 208)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 208)  (576 208)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (42 0)  (588 208)  (588 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (8 1)  (554 209)  (554 209)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_b_1
 (15 1)  (561 209)  (561 209)  routing T_11_13.bot_op_0 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.bot_op_2 <X> T_11_13.lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 209)  (573 209)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.input_2_0
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (51 1)  (597 209)  (597 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 210)  (561 210)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g0_5
 (16 2)  (562 210)  (562 210)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (571 210)  (571 210)  routing T_11_13.sp4_v_t_3 <X> T_11_13.lc_trk_g0_6
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 210)  (576 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (41 2)  (587 210)  (587 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (14 3)  (560 211)  (560 211)  routing T_11_13.sp4_r_v_b_28 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 211)  (564 211)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g0_5
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 211)  (569 211)  routing T_11_13.sp4_v_t_3 <X> T_11_13.lc_trk_g0_6
 (25 3)  (571 211)  (571 211)  routing T_11_13.sp4_v_t_3 <X> T_11_13.lc_trk_g0_6
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (14 4)  (560 212)  (560 212)  routing T_11_13.lft_op_0 <X> T_11_13.lc_trk_g1_0
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 212)  (570 212)  routing T_11_13.top_op_3 <X> T_11_13.lc_trk_g1_3
 (26 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (42 4)  (588 212)  (588 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (556 213)  (556 213)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_b_4
 (15 5)  (561 213)  (561 213)  routing T_11_13.lft_op_0 <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (567 213)  (567 213)  routing T_11_13.top_op_3 <X> T_11_13.lc_trk_g1_3
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (15 6)  (561 214)  (561 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (21 6)  (567 214)  (567 214)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (28 7)  (574 215)  (574 215)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (14 8)  (560 216)  (560 216)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g2_0
 (15 8)  (561 216)  (561 216)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g2_1
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 216)  (564 216)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g2_1
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (42 8)  (588 216)  (588 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (50 8)  (596 216)  (596 216)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (554 217)  (554 217)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_v_b_7
 (9 9)  (555 217)  (555 217)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_v_b_7
 (10 9)  (556 217)  (556 217)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_v_b_7
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (42 9)  (588 217)  (588 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (14 10)  (560 218)  (560 218)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (25 10)  (571 218)  (571 218)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g2_6
 (26 10)  (572 218)  (572 218)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (41 10)  (587 218)  (587 218)  LC_5 Logic Functioning bit
 (42 10)  (588 218)  (588 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (50 10)  (596 218)  (596 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 219)  (570 219)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g2_6
 (26 11)  (572 219)  (572 219)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (40 11)  (586 219)  (586 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (53 11)  (599 219)  (599 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (1 12)  (547 220)  (547 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (25 12)  (571 220)  (571 220)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 220)  (581 220)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_6
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (47 12)  (593 220)  (593 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (1 13)  (547 221)  (547 221)  routing T_11_13.glb_netwk_4 <X> T_11_13.glb2local_3
 (4 13)  (550 221)  (550 221)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_h_r_9
 (6 13)  (552 221)  (552 221)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_h_r_9
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 221)  (569 221)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (24 13)  (570 221)  (570 221)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 221)  (579 221)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_6
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (46 13)  (592 221)  (592 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (593 221)  (593 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (13 14)  (559 222)  (559 222)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_46
 (15 14)  (561 222)  (561 222)  routing T_11_13.tnr_op_5 <X> T_11_13.lc_trk_g3_5
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (40 14)  (586 222)  (586 222)  LC_7 Logic Functioning bit
 (42 14)  (588 222)  (588 222)  LC_7 Logic Functioning bit
 (12 15)  (558 223)  (558 223)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_46
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 223)  (570 223)  routing T_11_13.tnr_op_6 <X> T_11_13.lc_trk_g3_6
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (40 15)  (586 223)  (586 223)  LC_7 Logic Functioning bit
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.bnr_op_0 <X> T_12_13.lc_trk_g0_0
 (16 0)  (616 208)  (616 208)  routing T_12_13.sp4_v_b_9 <X> T_12_13.lc_trk_g0_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 208)  (618 208)  routing T_12_13.sp4_v_b_9 <X> T_12_13.lc_trk_g0_1
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (14 1)  (614 209)  (614 209)  routing T_12_13.bnr_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (618 209)  (618 209)  routing T_12_13.sp4_v_b_9 <X> T_12_13.lc_trk_g0_1
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g0_2
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 209)  (628 209)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (43 1)  (643 209)  (643 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 210)  (615 210)  routing T_12_13.sp4_v_b_21 <X> T_12_13.lc_trk_g0_5
 (16 2)  (616 210)  (616 210)  routing T_12_13.sp4_v_b_21 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (625 210)  (625 210)  routing T_12_13.lft_op_6 <X> T_12_13.lc_trk_g0_6
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 210)  (634 210)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 210)  (652 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.lft_op_6 <X> T_12_13.lc_trk_g0_6
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 211)  (627 211)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (4 4)  (604 212)  (604 212)  routing T_12_13.sp4_h_l_44 <X> T_12_13.sp4_v_b_3
 (6 4)  (606 212)  (606 212)  routing T_12_13.sp4_h_l_44 <X> T_12_13.sp4_v_b_3
 (8 4)  (608 212)  (608 212)  routing T_12_13.sp4_v_b_10 <X> T_12_13.sp4_h_r_4
 (9 4)  (609 212)  (609 212)  routing T_12_13.sp4_v_b_10 <X> T_12_13.sp4_h_r_4
 (10 4)  (610 212)  (610 212)  routing T_12_13.sp4_v_b_10 <X> T_12_13.sp4_h_r_4
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g1_1
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.bot_op_3 <X> T_12_13.lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g1_2
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (5 5)  (605 213)  (605 213)  routing T_12_13.sp4_h_l_44 <X> T_12_13.sp4_v_b_3
 (15 5)  (615 213)  (615 213)  routing T_12_13.bot_op_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (16 6)  (616 214)  (616 214)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g1_5
 (21 6)  (621 214)  (621 214)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g1_7
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 214)  (625 214)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g1_6
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (40 6)  (640 214)  (640 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (16 7)  (616 215)  (616 215)  routing T_12_13.sp12_h_r_12 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (618 215)  (618 215)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g1_6
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (625 216)  (625 216)  routing T_12_13.rgt_op_2 <X> T_12_13.lc_trk_g2_2
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (50 8)  (650 216)  (650 216)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (652 216)  (652 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.rgt_op_2 <X> T_12_13.lc_trk_g2_2
 (26 9)  (626 217)  (626 217)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 217)  (627 217)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (9 12)  (609 220)  (609 220)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_h_r_10
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.bnl_op_1 <X> T_12_13.lc_trk_g3_1
 (25 12)  (625 220)  (625 220)  routing T_12_13.bnl_op_2 <X> T_12_13.lc_trk_g3_2
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (14 13)  (614 221)  (614 221)  routing T_12_13.tnl_op_0 <X> T_12_13.lc_trk_g3_0
 (15 13)  (615 221)  (615 221)  routing T_12_13.tnl_op_0 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 221)  (618 221)  routing T_12_13.bnl_op_1 <X> T_12_13.lc_trk_g3_1
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 221)  (625 221)  routing T_12_13.bnl_op_2 <X> T_12_13.lc_trk_g3_2
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 222)  (614 222)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g3_4
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/in_3


LogicTile_13_13

 (3 0)  (657 208)  (657 208)  routing T_13_13.sp12_v_t_23 <X> T_13_13.sp12_v_b_0
 (11 0)  (665 208)  (665 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_b_2
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (4 4)  (658 212)  (658 212)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_3
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (50 4)  (704 212)  (704 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.sp4_r_v_b_26 <X> T_13_13.lc_trk_g1_2
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (12 7)  (666 215)  (666 215)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_v_t_40
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 215)  (687 215)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_3
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (48 7)  (702 215)  (702 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g2_3
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp12_v_b_19 <X> T_13_13.lc_trk_g2_3
 (14 10)  (668 218)  (668 218)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g2_4
 (15 10)  (669 218)  (669 218)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (672 219)  (672 219)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (15 12)  (669 220)  (669 220)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.bnl_op_3 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (679 220)  (679 220)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g3_2
 (5 13)  (659 221)  (659 221)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_b_9
 (18 13)  (672 221)  (672 221)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g3_1
 (21 13)  (675 221)  (675 221)  routing T_13_13.bnl_op_3 <X> T_13_13.lc_trk_g3_3
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 221)  (679 221)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g3_2
 (10 14)  (664 222)  (664 222)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_l_47
 (6 15)  (660 223)  (660 223)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_h_l_44


LogicTile_14_13

 (3 1)  (711 209)  (711 209)  routing T_14_13.sp12_h_l_23 <X> T_14_13.sp12_v_b_0
 (8 1)  (716 209)  (716 209)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_v_b_1
 (9 1)  (717 209)  (717 209)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_v_b_1
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 210)  (713 210)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_l_37
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 210)  (743 210)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_1
 (4 3)  (712 211)  (712 211)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_l_37
 (6 3)  (714 211)  (714 211)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_l_37
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 211)  (741 211)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_1
 (35 3)  (743 211)  (743 211)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_1
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (46 4)  (754 212)  (754 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (47 5)  (755 213)  (755 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (759 213)  (759 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (760 213)  (760 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (723 214)  (723 214)  routing T_14_13.sp4_v_b_21 <X> T_14_13.lc_trk_g1_5
 (16 6)  (724 214)  (724 214)  routing T_14_13.sp4_v_b_21 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (46 7)  (754 215)  (754 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (12 8)  (720 216)  (720 216)  routing T_14_13.sp4_v_b_2 <X> T_14_13.sp4_h_r_8
 (14 8)  (722 216)  (722 216)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g2_0
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (11 9)  (719 217)  (719 217)  routing T_14_13.sp4_v_b_2 <X> T_14_13.sp4_h_r_8
 (13 9)  (721 217)  (721 217)  routing T_14_13.sp4_v_b_2 <X> T_14_13.sp4_h_r_8
 (14 9)  (722 217)  (722 217)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (733 218)  (733 218)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g2_4
 (16 11)  (724 219)  (724 219)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp4_r_v_b_39 <X> T_14_13.lc_trk_g2_7
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 219)  (731 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (24 11)  (732 219)  (732 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_h_r_46 <X> T_14_13.lc_trk_g2_6
 (25 12)  (733 220)  (733 220)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g3_2
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_r_v_b_44 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.sp4_r_v_b_46 <X> T_14_13.lc_trk_g3_6


LogicTile_15_13

 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (9 1)  (771 209)  (771 209)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_v_b_1
 (10 1)  (772 209)  (772 209)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_v_b_1
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (45 1)  (807 209)  (807 209)  LC_0 Logic Functioning bit
 (50 1)  (812 209)  (812 209)  Carry_In_Mux bit 

 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_1 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (45 3)  (807 211)  (807 211)  LC_1 Logic Functioning bit
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g1_2
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (45 5)  (807 213)  (807 213)  LC_2 Logic Functioning bit
 (12 6)  (774 214)  (774 214)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_40
 (16 6)  (778 214)  (778 214)  routing T_15_13.sp4_v_b_13 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.sp4_v_b_13 <X> T_15_13.lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 214)  (787 214)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g1_6
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (11 7)  (773 215)  (773 215)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_40
 (18 7)  (780 215)  (780 215)  routing T_15_13.sp4_v_b_13 <X> T_15_13.lc_trk_g1_5
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (45 7)  (807 215)  (807 215)  LC_3 Logic Functioning bit
 (48 7)  (810 215)  (810 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (45 9)  (807 217)  (807 217)  LC_4 Logic Functioning bit
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (40 11)  (802 219)  (802 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (45 11)  (807 219)  (807 219)  LC_5 Logic Functioning bit
 (14 12)  (776 220)  (776 220)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g3_0
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (45 13)  (807 221)  (807 221)  LC_6 Logic Functioning bit
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 222)  (774 222)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_46
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g3_5
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (0 15)  (762 223)  (762 223)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (773 223)  (773 223)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_46
 (13 15)  (775 223)  (775 223)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_46
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit
 (45 15)  (807 223)  (807 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (15 6)  (831 214)  (831 214)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (834 215)  (834 215)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g1_5
 (14 8)  (830 216)  (830 216)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (26 8)  (842 216)  (842 216)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 216)  (849 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (842 217)  (842 217)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 217)  (844 217)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp4_r_v_b_40 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g3_7
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g3_7


LogicTile_17_13

 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (15 8)  (889 216)  (889 216)  routing T_17_13.sp4_v_t_28 <X> T_17_13.lc_trk_g2_1
 (16 8)  (890 216)  (890 216)  routing T_17_13.sp4_v_t_28 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (895 216)  (895 216)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g2_3
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 216)  (897 216)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g2_3
 (24 8)  (898 216)  (898 216)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g2_3
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 216)  (909 216)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.input_2_4
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (21 9)  (895 217)  (895 217)  routing T_17_13.sp4_h_r_43 <X> T_17_13.lc_trk_g2_3
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (38 9)  (912 217)  (912 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (15 10)  (889 218)  (889 218)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g2_5
 (25 12)  (899 220)  (899 220)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g3_2
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 220)  (902 220)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 220)  (904 220)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 220)  (909 220)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.input_2_6
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (41 12)  (915 220)  (915 220)  LC_6 Logic Functioning bit
 (43 12)  (917 220)  (917 220)  LC_6 Logic Functioning bit
 (8 13)  (882 221)  (882 221)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_v_b_10
 (10 13)  (884 221)  (884 221)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_v_b_10
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g3_2
 (25 13)  (899 221)  (899 221)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g3_2
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit


LogicTile_18_13

 (0 0)  (928 208)  (928 208)  Negative Clock bit

 (14 0)  (942 208)  (942 208)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (15 1)  (943 209)  (943 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp4_r_v_b_24 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 216)  (963 216)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_4
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 217)  (960 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 217)  (961 217)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_4
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (48 9)  (976 217)  (976 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_r_v_b_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_13

 (0 0)  (982 208)  (982 208)  Negative Clock bit

 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 208)  (1005 208)  routing T_19_13.sp4_v_b_19 <X> T_19_13.lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.sp4_v_b_19 <X> T_19_13.lc_trk_g0_3
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (37 1)  (1019 209)  (1019 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (51 1)  (1033 209)  (1033 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (13 8)  (995 216)  (995 216)  routing T_19_13.sp4_v_t_45 <X> T_19_13.sp4_v_b_8
 (14 12)  (996 220)  (996 220)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_13

 (9 1)  (1099 209)  (1099 209)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_v_b_1
 (10 1)  (1100 209)  (1100 209)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_v_b_1


LogicTile_22_13

 (19 4)  (1163 212)  (1163 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


RAM_Tile_8_12

 (12 9)  (408 201)  (408 201)  routing T_8_12.sp4_h_r_8 <X> T_8_12.sp4_v_b_8


LogicTile_10_12

 (14 0)  (506 192)  (506 192)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g0_0
 (15 0)  (507 192)  (507 192)  routing T_10_12.sp4_h_r_1 <X> T_10_12.lc_trk_g0_1
 (16 0)  (508 192)  (508 192)  routing T_10_12.sp4_h_r_1 <X> T_10_12.lc_trk_g0_1
 (17 0)  (509 192)  (509 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (43 0)  (535 192)  (535 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (46 0)  (538 192)  (538 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (509 193)  (509 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 193)  (510 193)  routing T_10_12.sp4_h_r_1 <X> T_10_12.lc_trk_g0_1
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 193)  (525 193)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.input_2_0
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (42 1)  (534 193)  (534 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (44 1)  (536 193)  (536 193)  LC_0 Logic Functioning bit
 (47 1)  (539 193)  (539 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (513 196)  (513 196)  routing T_10_12.wire_logic_cluster/lc_3/out <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (41 4)  (533 196)  (533 196)  LC_2 Logic Functioning bit
 (43 4)  (535 196)  (535 196)  LC_2 Logic Functioning bit
 (27 5)  (519 197)  (519 197)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 197)  (520 197)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (21 6)  (513 198)  (513 198)  routing T_10_12.sp12_h_l_4 <X> T_10_12.lc_trk_g1_7
 (22 6)  (514 198)  (514 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 198)  (516 198)  routing T_10_12.sp12_h_l_4 <X> T_10_12.lc_trk_g1_7
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 198)  (526 198)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (42 6)  (534 198)  (534 198)  LC_3 Logic Functioning bit
 (45 6)  (537 198)  (537 198)  LC_3 Logic Functioning bit
 (50 6)  (542 198)  (542 198)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (513 199)  (513 199)  routing T_10_12.sp12_h_l_4 <X> T_10_12.lc_trk_g1_7
 (26 7)  (518 199)  (518 199)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 199)  (519 199)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 199)  (520 199)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 199)  (521 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 199)  (523 199)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 199)  (528 199)  LC_3 Logic Functioning bit
 (38 7)  (530 199)  (530 199)  LC_3 Logic Functioning bit
 (39 7)  (531 199)  (531 199)  LC_3 Logic Functioning bit
 (43 7)  (535 199)  (535 199)  LC_3 Logic Functioning bit
 (44 7)  (536 199)  (536 199)  LC_3 Logic Functioning bit
 (52 7)  (544 199)  (544 199)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (506 200)  (506 200)  routing T_10_12.rgt_op_0 <X> T_10_12.lc_trk_g2_0
 (15 8)  (507 200)  (507 200)  routing T_10_12.tnr_op_1 <X> T_10_12.lc_trk_g2_1
 (17 8)  (509 200)  (509 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (15 9)  (507 201)  (507 201)  routing T_10_12.rgt_op_0 <X> T_10_12.lc_trk_g2_0
 (17 9)  (509 201)  (509 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 201)  (515 201)  routing T_10_12.sp4_h_l_15 <X> T_10_12.lc_trk_g2_2
 (24 9)  (516 201)  (516 201)  routing T_10_12.sp4_h_l_15 <X> T_10_12.lc_trk_g2_2
 (25 9)  (517 201)  (517 201)  routing T_10_12.sp4_h_l_15 <X> T_10_12.lc_trk_g2_2
 (15 10)  (507 202)  (507 202)  routing T_10_12.sp12_v_t_2 <X> T_10_12.lc_trk_g2_5
 (17 10)  (509 202)  (509 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (510 202)  (510 202)  routing T_10_12.sp12_v_t_2 <X> T_10_12.lc_trk_g2_5
 (27 10)  (519 202)  (519 202)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 202)  (522 202)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 202)  (525 202)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (18 11)  (510 203)  (510 203)  routing T_10_12.sp12_v_t_2 <X> T_10_12.lc_trk_g2_5
 (30 11)  (522 203)  (522 203)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 203)  (523 203)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (15 12)  (507 204)  (507 204)  routing T_10_12.rgt_op_1 <X> T_10_12.lc_trk_g3_1
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.rgt_op_1 <X> T_10_12.lc_trk_g3_1
 (22 13)  (514 205)  (514 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (492 206)  (492 206)  routing T_10_12.glb_netwk_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_12

 (17 0)  (563 192)  (563 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 192)  (564 192)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g0_1
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 192)  (581 192)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.input_2_0
 (42 0)  (588 192)  (588 192)  LC_0 Logic Functioning bit
 (14 1)  (560 193)  (560 193)  routing T_11_12.top_op_0 <X> T_11_12.lc_trk_g0_0
 (15 1)  (561 193)  (561 193)  routing T_11_12.top_op_0 <X> T_11_12.lc_trk_g0_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (572 193)  (572 193)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 193)  (576 193)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 193)  (577 193)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.input_2_0
 (53 1)  (599 193)  (599 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (563 194)  (563 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 194)  (564 194)  routing T_11_12.bnr_op_5 <X> T_11_12.lc_trk_g0_5
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (50 2)  (596 194)  (596 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 195)  (560 195)  routing T_11_12.sp4_r_v_b_28 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 195)  (564 195)  routing T_11_12.bnr_op_5 <X> T_11_12.lc_trk_g0_5
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 196)  (551 196)  routing T_11_12.sp4_v_b_9 <X> T_11_12.sp4_h_r_3
 (27 4)  (573 196)  (573 196)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 196)  (576 196)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 196)  (577 196)  routing T_11_12.lc_trk_g0_5 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (50 4)  (596 196)  (596 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (4 5)  (550 197)  (550 197)  routing T_11_12.sp4_v_b_9 <X> T_11_12.sp4_h_r_3
 (6 5)  (552 197)  (552 197)  routing T_11_12.sp4_v_b_9 <X> T_11_12.sp4_h_r_3
 (22 5)  (568 197)  (568 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 197)  (570 197)  routing T_11_12.bot_op_2 <X> T_11_12.lc_trk_g1_2
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (14 6)  (560 198)  (560 198)  routing T_11_12.sp4_h_l_1 <X> T_11_12.lc_trk_g1_4
 (15 6)  (561 198)  (561 198)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g1_5
 (16 6)  (562 198)  (562 198)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (15 7)  (561 199)  (561 199)  routing T_11_12.sp4_h_l_1 <X> T_11_12.lc_trk_g1_4
 (16 7)  (562 199)  (562 199)  routing T_11_12.sp4_h_l_1 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (564 199)  (564 199)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g1_5
 (15 8)  (561 200)  (561 200)  routing T_11_12.sp4_h_r_33 <X> T_11_12.lc_trk_g2_1
 (16 8)  (562 200)  (562 200)  routing T_11_12.sp4_h_r_33 <X> T_11_12.lc_trk_g2_1
 (17 8)  (563 200)  (563 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 200)  (564 200)  routing T_11_12.sp4_h_r_33 <X> T_11_12.lc_trk_g2_1
 (21 8)  (567 200)  (567 200)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g2_3
 (25 8)  (571 200)  (571 200)  routing T_11_12.rgt_op_2 <X> T_11_12.lc_trk_g2_2
 (14 9)  (560 201)  (560 201)  routing T_11_12.tnl_op_0 <X> T_11_12.lc_trk_g2_0
 (15 9)  (561 201)  (561 201)  routing T_11_12.tnl_op_0 <X> T_11_12.lc_trk_g2_0
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.rgt_op_2 <X> T_11_12.lc_trk_g2_2
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (41 10)  (587 202)  (587 202)  LC_5 Logic Functioning bit
 (43 10)  (589 202)  (589 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (28 11)  (574 203)  (574 203)  routing T_11_12.lc_trk_g2_1 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 203)  (578 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (46 11)  (592 203)  (592 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (561 204)  (561 204)  routing T_11_12.sp4_h_r_41 <X> T_11_12.lc_trk_g3_1
 (16 12)  (562 204)  (562 204)  routing T_11_12.sp4_h_r_41 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 204)  (564 204)  routing T_11_12.sp4_h_r_41 <X> T_11_12.lc_trk_g3_1
 (21 12)  (567 204)  (567 204)  routing T_11_12.sp4_h_r_43 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_h_r_43 <X> T_11_12.lc_trk_g3_3
 (24 12)  (570 204)  (570 204)  routing T_11_12.sp4_h_r_43 <X> T_11_12.lc_trk_g3_3
 (18 13)  (564 205)  (564 205)  routing T_11_12.sp4_h_r_41 <X> T_11_12.lc_trk_g3_1
 (21 13)  (567 205)  (567 205)  routing T_11_12.sp4_h_r_43 <X> T_11_12.lc_trk_g3_3
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_12

 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 192)  (640 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (46 0)  (646 192)  (646 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (640 193)  (640 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (50 1)  (650 193)  (650 193)  Carry_In_Mux bit 

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 194)  (612 194)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_39
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (11 3)  (611 195)  (611 195)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_39
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g1_2
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (46 4)  (646 196)  (646 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (647 196)  (647 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (600 197)  (600 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (12 5)  (612 197)  (612 197)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_b_5
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (48 5)  (648 197)  (648 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 197)  (651 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (608 198)  (608 198)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_h_l_41
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g1_5
 (21 6)  (621 198)  (621 198)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 198)  (625 198)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g1_6
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (46 6)  (646 198)  (646 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (653 198)  (653 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (48 7)  (648 199)  (648 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 199)  (651 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (625 200)  (625 200)  routing T_12_12.bnl_op_2 <X> T_12_12.lc_trk_g2_2
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.bnl_op_2 <X> T_12_12.lc_trk_g2_2
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (5 10)  (605 202)  (605 202)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_h_l_43
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 202)  (618 202)  routing T_12_12.bnl_op_5 <X> T_12_12.lc_trk_g2_5
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (44 10)  (644 202)  (644 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (6 11)  (606 203)  (606 203)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_h_l_43
 (18 11)  (618 203)  (618 203)  routing T_12_12.bnl_op_5 <X> T_12_12.lc_trk_g2_5
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (14 12)  (614 204)  (614 204)  routing T_12_12.rgt_op_0 <X> T_12_12.lc_trk_g3_0
 (21 12)  (621 204)  (621 204)  routing T_12_12.sp4_v_t_22 <X> T_12_12.lc_trk_g3_3
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 204)  (623 204)  routing T_12_12.sp4_v_t_22 <X> T_12_12.lc_trk_g3_3
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (44 12)  (644 204)  (644 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (4 13)  (604 205)  (604 205)  routing T_12_12.sp4_v_t_41 <X> T_12_12.sp4_h_r_9
 (15 13)  (615 205)  (615 205)  routing T_12_12.rgt_op_0 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (621 205)  (621 205)  routing T_12_12.sp4_v_t_22 <X> T_12_12.lc_trk_g3_3
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.bnl_op_5 <X> T_12_12.lc_trk_g3_5
 (25 14)  (625 206)  (625 206)  routing T_12_12.bnl_op_6 <X> T_12_12.lc_trk_g3_6
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 207)  (618 207)  routing T_12_12.bnl_op_5 <X> T_12_12.lc_trk_g3_5
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.bnl_op_6 <X> T_12_12.lc_trk_g3_6
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (21 0)  (675 192)  (675 192)  routing T_13_12.lft_op_3 <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.lft_op_3 <X> T_13_12.lc_trk_g0_3
 (25 0)  (679 192)  (679 192)  routing T_13_12.lft_op_2 <X> T_13_12.lc_trk_g0_2
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.input_2_0
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (46 0)  (700 192)  (700 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (707 192)  (707 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.lft_op_2 <X> T_13_12.lc_trk_g0_2
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (48 1)  (702 193)  (702 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_h_l_9 <X> T_13_12.lc_trk_g0_4
 (15 2)  (669 194)  (669 194)  routing T_13_12.lft_op_5 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.lft_op_5 <X> T_13_12.lc_trk_g0_5
 (25 2)  (679 194)  (679 194)  routing T_13_12.lft_op_6 <X> T_13_12.lc_trk_g0_6
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 195)  (668 195)  routing T_13_12.sp4_h_l_9 <X> T_13_12.lc_trk_g0_4
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp4_h_l_9 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_h_l_9 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 195)  (678 195)  routing T_13_12.lft_op_6 <X> T_13_12.lc_trk_g0_6
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (14 4)  (668 196)  (668 196)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g1_0
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.bot_op_3 <X> T_13_12.lc_trk_g1_3
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (47 4)  (701 196)  (701 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (669 197)  (669 197)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (14 6)  (668 198)  (668 198)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (21 6)  (675 198)  (675 198)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g1_7
 (25 6)  (679 198)  (679 198)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g1_6
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 199)  (669 199)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 199)  (677 199)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g1_6
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g2_3
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (14 9)  (668 201)  (668 201)  routing T_13_12.sp4_r_v_b_32 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (675 201)  (675 201)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g2_3
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.tnr_op_2 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (16 10)  (670 202)  (670 202)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g2_5
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 202)  (672 202)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g2_5
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (50 10)  (704 202)  (704 202)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 202)  (705 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (672 203)  (672 203)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g2_5
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 203)  (691 203)  LC_5 Logic Functioning bit
 (14 12)  (668 204)  (668 204)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (21 12)  (675 204)  (675 204)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 205)  (678 205)  routing T_13_12.tnr_op_2 <X> T_13_12.lc_trk_g3_2
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (5 14)  (659 206)  (659 206)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_h_l_44
 (21 14)  (675 206)  (675 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 206)  (677 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (6 15)  (660 207)  (660 207)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_h_l_44
 (10 15)  (664 207)  (664 207)  routing T_13_12.sp4_h_l_40 <X> T_13_12.sp4_v_t_47
 (21 15)  (675 207)  (675 207)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit
 (52 15)  (706 207)  (706 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_12

 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (3 1)  (711 193)  (711 193)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_b_0
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (8 2)  (716 194)  (716 194)  routing T_14_12.sp4_v_t_36 <X> T_14_12.sp4_h_l_36
 (9 2)  (717 194)  (717 194)  routing T_14_12.sp4_v_t_36 <X> T_14_12.sp4_h_l_36
 (14 5)  (722 197)  (722 197)  routing T_14_12.sp12_h_r_16 <X> T_14_12.lc_trk_g1_0
 (16 5)  (724 197)  (724 197)  routing T_14_12.sp12_h_r_16 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g1_2
 (25 5)  (733 197)  (733 197)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g1_2
 (14 6)  (722 198)  (722 198)  routing T_14_12.sp4_v_t_1 <X> T_14_12.lc_trk_g1_4
 (14 7)  (722 199)  (722 199)  routing T_14_12.sp4_v_t_1 <X> T_14_12.lc_trk_g1_4
 (16 7)  (724 199)  (724 199)  routing T_14_12.sp4_v_t_1 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (40 8)  (748 200)  (748 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (42 8)  (750 200)  (750 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (26 9)  (734 201)  (734 201)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 201)  (748 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (14 10)  (722 202)  (722 202)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g2_4
 (25 10)  (733 202)  (733 202)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g2_6
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (40 10)  (748 202)  (748 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 203)  (722 203)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 203)  (731 203)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g2_6
 (24 11)  (732 203)  (732 203)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g2_6
 (25 11)  (733 203)  (733 203)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g2_6
 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (733 206)  (733 206)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (18 15)  (726 207)  (726 207)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g3_5
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6


LogicTile_15_12

 (3 0)  (765 192)  (765 192)  routing T_15_12.sp12_h_r_0 <X> T_15_12.sp12_v_b_0
 (14 0)  (776 192)  (776 192)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g0_0
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.input_2_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (40 0)  (802 192)  (802 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (47 0)  (809 192)  (809 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (765 193)  (765 193)  routing T_15_12.sp12_h_r_0 <X> T_15_12.sp12_v_b_0
 (15 1)  (777 193)  (777 193)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 193)  (796 193)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (44 1)  (806 193)  (806 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 194)  (773 194)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_t_39
 (11 4)  (773 196)  (773 196)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_b_5
 (13 4)  (775 196)  (775 196)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_b_5
 (14 4)  (776 196)  (776 196)  routing T_15_12.wire_logic_cluster/lc_0/out <X> T_15_12.lc_trk_g1_0
 (12 5)  (774 197)  (774 197)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_b_5
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (777 198)  (777 198)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g1_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (780 203)  (780 203)  routing T_15_12.sp4_r_v_b_37 <X> T_15_12.lc_trk_g2_5
 (4 12)  (766 204)  (766 204)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_9
 (5 13)  (767 205)  (767 205)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_9
 (8 13)  (770 205)  (770 205)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_v_b_10
 (9 13)  (771 205)  (771 205)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_v_b_10
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 15)  (774 207)  (774 207)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_t_46


LogicTile_16_12

 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (822 196)  (822 196)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_v_b_3
 (8 4)  (824 196)  (824 196)  routing T_16_12.sp4_v_b_4 <X> T_16_12.sp4_h_r_4
 (9 4)  (825 196)  (825 196)  routing T_16_12.sp4_v_b_4 <X> T_16_12.sp4_h_r_4
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.bot_op_3 <X> T_16_12.lc_trk_g1_3
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (5 5)  (821 197)  (821 197)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_v_b_3
 (8 6)  (824 198)  (824 198)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_l_41
 (9 6)  (825 198)  (825 198)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_l_41
 (10 6)  (826 198)  (826 198)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_l_41
 (15 6)  (831 198)  (831 198)  routing T_16_12.bot_op_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 199)  (840 199)  routing T_16_12.bot_op_6 <X> T_16_12.lc_trk_g1_6
 (3 12)  (819 204)  (819 204)  routing T_16_12.sp12_v_t_22 <X> T_16_12.sp12_h_r_1
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp4_r_v_b_43 <X> T_16_12.lc_trk_g3_3
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (52 14)  (868 206)  (868 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (890 194)  (890 194)  routing T_17_12.sp4_v_b_5 <X> T_17_12.lc_trk_g0_5
 (17 2)  (891 194)  (891 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 194)  (892 194)  routing T_17_12.sp4_v_b_5 <X> T_17_12.lc_trk_g0_5
 (22 3)  (896 195)  (896 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 195)  (898 195)  routing T_17_12.top_op_6 <X> T_17_12.lc_trk_g0_6
 (25 3)  (899 195)  (899 195)  routing T_17_12.top_op_6 <X> T_17_12.lc_trk_g0_6
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (886 196)  (886 196)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_h_r_5
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (11 5)  (885 197)  (885 197)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_h_r_5
 (16 6)  (890 198)  (890 198)  routing T_17_12.sp4_v_b_5 <X> T_17_12.lc_trk_g1_5
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.sp4_v_b_5 <X> T_17_12.lc_trk_g1_5
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 198)  (898 198)  routing T_17_12.bot_op_7 <X> T_17_12.lc_trk_g1_7
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_v_b_42 <X> T_17_12.lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.sp4_v_b_42 <X> T_17_12.lc_trk_g2_2
 (15 10)  (889 202)  (889 202)  routing T_17_12.tnl_op_5 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (892 203)  (892 203)  routing T_17_12.tnl_op_5 <X> T_17_12.lc_trk_g2_5
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 204)  (907 204)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 204)  (909 204)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.input_2_6
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (47 12)  (921 204)  (921 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 205)  (906 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 205)  (908 205)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.input_2_6
 (38 13)  (912 205)  (912 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 206)  (899 206)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 206)  (905 206)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 206)  (909 206)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.input_2_7
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (52 14)  (926 206)  (926 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (889 207)  (889 207)  routing T_17_12.sp4_v_t_33 <X> T_17_12.lc_trk_g3_4
 (16 15)  (890 207)  (890 207)  routing T_17_12.sp4_v_t_33 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 207)  (897 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (25 15)  (899 207)  (899 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 207)  (906 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (907 207)  (907 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.input_2_7
 (34 15)  (908 207)  (908 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.input_2_7
 (35 15)  (909 207)  (909 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.input_2_7
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (14 0)  (942 192)  (942 192)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (14 1)  (942 193)  (942 193)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (15 1)  (943 193)  (943 193)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (16 1)  (944 193)  (944 193)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (46 1)  (974 193)  (974 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 194)  (954 194)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 194)  (958 194)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (47 2)  (975 194)  (975 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 195)  (960 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 195)  (961 195)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.input_2_1
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (943 196)  (943 196)  routing T_18_12.sp4_h_r_1 <X> T_18_12.lc_trk_g1_1
 (16 4)  (944 196)  (944 196)  routing T_18_12.sp4_h_r_1 <X> T_18_12.lc_trk_g1_1
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (18 5)  (946 197)  (946 197)  routing T_18_12.sp4_h_r_1 <X> T_18_12.lc_trk_g1_1
 (16 8)  (944 200)  (944 200)  routing T_18_12.sp4_v_t_12 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 200)  (946 200)  routing T_18_12.sp4_v_t_12 <X> T_18_12.lc_trk_g2_1
 (16 10)  (944 202)  (944 202)  routing T_18_12.sp4_v_b_37 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.sp4_v_b_37 <X> T_18_12.lc_trk_g2_5
 (21 10)  (949 202)  (949 202)  routing T_18_12.bnl_op_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (942 203)  (942 203)  routing T_18_12.sp4_h_l_17 <X> T_18_12.lc_trk_g2_4
 (15 11)  (943 203)  (943 203)  routing T_18_12.sp4_h_l_17 <X> T_18_12.lc_trk_g2_4
 (16 11)  (944 203)  (944 203)  routing T_18_12.sp4_h_l_17 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (946 203)  (946 203)  routing T_18_12.sp4_v_b_37 <X> T_18_12.lc_trk_g2_5
 (21 11)  (949 203)  (949 203)  routing T_18_12.bnl_op_7 <X> T_18_12.lc_trk_g2_7
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp4_r_v_b_43 <X> T_18_12.lc_trk_g3_3
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (942 207)  (942 207)  routing T_18_12.tnl_op_4 <X> T_18_12.lc_trk_g3_4
 (15 15)  (943 207)  (943 207)  routing T_18_12.tnl_op_4 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp4_r_v_b_47 <X> T_18_12.lc_trk_g3_7


LogicTile_19_12

 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_7 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_7 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 194)  (1008 194)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 194)  (1012 194)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 194)  (1015 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (48 2)  (1030 194)  (1030 194)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_7 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (26 3)  (1008 195)  (1008 195)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 195)  (1010 195)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 195)  (1018 195)  LC_1 Logic Functioning bit
 (37 3)  (1019 195)  (1019 195)  LC_1 Logic Functioning bit
 (38 3)  (1020 195)  (1020 195)  LC_1 Logic Functioning bit
 (39 3)  (1021 195)  (1021 195)  LC_1 Logic Functioning bit
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 197)  (982 197)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (15 6)  (997 198)  (997 198)  routing T_19_12.sp4_v_b_21 <X> T_19_12.lc_trk_g1_5
 (16 6)  (998 198)  (998 198)  routing T_19_12.sp4_v_b_21 <X> T_19_12.lc_trk_g1_5
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp4_v_b_37 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 206)  (1000 206)  routing T_19_12.sp4_v_b_37 <X> T_19_12.lc_trk_g3_5
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.sp4_v_b_30 <X> T_19_12.lc_trk_g3_6
 (18 15)  (1000 207)  (1000 207)  routing T_19_12.sp4_v_b_37 <X> T_19_12.lc_trk_g3_5
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 207)  (1005 207)  routing T_19_12.sp4_v_b_30 <X> T_19_12.lc_trk_g3_6


LogicTile_21_12

 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 194)  (1104 194)  routing T_21_12.sp4_v_t_1 <X> T_21_12.lc_trk_g0_4
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 195)  (1104 195)  routing T_21_12.sp4_v_t_1 <X> T_21_12.lc_trk_g0_4
 (16 3)  (1106 195)  (1106 195)  routing T_21_12.sp4_v_t_1 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1116 196)  (1116 196)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 196)  (1118 196)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 196)  (1121 196)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 196)  (1124 196)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (45 4)  (1135 196)  (1135 196)  LC_2 Logic Functioning bit
 (0 5)  (1090 197)  (1090 197)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 197)  (1126 197)  LC_2 Logic Functioning bit
 (37 5)  (1127 197)  (1127 197)  LC_2 Logic Functioning bit
 (38 5)  (1128 197)  (1128 197)  LC_2 Logic Functioning bit
 (39 5)  (1129 197)  (1129 197)  LC_2 Logic Functioning bit
 (41 5)  (1131 197)  (1131 197)  LC_2 Logic Functioning bit
 (43 5)  (1133 197)  (1133 197)  LC_2 Logic Functioning bit
 (47 5)  (1137 197)  (1137 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 7)  (1104 199)  (1104 199)  routing T_21_12.sp4_r_v_b_28 <X> T_21_12.lc_trk_g1_4
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (16 8)  (1106 200)  (1106 200)  routing T_21_12.sp4_v_t_12 <X> T_21_12.lc_trk_g2_1
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 200)  (1108 200)  routing T_21_12.sp4_v_t_12 <X> T_21_12.lc_trk_g2_1
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.glb_netwk_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_12

 (4 8)  (1148 200)  (1148 200)  routing T_22_12.sp4_h_l_37 <X> T_22_12.sp4_v_b_6
 (6 8)  (1150 200)  (1150 200)  routing T_22_12.sp4_h_l_37 <X> T_22_12.sp4_v_b_6
 (5 9)  (1149 201)  (1149 201)  routing T_22_12.sp4_h_l_37 <X> T_22_12.sp4_v_b_6


LogicTile_23_12

 (3 5)  (1201 197)  (1201 197)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_h_r_0


RAM_Tile_25_12

 (3 13)  (1309 205)  (1309 205)  routing T_25_12.sp12_h_l_22 <X> T_25_12.sp12_h_r_1


LogicTile_27_12

 (2 0)  (1404 192)  (1404 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_12

 (3 9)  (1459 201)  (1459 201)  routing T_28_12.sp12_h_l_22 <X> T_28_12.sp12_v_b_1


LogicTile_30_12

 (8 0)  (1572 192)  (1572 192)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_h_r_1
 (10 0)  (1574 192)  (1574 192)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_h_r_1


LogicTile_32_12

 (2 6)  (1674 198)  (1674 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 193)  (1739 193)  routing T_33_12.span4_horz_25 <X> T_33_12.span4_vert_b_0
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 205)  (1739 205)  routing T_33_12.span4_horz_19 <X> T_33_12.span4_vert_b_3
 (14 13)  (1740 205)  (1740 205)  routing T_33_12.span4_horz_19 <X> T_33_12.span4_vert_b_3


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_9_11

 (5 0)  (443 176)  (443 176)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_0
 (4 1)  (442 177)  (442 177)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_0


LogicTile_11_11

 (10 0)  (556 176)  (556 176)  routing T_11_11.sp4_v_t_45 <X> T_11_11.sp4_h_r_1
 (25 0)  (571 176)  (571 176)  routing T_11_11.wire_logic_cluster/lc_2/out <X> T_11_11.lc_trk_g0_2
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (568 179)  (568 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 179)  (569 179)  routing T_11_11.sp4_h_r_6 <X> T_11_11.lc_trk_g0_6
 (24 3)  (570 179)  (570 179)  routing T_11_11.sp4_h_r_6 <X> T_11_11.lc_trk_g0_6
 (25 3)  (571 179)  (571 179)  routing T_11_11.sp4_h_r_6 <X> T_11_11.lc_trk_g0_6
 (0 4)  (546 180)  (546 180)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (574 180)  (574 180)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 180)  (575 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 180)  (576 180)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 180)  (580 180)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 180)  (581 180)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.input_2_2
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (45 4)  (591 180)  (591 180)  LC_2 Logic Functioning bit
 (46 4)  (592 180)  (592 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (14 5)  (560 181)  (560 181)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g1_0
 (15 5)  (561 181)  (561 181)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g1_0
 (17 5)  (563 181)  (563 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (573 181)  (573 181)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 181)  (574 181)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 181)  (575 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 181)  (578 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (579 181)  (579 181)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.input_2_2
 (34 5)  (580 181)  (580 181)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.input_2_2
 (36 5)  (582 181)  (582 181)  LC_2 Logic Functioning bit
 (37 5)  (583 181)  (583 181)  LC_2 Logic Functioning bit
 (39 5)  (585 181)  (585 181)  LC_2 Logic Functioning bit
 (40 5)  (586 181)  (586 181)  LC_2 Logic Functioning bit
 (42 5)  (588 181)  (588 181)  LC_2 Logic Functioning bit
 (48 5)  (594 181)  (594 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (599 181)  (599 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (572 182)  (572 182)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 182)  (573 182)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 182)  (574 182)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (587 182)  (587 182)  LC_3 Logic Functioning bit
 (43 6)  (589 182)  (589 182)  LC_3 Logic Functioning bit
 (26 7)  (572 183)  (572 183)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 183)  (573 183)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 183)  (574 183)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 183)  (576 183)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (51 7)  (597 183)  (597 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (558 184)  (558 184)  routing T_11_11.sp4_v_t_45 <X> T_11_11.sp4_h_r_8
 (16 8)  (562 184)  (562 184)  routing T_11_11.sp4_v_t_12 <X> T_11_11.lc_trk_g2_1
 (17 8)  (563 184)  (563 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 184)  (564 184)  routing T_11_11.sp4_v_t_12 <X> T_11_11.lc_trk_g2_1
 (26 8)  (572 184)  (572 184)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 184)  (574 184)  routing T_11_11.lc_trk_g2_1 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 184)  (580 184)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (40 8)  (586 184)  (586 184)  LC_4 Logic Functioning bit
 (42 8)  (588 184)  (588 184)  LC_4 Logic Functioning bit
 (43 8)  (589 184)  (589 184)  LC_4 Logic Functioning bit
 (50 8)  (596 184)  (596 184)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 185)  (561 185)  routing T_11_11.tnr_op_0 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (568 185)  (568 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 185)  (569 185)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g2_2
 (24 9)  (570 185)  (570 185)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g2_2
 (25 9)  (571 185)  (571 185)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g2_2
 (28 9)  (574 185)  (574 185)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (41 9)  (587 185)  (587 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (14 10)  (560 186)  (560 186)  routing T_11_11.sp4_v_t_17 <X> T_11_11.lc_trk_g2_4
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 186)  (564 186)  routing T_11_11.wire_logic_cluster/lc_5/out <X> T_11_11.lc_trk_g2_5
 (22 10)  (568 186)  (568 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 186)  (569 186)  routing T_11_11.sp4_h_r_31 <X> T_11_11.lc_trk_g2_7
 (24 10)  (570 186)  (570 186)  routing T_11_11.sp4_h_r_31 <X> T_11_11.lc_trk_g2_7
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 186)  (579 186)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (42 10)  (588 186)  (588 186)  LC_5 Logic Functioning bit
 (43 10)  (589 186)  (589 186)  LC_5 Logic Functioning bit
 (50 10)  (596 186)  (596 186)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (562 187)  (562 187)  routing T_11_11.sp4_v_t_17 <X> T_11_11.lc_trk_g2_4
 (17 11)  (563 187)  (563 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (567 187)  (567 187)  routing T_11_11.sp4_h_r_31 <X> T_11_11.lc_trk_g2_7
 (26 11)  (572 187)  (572 187)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 187)  (573 187)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 187)  (574 187)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 187)  (575 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (37 11)  (583 187)  (583 187)  LC_5 Logic Functioning bit
 (38 11)  (584 187)  (584 187)  LC_5 Logic Functioning bit
 (42 11)  (588 187)  (588 187)  LC_5 Logic Functioning bit
 (43 11)  (589 187)  (589 187)  LC_5 Logic Functioning bit
 (5 12)  (551 188)  (551 188)  routing T_11_11.sp4_v_t_44 <X> T_11_11.sp4_h_r_9
 (15 12)  (561 188)  (561 188)  routing T_11_11.tnr_op_1 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 188)  (570 188)  routing T_11_11.tnr_op_3 <X> T_11_11.lc_trk_g3_3
 (25 12)  (571 188)  (571 188)  routing T_11_11.rgt_op_2 <X> T_11_11.lc_trk_g3_2
 (26 12)  (572 188)  (572 188)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 188)  (573 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 188)  (574 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 188)  (576 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (41 12)  (587 188)  (587 188)  LC_6 Logic Functioning bit
 (42 12)  (588 188)  (588 188)  LC_6 Logic Functioning bit
 (45 12)  (591 188)  (591 188)  LC_6 Logic Functioning bit
 (50 12)  (596 188)  (596 188)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 189)  (570 189)  routing T_11_11.rgt_op_2 <X> T_11_11.lc_trk_g3_2
 (26 13)  (572 189)  (572 189)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 189)  (575 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (39 13)  (585 189)  (585 189)  LC_6 Logic Functioning bit
 (40 13)  (586 189)  (586 189)  LC_6 Logic Functioning bit
 (42 13)  (588 189)  (588 189)  LC_6 Logic Functioning bit
 (46 13)  (592 189)  (592 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (599 189)  (599 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (560 190)  (560 190)  routing T_11_11.wire_logic_cluster/lc_4/out <X> T_11_11.lc_trk_g3_4
 (15 14)  (561 190)  (561 190)  routing T_11_11.tnl_op_5 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (571 190)  (571 190)  routing T_11_11.rgt_op_6 <X> T_11_11.lc_trk_g3_6
 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (564 191)  (564 191)  routing T_11_11.tnl_op_5 <X> T_11_11.lc_trk_g3_5
 (22 15)  (568 191)  (568 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 191)  (570 191)  routing T_11_11.rgt_op_6 <X> T_11_11.lc_trk_g3_6


LogicTile_12_11

 (25 0)  (625 176)  (625 176)  routing T_12_11.lft_op_2 <X> T_12_11.lc_trk_g0_2
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.lft_op_2 <X> T_12_11.lc_trk_g0_2
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 177)  (630 177)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (14 2)  (614 178)  (614 178)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (621 178)  (621 178)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g0_7
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (40 2)  (640 178)  (640 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (42 2)  (642 178)  (642 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (14 3)  (614 179)  (614 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (15 3)  (615 179)  (615 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (16 3)  (616 179)  (616 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (618 179)  (618 179)  routing T_12_11.sp4_r_v_b_29 <X> T_12_11.lc_trk_g0_5
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 179)  (631 179)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (40 3)  (640 179)  (640 179)  LC_1 Logic Functioning bit
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (51 3)  (651 179)  (651 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 180)  (624 180)  routing T_12_11.top_op_3 <X> T_12_11.lc_trk_g1_3
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (40 4)  (640 180)  (640 180)  LC_2 Logic Functioning bit
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (50 4)  (650 180)  (650 180)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (621 181)  (621 181)  routing T_12_11.top_op_3 <X> T_12_11.lc_trk_g1_3
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.top_op_2 <X> T_12_11.lc_trk_g1_2
 (25 5)  (625 181)  (625 181)  routing T_12_11.top_op_2 <X> T_12_11.lc_trk_g1_2
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 181)  (627 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 181)  (631 181)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (15 6)  (615 182)  (615 182)  routing T_12_11.sp4_h_r_21 <X> T_12_11.lc_trk_g1_5
 (16 6)  (616 182)  (616 182)  routing T_12_11.sp4_h_r_21 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 182)  (618 182)  routing T_12_11.sp4_h_r_21 <X> T_12_11.lc_trk_g1_5
 (25 6)  (625 182)  (625 182)  routing T_12_11.lft_op_6 <X> T_12_11.lc_trk_g1_6
 (18 7)  (618 183)  (618 183)  routing T_12_11.sp4_h_r_21 <X> T_12_11.lc_trk_g1_5
 (22 7)  (622 183)  (622 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 183)  (624 183)  routing T_12_11.lft_op_6 <X> T_12_11.lc_trk_g1_6
 (9 8)  (609 184)  (609 184)  routing T_12_11.sp4_v_t_42 <X> T_12_11.sp4_h_r_7
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 184)  (624 184)  routing T_12_11.tnr_op_3 <X> T_12_11.lc_trk_g2_3
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 184)  (635 184)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.input_2_4
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (40 8)  (640 184)  (640 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (51 8)  (651 184)  (651 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (604 185)  (604 185)  routing T_12_11.sp4_v_t_36 <X> T_12_11.sp4_h_r_6
 (13 9)  (613 185)  (613 185)  routing T_12_11.sp4_v_t_38 <X> T_12_11.sp4_h_r_8
 (15 9)  (615 185)  (615 185)  routing T_12_11.tnr_op_0 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (618 185)  (618 185)  routing T_12_11.sp4_r_v_b_33 <X> T_12_11.lc_trk_g2_1
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (52 9)  (652 185)  (652 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 186)  (626 186)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 186)  (635 186)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.input_2_5
 (51 10)  (651 186)  (651 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (615 187)  (615 187)  routing T_12_11.sp4_v_t_33 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp4_v_t_33 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (621 187)  (621 187)  routing T_12_11.sp4_r_v_b_39 <X> T_12_11.lc_trk_g2_7
 (26 11)  (626 187)  (626 187)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 187)  (627 187)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 187)  (630 187)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 187)  (631 187)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (21 12)  (621 188)  (621 188)  routing T_12_11.sp4_v_t_14 <X> T_12_11.lc_trk_g3_3
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 188)  (623 188)  routing T_12_11.sp4_v_t_14 <X> T_12_11.lc_trk_g3_3
 (26 12)  (626 188)  (626 188)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (9 13)  (609 189)  (609 189)  routing T_12_11.sp4_v_t_39 <X> T_12_11.sp4_v_b_10
 (10 13)  (610 189)  (610 189)  routing T_12_11.sp4_v_t_39 <X> T_12_11.sp4_v_b_10
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 189)  (624 189)  routing T_12_11.tnr_op_2 <X> T_12_11.lc_trk_g3_2
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 189)  (631 189)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.input_2_6
 (34 13)  (634 189)  (634 189)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.input_2_6
 (37 13)  (637 189)  (637 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (26 14)  (626 190)  (626 190)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 191)  (627 191)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (634 191)  (634 191)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_7
 (35 15)  (635 191)  (635 191)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_7
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.lft_op_0 <X> T_13_11.lc_trk_g0_0
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.top_op_3 <X> T_13_11.lc_trk_g0_3
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_0
 (15 1)  (669 177)  (669 177)  routing T_13_11.lft_op_0 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (675 177)  (675 177)  routing T_13_11.top_op_3 <X> T_13_11.lc_trk_g0_3
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 177)  (679 177)  routing T_13_11.sp4_r_v_b_33 <X> T_13_11.lc_trk_g0_2
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_0
 (34 1)  (688 177)  (688 177)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_0
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (53 1)  (707 177)  (707 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 178)  (670 178)  routing T_13_11.sp4_v_b_5 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 178)  (672 178)  routing T_13_11.sp4_v_b_5 <X> T_13_11.lc_trk_g0_5
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 178)  (685 178)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (40 2)  (694 178)  (694 178)  LC_1 Logic Functioning bit
 (50 2)  (704 178)  (704 178)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (659 179)  (659 179)  routing T_13_11.sp4_h_l_37 <X> T_13_11.sp4_v_t_37
 (13 3)  (667 179)  (667 179)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_h_l_39
 (26 3)  (680 179)  (680 179)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 179)  (682 179)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (40 3)  (694 179)  (694 179)  LC_1 Logic Functioning bit
 (46 3)  (700 179)  (700 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (701 179)  (701 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (659 180)  (659 180)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_h_r_3
 (14 4)  (668 180)  (668 180)  routing T_13_11.lft_op_0 <X> T_13_11.lc_trk_g1_0
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (15 5)  (669 181)  (669 181)  routing T_13_11.lft_op_0 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 181)  (678 181)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g1_2
 (25 5)  (679 181)  (679 181)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g1_2
 (26 5)  (680 181)  (680 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 181)  (687 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_2
 (35 5)  (689 181)  (689 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_2
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (15 6)  (669 182)  (669 182)  routing T_13_11.top_op_5 <X> T_13_11.lc_trk_g1_5
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 182)  (684 182)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 182)  (687 182)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (43 6)  (697 182)  (697 182)  LC_3 Logic Functioning bit
 (14 7)  (668 183)  (668 183)  routing T_13_11.top_op_4 <X> T_13_11.lc_trk_g1_4
 (15 7)  (669 183)  (669 183)  routing T_13_11.top_op_4 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (672 183)  (672 183)  routing T_13_11.top_op_5 <X> T_13_11.lc_trk_g1_5
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 183)  (682 183)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 183)  (685 183)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 183)  (687 183)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_3
 (34 7)  (688 183)  (688 183)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_3
 (35 7)  (689 183)  (689 183)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_3
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (21 8)  (675 184)  (675 184)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g2_3
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 184)  (677 184)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g2_3
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 184)  (688 184)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (10 9)  (664 185)  (664 185)  routing T_13_11.sp4_h_r_2 <X> T_13_11.sp4_v_b_7
 (14 9)  (668 185)  (668 185)  routing T_13_11.tnl_op_0 <X> T_13_11.lc_trk_g2_0
 (15 9)  (669 185)  (669 185)  routing T_13_11.tnl_op_0 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.tnl_op_2 <X> T_13_11.lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.tnl_op_2 <X> T_13_11.lc_trk_g2_2
 (26 9)  (680 185)  (680 185)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 185)  (685 185)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 185)  (687 185)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.input_2_4
 (37 9)  (691 185)  (691 185)  LC_4 Logic Functioning bit
 (8 10)  (662 186)  (662 186)  routing T_13_11.sp4_v_t_42 <X> T_13_11.sp4_h_l_42
 (9 10)  (663 186)  (663 186)  routing T_13_11.sp4_v_t_42 <X> T_13_11.sp4_h_l_42
 (14 10)  (668 186)  (668 186)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (25 10)  (679 186)  (679 186)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g2_6
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (43 10)  (697 186)  (697 186)  LC_5 Logic Functioning bit
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 187)  (678 187)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g2_6
 (27 11)  (681 187)  (681 187)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 187)  (685 187)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 187)  (687 187)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_5
 (35 11)  (689 187)  (689 187)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_5
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (37 11)  (691 187)  (691 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (15 12)  (669 188)  (669 188)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (16 12)  (670 188)  (670 188)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 188)  (678 188)  routing T_13_11.tnl_op_3 <X> T_13_11.lc_trk_g3_3
 (26 12)  (680 188)  (680 188)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 188)  (685 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 188)  (687 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 188)  (688 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (40 12)  (694 188)  (694 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (47 12)  (701 188)  (701 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (704 188)  (704 188)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 188)  (705 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (672 189)  (672 189)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (21 13)  (675 189)  (675 189)  routing T_13_11.tnl_op_3 <X> T_13_11.lc_trk_g3_3
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 189)  (678 189)  routing T_13_11.tnl_op_2 <X> T_13_11.lc_trk_g3_2
 (25 13)  (679 189)  (679 189)  routing T_13_11.tnl_op_2 <X> T_13_11.lc_trk_g3_2
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 189)  (682 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 189)  (685 189)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 189)  (690 189)  LC_6 Logic Functioning bit
 (37 13)  (691 189)  (691 189)  LC_6 Logic Functioning bit
 (38 13)  (692 189)  (692 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (51 13)  (705 189)  (705 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (706 189)  (706 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (707 189)  (707 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (668 190)  (668 190)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g3_4
 (21 14)  (675 190)  (675 190)  routing T_13_11.sp4_v_t_26 <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 190)  (677 190)  routing T_13_11.sp4_v_t_26 <X> T_13_11.lc_trk_g3_7
 (25 14)  (679 190)  (679 190)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g3_6
 (26 14)  (680 190)  (680 190)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 190)  (685 190)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 190)  (687 190)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (46 14)  (700 190)  (700 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (668 191)  (668 191)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g3_4
 (15 15)  (669 191)  (669 191)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g3_4
 (16 15)  (670 191)  (670 191)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (675 191)  (675 191)  routing T_13_11.sp4_v_t_26 <X> T_13_11.lc_trk_g3_7
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (40 15)  (694 191)  (694 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (733 176)  (733 176)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g0_2
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 176)  (738 176)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (43 0)  (751 176)  (751 176)  LC_0 Logic Functioning bit
 (46 0)  (754 176)  (754 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (716 177)  (716 177)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_b_1
 (9 1)  (717 177)  (717 177)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_b_1
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 177)  (734 177)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (46 1)  (754 177)  (754 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (11 2)  (719 178)  (719 178)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_v_t_39
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (8 3)  (716 179)  (716 179)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_t_36
 (14 3)  (722 179)  (722 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (16 3)  (724 179)  (724 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (726 179)  (726 179)  routing T_14_11.sp4_r_v_b_29 <X> T_14_11.lc_trk_g0_5
 (4 4)  (712 180)  (712 180)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_v_b_3
 (6 4)  (714 180)  (714 180)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_v_b_3
 (9 4)  (717 180)  (717 180)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_h_r_4
 (10 4)  (718 180)  (718 180)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_h_r_4
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.bot_op_3 <X> T_14_11.lc_trk_g1_3
 (25 4)  (733 180)  (733 180)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g1_2
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (5 5)  (713 181)  (713 181)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_v_b_3
 (11 5)  (719 181)  (719 181)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_h_r_5
 (13 5)  (721 181)  (721 181)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_h_r_5
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g1_2
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (14 6)  (722 182)  (722 182)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g1_4
 (15 6)  (723 182)  (723 182)  routing T_14_11.sp4_h_r_5 <X> T_14_11.lc_trk_g1_5
 (16 6)  (724 182)  (724 182)  routing T_14_11.sp4_h_r_5 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (733 182)  (733 182)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g1_6
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 182)  (738 182)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 182)  (739 182)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (43 6)  (751 182)  (751 182)  LC_3 Logic Functioning bit
 (15 7)  (723 183)  (723 183)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (726 183)  (726 183)  routing T_14_11.sp4_h_r_5 <X> T_14_11.lc_trk_g1_5
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 183)  (732 183)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g1_6
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (38 7)  (746 183)  (746 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g2_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (50 8)  (758 184)  (758 184)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (716 185)  (716 185)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_b_7
 (9 9)  (717 185)  (717 185)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_b_7
 (10 9)  (718 185)  (718 185)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_b_7
 (14 9)  (722 185)  (722 185)  routing T_14_11.tnl_op_0 <X> T_14_11.lc_trk_g2_0
 (15 9)  (723 185)  (723 185)  routing T_14_11.tnl_op_0 <X> T_14_11.lc_trk_g2_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 185)  (726 185)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g2_1
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 185)  (732 185)  routing T_14_11.tnl_op_2 <X> T_14_11.lc_trk_g2_2
 (25 9)  (733 185)  (733 185)  routing T_14_11.tnl_op_2 <X> T_14_11.lc_trk_g2_2
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (15 10)  (723 186)  (723 186)  routing T_14_11.sp4_h_r_45 <X> T_14_11.lc_trk_g2_5
 (16 10)  (724 186)  (724 186)  routing T_14_11.sp4_h_r_45 <X> T_14_11.lc_trk_g2_5
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 186)  (726 186)  routing T_14_11.sp4_h_r_45 <X> T_14_11.lc_trk_g2_5
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (50 10)  (758 186)  (758 186)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (724 187)  (724 187)  routing T_14_11.sp12_v_b_12 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (726 187)  (726 187)  routing T_14_11.sp4_h_r_45 <X> T_14_11.lc_trk_g2_5
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 187)  (731 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (25 11)  (733 187)  (733 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (26 11)  (734 187)  (734 187)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 187)  (735 187)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (40 11)  (748 187)  (748 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (14 12)  (722 188)  (722 188)  routing T_14_11.sp4_h_l_21 <X> T_14_11.lc_trk_g3_0
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (43 12)  (751 188)  (751 188)  LC_6 Logic Functioning bit
 (50 12)  (758 188)  (758 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 189)  (723 189)  routing T_14_11.sp4_h_l_21 <X> T_14_11.lc_trk_g3_0
 (16 13)  (724 189)  (724 189)  routing T_14_11.sp4_h_l_21 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (38 13)  (746 189)  (746 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 190)  (733 190)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g3_6
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 190)  (735 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 190)  (738 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (37 14)  (745 190)  (745 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (47 14)  (755 190)  (755 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (722 191)  (722 191)  routing T_14_11.tnl_op_4 <X> T_14_11.lc_trk_g3_4
 (15 15)  (723 191)  (723 191)  routing T_14_11.tnl_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (729 191)  (729 191)  routing T_14_11.sp4_r_v_b_47 <X> T_14_11.lc_trk_g3_7
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 191)  (731 191)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g3_6
 (25 15)  (733 191)  (733 191)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g3_6
 (26 15)  (734 191)  (734 191)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 191)  (735 191)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (38 15)  (746 191)  (746 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (9 0)  (771 176)  (771 176)  routing T_15_11.sp4_h_l_47 <X> T_15_11.sp4_h_r_1
 (10 0)  (772 176)  (772 176)  routing T_15_11.sp4_h_l_47 <X> T_15_11.sp4_h_r_1
 (15 0)  (777 176)  (777 176)  routing T_15_11.sp4_v_b_17 <X> T_15_11.lc_trk_g0_1
 (16 0)  (778 176)  (778 176)  routing T_15_11.sp4_v_b_17 <X> T_15_11.lc_trk_g0_1
 (17 0)  (779 176)  (779 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 177)  (785 177)  routing T_15_11.sp4_h_r_2 <X> T_15_11.lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.sp4_h_r_2 <X> T_15_11.lc_trk_g0_2
 (25 1)  (787 177)  (787 177)  routing T_15_11.sp4_h_r_2 <X> T_15_11.lc_trk_g0_2
 (16 5)  (778 181)  (778 181)  routing T_15_11.sp12_h_r_8 <X> T_15_11.lc_trk_g1_0
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (6 8)  (768 184)  (768 184)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_v_b_6
 (25 8)  (787 184)  (787 184)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 185)  (785 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (21 12)  (783 188)  (783 188)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g3_3
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 188)  (785 188)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g3_3
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (21 13)  (783 189)  (783 189)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g3_3
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (47 14)  (809 190)  (809 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (812 190)  (812 190)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (789 191)  (789 191)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (8 0)  (824 176)  (824 176)  routing T_16_11.sp4_v_b_1 <X> T_16_11.sp4_h_r_1
 (9 0)  (825 176)  (825 176)  routing T_16_11.sp4_v_b_1 <X> T_16_11.sp4_h_r_1
 (17 0)  (833 176)  (833 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 176)  (839 176)  routing T_16_11.sp12_h_r_11 <X> T_16_11.lc_trk_g0_3
 (25 0)  (841 176)  (841 176)  routing T_16_11.sp4_h_r_10 <X> T_16_11.lc_trk_g0_2
 (14 1)  (830 177)  (830 177)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g0_0
 (16 1)  (832 177)  (832 177)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g0_0
 (17 1)  (833 177)  (833 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (834 177)  (834 177)  routing T_16_11.sp4_r_v_b_34 <X> T_16_11.lc_trk_g0_1
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 177)  (839 177)  routing T_16_11.sp4_h_r_10 <X> T_16_11.lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.sp4_h_r_10 <X> T_16_11.lc_trk_g0_2
 (6 2)  (822 178)  (822 178)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_t_37
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.bot_op_6 <X> T_16_11.lc_trk_g0_6
 (19 4)  (835 180)  (835 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 183)  (847 183)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 184)  (852 184)  LC_4 Logic Functioning bit
 (38 8)  (854 184)  (854 184)  LC_4 Logic Functioning bit
 (41 8)  (857 184)  (857 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (8 9)  (824 185)  (824 185)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_b_7
 (9 9)  (825 185)  (825 185)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_b_7
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 185)  (853 185)  LC_4 Logic Functioning bit
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (43 9)  (859 185)  (859 185)  LC_4 Logic Functioning bit
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (841 186)  (841 186)  routing T_16_11.sp4_h_r_38 <X> T_16_11.lc_trk_g2_6
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (18 11)  (834 187)  (834 187)  routing T_16_11.sp4_r_v_b_37 <X> T_16_11.lc_trk_g2_5
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 187)  (839 187)  routing T_16_11.sp4_h_r_38 <X> T_16_11.lc_trk_g2_6
 (24 11)  (840 187)  (840 187)  routing T_16_11.sp4_h_r_38 <X> T_16_11.lc_trk_g2_6
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (42 11)  (858 187)  (858 187)  LC_5 Logic Functioning bit
 (9 12)  (825 188)  (825 188)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_h_r_10
 (10 12)  (826 188)  (826 188)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_h_r_10
 (14 12)  (830 188)  (830 188)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (26 12)  (842 188)  (842 188)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (40 12)  (856 188)  (856 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (42 12)  (858 188)  (858 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (843 189)  (843 189)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 189)  (851 189)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.input_2_6
 (37 13)  (853 189)  (853 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (42 13)  (858 189)  (858 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 191)  (834 191)  routing T_16_11.sp4_r_v_b_45 <X> T_16_11.lc_trk_g3_5


LogicTile_17_11

 (5 0)  (879 176)  (879 176)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_r_0
 (8 2)  (882 178)  (882 178)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_36
 (9 2)  (883 178)  (883 178)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_36
 (10 2)  (884 178)  (884 178)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_36
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 178)  (904 178)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (37 2)  (911 178)  (911 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (48 2)  (922 178)  (922 178)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp12_h_r_12 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (896 179)  (896 179)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (41 3)  (915 179)  (915 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (46 3)  (920 179)  (920 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (921 179)  (921 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (876 180)  (876 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 180)  (904 180)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 180)  (908 180)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 180)  (909 180)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.input_2_2
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (14 5)  (888 181)  (888 181)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g1_0
 (15 5)  (889 181)  (889 181)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g1_0
 (16 5)  (890 181)  (890 181)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 181)  (906 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (43 5)  (917 181)  (917 181)  LC_2 Logic Functioning bit
 (14 6)  (888 182)  (888 182)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g1_4
 (21 6)  (895 182)  (895 182)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 182)  (897 182)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (15 7)  (889 183)  (889 183)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (895 183)  (895 183)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (9 8)  (883 184)  (883 184)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_r_7
 (10 9)  (884 185)  (884 185)  routing T_17_11.sp4_h_r_2 <X> T_17_11.sp4_v_b_7
 (1 10)  (875 186)  (875 186)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (6 10)  (880 186)  (880 186)  routing T_17_11.sp4_h_l_36 <X> T_17_11.sp4_v_t_43
 (1 11)  (875 187)  (875 187)  routing T_17_11.glb_netwk_4 <X> T_17_11.glb2local_2
 (9 11)  (883 187)  (883 187)  routing T_17_11.sp4_v_b_7 <X> T_17_11.sp4_v_t_42
 (21 12)  (895 188)  (895 188)  routing T_17_11.bnl_op_3 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (895 189)  (895 189)  routing T_17_11.bnl_op_3 <X> T_17_11.lc_trk_g3_3
 (11 14)  (885 190)  (885 190)  routing T_17_11.sp4_h_r_5 <X> T_17_11.sp4_v_t_46
 (13 14)  (887 190)  (887 190)  routing T_17_11.sp4_h_r_5 <X> T_17_11.sp4_v_t_46
 (27 14)  (901 190)  (901 190)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 190)  (904 190)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (12 15)  (886 191)  (886 191)  routing T_17_11.sp4_h_r_5 <X> T_17_11.sp4_v_t_46
 (30 15)  (904 191)  (904 191)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 191)  (911 191)  LC_7 Logic Functioning bit
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (2 0)  (930 176)  (930 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (953 176)  (953 176)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 177)  (951 177)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (25 1)  (953 177)  (953 177)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g0_2
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (944 178)  (944 178)  routing T_18_11.sp12_h_r_13 <X> T_18_11.lc_trk_g0_5
 (17 2)  (945 178)  (945 178)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (5 3)  (933 179)  (933 179)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_v_t_37
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (21 6)  (949 182)  (949 182)  routing T_18_11.lft_op_7 <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 182)  (952 182)  routing T_18_11.lft_op_7 <X> T_18_11.lc_trk_g1_7
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (951 183)  (951 183)  routing T_18_11.sp12_h_r_14 <X> T_18_11.lc_trk_g1_6
 (4 8)  (932 184)  (932 184)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_v_b_6
 (6 8)  (934 184)  (934 184)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_v_b_6
 (15 8)  (943 184)  (943 184)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g2_1
 (16 8)  (944 184)  (944 184)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g2_1
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (953 184)  (953 184)  routing T_18_11.sp4_h_r_34 <X> T_18_11.lc_trk_g2_2
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 184)  (961 184)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 184)  (963 184)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_4
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (5 9)  (933 185)  (933 185)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_v_b_6
 (18 9)  (946 185)  (946 185)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g2_1
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 185)  (951 185)  routing T_18_11.sp4_h_r_34 <X> T_18_11.lc_trk_g2_2
 (24 9)  (952 185)  (952 185)  routing T_18_11.sp4_h_r_34 <X> T_18_11.lc_trk_g2_2
 (26 9)  (954 185)  (954 185)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 185)  (956 185)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 185)  (958 185)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 185)  (960 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (961 185)  (961 185)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_4
 (34 9)  (962 185)  (962 185)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_4
 (35 9)  (963 185)  (963 185)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_4
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (21 10)  (949 186)  (949 186)  routing T_18_11.sp4_v_t_26 <X> T_18_11.lc_trk_g2_7
 (22 10)  (950 186)  (950 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 186)  (951 186)  routing T_18_11.sp4_v_t_26 <X> T_18_11.lc_trk_g2_7
 (27 10)  (955 186)  (955 186)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 186)  (958 186)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 186)  (961 186)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 186)  (962 186)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (42 10)  (970 186)  (970 186)  LC_5 Logic Functioning bit
 (45 10)  (973 186)  (973 186)  LC_5 Logic Functioning bit
 (50 10)  (978 186)  (978 186)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (980 186)  (980 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (949 187)  (949 187)  routing T_18_11.sp4_v_t_26 <X> T_18_11.lc_trk_g2_7
 (28 11)  (956 187)  (956 187)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 187)  (957 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 187)  (958 187)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 187)  (959 187)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (38 11)  (966 187)  (966 187)  LC_5 Logic Functioning bit
 (14 12)  (942 188)  (942 188)  routing T_18_11.sp4_v_t_21 <X> T_18_11.lc_trk_g3_0
 (15 12)  (943 188)  (943 188)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g3_1
 (16 12)  (944 188)  (944 188)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g3_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (949 188)  (949 188)  routing T_18_11.sp4_h_r_35 <X> T_18_11.lc_trk_g3_3
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 188)  (951 188)  routing T_18_11.sp4_h_r_35 <X> T_18_11.lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.sp4_h_r_35 <X> T_18_11.lc_trk_g3_3
 (26 12)  (954 188)  (954 188)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 188)  (956 188)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 188)  (958 188)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 188)  (959 188)  routing T_18_11.lc_trk_g0_5 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (41 12)  (969 188)  (969 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (52 12)  (980 188)  (980 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (942 189)  (942 189)  routing T_18_11.sp4_v_t_21 <X> T_18_11.lc_trk_g3_0
 (16 13)  (944 189)  (944 189)  routing T_18_11.sp4_v_t_21 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (946 189)  (946 189)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g3_1
 (26 13)  (954 189)  (954 189)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 189)  (955 189)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 189)  (957 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 189)  (960 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 189)  (961 189)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.input_2_6
 (34 13)  (962 189)  (962 189)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.input_2_6
 (38 13)  (966 189)  (966 189)  LC_6 Logic Functioning bit
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 190)  (951 190)  routing T_18_11.sp4_h_r_31 <X> T_18_11.lc_trk_g3_7
 (24 14)  (952 190)  (952 190)  routing T_18_11.sp4_h_r_31 <X> T_18_11.lc_trk_g3_7
 (21 15)  (949 191)  (949 191)  routing T_18_11.sp4_h_r_31 <X> T_18_11.lc_trk_g3_7


LogicTile_19_11

 (12 2)  (994 178)  (994 178)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_l_39
 (11 3)  (993 179)  (993 179)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_l_39
 (13 3)  (995 179)  (995 179)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_l_39
 (4 9)  (986 185)  (986 185)  routing T_19_11.sp4_h_l_47 <X> T_19_11.sp4_h_r_6
 (5 9)  (987 185)  (987 185)  routing T_19_11.sp4_h_r_6 <X> T_19_11.sp4_v_b_6
 (6 9)  (988 185)  (988 185)  routing T_19_11.sp4_h_l_47 <X> T_19_11.sp4_h_r_6
 (4 10)  (986 186)  (986 186)  routing T_19_11.sp4_h_r_6 <X> T_19_11.sp4_v_t_43
 (5 11)  (987 187)  (987 187)  routing T_19_11.sp4_h_r_6 <X> T_19_11.sp4_v_t_43


LogicTile_20_11

 (12 14)  (1048 190)  (1048 190)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_46
 (11 15)  (1047 191)  (1047 191)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_46
 (13 15)  (1049 191)  (1049 191)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_46


LogicTile_26_11

 (3 2)  (1351 178)  (1351 178)  routing T_26_11.sp12_v_t_23 <X> T_26_11.sp12_h_l_23


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_12_10

 (12 0)  (612 160)  (612 160)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_r_2
 (26 0)  (626 160)  (626 160)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 160)  (628 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 160)  (630 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 160)  (635 160)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.input_2_0
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (41 0)  (641 160)  (641 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (43 0)  (643 160)  (643 160)  LC_0 Logic Functioning bit
 (26 1)  (626 161)  (626 161)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 161)  (630 161)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 161)  (631 161)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 161)  (632 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 161)  (633 161)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.input_2_0
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (40 1)  (640 161)  (640 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (42 1)  (642 161)  (642 161)  LC_0 Logic Functioning bit
 (43 1)  (643 161)  (643 161)  LC_0 Logic Functioning bit
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 162)  (633 162)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 162)  (634 162)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (37 2)  (637 162)  (637 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (40 2)  (640 162)  (640 162)  LC_1 Logic Functioning bit
 (41 2)  (641 162)  (641 162)  LC_1 Logic Functioning bit
 (42 2)  (642 162)  (642 162)  LC_1 Logic Functioning bit
 (43 2)  (643 162)  (643 162)  LC_1 Logic Functioning bit
 (50 2)  (650 162)  (650 162)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (627 163)  (627 163)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 163)  (628 163)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 163)  (631 163)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 163)  (636 163)  LC_1 Logic Functioning bit
 (37 3)  (637 163)  (637 163)  LC_1 Logic Functioning bit
 (39 3)  (639 163)  (639 163)  LC_1 Logic Functioning bit
 (40 3)  (640 163)  (640 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (42 3)  (642 163)  (642 163)  LC_1 Logic Functioning bit
 (43 3)  (643 163)  (643 163)  LC_1 Logic Functioning bit
 (12 4)  (612 164)  (612 164)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_r_5
 (22 10)  (622 170)  (622 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 170)  (626 170)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 170)  (630 170)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 170)  (631 170)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (41 10)  (641 170)  (641 170)  LC_5 Logic Functioning bit
 (43 10)  (643 170)  (643 170)  LC_5 Logic Functioning bit
 (15 11)  (615 171)  (615 171)  routing T_12_10.sp4_v_t_33 <X> T_12_10.lc_trk_g2_4
 (16 11)  (616 171)  (616 171)  routing T_12_10.sp4_v_t_33 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (621 171)  (621 171)  routing T_12_10.sp4_r_v_b_39 <X> T_12_10.lc_trk_g2_7
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 171)  (623 171)  routing T_12_10.sp4_v_b_46 <X> T_12_10.lc_trk_g2_6
 (24 11)  (624 171)  (624 171)  routing T_12_10.sp4_v_b_46 <X> T_12_10.lc_trk_g2_6
 (26 11)  (626 171)  (626 171)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 171)  (627 171)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 171)  (630 171)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 171)  (632 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 171)  (633 171)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.input_2_5
 (34 11)  (634 171)  (634 171)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.input_2_5
 (35 11)  (635 171)  (635 171)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.input_2_5
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (40 11)  (640 171)  (640 171)  LC_5 Logic Functioning bit
 (42 11)  (642 171)  (642 171)  LC_5 Logic Functioning bit
 (43 11)  (643 171)  (643 171)  LC_5 Logic Functioning bit
 (46 11)  (646 171)  (646 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (622 172)  (622 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (614 173)  (614 173)  routing T_12_10.sp4_r_v_b_40 <X> T_12_10.lc_trk_g3_0
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (621 173)  (621 173)  routing T_12_10.sp4_r_v_b_43 <X> T_12_10.lc_trk_g3_3
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 173)  (624 173)  routing T_12_10.tnl_op_2 <X> T_12_10.lc_trk_g3_2
 (25 13)  (625 173)  (625 173)  routing T_12_10.tnl_op_2 <X> T_12_10.lc_trk_g3_2
 (11 14)  (611 174)  (611 174)  routing T_12_10.sp4_h_r_5 <X> T_12_10.sp4_v_t_46
 (13 14)  (613 174)  (613 174)  routing T_12_10.sp4_h_r_5 <X> T_12_10.sp4_v_t_46
 (12 15)  (612 175)  (612 175)  routing T_12_10.sp4_h_r_5 <X> T_12_10.sp4_v_t_46
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 175)  (624 175)  routing T_12_10.tnl_op_6 <X> T_12_10.lc_trk_g3_6
 (25 15)  (625 175)  (625 175)  routing T_12_10.tnl_op_6 <X> T_12_10.lc_trk_g3_6


LogicTile_13_10

 (15 0)  (669 160)  (669 160)  routing T_13_10.lft_op_1 <X> T_13_10.lc_trk_g0_1
 (17 0)  (671 160)  (671 160)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 160)  (672 160)  routing T_13_10.lft_op_1 <X> T_13_10.lc_trk_g0_1
 (26 0)  (680 160)  (680 160)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 160)  (682 160)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 160)  (684 160)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 160)  (687 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 160)  (688 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (38 0)  (692 160)  (692 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (43 0)  (697 160)  (697 160)  LC_0 Logic Functioning bit
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 161)  (677 161)  routing T_13_10.sp4_v_b_18 <X> T_13_10.lc_trk_g0_2
 (24 1)  (678 161)  (678 161)  routing T_13_10.sp4_v_b_18 <X> T_13_10.lc_trk_g0_2
 (26 1)  (680 161)  (680 161)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 161)  (681 161)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 161)  (682 161)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 161)  (683 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 161)  (684 161)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 161)  (685 161)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (38 1)  (692 161)  (692 161)  LC_0 Logic Functioning bit
 (40 1)  (694 161)  (694 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (43 1)  (697 161)  (697 161)  LC_0 Logic Functioning bit
 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (1 2)  (655 162)  (655 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 162)  (684 162)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 162)  (685 162)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 162)  (687 162)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (37 2)  (691 162)  (691 162)  LC_1 Logic Functioning bit
 (38 2)  (692 162)  (692 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (43 2)  (697 162)  (697 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (46 2)  (700 162)  (700 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 162)  (704 162)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (707 162)  (707 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (29 3)  (683 163)  (683 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 163)  (685 163)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (37 3)  (691 163)  (691 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (40 3)  (694 163)  (694 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (22 10)  (676 170)  (676 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 170)  (677 170)  routing T_13_10.sp4_v_b_47 <X> T_13_10.lc_trk_g2_7
 (24 10)  (678 170)  (678 170)  routing T_13_10.sp4_v_b_47 <X> T_13_10.lc_trk_g2_7
 (14 11)  (668 171)  (668 171)  routing T_13_10.sp4_r_v_b_36 <X> T_13_10.lc_trk_g2_4
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 171)  (676 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (5 12)  (659 172)  (659 172)  routing T_13_10.sp4_v_t_44 <X> T_13_10.sp4_h_r_9
 (22 13)  (676 173)  (676 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (675 174)  (675 174)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g3_7
 (22 14)  (676 174)  (676 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 174)  (677 174)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g3_7
 (21 15)  (675 175)  (675 175)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g3_7


LogicTile_14_10

 (10 0)  (718 160)  (718 160)  routing T_14_10.sp4_v_t_45 <X> T_14_10.sp4_h_r_1
 (22 1)  (730 161)  (730 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 161)  (733 161)  routing T_14_10.sp4_r_v_b_33 <X> T_14_10.lc_trk_g0_2
 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 162)  (722 162)  routing T_14_10.sp4_v_t_1 <X> T_14_10.lc_trk_g0_4
 (17 2)  (725 162)  (725 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (14 3)  (722 163)  (722 163)  routing T_14_10.sp4_v_t_1 <X> T_14_10.lc_trk_g0_4
 (16 3)  (724 163)  (724 163)  routing T_14_10.sp4_v_t_1 <X> T_14_10.lc_trk_g0_4
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (726 163)  (726 163)  routing T_14_10.sp4_r_v_b_29 <X> T_14_10.lc_trk_g0_5
 (0 4)  (708 164)  (708 164)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (734 164)  (734 164)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 164)  (738 164)  routing T_14_10.lc_trk_g0_5 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 164)  (739 164)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 164)  (744 164)  LC_2 Logic Functioning bit
 (37 4)  (745 164)  (745 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (42 4)  (750 164)  (750 164)  LC_2 Logic Functioning bit
 (43 4)  (751 164)  (751 164)  LC_2 Logic Functioning bit
 (0 5)  (708 165)  (708 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 165)  (740 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 165)  (743 165)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.input_2_2
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (38 5)  (746 165)  (746 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (40 5)  (748 165)  (748 165)  LC_2 Logic Functioning bit
 (43 5)  (751 165)  (751 165)  LC_2 Logic Functioning bit
 (25 6)  (733 166)  (733 166)  routing T_14_10.sp4_v_t_3 <X> T_14_10.lc_trk_g1_6
 (27 6)  (735 166)  (735 166)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 166)  (736 166)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 166)  (741 166)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (37 6)  (745 166)  (745 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (40 6)  (748 166)  (748 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (42 6)  (750 166)  (750 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (45 6)  (753 166)  (753 166)  LC_3 Logic Functioning bit
 (46 6)  (754 166)  (754 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 166)  (758 166)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 167)  (731 167)  routing T_14_10.sp4_v_t_3 <X> T_14_10.lc_trk_g1_6
 (25 7)  (733 167)  (733 167)  routing T_14_10.sp4_v_t_3 <X> T_14_10.lc_trk_g1_6
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (40 7)  (748 167)  (748 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (42 7)  (750 167)  (750 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (15 8)  (723 168)  (723 168)  routing T_14_10.sp4_v_t_28 <X> T_14_10.lc_trk_g2_1
 (16 8)  (724 168)  (724 168)  routing T_14_10.sp4_v_t_28 <X> T_14_10.lc_trk_g2_1
 (17 8)  (725 168)  (725 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 170)  (739 170)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (14 11)  (722 171)  (722 171)  routing T_14_10.sp4_r_v_b_36 <X> T_14_10.lc_trk_g2_4
 (17 11)  (725 171)  (725 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (735 171)  (735 171)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 171)  (736 171)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 171)  (737 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 171)  (738 171)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (41 11)  (749 171)  (749 171)  LC_5 Logic Functioning bit
 (43 11)  (751 171)  (751 171)  LC_5 Logic Functioning bit
 (15 12)  (723 172)  (723 172)  routing T_14_10.sp4_v_t_28 <X> T_14_10.lc_trk_g3_1
 (16 12)  (724 172)  (724 172)  routing T_14_10.sp4_v_t_28 <X> T_14_10.lc_trk_g3_1
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (730 172)  (730 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 172)  (733 172)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g3_2
 (26 12)  (734 172)  (734 172)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 172)  (736 172)  routing T_14_10.lc_trk_g2_1 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 172)  (741 172)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 172)  (742 172)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (40 12)  (748 172)  (748 172)  LC_6 Logic Functioning bit
 (41 12)  (749 172)  (749 172)  LC_6 Logic Functioning bit
 (42 12)  (750 172)  (750 172)  LC_6 Logic Functioning bit
 (43 12)  (751 172)  (751 172)  LC_6 Logic Functioning bit
 (45 12)  (753 172)  (753 172)  LC_6 Logic Functioning bit
 (50 12)  (758 172)  (758 172)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 173)  (722 173)  routing T_14_10.sp4_r_v_b_40 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 173)  (730 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 173)  (731 173)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g3_2
 (24 13)  (732 173)  (732 173)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g3_2
 (28 13)  (736 173)  (736 173)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 173)  (739 173)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (41 13)  (749 173)  (749 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (43 13)  (751 173)  (751 173)  LC_6 Logic Functioning bit
 (46 13)  (754 173)  (754 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_15_10

 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 160)  (790 160)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 160)  (795 160)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 160)  (797 160)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.input_2_0
 (26 1)  (788 161)  (788 161)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 161)  (789 161)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 161)  (792 161)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 161)  (794 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 161)  (797 161)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.input_2_0
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (46 1)  (808 161)  (808 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (4 2)  (766 162)  (766 162)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_v_t_37
 (25 2)  (787 162)  (787 162)  routing T_15_10.lft_op_6 <X> T_15_10.lc_trk_g0_6
 (5 3)  (767 163)  (767 163)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_v_t_37
 (22 3)  (784 163)  (784 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 163)  (786 163)  routing T_15_10.lft_op_6 <X> T_15_10.lc_trk_g0_6
 (21 4)  (783 164)  (783 164)  routing T_15_10.lft_op_3 <X> T_15_10.lc_trk_g1_3
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 164)  (786 164)  routing T_15_10.lft_op_3 <X> T_15_10.lc_trk_g1_3
 (15 8)  (777 168)  (777 168)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g2_1
 (16 8)  (778 168)  (778 168)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g2_1
 (25 12)  (787 172)  (787 172)  routing T_15_10.sp4_h_r_42 <X> T_15_10.lc_trk_g3_2
 (22 13)  (784 173)  (784 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 173)  (785 173)  routing T_15_10.sp4_h_r_42 <X> T_15_10.lc_trk_g3_2
 (24 13)  (786 173)  (786 173)  routing T_15_10.sp4_h_r_42 <X> T_15_10.lc_trk_g3_2
 (25 13)  (787 173)  (787 173)  routing T_15_10.sp4_h_r_42 <X> T_15_10.lc_trk_g3_2
 (9 15)  (771 175)  (771 175)  routing T_15_10.sp4_v_b_2 <X> T_15_10.sp4_v_t_47
 (10 15)  (772 175)  (772 175)  routing T_15_10.sp4_v_b_2 <X> T_15_10.sp4_v_t_47


LogicTile_16_10

 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 160)  (839 160)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g0_3
 (24 0)  (840 160)  (840 160)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g0_3
 (21 1)  (837 161)  (837 161)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g0_3
 (15 2)  (831 162)  (831 162)  routing T_16_10.sp4_h_r_5 <X> T_16_10.lc_trk_g0_5
 (16 2)  (832 162)  (832 162)  routing T_16_10.sp4_h_r_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (834 163)  (834 163)  routing T_16_10.sp4_h_r_5 <X> T_16_10.lc_trk_g0_5
 (12 4)  (828 164)  (828 164)  routing T_16_10.sp4_h_l_39 <X> T_16_10.sp4_h_r_5
 (26 4)  (842 164)  (842 164)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 164)  (846 164)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 164)  (847 164)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 164)  (851 164)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_2
 (37 4)  (853 164)  (853 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (40 4)  (856 164)  (856 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (4 5)  (820 165)  (820 165)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_h_r_3
 (6 5)  (822 165)  (822 165)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_h_r_3
 (13 5)  (829 165)  (829 165)  routing T_16_10.sp4_h_l_39 <X> T_16_10.sp4_h_r_5
 (27 5)  (843 165)  (843 165)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 165)  (844 165)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 165)  (848 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 165)  (849 165)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_2
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (40 5)  (856 165)  (856 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (42 5)  (858 165)  (858 165)  LC_2 Logic Functioning bit
 (25 6)  (841 166)  (841 166)  routing T_16_10.wire_logic_cluster/lc_6/out <X> T_16_10.lc_trk_g1_6
 (26 6)  (842 166)  (842 166)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 166)  (844 166)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 166)  (846 166)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 166)  (847 166)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 166)  (849 166)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 166)  (853 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (40 6)  (856 166)  (856 166)  LC_3 Logic Functioning bit
 (22 7)  (838 167)  (838 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (843 167)  (843 167)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 167)  (844 167)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 167)  (848 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 167)  (851 167)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.input_2_3
 (41 7)  (857 167)  (857 167)  LC_3 Logic Functioning bit
 (43 7)  (859 167)  (859 167)  LC_3 Logic Functioning bit
 (14 10)  (830 170)  (830 170)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (25 10)  (841 170)  (841 170)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (14 11)  (830 171)  (830 171)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (15 11)  (831 171)  (831 171)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (16 11)  (832 171)  (832 171)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 171)  (839 171)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (24 11)  (840 171)  (840 171)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (25 11)  (841 171)  (841 171)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (27 12)  (843 172)  (843 172)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 172)  (844 172)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 172)  (846 172)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (856 172)  (856 172)  LC_6 Logic Functioning bit
 (42 12)  (858 172)  (858 172)  LC_6 Logic Functioning bit
 (53 12)  (869 172)  (869 172)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (30 13)  (846 173)  (846 173)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 173)  (847 173)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 173)  (856 173)  LC_6 Logic Functioning bit
 (42 13)  (858 173)  (858 173)  LC_6 Logic Functioning bit
 (46 13)  (862 173)  (862 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (864 173)  (864 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (830 174)  (830 174)  routing T_16_10.sp4_h_r_36 <X> T_16_10.lc_trk_g3_4
 (15 14)  (831 174)  (831 174)  routing T_16_10.sp4_h_r_45 <X> T_16_10.lc_trk_g3_5
 (16 14)  (832 174)  (832 174)  routing T_16_10.sp4_h_r_45 <X> T_16_10.lc_trk_g3_5
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 174)  (834 174)  routing T_16_10.sp4_h_r_45 <X> T_16_10.lc_trk_g3_5
 (25 14)  (841 174)  (841 174)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (26 14)  (842 174)  (842 174)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 174)  (846 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (42 14)  (858 174)  (858 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (50 14)  (866 174)  (866 174)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (831 175)  (831 175)  routing T_16_10.sp4_h_r_36 <X> T_16_10.lc_trk_g3_4
 (16 15)  (832 175)  (832 175)  routing T_16_10.sp4_h_r_36 <X> T_16_10.lc_trk_g3_4
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (834 175)  (834 175)  routing T_16_10.sp4_h_r_45 <X> T_16_10.lc_trk_g3_5
 (22 15)  (838 175)  (838 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 175)  (839 175)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (24 15)  (840 175)  (840 175)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (25 15)  (841 175)  (841 175)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (29 15)  (845 175)  (845 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (8 1)  (882 161)  (882 161)  routing T_17_10.sp4_h_l_36 <X> T_17_10.sp4_v_b_1
 (9 1)  (883 161)  (883 161)  routing T_17_10.sp4_h_l_36 <X> T_17_10.sp4_v_b_1
 (22 1)  (896 161)  (896 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 161)  (897 161)  routing T_17_10.sp4_v_b_18 <X> T_17_10.lc_trk_g0_2
 (24 1)  (898 161)  (898 161)  routing T_17_10.sp4_v_b_18 <X> T_17_10.lc_trk_g0_2
 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 162)  (889 162)  routing T_17_10.sp4_h_r_5 <X> T_17_10.lc_trk_g0_5
 (16 2)  (890 162)  (890 162)  routing T_17_10.sp4_h_r_5 <X> T_17_10.lc_trk_g0_5
 (17 2)  (891 162)  (891 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (899 162)  (899 162)  routing T_17_10.sp4_h_r_14 <X> T_17_10.lc_trk_g0_6
 (18 3)  (892 163)  (892 163)  routing T_17_10.sp4_h_r_5 <X> T_17_10.lc_trk_g0_5
 (22 3)  (896 163)  (896 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 163)  (897 163)  routing T_17_10.sp4_h_r_14 <X> T_17_10.lc_trk_g0_6
 (24 3)  (898 163)  (898 163)  routing T_17_10.sp4_h_r_14 <X> T_17_10.lc_trk_g0_6
 (1 4)  (875 164)  (875 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (883 164)  (883 164)  routing T_17_10.sp4_h_l_36 <X> T_17_10.sp4_h_r_4
 (10 4)  (884 164)  (884 164)  routing T_17_10.sp4_h_l_36 <X> T_17_10.sp4_h_r_4
 (21 4)  (895 164)  (895 164)  routing T_17_10.sp4_h_r_11 <X> T_17_10.lc_trk_g1_3
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 164)  (897 164)  routing T_17_10.sp4_h_r_11 <X> T_17_10.lc_trk_g1_3
 (24 4)  (898 164)  (898 164)  routing T_17_10.sp4_h_r_11 <X> T_17_10.lc_trk_g1_3
 (1 5)  (875 165)  (875 165)  routing T_17_10.lc_trk_g0_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (11 5)  (885 165)  (885 165)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_h_r_5
 (13 5)  (887 165)  (887 165)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_h_r_5
 (14 7)  (888 167)  (888 167)  routing T_17_10.sp4_h_r_4 <X> T_17_10.lc_trk_g1_4
 (15 7)  (889 167)  (889 167)  routing T_17_10.sp4_h_r_4 <X> T_17_10.lc_trk_g1_4
 (16 7)  (890 167)  (890 167)  routing T_17_10.sp4_h_r_4 <X> T_17_10.lc_trk_g1_4
 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (11 10)  (885 170)  (885 170)  routing T_17_10.sp4_v_b_5 <X> T_17_10.sp4_v_t_45
 (12 10)  (886 170)  (886 170)  routing T_17_10.sp4_v_t_39 <X> T_17_10.sp4_h_l_45
 (11 11)  (885 171)  (885 171)  routing T_17_10.sp4_v_t_39 <X> T_17_10.sp4_h_l_45
 (12 11)  (886 171)  (886 171)  routing T_17_10.sp4_v_b_5 <X> T_17_10.sp4_v_t_45
 (13 11)  (887 171)  (887 171)  routing T_17_10.sp4_v_t_39 <X> T_17_10.sp4_h_l_45
 (13 12)  (887 172)  (887 172)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_11
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 172)  (904 172)  routing T_17_10.lc_trk_g0_5 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 172)  (905 172)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 172)  (908 172)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 172)  (909 172)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.input_2_6
 (45 12)  (919 172)  (919 172)  LC_6 Logic Functioning bit
 (52 12)  (926 172)  (926 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (885 173)  (885 173)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_h_r_11
 (12 13)  (886 173)  (886 173)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_11
 (26 13)  (900 173)  (900 173)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 173)  (901 173)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 173)  (906 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 173)  (909 173)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.input_2_6
 (41 13)  (915 173)  (915 173)  LC_6 Logic Functioning bit
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (879 175)  (879 175)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_t_44


LogicTile_18_10

 (22 0)  (950 160)  (950 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 160)  (951 160)  routing T_18_10.sp4_v_b_19 <X> T_18_10.lc_trk_g0_3
 (24 0)  (952 160)  (952 160)  routing T_18_10.sp4_v_b_19 <X> T_18_10.lc_trk_g0_3
 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 160)  (955 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 160)  (963 160)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.input_2_0
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (52 0)  (980 160)  (980 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (936 161)  (936 161)  routing T_18_10.sp4_h_l_36 <X> T_18_10.sp4_v_b_1
 (9 1)  (937 161)  (937 161)  routing T_18_10.sp4_h_l_36 <X> T_18_10.sp4_v_b_1
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 161)  (955 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 161)  (958 161)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 161)  (959 161)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 161)  (961 161)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.input_2_0
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 164)  (928 164)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (1 4)  (929 164)  (929 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 165)  (928 165)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (1 5)  (929 165)  (929 165)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (14 10)  (942 170)  (942 170)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g2_4
 (15 10)  (943 170)  (943 170)  routing T_18_10.sp4_h_l_16 <X> T_18_10.lc_trk_g2_5
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp4_h_l_16 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (15 11)  (943 171)  (943 171)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g2_4
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (946 171)  (946 171)  routing T_18_10.sp4_h_l_16 <X> T_18_10.lc_trk_g2_5
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 171)  (953 171)  routing T_18_10.sp4_r_v_b_38 <X> T_18_10.lc_trk_g2_6
 (22 12)  (950 172)  (950 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.tnl_op_2 <X> T_18_10.lc_trk_g3_2
 (25 13)  (953 173)  (953 173)  routing T_18_10.tnl_op_2 <X> T_18_10.lc_trk_g3_2
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 174)  (952 174)  routing T_18_10.tnl_op_7 <X> T_18_10.lc_trk_g3_7
 (28 14)  (956 174)  (956 174)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 174)  (958 174)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 174)  (963 174)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.input_2_7
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (52 14)  (980 174)  (980 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (949 175)  (949 175)  routing T_18_10.tnl_op_7 <X> T_18_10.lc_trk_g3_7
 (22 15)  (950 175)  (950 175)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (951 175)  (951 175)  routing T_18_10.sp12_v_t_21 <X> T_18_10.lc_trk_g3_6
 (25 15)  (953 175)  (953 175)  routing T_18_10.sp12_v_t_21 <X> T_18_10.lc_trk_g3_6
 (26 15)  (954 175)  (954 175)  routing T_18_10.lc_trk_g0_3 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 175)  (958 175)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 175)  (959 175)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 175)  (960 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (961 175)  (961 175)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.input_2_7
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit


LogicTile_29_10

 (9 12)  (1519 172)  (1519 172)  routing T_29_10.sp4_v_t_47 <X> T_29_10.sp4_h_r_10


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span4_horz_47 <X> T_33_10.lc_trk_g0_7
 (6 6)  (1732 166)  (1732 166)  routing T_33_10.span4_horz_47 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 166)  (1734 166)  routing T_33_10.span4_horz_47 <X> T_33_10.lc_trk_g0_7
 (8 7)  (1734 167)  (1734 167)  routing T_33_10.span4_horz_47 <X> T_33_10.lc_trk_g0_7
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (7 13)  (241 157)  (241 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (31 6)  (631 150)  (631 150)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 150)  (633 150)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 150)  (634 150)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 150)  (640 150)  LC_3 Logic Functioning bit
 (42 6)  (642 150)  (642 150)  LC_3 Logic Functioning bit
 (51 6)  (651 150)  (651 150)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (626 151)  (626 151)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 151)  (627 151)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (41 7)  (641 151)  (641 151)  LC_3 Logic Functioning bit
 (43 7)  (643 151)  (643 151)  LC_3 Logic Functioning bit
 (25 12)  (625 156)  (625 156)  routing T_12_9.sp4_v_t_23 <X> T_12_9.lc_trk_g3_2
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (622 157)  (622 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 157)  (623 157)  routing T_12_9.sp4_v_t_23 <X> T_12_9.lc_trk_g3_2
 (25 13)  (625 157)  (625 157)  routing T_12_9.sp4_v_t_23 <X> T_12_9.lc_trk_g3_2
 (16 14)  (616 158)  (616 158)  routing T_12_9.sp12_v_t_10 <X> T_12_9.lc_trk_g3_5
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 8)  (661 152)  (661 152)  Column buffer control bit: LH_colbuf_cntl_1

 (4 13)  (658 157)  (658 157)  routing T_13_9.sp4_v_t_41 <X> T_13_9.sp4_h_r_9
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 8)  (715 152)  (715 152)  Column buffer control bit: LH_colbuf_cntl_1

 (26 8)  (734 152)  (734 152)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 152)  (735 152)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 152)  (736 152)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 152)  (741 152)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 152)  (744 152)  LC_4 Logic Functioning bit
 (38 8)  (746 152)  (746 152)  LC_4 Logic Functioning bit
 (41 8)  (749 152)  (749 152)  LC_4 Logic Functioning bit
 (43 8)  (751 152)  (751 152)  LC_4 Logic Functioning bit
 (26 9)  (734 153)  (734 153)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 153)  (735 153)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 153)  (736 153)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 153)  (745 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (41 9)  (749 153)  (749 153)  LC_4 Logic Functioning bit
 (43 9)  (751 153)  (751 153)  LC_4 Logic Functioning bit
 (16 10)  (724 154)  (724 154)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g2_5
 (17 10)  (725 154)  (725 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 154)  (726 154)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g2_5
 (18 11)  (726 155)  (726 155)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g2_5
 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (16 13)  (724 157)  (724 157)  routing T_14_9.sp12_v_b_8 <X> T_14_9.lc_trk_g3_0
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 14)  (729 158)  (729 158)  routing T_14_9.sp12_v_b_7 <X> T_14_9.lc_trk_g3_7
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 158)  (732 158)  routing T_14_9.sp12_v_b_7 <X> T_14_9.lc_trk_g3_7
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (729 159)  (729 159)  routing T_14_9.sp12_v_b_7 <X> T_14_9.lc_trk_g3_7


LogicTile_15_9

 (14 2)  (776 146)  (776 146)  routing T_15_9.lft_op_4 <X> T_15_9.lc_trk_g0_4
 (22 2)  (784 146)  (784 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (788 146)  (788 146)  routing T_15_9.lc_trk_g0_7 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 146)  (792 146)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 146)  (793 146)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 146)  (795 146)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 146)  (798 146)  LC_1 Logic Functioning bit
 (38 2)  (800 146)  (800 146)  LC_1 Logic Functioning bit
 (39 2)  (801 146)  (801 146)  LC_1 Logic Functioning bit
 (41 2)  (803 146)  (803 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (15 3)  (777 147)  (777 147)  routing T_15_9.lft_op_4 <X> T_15_9.lc_trk_g0_4
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (783 147)  (783 147)  routing T_15_9.sp4_r_v_b_31 <X> T_15_9.lc_trk_g0_7
 (26 3)  (788 147)  (788 147)  routing T_15_9.lc_trk_g0_7 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 147)  (791 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 147)  (793 147)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 147)  (794 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 147)  (795 147)  routing T_15_9.lc_trk_g2_1 <X> T_15_9.input_2_1
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (38 3)  (800 147)  (800 147)  LC_1 Logic Functioning bit
 (43 3)  (805 147)  (805 147)  LC_1 Logic Functioning bit
 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (15 8)  (777 152)  (777 152)  routing T_15_9.sp4_h_r_33 <X> T_15_9.lc_trk_g2_1
 (16 8)  (778 152)  (778 152)  routing T_15_9.sp4_h_r_33 <X> T_15_9.lc_trk_g2_1
 (17 8)  (779 152)  (779 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 152)  (780 152)  routing T_15_9.sp4_h_r_33 <X> T_15_9.lc_trk_g2_1
 (22 11)  (784 155)  (784 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 155)  (787 155)  routing T_15_9.sp4_r_v_b_38 <X> T_15_9.lc_trk_g2_6
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (13 14)  (775 158)  (775 158)  routing T_15_9.sp4_v_b_11 <X> T_15_9.sp4_v_t_46
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (22 1)  (838 145)  (838 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 148)  (817 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 148)  (831 148)  routing T_16_9.lft_op_1 <X> T_16_9.lc_trk_g1_1
 (17 4)  (833 148)  (833 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 148)  (834 148)  routing T_16_9.lft_op_1 <X> T_16_9.lc_trk_g1_1
 (1 5)  (817 149)  (817 149)  routing T_16_9.lc_trk_g0_2 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (22 5)  (838 149)  (838 149)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 149)  (840 149)  routing T_16_9.top_op_2 <X> T_16_9.lc_trk_g1_2
 (25 5)  (841 149)  (841 149)  routing T_16_9.top_op_2 <X> T_16_9.lc_trk_g1_2
 (22 6)  (838 150)  (838 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 150)  (840 150)  routing T_16_9.top_op_7 <X> T_16_9.lc_trk_g1_7
 (27 6)  (843 150)  (843 150)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 150)  (845 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 150)  (846 150)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 150)  (850 150)  routing T_16_9.lc_trk_g1_1 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 150)  (852 150)  LC_3 Logic Functioning bit
 (38 6)  (854 150)  (854 150)  LC_3 Logic Functioning bit
 (41 6)  (857 150)  (857 150)  LC_3 Logic Functioning bit
 (43 6)  (859 150)  (859 150)  LC_3 Logic Functioning bit
 (45 6)  (861 150)  (861 150)  LC_3 Logic Functioning bit
 (51 6)  (867 150)  (867 150)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (837 151)  (837 151)  routing T_16_9.top_op_7 <X> T_16_9.lc_trk_g1_7
 (26 7)  (842 151)  (842 151)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 151)  (843 151)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 151)  (845 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 151)  (846 151)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 151)  (853 151)  LC_3 Logic Functioning bit
 (39 7)  (855 151)  (855 151)  LC_3 Logic Functioning bit
 (41 7)  (857 151)  (857 151)  LC_3 Logic Functioning bit
 (43 7)  (859 151)  (859 151)  LC_3 Logic Functioning bit
 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (4 6)  (986 150)  (986 150)  routing T_19_9.sp4_v_b_3 <X> T_19_9.sp4_v_t_38
 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (13 8)  (409 136)  (409 136)  routing T_8_8.sp4_v_t_45 <X> T_8_8.sp4_v_b_8


LogicTile_9_8



LogicTile_10_8

 (7 15)  (499 143)  (499 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_8

 (9 9)  (555 137)  (555 137)  routing T_11_8.sp4_v_t_42 <X> T_11_8.sp4_v_b_7


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (9 7)  (771 135)  (771 135)  routing T_15_8.sp4_v_b_4 <X> T_15_8.sp4_v_t_41
 (4 8)  (766 136)  (766 136)  routing T_15_8.sp4_v_t_47 <X> T_15_8.sp4_v_b_6
 (6 8)  (768 136)  (768 136)  routing T_15_8.sp4_v_t_47 <X> T_15_8.sp4_v_b_6


LogicTile_16_8



LogicTile_17_8

 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 6)  (906 134)  (906 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 134)  (907 134)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 134)  (908 134)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 134)  (910 134)  LC_3 Logic Functioning bit
 (37 6)  (911 134)  (911 134)  LC_3 Logic Functioning bit
 (38 6)  (912 134)  (912 134)  LC_3 Logic Functioning bit
 (39 6)  (913 134)  (913 134)  LC_3 Logic Functioning bit
 (45 6)  (919 134)  (919 134)  LC_3 Logic Functioning bit
 (46 6)  (920 134)  (920 134)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (36 7)  (910 135)  (910 135)  LC_3 Logic Functioning bit
 (37 7)  (911 135)  (911 135)  LC_3 Logic Functioning bit
 (38 7)  (912 135)  (912 135)  LC_3 Logic Functioning bit
 (39 7)  (913 135)  (913 135)  LC_3 Logic Functioning bit
 (44 7)  (918 135)  (918 135)  LC_3 Logic Functioning bit
 (16 12)  (890 140)  (890 140)  routing T_17_8.sp4_v_t_12 <X> T_17_8.lc_trk_g3_1
 (17 12)  (891 140)  (891 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 140)  (892 140)  routing T_17_8.sp4_v_t_12 <X> T_17_8.lc_trk_g3_1
 (21 12)  (895 140)  (895 140)  routing T_17_8.sp4_v_t_22 <X> T_17_8.lc_trk_g3_3
 (22 12)  (896 140)  (896 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 140)  (897 140)  routing T_17_8.sp4_v_t_22 <X> T_17_8.lc_trk_g3_3
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (895 141)  (895 141)  routing T_17_8.sp4_v_t_22 <X> T_17_8.lc_trk_g3_3
 (0 14)  (874 142)  (874 142)  routing T_17_8.glb_netwk_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (906 142)  (906 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 142)  (907 142)  routing T_17_8.lc_trk_g3_3 <X> T_17_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 142)  (908 142)  routing T_17_8.lc_trk_g3_3 <X> T_17_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 142)  (910 142)  LC_7 Logic Functioning bit
 (37 14)  (911 142)  (911 142)  LC_7 Logic Functioning bit
 (38 14)  (912 142)  (912 142)  LC_7 Logic Functioning bit
 (39 14)  (913 142)  (913 142)  LC_7 Logic Functioning bit
 (45 14)  (919 142)  (919 142)  LC_7 Logic Functioning bit
 (52 14)  (926 142)  (926 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (905 143)  (905 143)  routing T_17_8.lc_trk_g3_3 <X> T_17_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 143)  (910 143)  LC_7 Logic Functioning bit
 (37 15)  (911 143)  (911 143)  LC_7 Logic Functioning bit
 (38 15)  (912 143)  (912 143)  LC_7 Logic Functioning bit
 (39 15)  (913 143)  (913 143)  LC_7 Logic Functioning bit
 (44 15)  (918 143)  (918 143)  LC_7 Logic Functioning bit


LogicTile_18_8

 (7 13)  (935 141)  (935 141)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_8



LogicTile_20_8

 (12 0)  (1048 128)  (1048 128)  routing T_20_8.sp4_h_l_46 <X> T_20_8.sp4_h_r_2
 (13 1)  (1049 129)  (1049 129)  routing T_20_8.sp4_h_l_46 <X> T_20_8.sp4_h_r_2


LogicTile_21_8



LogicTile_22_8

 (4 8)  (1148 136)  (1148 136)  routing T_22_8.sp4_v_t_43 <X> T_22_8.sp4_v_b_6


LogicTile_23_8



LogicTile_24_8

 (13 0)  (1265 128)  (1265 128)  routing T_24_8.sp4_h_l_39 <X> T_24_8.sp4_v_b_2
 (12 1)  (1264 129)  (1264 129)  routing T_24_8.sp4_h_l_39 <X> T_24_8.sp4_v_b_2


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 129)  (1740 129)  routing T_33_8.span4_vert_t_12 <X> T_33_8.span4_vert_b_0
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_vert_t_15 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (11 0)  (191 112)  (191 112)  routing T_4_7.sp4_h_r_9 <X> T_4_7.sp4_v_b_2


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (5 14)  (401 126)  (401 126)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_h_l_44
 (4 15)  (400 127)  (400 127)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_h_l_44


LogicTile_10_7

 (17 3)  (509 115)  (509 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (492 118)  (492 118)  routing T_10_7.glb_netwk_6 <X> T_10_7.glb2local_0
 (1 6)  (493 118)  (493 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (493 119)  (493 119)  routing T_10_7.glb_netwk_6 <X> T_10_7.glb2local_0
 (31 14)  (523 126)  (523 126)  routing T_10_7.lc_trk_g0_4 <X> T_10_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 126)  (524 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (532 126)  (532 126)  LC_7 Logic Functioning bit
 (41 14)  (533 126)  (533 126)  LC_7 Logic Functioning bit
 (42 14)  (534 126)  (534 126)  LC_7 Logic Functioning bit
 (43 14)  (535 126)  (535 126)  LC_7 Logic Functioning bit
 (46 14)  (538 126)  (538 126)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (40 15)  (532 127)  (532 127)  LC_7 Logic Functioning bit
 (41 15)  (533 127)  (533 127)  LC_7 Logic Functioning bit
 (42 15)  (534 127)  (534 127)  LC_7 Logic Functioning bit
 (43 15)  (535 127)  (535 127)  LC_7 Logic Functioning bit


LogicTile_13_7

 (13 6)  (667 118)  (667 118)  routing T_13_7.sp4_h_r_5 <X> T_13_7.sp4_v_t_40
 (12 7)  (666 119)  (666 119)  routing T_13_7.sp4_h_r_5 <X> T_13_7.sp4_v_t_40


LogicTile_14_7

 (36 0)  (744 112)  (744 112)  LC_0 Logic Functioning bit
 (37 0)  (745 112)  (745 112)  LC_0 Logic Functioning bit
 (38 0)  (746 112)  (746 112)  LC_0 Logic Functioning bit
 (39 0)  (747 112)  (747 112)  LC_0 Logic Functioning bit
 (40 0)  (748 112)  (748 112)  LC_0 Logic Functioning bit
 (41 0)  (749 112)  (749 112)  LC_0 Logic Functioning bit
 (42 0)  (750 112)  (750 112)  LC_0 Logic Functioning bit
 (43 0)  (751 112)  (751 112)  LC_0 Logic Functioning bit
 (46 0)  (754 112)  (754 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (744 113)  (744 113)  LC_0 Logic Functioning bit
 (37 1)  (745 113)  (745 113)  LC_0 Logic Functioning bit
 (38 1)  (746 113)  (746 113)  LC_0 Logic Functioning bit
 (39 1)  (747 113)  (747 113)  LC_0 Logic Functioning bit
 (40 1)  (748 113)  (748 113)  LC_0 Logic Functioning bit
 (41 1)  (749 113)  (749 113)  LC_0 Logic Functioning bit
 (42 1)  (750 113)  (750 113)  LC_0 Logic Functioning bit
 (43 1)  (751 113)  (751 113)  LC_0 Logic Functioning bit
 (13 13)  (721 125)  (721 125)  routing T_14_7.sp4_v_t_43 <X> T_14_7.sp4_h_r_11


LogicTile_16_7

 (3 12)  (819 124)  (819 124)  routing T_16_7.sp12_v_t_22 <X> T_16_7.sp12_h_r_1


LogicTile_17_7

 (0 2)  (874 114)  (874 114)  routing T_17_7.glb_netwk_6 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (1 2)  (875 114)  (875 114)  routing T_17_7.glb_netwk_6 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (2 2)  (876 114)  (876 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 8)  (905 120)  (905 120)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 120)  (906 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 120)  (907 120)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 120)  (908 120)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 120)  (910 120)  LC_4 Logic Functioning bit
 (37 8)  (911 120)  (911 120)  LC_4 Logic Functioning bit
 (38 8)  (912 120)  (912 120)  LC_4 Logic Functioning bit
 (39 8)  (913 120)  (913 120)  LC_4 Logic Functioning bit
 (45 8)  (919 120)  (919 120)  LC_4 Logic Functioning bit
 (47 8)  (921 120)  (921 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (905 121)  (905 121)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 121)  (910 121)  LC_4 Logic Functioning bit
 (37 9)  (911 121)  (911 121)  LC_4 Logic Functioning bit
 (38 9)  (912 121)  (912 121)  LC_4 Logic Functioning bit
 (39 9)  (913 121)  (913 121)  LC_4 Logic Functioning bit
 (44 9)  (918 121)  (918 121)  LC_4 Logic Functioning bit
 (3 12)  (877 124)  (877 124)  routing T_17_7.sp12_v_t_22 <X> T_17_7.sp12_h_r_1
 (11 12)  (885 124)  (885 124)  routing T_17_7.sp4_h_l_40 <X> T_17_7.sp4_v_b_11
 (13 12)  (887 124)  (887 124)  routing T_17_7.sp4_h_l_40 <X> T_17_7.sp4_v_b_11
 (12 13)  (886 125)  (886 125)  routing T_17_7.sp4_h_l_40 <X> T_17_7.sp4_v_b_11
 (0 14)  (874 126)  (874 126)  routing T_17_7.glb_netwk_4 <X> T_17_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 126)  (875 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 126)  (899 126)  routing T_17_7.sp4_h_r_46 <X> T_17_7.lc_trk_g3_6
 (22 15)  (896 127)  (896 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 127)  (897 127)  routing T_17_7.sp4_h_r_46 <X> T_17_7.lc_trk_g3_6
 (24 15)  (898 127)  (898 127)  routing T_17_7.sp4_h_r_46 <X> T_17_7.lc_trk_g3_6
 (25 15)  (899 127)  (899 127)  routing T_17_7.sp4_h_r_46 <X> T_17_7.lc_trk_g3_6


LogicTile_18_7

 (0 2)  (928 114)  (928 114)  routing T_18_7.glb_netwk_6 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (1 2)  (929 114)  (929 114)  routing T_18_7.glb_netwk_6 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (2 2)  (930 114)  (930 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (959 118)  (959 118)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 118)  (960 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 118)  (961 118)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 118)  (964 118)  LC_3 Logic Functioning bit
 (37 6)  (965 118)  (965 118)  LC_3 Logic Functioning bit
 (38 6)  (966 118)  (966 118)  LC_3 Logic Functioning bit
 (39 6)  (967 118)  (967 118)  LC_3 Logic Functioning bit
 (45 6)  (973 118)  (973 118)  LC_3 Logic Functioning bit
 (46 6)  (974 118)  (974 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (36 7)  (964 119)  (964 119)  LC_3 Logic Functioning bit
 (37 7)  (965 119)  (965 119)  LC_3 Logic Functioning bit
 (38 7)  (966 119)  (966 119)  LC_3 Logic Functioning bit
 (39 7)  (967 119)  (967 119)  LC_3 Logic Functioning bit
 (44 7)  (972 119)  (972 119)  LC_3 Logic Functioning bit
 (14 10)  (942 122)  (942 122)  routing T_18_7.sp4_v_b_36 <X> T_18_7.lc_trk_g2_4
 (14 11)  (942 123)  (942 123)  routing T_18_7.sp4_v_b_36 <X> T_18_7.lc_trk_g2_4
 (16 11)  (944 123)  (944 123)  routing T_18_7.sp4_v_b_36 <X> T_18_7.lc_trk_g2_4
 (17 11)  (945 123)  (945 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (0 14)  (928 126)  (928 126)  routing T_18_7.glb_netwk_4 <X> T_18_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 126)  (929 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_7

 (11 13)  (1101 125)  (1101 125)  routing T_21_7.sp4_h_l_46 <X> T_21_7.sp4_h_r_11


RAM_Tile_25_7

 (13 12)  (1319 124)  (1319 124)  routing T_25_7.sp4_h_l_46 <X> T_25_7.sp4_v_b_11
 (12 13)  (1318 125)  (1318 125)  routing T_25_7.sp4_h_l_46 <X> T_25_7.sp4_v_b_11


LogicTile_27_7

 (2 14)  (1404 126)  (1404 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_7

 (3 1)  (1513 113)  (1513 113)  routing T_29_7.sp12_h_l_23 <X> T_29_7.sp12_v_b_0
 (3 9)  (1513 121)  (1513 121)  routing T_29_7.sp12_h_l_22 <X> T_29_7.sp12_v_b_1


LogicTile_30_7

 (9 0)  (1573 112)  (1573 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 5)  (495 101)  (495 101)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_h_r_0


LogicTile_12_6

 (2 8)  (602 104)  (602 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_6

 (2 0)  (710 96)  (710 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_6

 (11 2)  (773 98)  (773 98)  routing T_15_6.sp4_h_l_44 <X> T_15_6.sp4_v_t_39


LogicTile_17_6

 (12 7)  (886 103)  (886 103)  routing T_17_6.sp4_h_l_40 <X> T_17_6.sp4_v_t_40


LogicTile_18_6

 (3 4)  (931 100)  (931 100)  routing T_18_6.sp12_v_t_23 <X> T_18_6.sp12_h_r_0


LogicTile_26_6

 (2 8)  (1350 104)  (1350 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_6

 (5 0)  (1515 96)  (1515 96)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (4 1)  (1514 97)  (1514 97)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2
 (4 8)  (1730 104)  (1730 104)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g1_0
 (5 9)  (1731 105)  (1731 105)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g1_0
 (7 9)  (1733 105)  (1733 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_0 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_5

 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_h_r_0
 (2 12)  (602 92)  (602 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_15_5

 (12 15)  (774 95)  (774 95)  routing T_15_5.sp4_h_l_46 <X> T_15_5.sp4_v_t_46


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_18_5

 (3 4)  (931 84)  (931 84)  routing T_18_5.sp12_v_t_23 <X> T_18_5.sp12_h_r_0
 (3 12)  (931 92)  (931 92)  routing T_18_5.sp12_v_t_22 <X> T_18_5.sp12_h_r_1


LogicTile_19_5

 (4 6)  (986 86)  (986 86)  routing T_19_5.sp4_h_r_9 <X> T_19_5.sp4_v_t_38
 (6 6)  (988 86)  (988 86)  routing T_19_5.sp4_h_r_9 <X> T_19_5.sp4_v_t_38
 (5 7)  (987 87)  (987 87)  routing T_19_5.sp4_h_r_9 <X> T_19_5.sp4_v_t_38


LogicTile_20_5

 (2 8)  (1038 88)  (1038 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_5

 (19 3)  (1529 83)  (1529 83)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (19 10)  (1529 90)  (1529 90)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_30_5

 (3 5)  (1567 85)  (1567 85)  routing T_30_5.sp12_h_l_23 <X> T_30_5.sp12_h_r_0
 (3 13)  (1567 93)  (1567 93)  routing T_30_5.sp12_h_l_22 <X> T_30_5.sp12_h_r_1


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span12_horz_5 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.span12_horz_5 <X> T_33_5.lc_trk_g0_5
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span12_horz_5 <X> T_33_5.lc_trk_g0_5
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


RAM_Tile_8_4

 (13 8)  (409 72)  (409 72)  routing T_8_4.sp4_v_t_45 <X> T_8_4.sp4_v_b_8


LogicTile_11_4

 (9 9)  (555 73)  (555 73)  routing T_11_4.sp4_v_t_42 <X> T_11_4.sp4_v_b_7


LogicTile_12_4

 (2 12)  (602 76)  (602 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_4

 (10 7)  (772 71)  (772 71)  routing T_15_4.sp4_h_l_46 <X> T_15_4.sp4_v_t_41
 (4 8)  (766 72)  (766 72)  routing T_15_4.sp4_v_t_43 <X> T_15_4.sp4_v_b_6


LogicTile_16_4

 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23


LogicTile_17_4

 (3 4)  (877 68)  (877 68)  routing T_17_4.sp12_v_t_23 <X> T_17_4.sp12_h_r_0


LogicTile_18_4

 (3 12)  (931 76)  (931 76)  routing T_18_4.sp12_v_t_22 <X> T_18_4.sp12_h_r_1


LogicTile_21_4

 (2 0)  (1092 64)  (1092 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_43 <X> T_22_4.sp4_v_b_6


LogicTile_24_4

 (13 4)  (1265 68)  (1265 68)  routing T_24_4.sp4_h_l_40 <X> T_24_4.sp4_v_b_5
 (12 5)  (1264 69)  (1264 69)  routing T_24_4.sp4_h_l_40 <X> T_24_4.sp4_v_b_5
 (9 13)  (1261 77)  (1261 77)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_10
 (10 13)  (1262 77)  (1262 77)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_10


LogicTile_28_4

 (19 9)  (1475 73)  (1475 73)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_29_4

 (19 2)  (1529 66)  (1529 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_30_4

 (3 13)  (1567 77)  (1567 77)  routing T_30_4.sp12_h_l_22 <X> T_30_4.sp12_h_r_1


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span12_horz_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span12_horz_5 <X> T_33_4.lc_trk_g0_5
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span12_horz_5 <X> T_33_4.lc_trk_g0_5
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (13 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_t_39 <X> T_4_3.sp4_v_b_2


LogicTile_17_3

 (9 9)  (883 57)  (883 57)  routing T_17_3.sp4_v_t_46 <X> T_17_3.sp4_v_b_7
 (10 9)  (884 57)  (884 57)  routing T_17_3.sp4_v_t_46 <X> T_17_3.sp4_v_b_7
 (3 12)  (877 60)  (877 60)  routing T_17_3.sp12_v_t_22 <X> T_17_3.sp12_h_r_1


LogicTile_22_3

 (1 3)  (1145 51)  (1145 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


RAM_Tile_25_3

 (9 9)  (1315 57)  (1315 57)  routing T_25_3.sp4_v_t_46 <X> T_25_3.sp4_v_b_7
 (10 9)  (1316 57)  (1316 57)  routing T_25_3.sp4_v_t_46 <X> T_25_3.sp4_v_b_7
 (8 13)  (1314 61)  (1314 61)  routing T_25_3.sp4_h_l_41 <X> T_25_3.sp4_v_b_10
 (9 13)  (1315 61)  (1315 61)  routing T_25_3.sp4_h_l_41 <X> T_25_3.sp4_v_b_10
 (10 13)  (1316 61)  (1316 61)  routing T_25_3.sp4_h_l_41 <X> T_25_3.sp4_v_b_10


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (4 14)  (1730 62)  (1730 62)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (5 15)  (1731 63)  (1731 63)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_29_2

 (5 4)  (1515 36)  (1515 36)  routing T_29_2.sp4_v_t_38 <X> T_29_2.sp4_h_r_3
 (9 12)  (1519 44)  (1519 44)  routing T_29_2.sp4_v_t_47 <X> T_29_2.sp4_h_r_10


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span4_horz_38 <X> T_33_2.lc_trk_g1_6
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (6 14)  (1732 46)  (1732 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_horz_38 <X> T_33_2.lc_trk_g1_6
 (6 15)  (1732 47)  (1732 47)  routing T_33_2.span4_horz_38 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_12_1

 (8 1)  (608 17)  (608 17)  routing T_12_1.sp4_h_r_1 <X> T_12_1.sp4_v_b_1


LogicTile_13_1

 (3 4)  (657 20)  (657 20)  routing T_13_1.sp12_v_t_23 <X> T_13_1.sp12_h_r_0
 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (19 13)  (673 29)  (673 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_1

 (5 12)  (1461 28)  (1461 28)  routing T_28_1.sp4_v_t_44 <X> T_28_1.sp4_h_r_9


LogicTile_29_1

 (10 8)  (1520 24)  (1520 24)  routing T_29_1.sp4_v_t_39 <X> T_29_1.sp4_h_r_7


LogicTile_32_1

 (11 5)  (1683 21)  (1683 21)  routing T_32_1.sp4_h_l_44 <X> T_32_1.sp4_h_r_5
 (13 5)  (1685 21)  (1685 21)  routing T_32_1.sp4_h_l_44 <X> T_32_1.sp4_h_r_5


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (4 2)  (1730 18)  (1730 18)  routing T_33_1.span4_horz_42 <X> T_33_1.lc_trk_g0_2
 (4 3)  (1730 19)  (1730 19)  routing T_33_1.span4_horz_42 <X> T_33_1.lc_trk_g0_2
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_42 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_42 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (6 4)  (1732 20)  (1732 20)  routing T_33_1.span4_horz_5 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
 (8 4)  (1734 20)  (1734 20)  routing T_33_1.span4_horz_5 <X> T_33_1.lc_trk_g0_5
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (6 11)  (198 5)  (198 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 12)  (413 3)  (413 3)  routing T_8_0.span4_vert_45 <X> T_8_0.lc_trk_g1_5
 (6 12)  (414 3)  (414 3)  routing T_8_0.span4_vert_45 <X> T_8_0.lc_trk_g1_5
 (7 12)  (415 3)  (415 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (416 3)  (416 3)  routing T_8_0.span4_vert_45 <X> T_8_0.lc_trk_g1_5
 (8 13)  (416 2)  (416 2)  routing T_8_0.span4_vert_45 <X> T_8_0.lc_trk_g1_5


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (562 4)  (562 4)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (4 11)  (562 5)  (562 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (5 11)  (563 5)  (563 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (6 11)  (564 5)  (564 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (7 11)  (565 5)  (565 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (6 0)  (618 15)  (618 15)  routing T_12_0.span4_vert_1 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_vert_1 <X> T_12_0.lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 7)  (616 9)  (616 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (6 7)  (618 9)  (618 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (6 6)  (780 8)  (780 8)  routing T_15_0.span12_vert_23 <X> T_15_0.lc_trk_g0_7
 (7 6)  (781 8)  (781 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (782 9)  (782 9)  routing T_15_0.span12_vert_23 <X> T_15_0.lc_trk_g0_7
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (797 2)  (797 2)  routing T_15_0.span4_vert_43 <X> T_15_0.span4_horz_r_3
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (13 3)  (909 13)  (909 13)  routing T_17_0.span4_vert_31 <X> T_17_0.span4_horz_r_1
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (5 10)  (891 4)  (891 4)  routing T_17_0.span4_horz_r_11 <X> T_17_0.lc_trk_g1_3
 (7 10)  (893 4)  (893 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (894 4)  (894 4)  routing T_17_0.span4_horz_r_11 <X> T_17_0.lc_trk_g1_3


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (4 0)  (1268 15)  (1268 15)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1268 14)  (1268 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (5 1)  (1269 14)  (1269 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (6 1)  (1270 14)  (1270 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (7 1)  (1271 14)  (1271 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1269 8)  (1269 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1272 8)  (1272 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (8 7)  (1272 9)  (1272 9)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1322 12)  (1322 12)  routing T_25_0.span4_vert_34 <X> T_25_0.lc_trk_g0_2
 (5 3)  (1323 13)  (1323 13)  routing T_25_0.span4_vert_34 <X> T_25_0.lc_trk_g0_2
 (6 3)  (1324 13)  (1324 13)  routing T_25_0.span4_vert_34 <X> T_25_0.lc_trk_g0_2
 (7 3)  (1325 13)  (1325 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (13 3)  (1341 13)  (1341 13)  routing T_25_0.span4_vert_31 <X> T_25_0.span4_horz_r_1
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g0_2 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1473 3)  (1473 3)  routing T_28_0.span4_horz_r_13 <X> T_28_0.lc_trk_g1_5
 (7 12)  (1475 3)  (1475 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1476 3)  (1476 3)  routing T_28_0.span4_horz_r_13 <X> T_28_0.lc_trk_g1_5


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


