###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       352786   # Number of WRITE/WRITEP commands
num_reads_done                 =       903469   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       647233   # Number of read row buffer hits
num_read_cmds                  =       903471   # Number of READ/READP commands
num_writes_done                =       352808   # Number of read requests issued
num_write_row_hits             =       289215   # Number of write row buffer hits
num_act_cmds                   =       321432   # Number of ACT commands
num_pre_cmds                   =       321406   # Number of PRE commands
num_ondemand_pres              =       296289   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9551339   # Cyles of rank active rank.0
rank_active_cycles.1           =      9311345   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       448661   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       688655   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1192147   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12401   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5804   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6682   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10068   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2291   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1824   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1835   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          516   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          490   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22244   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           44   # Write cmd latency (cycles)
write_latency[20-39]           =          583   # Write cmd latency (cycles)
write_latency[40-59]           =          971   # Write cmd latency (cycles)
write_latency[60-79]           =         1785   # Write cmd latency (cycles)
write_latency[80-99]           =         3114   # Write cmd latency (cycles)
write_latency[100-119]         =         4690   # Write cmd latency (cycles)
write_latency[120-139]         =         6792   # Write cmd latency (cycles)
write_latency[140-159]         =         9476   # Write cmd latency (cycles)
write_latency[160-179]         =        12594   # Write cmd latency (cycles)
write_latency[180-199]         =        14916   # Write cmd latency (cycles)
write_latency[200-]            =       297821   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       280899   # Read request latency (cycles)
read_latency[40-59]            =        96768   # Read request latency (cycles)
read_latency[60-79]            =       135268   # Read request latency (cycles)
read_latency[80-99]            =        60396   # Read request latency (cycles)
read_latency[100-119]          =        48414   # Read request latency (cycles)
read_latency[120-139]          =        40623   # Read request latency (cycles)
read_latency[140-159]          =        27484   # Read request latency (cycles)
read_latency[160-179]          =        21263   # Read request latency (cycles)
read_latency[180-199]          =        16834   # Read request latency (cycles)
read_latency[200-]             =       175516   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.76111e+09   # Write energy
read_energy                    =   3.6428e+09   # Read energy
act_energy                     =  8.79438e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.15357e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30554e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96004e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81028e+09   # Active standby energy rank.1
average_read_latency           =      152.035   # Average read request latency (cycles)
average_interarrival           =      7.95987   # Average request interarrival latency (cycles)
total_energy                   =  1.93042e+10   # Total energy (pJ)
average_power                  =      1930.42   # Average power (mW)
average_bandwidth              =      10.7202   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       335493   # Number of WRITE/WRITEP commands
num_reads_done                 =       861062   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       609872   # Number of read row buffer hits
num_read_cmds                  =       861063   # Number of READ/READP commands
num_writes_done                =       335509   # Number of read requests issued
num_write_row_hits             =       264122   # Number of write row buffer hits
num_act_cmds                   =       323940   # Number of ACT commands
num_pre_cmds                   =       323912   # Number of PRE commands
num_ondemand_pres              =       299255   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9459366   # Cyles of rank active rank.0
rank_active_cycles.1           =      9446574   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       540634   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       553426   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1129159   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15517   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5826   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6622   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10139   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2413   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1808   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1843   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          539   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          486   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22234   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           61   # Write cmd latency (cycles)
write_latency[20-39]           =          589   # Write cmd latency (cycles)
write_latency[40-59]           =          941   # Write cmd latency (cycles)
write_latency[60-79]           =         1713   # Write cmd latency (cycles)
write_latency[80-99]           =         3161   # Write cmd latency (cycles)
write_latency[100-119]         =         4736   # Write cmd latency (cycles)
write_latency[120-139]         =         7422   # Write cmd latency (cycles)
write_latency[140-159]         =        10400   # Write cmd latency (cycles)
write_latency[160-179]         =        13696   # Write cmd latency (cycles)
write_latency[180-199]         =        16309   # Write cmd latency (cycles)
write_latency[200-]            =       276465   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       281989   # Read request latency (cycles)
read_latency[40-59]            =        94431   # Read request latency (cycles)
read_latency[60-79]            =       141769   # Read request latency (cycles)
read_latency[80-99]            =        58660   # Read request latency (cycles)
read_latency[100-119]          =        46149   # Read request latency (cycles)
read_latency[120-139]          =        39244   # Read request latency (cycles)
read_latency[140-159]          =        24466   # Read request latency (cycles)
read_latency[160-179]          =        18917   # Read request latency (cycles)
read_latency[180-199]          =        14946   # Read request latency (cycles)
read_latency[200-]             =       140486   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.67478e+09   # Write energy
read_energy                    =  3.47181e+09   # Read energy
act_energy                     =    8.863e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.59504e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.65644e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90264e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89466e+09   # Active standby energy rank.1
average_read_latency           =      130.332   # Average read request latency (cycles)
average_interarrival           =       8.3571   # Average request interarrival latency (cycles)
total_energy                   =    1.906e+10   # Total energy (pJ)
average_power                  =         1906   # Average power (mW)
average_bandwidth              =      10.2107   # Average bandwidth
