module sync(
input clk,
output reg [3:0]q = 4'b0000
    );
    always@(negedge clk)begin
    q[0] <= ~q[0];
    q[1] <= q[0] ^ q[1];
    q[2] <= (q[2] ^ (q[1] & q[0]) );
    q[3] <= (q[3] ^ (q[2] & q[1] & q[0]));
    end
endmodule
