{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667853347829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667853347829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 12:35:47 2022 " "Processing started: Mon Nov 07 12:35:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667853347829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853347829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off craps -c craps " "Command: quartus_map --read_settings_files=on --write_settings_files=off craps -c craps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853347829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667853348132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667853348132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355322 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "craps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file craps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 craps-rtl " "Found design unit 1: craps-rtl" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355324 ""} { "Info" "ISGN_ENTITY_NAME" "1 craps " "Found entity 1: craps" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "craps " "Elaborating entity \"craps\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667853355358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_clean craps.vhd(50) " "VHDL Process Statement warning at craps.vhd(50): signal \"key_clean\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstRoll craps.vhd(57) " "VHDL Process Statement warning at craps.vhd(57): signal \"firstRoll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(58) " "VHDL Process Statement warning at craps.vhd(58): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(61) " "VHDL Process Statement warning at craps.vhd(61): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(70) " "VHDL Process Statement warning at craps.vhd(70): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "previousSum craps.vhd(70) " "VHDL Process Statement warning at craps.vhd(70): signal \"previousSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(73) " "VHDL Process Statement warning at craps.vhd(73): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355360 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextGame craps.vhd(44) " "VHDL Process Statement warning at craps.vhd(44): inferring latch(es) for signal or variable \"nextGame\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853355361 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_output craps.vhd(222) " "VHDL Process Statement warning at craps.vhd(222): signal \"seg1_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355361 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_output craps.vhd(223) " "VHDL Process Statement warning at craps.vhd(223): signal \"seg2_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_output craps.vhd(232) " "VHDL Process Statement warning at craps.vhd(232): signal \"seg1_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_output craps.vhd(233) " "VHDL Process Statement warning at craps.vhd(233): signal \"seg2_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_output craps.vhd(234) " "VHDL Process Statement warning at craps.vhd(234): signal \"seg3_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4_output craps.vhd(235) " "VHDL Process Statement warning at craps.vhd(235): signal \"seg4_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debugLED craps.vhd(216) " "VHDL Process Statement warning at craps.vhd(216): inferring latch(es) for signal or variable \"debugLED\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg1 craps.vhd(216) " "VHDL Process Statement warning at craps.vhd(216): inferring latch(es) for signal or variable \"seg1\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg2 craps.vhd(216) " "VHDL Process Statement warning at craps.vhd(216): inferring latch(es) for signal or variable \"seg2\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg3 craps.vhd(216) " "VHDL Process Statement warning at craps.vhd(216): inferring latch(es) for signal or variable \"seg3\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg4 craps.vhd(216) " "VHDL Process Statement warning at craps.vhd(216): inferring latch(es) for signal or variable \"seg4\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853355362 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[0\] craps.vhd(216) " "Inferred latch for \"seg4\[0\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[1\] craps.vhd(216) " "Inferred latch for \"seg4\[1\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[2\] craps.vhd(216) " "Inferred latch for \"seg4\[2\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[3\] craps.vhd(216) " "Inferred latch for \"seg4\[3\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[4\] craps.vhd(216) " "Inferred latch for \"seg4\[4\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[5\] craps.vhd(216) " "Inferred latch for \"seg4\[5\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[6\] craps.vhd(216) " "Inferred latch for \"seg4\[6\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355363 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[0\] craps.vhd(216) " "Inferred latch for \"seg3\[0\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[1\] craps.vhd(216) " "Inferred latch for \"seg3\[1\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[2\] craps.vhd(216) " "Inferred latch for \"seg3\[2\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[3\] craps.vhd(216) " "Inferred latch for \"seg3\[3\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[4\] craps.vhd(216) " "Inferred latch for \"seg3\[4\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[5\] craps.vhd(216) " "Inferred latch for \"seg3\[5\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[6\] craps.vhd(216) " "Inferred latch for \"seg3\[6\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] craps.vhd(216) " "Inferred latch for \"seg2\[0\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] craps.vhd(216) " "Inferred latch for \"seg2\[1\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] craps.vhd(216) " "Inferred latch for \"seg2\[2\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] craps.vhd(216) " "Inferred latch for \"seg2\[3\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] craps.vhd(216) " "Inferred latch for \"seg2\[4\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] craps.vhd(216) " "Inferred latch for \"seg2\[5\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] craps.vhd(216) " "Inferred latch for \"seg2\[6\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] craps.vhd(216) " "Inferred latch for \"seg1\[0\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] craps.vhd(216) " "Inferred latch for \"seg1\[1\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] craps.vhd(216) " "Inferred latch for \"seg1\[2\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355364 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] craps.vhd(216) " "Inferred latch for \"seg1\[3\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355365 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] craps.vhd(216) " "Inferred latch for \"seg1\[4\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355365 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] craps.vhd(216) " "Inferred latch for \"seg1\[5\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355365 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] craps.vhd(216) " "Inferred latch for \"seg1\[6\]\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355365 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugLED craps.vhd(216) " "Inferred latch for \"debugLED\" at craps.vhd(216)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355365 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextGame craps.vhd(44) " "Inferred latch for \"nextGame\" at craps.vhd(44)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355365 "|craps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:slowClock " "Elaborating entity \"counter\" for hierarchy \"counter:slowClock\"" {  } { { "craps.vhd" "slowClock" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667853355375 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "craps.vhd" "Mod0" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667853355578 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667853355578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667853355610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355611 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667853355611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g9m " "Found entity 1: lpm_divide_g9m" {  } { { "db/lpm_divide_g9m.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/lpm_divide_g9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u3f " "Found entity 1: alt_u_div_u3f" {  } { { "db/alt_u_div_u3f.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/alt_u_div_u3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853355749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853355749 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "lose_LED 8 " "Ignored assignment(s) for \"lose_LED\[8\]\" because \"lose_LED\" is not a bus or array" {  } { { "craps.vhd" "lose_LED" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667853355860 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "win_LED 0 " "Ignored assignment(s) for \"win_LED\[0\]\" because \"win_LED\" is not a bus or array" {  } { { "craps.vhd" "win_LED" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667853355860 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[3\]\$latch seg1\[0\]\$latch " "Duplicate LATCH primitive \"seg1\[3\]\$latch\" merged with LATCH primitive \"seg1\[0\]\$latch\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355914 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg2\[3\]\$latch seg2\[0\]\$latch " "Duplicate LATCH primitive \"seg2\[3\]\$latch\" merged with LATCH primitive \"seg2\[0\]\$latch\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355914 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg3\[2\]\$latch seg3\[1\]\$latch " "Duplicate LATCH primitive \"seg3\[2\]\$latch\" merged with LATCH primitive \"seg3\[1\]\$latch\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853355914 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1667853355914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextGame " "Latch nextGame has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.pressRecieved " "Ports D and ENA on the latch are fed by the same signal currentState.pressRecieved" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667853355915 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667853355915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] VCC " "Pin \"seg3\[0\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853355958 "|craps|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] VCC " "Pin \"seg3\[3\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853355958 "|craps|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] VCC " "Pin \"seg3\[4\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853355958 "|craps|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] VCC " "Pin \"seg3\[5\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853355958 "|craps|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853355958 "|craps|seg3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667853355958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667853356022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667853356409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667853356409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667853356443 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667853356443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667853356443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667853356443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667853356457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 12:35:56 2022 " "Processing ended: Mon Nov 07 12:35:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667853356457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667853356457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667853356457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853356457 ""}
