// Seed: 1892802345
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri  id_2,
    input  tri1 id_3
);
  logic [1 : 1] id_5;
  ;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  xor primCall (id_1, id_3, id_6, id_4, id_0);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
