[var]
LEF_STD             = */SC/*/lef/*{{metal_direction}}*/*{{lib_name}}_*{{metal_stack_2}}*.lef
GDS_STD             = */SC/*/gds/**/{{lib_name}}.gds
NDM_9T_STD          = 
NDM_12T_STD         = 
MW_STD              = */SC/*/milkyway/**/frame_only*/
CDL_STD             = */SC/*/spice/**/{{lib_name}}*.spi, */SC/*/spice/**/{{lib_name}}*.cdl 

LEF_MEM             = */MEM/*{{MEM_LIST}}*.lef
GDS_MEM             = */MEM/*{{MEM_LIST}}*.gds
NDM_MEM             = */MEM/*.ndm
MW_MEM              = */MEM/*/milkyway/*
CDL_MEM             = */MEM/*{{MEM_LIST}}*.spi, */MEM/*{{MEM_LIST}}*.cdl, */MEM/*{{MEM_LIST}}*.cir

LEF_IP              = */IP/*.lef
GDS_IP              = */IP/*.gds
NDM_IP              = */IP/*.ndm
MW_IP               = */IP/*/milkyway/*
CDL_IP              = */IP/*.spi, */IP/*.cdl, */IP/*.cir

LEF_IO              = */IO/*.lef
GDS_IO              = */IO/*.gds
NDM_IO              = */IO/*.ndm
MW_IO               = */IO/*/milkyway/*
CDL_IO              = */IO/*.spi, */IO/*.cdl, */IO/*.cir

##################################
# TT0P8V lib corner condition    #
# tt: 1.1v , ss: 0.99v ff: 1.21v #
##################################
## standard cell library
DB_STD_TT1P1V_WC           = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_WC}}.db 
DB_STD_TT1P1V_WCL          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_WCL}}.db
DB_STD_TT1P1V_WCZ          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_WCZ}}.db
DB_STD_TT1P1V_ML           = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_ML}}.db
DB_STD_TT1P1V_LT           = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_LT}}.db
DB_STD_TT1P1V_LTZ          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_LTZ}}.db
DB_STD_TT1P1V_TT25         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_TT25}}.db
DB_STD_TT1P1V_TT85         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_TT85}}.db
LIB_STD_TT1P1V_WC          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_WC}}.lib
LIB_STD_TT1P1V_WCL         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_WCL}}.lib
LIB_STD_TT1P1V_WCZ         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_WCZ}}.lib
LIB_STD_TT1P1V_ML          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_ML}}.lib
LIB_STD_TT1P1V_LT          = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_LT}}.lib
LIB_STD_TT1P1V_LTZ         = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_LTZ}}.lib
LIB_STD_TT1P1V_TT25        = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_TT25}}.lib
LIB_STD_TT1P1V_TT85        = */SC/*/{{lib_name}}/*/{{std_timing_module}}/*{{LIB_TT1P1V_TT85}}.lib
APL_STD_TT1P1V_WC          = */SC/*{{TT1P1V_WC}}*.cdev, */SC/*{{TT1P1V_WC}}*.spiprof, */SC/*{{TT1P1V_WC}}*.pwcdev
APL_STD_TT1P1V_WCL         = */SC/*{{TT1P1V_WCL}}*.cdev,  */SC/*{{TT1P1V_WCL}}*.spiprof,  */SC/*{{TT1P1V_WCL}}*.pwcdev
APL_STD_TT1P1V_WCZ         = */SC/*{{TT1P1V_WCZ}}*.cdev,  */SC/*{{TT1P1V_WCZ}}*.spiprof,  */SC/*{{TT1P1V_WCZ}}*.pwcdev
APL_STD_TT1P1V_ML          = */SC/*{{TT1P1V_ML}}*.cdev,  */SC/*{{TT1P1V_ML}}*.spiprof,  */SC/*{{TT1P1V_ML}}*.pwcdev
APL_STD_TT1P1V_LT          = */SC/*{{TT1P1V_LT}}*.cdev,  */SC/*{{TT1P1V_LT}}*.spiprof,  */SC/*{{TT1P1V_LT}}*.pwcdev
APL_STD_TT1P1V_LTZ         = */SC/*{{TT1P1V_LTZ}}*.cdev,   */SC/*{{TT1P1V_LTZ}}*.spiprof,   */SC/*{{TT1P1V_LTZ}}*.pwcdev
APL_STD_TT1P1V_TT25        = */SC/*{{TT1P1V_TT25}}*.cdev,  */SC/*{{TT1P1V_TT25}}*.spiprof,  */SC/*{{TT1P1V_TT25}}*.pwcdev
APL_STD_TT1P1V_TT85        = */SC/*{{TT1P1V_TT85}}*.cdev,  */SC/*{{TT1P1V_TT85}}*.spiprof,  */SC/*{{TT1P1V_TT85}}*.pwcdev
## ccs aocvm
AOCV_TT1P1V_WC_SETUP       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_WC}}/*{{TT1P1V_WC}}_setup*_ccs.aocvm                 
AOCV_TT1P1V_WC_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_WC}}/*{{TT1P1V_WC}}_hold*_ccs.aocvm                  
AOCV_TT1P1V_WCL_SETUP      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_WCL}}/*{{TT1P1V_WCL}}_setup*_ccs.aocvm                 
AOCV_TT1P1V_WCL_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_WCL}}/*{{TT1P1V_WCL}}_hold*_ccs.aocvm                 
AOCV_TT1P1V_WCZ_SETUP      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_WCZ}}/*{{TT1P1V_WCZ}}_setup*_ccs.aocvm                
AOCV_TT1P1V_WCZ_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_WCZ}}/*{{TT1P1V_WCZ}}_hold*_ccs.aocvm                 
AOCV_TT1P1V_ML_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_ML}}/*{{TT1P1V_ML}}_hold*_ccs.aocvm                
AOCV_TT1P1V_LT_HOLD        =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_LT}}/*{{TT1P1V_LT}}_hold*_ccs.aocvm                 
AOCV_TT1P1V_LTZ_HOLD       =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_LTZ}}/*{{TT1P1V_LTZ}}_hold*_ccs.aocvm                 
AOCV_TT1P1V_TT25_SETUP     =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_TT25}}/*{{TT1P1V_TT25}}_setup*_ccs.aocvm                 
AOCV_TT1P1V_TT25_HOLD      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_TT25}}/*{{TT1P1V_TT25}}_hold*_ccs.aocvm                 
AOCV_TT1P1V_TT85_SETUP     =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_TT85}}/*{{TT1P1V_TT85}}_setup*_ccs.aocvm                 
AOCV_TT1P1V_TT85_HOLD      =  */SC/*/{{lib_name}}/*SBOCV/*/{{TT1P1V_TT85}}/*{{TT1P1V_TT85}}_hold*_ccs.aocvm    
## pocv
POCV_TT1P1V_WC             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_WC}}_sp.pocvm                 
POCV_TT1P1V_WCL            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_WCL}}_sp.pocvm                 
POCV_TT1P1V_WCZ            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_WCZ}}_sp.pocvm                
POCV_TT1P1V_ML             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_ML}}_sp.pocvm                
POCV_TT1P1V_LT             =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_LT}}_sp.pocvm                 
POCV_TT1P1V_LTZ            =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_LTZ}}_sp.pocvm                 
POCV_TT1P1V_TT25           =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_TT25}}_sp.pocvm                 
POCV_TT1P1V_TT85           =  */SC/*/{{lib_name}}/*timing_margin*/*{{TT1P1V_TT85}}_sp.pocvm   
##memory library
DB_MEM_TT1P1V_WC           = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WC}}.db 
DB_MEM_TT1P1V_WCL          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCL}}.db
DB_MEM_TT1P1V_WCZ          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCZ}}.db
DB_MEM_TT1P1V_ML           = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_ML}}.db
DB_MEM_TT1P1V_LT           = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LT}}.db
DB_MEM_TT1P1V_LTZ          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LTZ}}.db
DB_MEM_TT1P1V_TT25         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT25}}.db
DB_MEM_TT1P1V_TT85         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT85}}.db
LIB_MEM_TT1P1V_WC          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WC}}.lib
LIB_MEM_TT1P1V_WCL         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCL}}.lib
LIB_MEM_TT1P1V_WCZ         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCZ}}.lib
LIB_MEM_TT1P1V_ML          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_ML}}.lib
LIB_MEM_TT1P1V_LT          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LT}}.lib
LIB_MEM_TT1P1V_LTZ         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LTZ}}.lib
LIB_MEM_TT1P1V_TT25        = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT25}}.lib
LIB_MEM_TT1P1V_TT85        = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT85}}.lib
APL_MEM_TT1P1V_WC          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WC}}*.cdev,   */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WC}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WC}}*.pwcdev
APL_MEM_TT1P1V_WCL         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCL}}*.cdev,  */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCL}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCL}}*.pwcdev
APL_MEM_TT1P1V_WCZ         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCZ}}*.cdev,  */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCZ}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_WCZ}}*.pwcdev
APL_MEM_TT1P1V_ML          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_ML}}*.cdev,   */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_ML}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_ML}}*.pwcdev
APL_MEM_TT1P1V_LT          = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LT}}*.cdev,   */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LT}}*.spiprof,   */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LT}}*.pwcdev
APL_MEM_TT1P1V_LTZ         = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LTZ}}*.cdev,  */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LTZ}}*.spiprof,  */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_LTZ}}*.pwcdev
APL_MEM_TT1P1V_TT25        = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT25}}*.cdev, */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT25}}*.spiprof, */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT25}}*.pwcdev
APL_MEM_TT1P1V_TT85        = */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT85}}*.cdev, */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT85}}*.spiprof, */MEM/*{{MEM_LIST}}*{{MEM_LIB_TT1P1V_TT85}}*.pwcdev
##IP library
DB_IP_TT1P1V_WC           = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WC}}.db,   */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_WC}}.db 
DB_IP_TT1P1V_WCL          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCL}}.db,  */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_WCL}}.db
DB_IP_TT1P1V_WCZ          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCZ}}.db,  */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_WCZ}}.db
DB_IP_TT1P1V_ML           = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_ML}}.db,   */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_ML}}.db
DB_IP_TT1P1V_LT           = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LT}}.db,   */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_LT}}.db
DB_IP_TT1P1V_LTZ          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LTZ}}.db,  */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_LTZ}}.db
DB_IP_TT1P1V_TT25         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT25}}.db, */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_TT25}}.db
DB_IP_TT1P1V_TT85         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT85}}.db, */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_TT85}}.db
LIB_IP_TT1P1V_WC          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WC}}.lib,  */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_WC}}.lib
LIB_IP_TT1P1V_WCL         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCL}}.lib, */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_WCL}}.lib
LIB_IP_TT1P1V_WCZ         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCZ}}.lib, */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_WCZ}}.lib
LIB_IP_TT1P1V_ML          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_ML}}.lib,  */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_ML}}.lib
LIB_IP_TT1P1V_LT          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LT}}.lib,  */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_LT}}.lib
LIB_IP_TT1P1V_LTZ         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LTZ}}.lib, */IP/*{{DDR_LIST}}_{{IP_LIB_TT1P1V_LTZ}}.lib
LIB_IP_TT1P1V_TT25        = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT25}}.lib, */IP/*{DDR_LIST}}_{{IP_LIB_TT1P1V_TT25}}.lib
LIB_IP_TT1P1V_TT85        = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT85}}.lib, */IP/*{DDR_LIST}}_{{IP_LIB_TT1P1V_TT85}}.lib
APL_IP_TT1P1V_WC          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WC}}*.cdev,   */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WC}}*.spiprof,   */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WC}}*.pwcdev
APL_IP_TT1P1V_WCL         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCL}}*.cdev,  */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCL}}*.spiprof,  */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCL}}*.pwcdev
APL_IP_TT1P1V_WCZ         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCZ}}*.cdev,  */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCZ}}*.spiprof,  */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_WCZ}}*.pwcdev
APL_IP_TT1P1V_ML          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_ML}}*.cdev,   */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_ML}}*.spiprof,   */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_ML}}*.pwcdev
APL_IP_TT1P1V_LT          = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LT}}*.cdev,   */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LT}}*.spiprof,   */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LT}}*.pwcdev
APL_IP_TT1P1V_LTZ         = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LTZ}}*.cdev,  */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LTZ}}*.spiprof,  */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_LTZ}}*.pwcdev
APL_IP_TT1P1V_TT25        = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT25}}*.cdev, */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT25}}*.spiprof, */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT25}}*.pwcdev
APL_IP_TT1P1V_TT85        = */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT85}}*.cdev, */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT85}}*.spiprof, */IP/*{{IP_LIST}}*{{IP_LIB_TT1P1V_TT85}}*.pwcdev
##IO library
DB_IO_TT1P1V_WC           = 
DB_IO_TT1P1V_WCL          = 
DB_IO_TT1P1V_WCZ          = 
DB_IO_TT1P1V_ML           = 
DB_IO_TT1P1V_LT           = 
DB_IO_TT1P1V_LTZ          = 
DB_IO_TT1P1V_TT25         = 
DB_IO_TT1P1V_TT85         = 
LIB_IO_TT1P1V_WC          = 
LIB_IO_TT1P1V_WCL         = 
LIB_IO_TT1P1V_WCZ         = 
LIB_IO_TT1P1V_ML          = 
LIB_IO_TT1P1V_LT          = 
LIB_IO_TT1P1V_LTZ         = 
LIB_IO_TT1P1V_TT25        = 
LIB_IO_TT1P1V_TT85        = 

###################################
#tech_setting_matching_map        #
###################################
LEF_TECH                               = *cadence/**/LefHeader/**/*.tlef                         
NDM_TECH                               = *synopsys/**/TechFile/**/*.ndm      
NDM_9T_TECH                            = *synopsys/**/TechFile/**/*.ndm      
NDM_12T_TECH                           = *synopsys/**/TechFile/**/*.ndm      
ICC_TECH_FILE                          = *synopsys/**/TechFile/*{{metal_direction}}*/*{{metal_stack}}*.tf      
ICC2_TECH_FILE                         = *synopsys/**/TechFile/*{{metal_direction}}*/*{{metal_stack}}*.tf      
CBEST_TLUPLUS_FILE                     = *tlu*/*{{metal_stack_3}}_cbest.tluplus      
CBEST_T_TLUPLUS_FILE                   = *tlu*/*{{metal_stack_3}}*cbest_T.tluplus      
CWORST_TLUPLUS_FILE                    = *tlu*/*{{metal_stack_3}}_cworst.tluplus      
CWORST_T_TLUPLUS_FILE                  = *tlu*/*{{metal_stack_3}}*cworst_T.tluplus      
RCBEST_TLUPLUS_FILE                    = *tlu*/*{{metal_stack_3}}_rcbest.tluplus      
RCBEST_T_TLUPLUS_FILE                  = *tlu*/*{{metal_stack_3}}*rcbest_T.tluplus      
RCWORST_TLUPLUS_FILE                   = *tlu*/*{{metal_stack_3}}_rcworst.tluplus      
RCWORST_T_TLUPLUS_FILE                 = *tlu*/*{{metal_stack_3}}*rcworst_T.tluplus      
TYPICAL_TLUPLUS_FILE                   = *tlu*/*{{metal_stack_3}}_typical.tluplus     
TYPICAL_CCBEST_TLUPLUS_FILE            = *tlu*/*/typical/*{{metal_stack_3}}*typical_CCbest.tluplus     
TYPICAL_CCWORST_TLUPLUS_FILE           = *tlu*/*/typical/*{{metal_stack_3}}*typical_CCworst.tluplus     
CWORST_CCWORST_TLUPLUS_FILE            = *tlu*/*/cworst/*{{metal_stack_3}}*cworst_CCworst.tluplus      
CWORST_CCWORST_T_TLUPLUS_FILE          = *tlu*/*/cworst/*{{metal_stack_3}}*cworst_CCworst_T.tluplus      
CBEST_CCBEST_TLUPLUS_FILE              = *tlu*/*/cbest/*{{metal_stack_3}}*cbest_CCbest.tluplus      
CBEST_CCBEST_T_TLUPLUS_FILE            = *tlu*/*/cbest/*{{metal_stack_3}}*cbest_CCbest_T.tluplus      
RCWORST_CCWORST_TLUPLUS_FILE           = *tlu*/*/rcworst/*{{metal_stack_3}}*rcworst_CCworst.tluplus      
RCBEST_CCBEST_TLUPLUS_FILE             = *tlu*/*/rcbest/*{{metal_stack_3}}*rcbest_CCbest.tluplus    
RCWORST_CCWORST_T_TLUPLUS_FILE         = *tlu*/*/rcworst/*{{metal_stack_3}}*rcworst_CCworst_T.tluplus
RCBEST_CCBEST_T_TLUPLUS_FILE           = *tlu*/*/rcbest/*{{metal_stack_3}}*rcbest_CCbest_T.tluplus     
TLUPLUS_MAPPING_FILE                   = *tlu*/*star.map_7M*      
CBEST_QRC_TECH_FILE                    = *qrc/*/cbest/qrcTechFile      
CWORST_QRC_TECH_FILE                   = *qrc/*/cworst/qrcTechFile      
RCBEST_QRC_TECH_FILE                   = *qrc/*/rcbest/qrcTechFile      
RCWORST_QRC_TECH_FILE                  = *qrc/*/rcworst/qrcTechFile      
TYPICAL_QRC_TECH_FILE                  = *qrc/*/typical/qrcTechFile      
CBEST_T_QRC_TECH_FILE                  = *qrc/*/cbest_T/qrcTechFile      
CWORST_T_QRC_TECH_FILE                 = *qrc/*/cworst_T/qrcTechFile      
RCBEST_T_QRC_TECH_FILE                 = *qrc/*/rcbest_T/qrcTechFile      
RCWORST_T_QRC_TECH_FILE                = *qrc/*/rcworst_T/qrcTechFile      
CWORST_CCWORST_QRC_TECH_FILE           = *qrc/*/cworst_CCworst/qrcTechFile      
CBEST_CCBEST_QRC_TECH_FILE             = *qrc/*/cbest_CCbest/qrcTechFile      
RCWORST_CCWORST_QRC_TECH_FILE          = *qrc/*/rcworst_CCworst/qrcTechFile      
RCBEST_CCBEST_QRC_TECH_FILE            = *qrc/*/rcbest_CCbest/qrcTechFile      
RCWORST_CCWORST_T_QRC_TECH_FILE        = *qrc/*/rcworst_CCworst_T/qrcTechFile      
CBEST_CCBEST_T_QRC_TECH_FILE           = *qrc/*/cbest_CCbest_T/qrcTechFile      
QRC_MAPPING_FILE                       =       
ICC_ICC2_GDS_LAYER_MAPPING_FILE        = *synopsys/*/gdsout*{{metal_stack_2}}.map     
INVS_GDS_LAYER_MAPPING_FILE            = *cadence/*/gdsout*{{metal_stack_2}}.map      

#EXTACTION TECH setting variables
CWORST_NXTGRD_FILE                     = *starrc/*{{metal_stack_3}}*_cworst.nxtgrd
CWORST_T_NXTGRD_FILE                   = *starrc/*{{metal_stack_3}}*_cworst_T.nxtgrd
CBEST_NXTGRD_FILE                      = *starrc/*{{metal_stack_3}}*_cbest.nxtgrd
CBEST_T_NXTGRD_FILE                    = *starrc/*{{metal_stack_3}}*_cbest_T.nxtgrd
RCWORST_NXTGRD_FILE                    = *starrc/*{{metal_stack_3}}*_rcworst.nxtgrd
RCWORST_T_NXTGRD_FILE                  = *starrc/*{{metal_stack_3}}*_rcworst_T.nxtgrd
RCBEST_NXTGRD_FILE                     = *starrc/*{{metal_stack_3}}*_rcbest.nxtgrd
RCBEST_T_NXTGRD_FILE                   = *starrc/*{{metal_stack_3}}*_rcbest_T.nxtgrd
TYPICAL_NXTGRD_FILE                    = *starrc/*{{metal_stack_3}}*_typical.nxtgrd
TYPICAL_CCBEST_NXTGRD_FILE             = *starrc/*{{metal_stack_3}}*_typical_CCbest.nxtgrd
TYPICAL_CCWORST_NXTGRD_FILE            = *starrc/*{{metal_stack_3}}*_typical_CCworst.nxtgrd
CWORST_CCWORST_NXTGRD_FILE             = *starrc/*{{metal_stack_3}}*_cworst_CCworst.nxtgrd
CWORST_CCWORST_T_NXTGRD_FILE           = *starrc/*{{metal_stack_3}}*_cworst_CCworst_T.nxtgrd
CBEST_CCBEST_NXTGRD_FILE               = *starrc/*{{metal_stack_3}}*_cbest_CCbest.nxtgrd
CBEST_CCBEST_T_NXTGRD_FILE             = *starrc/*{{metal_stack_3}}*_cbest_CCbest_T.nxtgrd
RCWORST_CCWORST_NXTGRD_FILE            = *starrc/*{{metal_stack_3}}*_rcworst_CCworst.nxtgrd
RCBEST_CCBEST_NXTGRD_FILE              = *starrc/*{{metal_stack_3}}*_rcbest_CCbest.nxtgrd
RCWORST_CCWORST_T_NXTGRD_FILE          = *starrc/*{{metal_stack_3}}*_rcworst_CCworst_T.nxtgrd 
RCBEST_CCBEST_T_NXTGRD_FILE            = *starrc/*{{metal_stack_3}}*_rcbest_CCbest_T.nxtgrd
STAR_MAPPING_FILE                      = *tlu*/*star.map_7M*
STAR_METAL_FILL_MAPPING_FILE           = *synopsys/*/MAP/star*map*dummy*{{metal_stack_4}}*

#GDS merge TECH setting variables
OPUS_TECH_FILE                         = *virtuoso/*virtuoso*oa*{{metal_layer_3}}*{{metal_stack_2}}*.tf
OPUS_MAPPING_FILE                      = *virtuoso/*virtuoso*{{metal_layer_3}}*{{metal_stack_2}}*.map
OPUS_DISPLAY_DRF                       = *virtuoso/*display.drf
LAKER_TECH_FILE                        = *laker/*laker*.map  
LAKER_MAPPING_FILE                     = *laker/*laker*.tf

#PV TECH setting variables
CAL_DECKS_DRC                          = *mentor/drc/**/CLN*{{metal_stack_2}}*.encrypt 
CAL_DECKS_LVS                          = *mentor/**/DFM_LVS_RC_CALIBRE_*
CAL_DECKS_ANT                          = *mentor/**/CLN*.ANT*
CAL_DECKS_METAL                        = *mentor/**/Dummy_Metal_Via_Calibre_*
#CAL_DECKS_ODPO                         = mentor/**/Dummy_OD_PO_mentorYE_*  
CAL_DECKS_ODPO                         = *mentor/**/Dummy_OD_PO_Calibre_* 
CAL_DECKS_COD                          = *mentor/**/CLN*FINcut_AutoGen* 
CAL_DECKS_RTO                          = *mentor/**/CLN*RTO_CHECKER*
CAL_DECKS_FLIP_CHIP                    = *mentor/**/CLN*EUTECTIC_BUMP_CHECKER*
CAL_DECKS_WIRE_BOND                    = *mentor/**/CLN*WIRE_BOND_CHECKER*
#REDHAWK_TECH_FILE                     = 
REDHAWK_IRCX_FILE                      = *redhawk/**/*.ircx
ICV_DECKS_METAL                        = *synopsys/*Dummy_Metal_Via_ICV*
ICV_DECKS_ODPO                         = *icv/*Dummy_FEOL_ICV*
ICV_DECKS_DRC                          = *icv/drc/*ICVN*.encrypt
ICV_DECKS_LVS                          = *icv/*DFM_LVS_RC_ICV*ALRDL*
ICV_DECKS_ANT                          = *icv/*ICVN*MIM_ANT*
ICV_DECKS_COD                          = *icv/*ICVN*FINcut*AutoGen*

[custom:tsmc40lp_tsmc_1p7m_9t]
#########################################
#custom variables                       #
#replace liblist value by custom value  #
#########################################
NDM_9T_TECH                 =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/tech_lib/tech_only.ndm
NDM_9T_STD		            =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/stdcell_ndm/9T/*.ndm
NDM_MEM                     =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/sram_ndm/1.ndm
NDM_IP                 	    =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/DWC_DDR3PHY_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/PLLTS40LPHSFRAC_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/SERVBY1TS40LP_L.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/VX1RX4CH_TSMC40_A02_l_v00.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/msd_d3r_io_ddr3_40_60_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/tef40lp1x8pi_c090422_c.ndm  
NDM_IO                	    =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/io_ndm/*/*.ndm
[custom:tsmc40lp_tsmc_1p7m_12t]
NDM_12T_TECH                =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/tech_lib/tech_only_12T.ndm
NDM_12T_STD                 =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180807_stdcell/run/stdcell_ndm/12T/*.ndm
NDM_MEM                     =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180807_sram/run/sram_ndm/1.ndm
NDM_IP                 	    =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/DWC_DDR3PHY_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/PLLTS40LPHSFRAC_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/SERVBY1TS40LP_L.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/VX1RX4CH_TSMC40_A02_l_v00.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/msd_d3r_io_ddr3_40_60_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/tef40lp1x8pi_c090422_c.ndm  
NDM_IO                	    =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/io_ndm/*/*.ndm
[custom:tsmc40lp_tsmc_1p7m_9t_12t_top]
NDM_12T_TECH                =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/tech_lib/tech_only_12T.ndm
NDM_12T_STD                 =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180807_stdcell/run/stdcell_ndm/12T/*.ndm
NDM_MEM                     =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180807_sram/run/sram_ndm/1.ndm
NDM_IP                 	    =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/DWC_DDR3PHY_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/PLLTS40LPHSFRAC_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/SERVBY1TS40LP_L.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/VX1RX4CH_TSMC40_A02_l_v00.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/msd_d3r_io_ddr3_40_60_C.ndm /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180726_sram_ip/run/ip_ndm/tef40lp1x8pi_c090422_c.ndm  
NDM_IO                	    =  /proj/Ana37507/WORK/yaoruipeng/ndm_prep/20180629/run/io_ndm/*/*.ndm

