{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__664.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__674.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_927_941_942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_928_939_940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_929_938_939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_930_937_938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_931_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_932_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_933_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_940_941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.out","add_927_941_942.in0"],
          ["add_output_cgra_stencil_3_940_941.out","add_927_941_942.in1"],
          ["self.out_output_cgra_stencil","add_927_941_942.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.out","add_928_939_940.in0"],
          ["add_929_938_939.out","add_928_939_940.in1"],
          ["add_output_cgra_stencil_3_940_941.in1","add_928_939_940.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.out","add_929_938_939.in0"],
          ["add_930_937_938.out","add_929_938_939.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.out","add_930_937_938.in0"],
          ["add_931_936_937.out","add_930_937_938.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.out","add_931_936_937.in0"],
          ["add_932_935_936.out","add_931_936_937.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.out","add_932_935_936.in0"],
          ["add_933_934_935.out","add_932_935_936.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.out","add_933_934_935.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.out","add_933_934_935.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_940_941.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1000_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1001_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1003_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1004_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_1008_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1006_1007_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.out","add_1000_1014_1015.in0"],
          ["add_output_cgra_stencil_4_1013_1014.out","add_1000_1014_1015.in1"],
          ["self.out_output_cgra_stencil","add_1000_1014_1015.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.out","add_1001_1012_1013.in0"],
          ["add_1002_1011_1012.out","add_1001_1012_1013.in1"],
          ["add_output_cgra_stencil_4_1013_1014.in1","add_1001_1012_1013.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.out","add_1002_1011_1012.in0"],
          ["add_1003_1010_1011.out","add_1002_1011_1012.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.out","add_1003_1010_1011.in0"],
          ["add_1004_1009_1010.out","add_1003_1010_1011.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.out","add_1004_1009_1010.in0"],
          ["add_1005_1008_1009.out","add_1004_1009_1010.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.out","add_1005_1008_1009.in0"],
          ["add_1006_1007_1008.out","add_1005_1008_1009.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.out","add_1006_1007_1008.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.out","add_1006_1007_1008.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1013_1014.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1073_1087_1088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1074_1085_1086":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1075_1084_1085":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1076_1083_1084":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1077_1082_1083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1078_1081_1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1079_1080_1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1086_1087":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.out","add_1073_1087_1088.in0"],
          ["add_output_cgra_stencil_5_1086_1087.out","add_1073_1087_1088.in1"],
          ["self.out_output_cgra_stencil","add_1073_1087_1088.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.out","add_1074_1085_1086.in0"],
          ["add_1075_1084_1085.out","add_1074_1085_1086.in1"],
          ["add_output_cgra_stencil_5_1086_1087.in1","add_1074_1085_1086.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.out","add_1075_1084_1085.in0"],
          ["add_1076_1083_1084.out","add_1075_1084_1085.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.out","add_1076_1083_1084.in0"],
          ["add_1077_1082_1083.out","add_1076_1083_1084.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.out","add_1077_1082_1083.in0"],
          ["add_1078_1081_1082.out","add_1077_1082_1083.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.out","add_1078_1081_1082.in0"],
          ["add_1079_1080_1081.out","add_1078_1081_1082.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.out","add_1079_1080_1081.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.out","add_1079_1080_1081.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1086_1087.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1146_1160_1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1147_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1148_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1149_1156_1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1150_1155_1156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1151_1154_1155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1152_1153_1154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.out","add_1146_1160_1161.in0"],
          ["add_output_cgra_stencil_6_1159_1160.out","add_1146_1160_1161.in1"],
          ["self.out_output_cgra_stencil","add_1146_1160_1161.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.out","add_1147_1158_1159.in0"],
          ["add_1148_1157_1158.out","add_1147_1158_1159.in1"],
          ["add_output_cgra_stencil_6_1159_1160.in1","add_1147_1158_1159.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.out","add_1148_1157_1158.in0"],
          ["add_1149_1156_1157.out","add_1148_1157_1158.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.out","add_1149_1156_1157.in0"],
          ["add_1150_1155_1156.out","add_1149_1156_1157.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.out","add_1150_1155_1156.in0"],
          ["add_1151_1154_1155.out","add_1150_1155_1156.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.out","add_1151_1154_1155.in0"],
          ["add_1152_1153_1154.out","add_1151_1154_1155.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.out","add_1152_1153_1154.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.out","add_1152_1153_1154.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1159_1160.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1219_1233_1234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1220_1231_1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1221_1230_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1222_1229_1230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1223_1228_1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1224_1227_1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1225_1226_1227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1232_1233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.out","add_1219_1233_1234.in0"],
          ["add_output_cgra_stencil_7_1232_1233.out","add_1219_1233_1234.in1"],
          ["self.out_output_cgra_stencil","add_1219_1233_1234.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.out","add_1220_1231_1232.in0"],
          ["add_1221_1230_1231.out","add_1220_1231_1232.in1"],
          ["add_output_cgra_stencil_7_1232_1233.in1","add_1220_1231_1232.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.out","add_1221_1230_1231.in0"],
          ["add_1222_1229_1230.out","add_1221_1230_1231.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.out","add_1222_1229_1230.in0"],
          ["add_1223_1228_1229.out","add_1222_1229_1230.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.out","add_1223_1228_1229.in0"],
          ["add_1224_1227_1228.out","add_1223_1228_1229.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.out","add_1224_1227_1228.in0"],
          ["add_1225_1226_1227.out","add_1224_1227_1228.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.out","add_1225_1226_1227.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.out","add_1225_1226_1227.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1232_1233.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1292_1306_1307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1293_1304_1305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1294_1303_1304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1295_1302_1303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1296_1301_1302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1297_1300_1301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1298_1299_1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1305_1306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.out","add_1292_1306_1307.in0"],
          ["add_output_cgra_stencil_8_1305_1306.out","add_1292_1306_1307.in1"],
          ["self.out_output_cgra_stencil","add_1292_1306_1307.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.out","add_1293_1304_1305.in0"],
          ["add_1294_1303_1304.out","add_1293_1304_1305.in1"],
          ["add_output_cgra_stencil_8_1305_1306.in1","add_1293_1304_1305.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.out","add_1294_1303_1304.in0"],
          ["add_1295_1302_1303.out","add_1294_1303_1304.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.out","add_1295_1302_1303.in0"],
          ["add_1296_1301_1302.out","add_1295_1302_1303.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.out","add_1296_1301_1302.in0"],
          ["add_1297_1300_1301.out","add_1296_1301_1302.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.out","add_1297_1300_1301.in0"],
          ["add_1298_1299_1300.out","add_1297_1300_1301.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.out","add_1298_1299_1300.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.out","add_1298_1299_1300.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1305_1306.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__685.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__696.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__707.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__718.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__729.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__740.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_782_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_783_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_784_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_785_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_791_792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_790_791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_789_790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.out","add_782_796_797.in0"],
          ["add_output_cgra_stencil_1_795_796.out","add_782_796_797.in1"],
          ["self.out_output_cgra_stencil","add_782_796_797.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.out","add_783_794_795.in0"],
          ["add_784_793_794.out","add_783_794_795.in1"],
          ["add_output_cgra_stencil_1_795_796.in1","add_783_794_795.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.out","add_784_793_794.in0"],
          ["add_785_792_793.out","add_784_793_794.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.out","add_785_792_793.in0"],
          ["add_786_791_792.out","add_785_792_793.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.out","add_786_791_792.in0"],
          ["add_787_790_791.out","add_786_791_792.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.out","add_787_790_791.in0"],
          ["add_788_789_790.out","add_787_790_791.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.out","add_788_789_790.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.out","add_788_789_790.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_795_796.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_854_868_869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_859_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_860_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_867_868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.out","add_854_868_869.in0"],
          ["add_output_cgra_stencil_2_867_868.out","add_854_868_869.in1"],
          ["self.out_output_cgra_stencil","add_854_868_869.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.out","add_855_866_867.in0"],
          ["add_856_865_866.out","add_855_866_867.in1"],
          ["add_output_cgra_stencil_2_867_868.in1","add_855_866_867.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.out","add_856_865_866.in0"],
          ["add_857_864_865.out","add_856_865_866.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.out","add_857_864_865.in0"],
          ["add_858_863_864.out","add_857_864_865.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.out","add_858_863_864.in0"],
          ["add_859_862_863.out","add_858_863_864.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.out","add_859_862_863.in0"],
          ["add_860_861_862.out","add_859_862_863.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.out","add_860_861_862.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.out","add_860_861_862.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_867_868.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
