verilog xil_defaultlib --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ip/bitcounter_processing_system7_0_0" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/1b7e/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/122e/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/7d3c/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/c45e/hdl/verilog" \
"../../../bd/bitcounter/ip/bitcounter_processing_system7_0_0/sim/bitcounter_processing_system7_0_0.v" \
"../../../bd/bitcounter/ip/bitcounter_xbar_0/sim/bitcounter_xbar_0.v" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/sim/bd_9aac.v" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_0/sim/bd_9aac_one_0.v" \

sv xil_defaultlib --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ip/bitcounter_processing_system7_0_0" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/1b7e/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/122e/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/7d3c/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/c45e/hdl/verilog" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_2/sim/bd_9aac_s00mmu_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_3/sim/bd_9aac_s00tr_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_4/sim/bd_9aac_s00sic_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_5/sim/bd_9aac_s00a2s_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_6/sim/bd_9aac_sarn_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_7/sim/bd_9aac_srn_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_8/sim/bd_9aac_m00s2a_0.sv" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/bd_0/ip/ip_9/sim/bd_9aac_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/ec67/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/70cf/hdl" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ip/bitcounter_processing_system7_0_0" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/979d/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/b2d0/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/1b7e/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/122e/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/7d3c/hdl/verilog" --include "../../../../project_4.srcs/sources_1/bd/bitcounter/ipshared/c45e/hdl/verilog" \
"../../../bd/bitcounter/ip/bitcounter_axi_smc_0/sim/bitcounter_axi_smc_0.v" \
"../../../bd/bitcounter/ip/bitcounter_AXI_bitcount_0_0/sim/bitcounter_AXI_bitcount_0_0.v" \
"../../../bd/bitcounter/sim/bitcounter.v" \
"../../../bd/bitcounter/ip/bitcounter_system_ila_0_0/bd_0/sim/bd_33d7.v" \
"../../../bd/bitcounter/ip/bitcounter_system_ila_0_0/bd_0/ip/ip_0/sim/bd_33d7_ila_lib_0.v" \
"../../../bd/bitcounter/ip/bitcounter_system_ila_0_0/bd_0/ip/ip_1/bd_33d7_g_inst_0_gigantic_mux.v" \
"../../../bd/bitcounter/ip/bitcounter_system_ila_0_0/bd_0/ip/ip_1/sim/bd_33d7_g_inst_0.v" \
"../../../bd/bitcounter/ip/bitcounter_system_ila_0_0/sim/bitcounter_system_ila_0_0.v" \
"../../../bd/bitcounter/ip/bitcounter_auto_pc_0/sim/bitcounter_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
