Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "G:/Term5/CA Lab/Mips/Mips/MIPS_TB_isim_beh.exe" -prj "G:/Term5/CA Lab/Mips/Mips/MIPS_TB_beh.prj" "work.MIPS_TB" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/SignExtend.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/RegisterFile.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/PC_Reg.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/Mux_2to1.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/InstructionMemory.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/Cache.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/ALUControlUnit.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/ALU.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/WriteBack.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/MEM_WB_Reg.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/IF_ID_Reg.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/ID_EX_Reg.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/Fetch.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/EX_MEM_Reg.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/Execute.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/Decode.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/DataMemory.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/ControlUnit.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/MIPS.v" into library work
Analyzing Verilog file "G:/Term5/CA Lab/Mips/Mips/MIPS_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "G:/Term5/CA Lab/Mips/Mips/Execute.v" Line 32: Size mismatch in connection of port <input_0>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "G:/Term5/CA Lab/Mips/Mips/Execute.v" Line 33: Size mismatch in connection of port <input_1>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "G:/Term5/CA Lab/Mips/Mips/Execute.v" Line 35: Size mismatch in connection of port <output_0>. Formal port size is 32-bit while actual signal size is 5-bit.
Completed static elaboration
Compiling module Mux_2to1
Compiling module PC_Reg
Compiling module InstructionMemory
Compiling module Cache
Compiling module Fetch
Compiling module IF_ID_Reg
Compiling module RegisterFile
Compiling module SignExtend
Compiling module Decode
Compiling module ControlUnit
Compiling module ID_EX_Reg
Compiling module ALUControlUnit
Compiling module ALU
Compiling module Execute
Compiling module EX_MEM_Reg
Compiling module DataMemory
Compiling module MEM_WB_Reg
Compiling module WriteBack
Compiling module MIPS
Compiling module MIPS_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable G:/Term5/CA Lab/Mips/Mips/MIPS_TB_isim_beh.exe
Fuse Memory Usage: 28936 KB
Fuse CPU Usage: 436 ms
