Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 24 23:32:38 2018
| Host         : justin-pev running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |            7 |
| No           | No                    | Yes                    |             136 |           19 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------+--------------------------------+------------------+----------------+
|               Clock Signal              |    Enable Signal   |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------+--------------------------------+------------------+----------------+
|  nolabel_line38/E_d_reg_i_2_n_0         |                    |                                |                1 |              2 |
|  nolabel_line38/N_d_reg_i_2_n_0         |                    |                                |                1 |              2 |
|  nolabel_line38/S_d_reg_i_2_n_0         |                    |                                |                1 |              2 |
|  nolabel_line38/W_d_reg_i_2_n_0         |                    | nolabel_line38/W_d_reg_i_2_n_0 |                1 |              2 |
|  nolabel_line32/CLK                     |                    | rst_n_IBUF                     |                1 |              4 |
|  nolabel_line32/CLK                     | nolabel_line38/cnt | rst_n_IBUF                     |                2 |             10 |
|  nolabel_line38/led_scan_reg[7]_i_2_n_0 |                    |                                |                2 |             16 |
|  nolabel_line38/led_reg[7]_i_2_n_0      |                    |                                |                2 |             16 |
|  clk_IBUF_BUFG                          |                    | rst_n_IBUF                     |               18 |            132 |
+-----------------------------------------+--------------------+--------------------------------+------------------+----------------+


