#define _ET1310_PHY_H_
#define MI_CONTROL_REG                      0
#define MI_STATUS_REG                       1
#define MI_PHY_IDENTIFIER_1_REG             2
#define MI_PHY_IDENTIFIER_2_REG             3
#define MI_AUTONEG_ADVERTISEMENT_REG        4
#define MI_AUTONEG_LINK_PARTNER_ABILITY_REG 5
#define MI_AUTONEG_EXPANSION_REG            6
#define MI_AUTONEG_NEXT_PAGE_TRANSMIT_REG   7
#define MI_LINK_PARTNER_NEXT_PAGE_REG       8
#define MI_1000BASET_CONTROL_REG            9
#define MI_1000BASET_STATUS_REG             10
#define MI_RESERVED11_REG                   11
#define MI_RESERVED12_REG                   12
#define MI_RESERVED13_REG                   13
#define MI_RESERVED14_REG                   14
#define MI_EXTENDED_STATUS_REG              15
#define VMI_RESERVED16_REG                  16
#define VMI_RESERVED17_REG                  17
#define VMI_RESERVED18_REG                  18
#define VMI_LOOPBACK_CONTROL_REG            19
#define VMI_RESERVED20_REG                  20
#define VMI_MI_CONTROL_REG                  21
#define VMI_PHY_CONFIGURATION_REG           22
#define VMI_PHY_CONTROL_REG                 23
#define VMI_INTERRUPT_MASK_REG              24
#define VMI_INTERRUPT_STATUS_REG            25
#define VMI_PHY_STATUS_REG                  26
#define VMI_LED_CONTROL_1_REG               27
#define VMI_LED_CONTROL_2_REG               28
#define VMI_RESERVED29_REG                  29
#define VMI_RESERVED30_REG                  30
#define VMI_RESERVED31_REG                  31
struct mi_regs ;
typedef union _MI_BMCR_t  MI_BMCR_t, *PMI_BMCR_t;
typedef union _MI_BMSR_t  MI_BMSR_t, *PMI_BMSR_t;
typedef union _MI_ANAR_t  MI_ANAR_t, *PMI_ANAR_t;
#define TRUEPHY_BIT_CLEAR               0
#define TRUEPHY_BIT_SET                 1
#define TRUEPHY_BIT_READ                2
#define TRUEPHY_READ                    0
#define TRUEPHY_WRITE                   1
#define TRUEPHY_MASK                    2
#define TRUEPHY_SPEED_10MBPS            0
#define TRUEPHY_SPEED_100MBPS           1
#define TRUEPHY_SPEED_1000MBPS          2
#define TRUEPHY_DUPLEX_HALF             0
#define TRUEPHY_DUPLEX_FULL             1
#define TRUEPHY_CFG_SLAVE               0
#define TRUEPHY_CFG_MASTER              1
#define TRUEPHY_MDI                     0
#define TRUEPHY_MDIX                    1
#define TRUEPHY_AUTO_MDI_MDIX           2
#define TRUEPHY_POLARITY_NORMAL         0
#define TRUEPHY_POLARITY_INVERTED       1
#define TRUEPHY_ANEG_NOT_COMPLETE       0
#define TRUEPHY_ANEG_COMPLETE           1
#define TRUEPHY_ANEG_DISABLED           2
#define TRUEPHY_ADV_DUPLEX_NONE         0x00
#define TRUEPHY_ADV_DUPLEX_FULL         0x01
#define TRUEPHY_ADV_DUPLEX_HALF         0x02
#define TRUEPHY_ADV_DUPLEX_BOTH     \
(TRUEPHY_ADV_DUPLEX_FULL | TRUEPHY_ADV_DUPLEX_HALF)
#define PHY_CONTROL                0x00
#define PHY_STATUS                 0x01
#define PHY_ID_1                   0x02
#define PHY_ID_2                   0x03
#define PHY_AUTO_ADVERTISEMENT     0x04
#define PHY_AUTO_LINK_PARTNER      0x05
#define PHY_AUTO_EXPANSION         0x06
#define PHY_AUTO_NEXT_PAGE_TX      0x07
#define PHY_LINK_PARTNER_NEXT_PAGE 0x08
#define PHY_1000_CONTROL           0x09
#define PHY_1000_STATUS            0x0A
#define PHY_EXTENDED_STATUS        0x0F
#define PHY_INDEX_REG              0x10
#define PHY_DATA_REG               0x11
#define PHY_MPHY_CONTROL_REG       0x12
#define PHY_LOOPBACK_CONTROL       0x13
#define PHY_REGISTER_MGMT_CONTROL  0x15
#define PHY_CONFIG                 0x16
#define PHY_PHY_CONTROL            0x17
#define PHY_INTERRUPT_MASK         0x18
#define PHY_INTERRUPT_STATUS       0x19
#define PHY_PHY_STATUS             0x1A
#define PHY_LED_1                  0x1B
#define PHY_LED_2                  0x1C
