INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_bh_no_0013/mux_4_1_bh_no_0013.srcs/sources_1/new/mux_4_1_bh_no_0013.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_bh_no_0013
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_bh_no_0013/mux_4_1_bh_no_0013.srcs/sim_1/new/mux_4_1_bh_tb_no_0013.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_bh_tb_no_0013
