<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.11.19.12:55:43"
 outputDirectory="/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX090H1F34E1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK1_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK1_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK1_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK2_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK2_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK2_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="ay" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ay" direction="input" role="ay" width="8" />
  </interface>
  <interface name="by" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="by" direction="input" role="by" width="8" />
  </interface>
  <interface name="ax" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ax" direction="input" role="ax" width="8" />
  </interface>
  <interface name="bx" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="bx" direction="input" role="bx" width="8" />
  </interface>
  <interface name="accumulate" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="accumulate" direction="input" role="accumulate" width="1" />
  </interface>
  <interface name="resulta" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="resulta" direction="output" role="resulta" width="27" />
  </interface>
  <interface name="clk0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk1" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk1" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk2" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk2" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ena" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="ena" direction="input" role="ena" width="3" />
  </interface>
  <interface name="aclr0" kind="reset" start="0">
   <property name="associatedClock" value="clk0" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="aclr0" direction="input" role="reset" width="1" />
  </interface>
  <interface name="aclr1" kind="reset" start="0">
   <property name="associatedClock" value="clk0" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="aclr1" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity kind="dsp_mac_8bit" version="1.0" name="dsp_mac_8bit">
  <parameter name="AUTO_CLK0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK2_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK2_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK2_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_CLK1_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK1_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="AUTO_CLK1_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="10AX090H1F34E1SG" />
  <parameter name="AUTO_CLK0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit/synth/dsp_mac_8bit.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit/synth/dsp_mac_8bit.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/IntelFPGA_pro/22.3/ip/altera/native_mac/twentynm_mac_native_hw/twentynm_mac_native_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dsp_mac_8bit">"Generating: dsp_mac_8bit"</message>
   <message level="Info" culprit="dsp_mac_8bit">"Generating: dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy"</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">generating top-level entity dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">Info:These port are represented as aclr and clk:aclr1</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">Info:These port are represented as aclr and clk:clk1</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">Info:These port are represented as aclr and clk:clk2</message>
  </messages>
 </entity>
 <entity
   kind="altera_a10_native_fixed_point_dsp"
   version="19.1.0"
   name="dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy">
  <parameter name="by_width" value="8" />
  <parameter name="delay_scan_out_by" value="false" />
  <parameter name="bx_clock" value="0" />
  <parameter name="ax_clock" value="0" />
  <parameter name="accumulate_clock" value="0" />
  <parameter name="output_clock" value="1" />
  <parameter name="sub_pipeline_clock" value="none" />
  <parameter name="delay_scan_out_ay" value="false" />
  <parameter name="az_width" value="0" />
  <parameter name="operand_source_mby" value="input" />
  <parameter name="ax_width" value="8" />
  <parameter name="operand_source_mbx" value="input" />
  <parameter name="coef_a_3" value="0" />
  <parameter name="coef_a_2" value="0" />
  <parameter name="coef_a_1" value="0" />
  <parameter name="coef_a_0" value="0" />
  <parameter name="result_a_width" value="27" />
  <parameter name="coef_a_7" value="0" />
  <parameter name="coef_a_6" value="0" />
  <parameter name="enable_accumulate" value="true" />
  <parameter name="coef_a_5" value="0" />
  <parameter name="coef_a_4" value="0" />
  <parameter name="enable_double_accum" value="false" />
  <parameter name="ay_use_scan_in" value="false" />
  <parameter name="load_const_pipeline_clock" value="none" />
  <parameter name="scan_out_width" value="18" />
  <parameter name="negate_clock" value="none" />
  <parameter name="by_use_scan_in" value="false" />
  <parameter name="accum_pipeline_clock" value="2" />
  <parameter name="sub_clock" value="none" />
  <parameter name="operand_source_max" value="input" />
  <parameter name="az_clock" value="none" />
  <parameter name="operand_source_may" value="input" />
  <parameter name="coef_sel_a_clock" value="none" />
  <parameter name="bz_clock" value="none" />
  <parameter name="preadder_subtract_b" value="false" />
  <parameter name="preadder_subtract_a" value="false" />
  <parameter name="ay_scan_in_clock" value="0" />
  <parameter name="result_b_width" value="0" />
  <parameter name="enable_sub" value="false" />
  <parameter name="bz_width" value="0" />
  <parameter name="enable_negate" value="false" />
  <parameter name="signed_max" value="true" />
  <parameter name="signed_may" value="true" />
  <parameter name="by_clock" value="0" />
  <parameter name="coef_b_7" value="0" />
  <parameter name="bx_width" value="8" />
  <parameter name="load_const_clock" value="none" />
  <parameter name="operation_mode" value="m18x18_sumof2" />
  <parameter name="coef_b_2" value="0" />
  <parameter name="coef_b_1" value="0" />
  <parameter name="coef_b_0" value="0" />
  <parameter name="coef_b_6" value="0" />
  <parameter name="coef_sel_b_clock" value="none" />
  <parameter name="coef_b_5" value="0" />
  <parameter name="coef_b_4" value="0" />
  <parameter name="coef_b_3" value="0" />
  <parameter name="ay_scan_in_width" value="8" />
  <parameter name="input_pipeline_clock" value="2" />
  <parameter name="gui_scanout_enable" value="false" />
  <parameter name="load_const_value" value="0" />
  <parameter name="use_chainadder" value="false" />
  <parameter name="negate_pipeline_clock" value="none" />
  <parameter name="signed_mby" value="true" />
  <parameter name="mode_sub_location" value="0" />
  <parameter name="signed_mbx" value="true" />
  <parameter name="enable_loadconst" value="false" />
  <parameter name="gui_chainout_enable" value="false" />
  <generatedFiles>
   <file
       path="/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit/altera_a10_native_fixed_point_dsp_1910/synth/dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/yuzong/Desktop/Research/BrAMAC/Quartus/DSP_Test/dsp_mac_8bit/altera_a10_native_fixed_point_dsp_1910/synth/dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/IntelFPGA_pro/22.3/ip/altera/native_mac/twentynm_mac_native_hw/twentynm_mac_native_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dsp_mac_8bit" as="a10_native_fixed_point_dsp_0" />
  <messages>
   <message level="Info" culprit="dsp_mac_8bit">"Generating: dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy"</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">generating top-level entity dsp_mac_8bit_altera_a10_native_fixed_point_dsp_1910_ztuzmfy</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">Info:These port are represented as aclr and clk:aclr1</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">Info:These port are represented as aclr and clk:clk1</message>
   <message level="Info" culprit="a10_native_fixed_point_dsp_0">Info:These port are represented as aclr and clk:clk2</message>
  </messages>
 </entity>
</deploy>
