<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Oct 01 18:51:17 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "fastclk" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   90.041MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i1  (to fastclk_c +)
                   FF                        gap__i0

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_78 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R28C49D.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R28C49D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i3  (to fastclk_c +)
                   FF                        gap__i2

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_79 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R28C49B.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R28C49B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i5  (to fastclk_c +)
                   FF                        gap__i4

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_80 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R28C49A.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R28C49A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i7  (to fastclk_c +)
                   FF                        gap__i6

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_81 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R28C49C.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R28C49C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i9  (to fastclk_c +)
                   FF                        gap__i8

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_82 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R27C51C.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R27C51C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i11  (to fastclk_c +)
                   FF                        gap__i10

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_83 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R27C51D.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R27C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i13  (to fastclk_c +)
                   FF                        gap__i12

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_84 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R27C51A.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R27C51A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i15  (to fastclk_c +)
                   FF                        gap__i14

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_85 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R27C51B.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R27C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i17  (to fastclk_c +)
                   FF                        gap__i16

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_86 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R27C52B.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R27C52B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 28.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i15  (from fastclk_c +)
   Destination:    FF         Data in        gap__i19  (to fastclk_c +)
                   FF                        gap__i18

   Delay:              11.233ns  (15.2% logic, 84.8% route), 6 logic levels.

 Constraint Details:

     11.233ns physical path delay SLICE_76 to SLICE_87 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 28.894ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R51C51D.CLK to     R51C51D.Q1 SLICE_76 (from fastclk_c)
ROUTE        15     1.623     R51C51D.Q1 to     R51C54C.D1 cnt_15
CTOF_DEL    ---     0.236     R51C54C.D1 to     R51C54C.F1 SLICE_186
ROUTE         4     0.443     R51C54C.F1 to     R51C54A.D0 n9636
CTOF_DEL    ---     0.236     R51C54A.D0 to     R51C54A.F0 SLICE_176
ROUTE         1     0.634     R51C54A.F0 to     R50C52B.D0 n8394
CTOF_DEL    ---     0.236     R50C52B.D0 to     R50C52B.F0 SLICE_178
ROUTE         1     1.255     R50C52B.F0 to     R54C51B.B1 n7414
CTOF_DEL    ---     0.236     R54C51B.B1 to     R54C51B.F1 SLICE_117
ROUTE         1     0.778     R54C51B.F1 to     R54C52D.B1 n10081
CTOF_DEL    ---     0.236     R54C52D.B1 to     R54C52D.F1 SLICE_149
ROUTE        16     4.798     R54C52D.F1 to     R27C52D.CE fastclk_c_enable_42 (to fastclk_c)
                  --------
                   11.233   (15.2% logic, 84.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R51C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     2.627       P3.PADDI to    R27C52D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:   90.041MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|   90.041 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 72
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13318 paths, 1 nets, and 1772 connections (99.22% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Oct 01 18:51:18 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "fastclk" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i1  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i1  (to fastclk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_100 to SLICE_100 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_100 to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C50A.CLK to     R54C50A.Q0 SLICE_100 (from fastclk_c)
ROUTE        10     0.058     R54C50A.Q0 to     R54C50A.D0 n1929
CTOF_DEL    ---     0.076     R54C50A.D0 to     R54C50A.F0 SLICE_100
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 n3589 (to fastclk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R54C50A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R54C50A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rx_remaining__i1  (from fastclk_c +)
   Destination:    FF         Data in        rx_remaining__i1  (to fastclk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_119 to SLICE_119 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_119 to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C55A.CLK to     R56C55A.Q0 SLICE_119 (from fastclk_c)
ROUTE         7     0.058     R56C55A.Q0 to     R56C55A.D0 rx_remaining_1
CTOF_DEL    ---     0.076     R56C55A.D0 to     R56C55A.F0 SLICE_119
ROUTE         1     0.000     R56C55A.F0 to    R56C55A.DI0 rx_remaining_1_N_222_1 (to fastclk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R56C55A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R56C55A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              seq_state_FSM_i3  (from fastclk_c +)
   Destination:    FF         Data in        seq_state_FSM_i3  (to fastclk_c +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay SLICE_103 to SLICE_103 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_103 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C51B.CLK to     R57C51B.Q0 SLICE_103 (from fastclk_c)
ROUTE         9     0.060     R57C51B.Q0 to     R57C51B.D0 n2268
CTOF_DEL    ---     0.076     R57C51B.D0 to     R57C51B.F0 SLICE_103
ROUTE         1     0.000     R57C51B.F0 to    R57C51B.DI0 n3647 (to fastclk_c)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R57C51B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R57C51B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i6  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i6  (to fastclk_c +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_108 to SLICE_108 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C51C.CLK to     R57C51C.Q0 SLICE_108 (from fastclk_c)
ROUTE         6     0.071     R57C51C.Q0 to     R57C51C.C0 reg_target_6
CTOF_DEL    ---     0.076     R57C51C.C0 to     R57C51C.F0 SLICE_108
ROUTE         1     0.000     R57C51C.F0 to    R57C51C.DI0 reg_target_7_N_209_6 (to fastclk_c)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R57C51C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R57C51C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i3  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i3  (to fastclk_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_107 to SLICE_107 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R59C50D.CLK to     R59C50D.Q0 SLICE_107 (from fastclk_c)
ROUTE         6     0.072     R59C50D.Q0 to     R59C50D.C0 reg_target_3
CTOF_DEL    ---     0.076     R59C50D.C0 to     R59C50D.F0 SLICE_107
ROUTE         1     0.000     R59C50D.F0 to    R59C50D.DI0 reg_target_7_N_209_3 (to fastclk_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R59C50D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R59C50D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i0  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i0  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_105 to SLICE_105 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_105 to SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R59C51D.CLK to     R59C51D.Q0 SLICE_105 (from fastclk_c)
ROUTE         7     0.073     R59C51D.Q0 to     R59C51D.C0 reg_target_0
CTOF_DEL    ---     0.076     R59C51D.C0 to     R59C51D.F0 SLICE_105
ROUTE         1     0.000     R59C51D.F0 to    R59C51D.DI0 reg_target_7_N_209_0 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R59C51D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R59C51D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i11  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i11  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_94 to SLICE_94 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C53D.CLK to     R51C53D.Q0 SLICE_94 (from fastclk_c)
ROUTE         7     0.073     R51C53D.Q0 to     R51C53D.C0 n1919
CTOF_DEL    ---     0.076     R51C53D.C0 to     R51C53D.F0 SLICE_94
ROUTE         1     0.000     R51C53D.F0 to    R51C53D.DI0 n3609 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R51C53D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R51C53D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i2  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i2  (to fastclk_c +)

   Delay:               0.334ns  (78.4% logic, 21.6% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay SLICE_106 to SLICE_106 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.215ns

 Physical Path Details:

      Data path SLICE_106 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C50C.CLK to     R57C50C.Q0 SLICE_106 (from fastclk_c)
ROUTE         4     0.072     R57C50C.Q0 to     R57C50C.C0 reg_target_2
CTOOFX_DEL  ---     0.098     R57C50C.C0 to   R57C50C.OFX0 SLICE_106
ROUTE         1     0.000   R57C50C.OFX0 to    R57C50C.DI0 reg_target_7_N_209_2 (to fastclk_c)
                  --------
                    0.334   (78.4% logic, 21.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R57C50C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R57C50C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i3  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3  (to fastclk_c +)

   Delay:               0.369ns  (64.5% logic, 35.5% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_68 to SLICE_68 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.250ns

 Physical Path Details:

      Data path SLICE_68 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C55A.CLK to     R51C55A.Q0 SLICE_68 (from fastclk_c)
ROUTE         5     0.131     R51C55A.Q0 to     R51C55A.M0 bitidx_3
MTOF_DEL    ---     0.074     R51C55A.M0 to   R51C55A.OFX0 SLICE_68
ROUTE         1     0.000   R51C55A.OFX0 to    R51C55A.DI0 bitidx_3_N_157_3 (to fastclk_c)
                  --------
                    0.369   (64.5% logic, 35.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R51C55A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R51C55A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rx_ready_270  (from fastclk_c +)
   Destination:    FF         Data in        seq_state_FSM_i6  (to fastclk_c +)

   Delay:               0.376ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_117 to SLICE_100 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.257ns

 Physical Path Details:

      Data path SLICE_117 to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C51B.CLK to     R54C51B.Q0 SLICE_117 (from fastclk_c)
ROUTE        21     0.136     R54C51B.Q0 to     R54C50A.D1 rx_ready
CTOF_DEL    ---     0.076     R54C50A.D1 to     R54C50A.F1 SLICE_100
ROUTE         1     0.000     R54C50A.F1 to    R54C50A.DI1 n2297 (to fastclk_c)
                  --------
                    0.376   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R54C51B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        72     0.787       P3.PADDI to    R54C50A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 72
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13318 paths, 1 nets, and 1772 connections (99.22% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
