
22. Printing statistics.

=== wishbone_master ===

   Number of wires:                498
   Number of wire bits:            724
   Number of public wires:          34
   Number of public wire bits:     260
   Number of ports:                 26
   Number of port bits:            252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                465
     AND2_X1                        74
     AND2_X2                        30
     AOI211_X2                       1
     AOI21_X1                        8
     AOI21_X2                        1
     AOI221_X1                       1
     AOI221_X2                       2
     BUF_X1                          6
     BUF_X2                         14
     BUF_X4                          5
     BUF_X8                          3
     CLKBUF_X1                       8
     DFF_X1                        114
     HA_X1                           1
     INV_X1                         14
     LOGIC0_X1                       1
     MUX2_X1                       139
     NAND2_X1                        5
     NAND2_X2                        2
     NAND3_X1                        5
     NAND3_X4                        1
     NAND4_X1                        2
     NOR2_X1                         5
     NOR2_X2                         1
     NOR2_X4                         2
     NOR3_X1                         2
     NOR4_X1                         1
     OAI21_X1                        7
     OAI221_X1                       5
     OR2_X2                          1
     OR3_X1                          2
     OR3_X2                          2

   Chip area for module '\wishbone_master': 1023.834000
     of which used for sequential elements: 515.508000 (50.35%)

