{"vcs1":{"timestamp_begin":1769500188.878619313, "rt":6.69, "ut":6.43, "st":0.18}}
{"vcselab":{"timestamp_begin":1769500195.622647398, "rt":0.32, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769500195.985052684, "rt":0.22, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769500188.623232622}
{"VCS_COMP_START_TIME": 1769500188.623232622}
{"VCS_COMP_END_TIME": 1769500196.273817871}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350976}}
{"vcselab": {"peak_mem": 173708}}
