\hypertarget{stm32f4xx__ll__sdmmc_8h}{}\doxysection{C\+:/\+Users/dayton.flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 4/\+Code4/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/stm32f4xx\+\_\+ll\+\_\+sdmmc.h File Reference}
\label{stm32f4xx__ll__sdmmc_8h}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_ll\_sdmmc.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_ll\_sdmmc.h}}


Header file of SDMMC HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_d_i_o___init_type_def}{SDIO\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDMMC Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_i_o___cmd_init_type_def}{SDIO\+\_\+\+Cmd\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDIO Command Control structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_i_o___data_init_type_def}{SDIO\+\_\+\+Data\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDIO Data Control structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries SDIO\+\_\+\+CLOCK\+\_\+\+EDGE\+\_\+\+RISING}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+CLOCK\+\_\+\+EDGE\+\_\+\+FALLING}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___clock___edge_ga63420b10a52e3d82a89a45f20dc41786}{IS\+\_\+\+SDIO\+\_\+\+CLOCK\+\_\+\+EDGE}}(EDGE)
\item 
\#define {\bfseries SDIO\+\_\+\+CLOCK\+\_\+\+BYPASS\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+CLOCK\+\_\+\+BYPASS\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}{IS\+\_\+\+SDIO\+\_\+\+CLOCK\+\_\+\+BYPASS}}(BYPASS)
\item 
\#define {\bfseries SDIO\+\_\+\+CLOCK\+\_\+\+POWER\+\_\+\+SAVE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+CLOCK\+\_\+\+POWER\+\_\+\+SAVE\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___clock___power___save_ga41988203e5d4e35a755aa604f1876cd3}{IS\+\_\+\+SDIO\+\_\+\+CLOCK\+\_\+\+POWER\+\_\+\+SAVE}}(SAVE)
\item 
\#define {\bfseries SDIO\+\_\+\+BUS\+\_\+\+WIDE\+\_\+1B}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+BUS\+\_\+\+WIDE\+\_\+4B}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries SDIO\+\_\+\+BUS\+\_\+\+WIDE\+\_\+8B}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___bus___wide_gaa5c6ad922117d5df3213631bf68fde5b}{IS\+\_\+\+SDIO\+\_\+\+BUS\+\_\+\+WIDE}}(WIDE)
\item 
\#define {\bfseries SDIO\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___hardware___flow___control_gad8be549f8348479d064dff21343ae411}{IS\+\_\+\+SDIO\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}}(CONTROL)
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+CLKDIV}(DIV)~((DIV) $<$= 0x\+FF)
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+CMD\+\_\+\+INDEX}(INDEX)~((INDEX) $<$ 0x40)
\item 
\#define {\bfseries SDIO\+\_\+\+RESPONSE\+\_\+\+NO}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+RESPONSE\+\_\+\+SHORT}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries SDIO\+\_\+\+RESPONSE\+\_\+\+LONG}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___response___type_gae4df2359c9b637694b9baa220c16e062}{IS\+\_\+\+SDIO\+\_\+\+RESPONSE}}(RESPONSE)
\item 
\#define {\bfseries SDIO\+\_\+\+WAIT\+\_\+\+NO}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+WAIT\+\_\+\+IT}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries SDIO\+\_\+\+WAIT\+\_\+\+PEND}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___wait___interrupt___state_ga7ee5c289c8e06a76b849808d15b03810}{IS\+\_\+\+SDIO\+\_\+\+WAIT}}(WAIT)
\item 
\#define {\bfseries SDIO\+\_\+\+CPSM\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+CPSM\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___c_p_s_m___state_ga58cf04903dab015106e4e0937bef443b}{IS\+\_\+\+SDIO\+\_\+\+CPSM}}(CPSM)
\item 
\#define {\bfseries SDIO\+\_\+\+RESP1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+RESP2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries SDIO\+\_\+\+RESP3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries SDIO\+\_\+\+RESP4}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___response___registers_gaea6a7f75a5e677d50ba5c9ae2d3a7839}{IS\+\_\+\+SDIO\+\_\+\+RESP}}(RESP)
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+DATA\+\_\+\+LENGTH}(LENGTH)~((LENGTH) $<$= 0x01\+FFFFFF)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+1B}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+2B}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+4B}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+8B}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+16B}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+32B}~((uint32\+\_\+t)0x00000050)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+64B}~((uint32\+\_\+t)0x00000060)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+128B}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+256B}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+512B}~((uint32\+\_\+t)0x00000090)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+1024B}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+2048B}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+4096B}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+8192B}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define {\bfseries SDIO\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+16384B}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___data___block___size_ga25ce8d64134659c479d61aa681761948}{IS\+\_\+\+SDIO\+\_\+\+BLOCK\+\_\+\+SIZE}}(SIZE)
\item 
\#define {\bfseries SDIO\+\_\+\+TRANSFER\+\_\+\+DIR\+\_\+\+TO\+\_\+\+CARD}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+TRANSFER\+\_\+\+DIR\+\_\+\+TO\+\_\+\+SDIO}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___transfer___direction_gaf84b8004cfef6a5a525b20db8a83c2f7}{IS\+\_\+\+SDIO\+\_\+\+TRANSFER\+\_\+\+DIR}}(\mbox{\hyperlink{classmbed_1_1_dir_handle}{DIR}})
\item 
\#define {\bfseries SDIO\+\_\+\+TRANSFER\+\_\+\+MODE\+\_\+\+BLOCK}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+TRANSFER\+\_\+\+MODE\+\_\+\+STREAM}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___transfer___type_gaf7565ea93f9ed01558bdc9ad80dac763}{IS\+\_\+\+SDIO\+\_\+\+TRANSFER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries SDIO\+\_\+\+DPSM\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+DPSM\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___d_p_s_m___state_gac87a2d7a8fc417a4514d733be50e6d63}{IS\+\_\+\+SDIO\+\_\+\+DPSM}}(DPSM)
\item 
\#define {\bfseries SDIO\+\_\+\+READ\+\_\+\+WAIT\+\_\+\+MODE\+\_\+\+CLK}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries SDIO\+\_\+\+READ\+\_\+\+WAIT\+\_\+\+MODE\+\_\+\+DATA2}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___read___wait___mode_ga35144093f5b3553a62c2248896eead4d}{IS\+\_\+\+SDIO\+\_\+\+READWAIT\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+CCRCFAIL}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+DCRCFAIL}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+CTIMEOUT}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+DTIMEOUT}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+TXUNDERR}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+RXOVERR}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+CMDREND}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+CMDSENT}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+DATAEND}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+STBITERR}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+DBCKEND}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+CMDACT}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+TXACT}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+RXACT}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+TXFIFOHE}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+RXFIFOHF}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+TXFIFOF}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+RXFIFOF}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+TXFIFOE}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+RXFIFOE}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+TXDAVL}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+RXDAVL}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+SDIOIT}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries SDIO\+\_\+\+IT\+\_\+\+CEATAEND}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+IT}(IT)~((((IT) \& (uint32\+\_\+t)0x\+FF000000) == 0x00) \&\& ((IT) != (uint32\+\_\+t)0x00))
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+CCRCFAIL}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+DCRCFAIL}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+CTIMEOUT}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+DTIMEOUT}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+TXUNDERR}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+RXOVERR}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+CMDREND}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+CMDSENT}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+DATAEND}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+STBITERR}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+DBCKEND}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+CMDACT}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+TXACT}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+RXACT}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+TXFIFOHE}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+RXFIFOHF}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+TXFIFOF}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+RXFIFOF}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+TXFIFOE}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+RXFIFOE}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+TXDAVL}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+RXDAVL}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+SDIOIT}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries SDIO\+\_\+\+FLAG\+\_\+\+CEATAEND}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___flags_ga04b3c3c316e112172abacbf5e316f24a}{IS\+\_\+\+SDIO\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+FLAG}(FLAG)~((((FLAG) \& (uint32\+\_\+t)0x\+FF3\+FF800) == 0x00) \&\& ((FLAG) != (uint32\+\_\+t)0x00))
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___flags_gaef42c81f1f6250d8f9f438f4e16d1e98}{IS\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+IT}(IT)~((((IT) \& (uint32\+\_\+t)0x\+FF3\+FF800) == 0x00) \&\& ((IT) != (uint32\+\_\+t)0x00))
\item 
\#define {\bfseries IS\+\_\+\+SDIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == SDIO)
\item 
\#define {\bfseries SDIO\+\_\+\+OFFSET}~(SDIO\+\_\+\+BASE -\/ \mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define {\bfseries CLKCR\+\_\+\+OFFSET}~(SDIO\+\_\+\+OFFSET + 0x04)
\item 
\#define {\bfseries CLKEN\+\_\+\+Bit\+Number}~0x08
\item 
\#define {\bfseries CLKCR\+\_\+\+CLKEN\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CLKCR\+\_\+\+OFFSET $\ast$ 32) + (CLKEN\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries CMD\+\_\+\+OFFSET}~(SDIO\+\_\+\+OFFSET + 0x0C)
\item 
\#define {\bfseries SDIOSUSPEND\+\_\+\+Bit\+Number}~0x0B
\item 
\#define {\bfseries CMD\+\_\+\+SDIOSUSPEND\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CMD\+\_\+\+OFFSET $\ast$ 32) + (SDIOSUSPEND\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries ENCMDCOMPL\+\_\+\+Bit\+Number}~0x0C
\item 
\#define {\bfseries CMD\+\_\+\+ENCMDCOMPL\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CMD\+\_\+\+OFFSET $\ast$ 32) + (ENCMDCOMPL\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries NIEN\+\_\+\+Bit\+Number}~0x0D
\item 
\#define {\bfseries CMD\+\_\+\+NIEN\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CMD\+\_\+\+OFFSET $\ast$ 32) + (NIEN\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries ATACMD\+\_\+\+Bit\+Number}~0x0E
\item 
\#define {\bfseries CMD\+\_\+\+ATACMD\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CMD\+\_\+\+OFFSET $\ast$ 32) + (ATACMD\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries DCTRL\+\_\+\+OFFSET}~(SDIO\+\_\+\+OFFSET + 0x2C)
\item 
\#define {\bfseries DMAEN\+\_\+\+Bit\+Number}~0x03
\item 
\#define {\bfseries DCTRL\+\_\+\+DMAEN\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (DCTRL\+\_\+\+OFFSET $\ast$ 32) + (DMAEN\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries RWSTART\+\_\+\+Bit\+Number}~0x08
\item 
\#define {\bfseries DCTRL\+\_\+\+RWSTART\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (DCTRL\+\_\+\+OFFSET $\ast$ 32) + (RWSTART\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries RWSTOP\+\_\+\+Bit\+Number}~0x09
\item 
\#define {\bfseries DCTRL\+\_\+\+RWSTOP\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (DCTRL\+\_\+\+OFFSET $\ast$ 32) + (RWSTOP\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries RWMOD\+\_\+\+Bit\+Number}~0x0A
\item 
\#define {\bfseries DCTRL\+\_\+\+RWMOD\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (DCTRL\+\_\+\+OFFSET $\ast$ 32) + (RWMOD\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries SDIOEN\+\_\+\+Bit\+Number}~0x0B
\item 
\#define {\bfseries DCTRL\+\_\+\+SDIOEN\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (DCTRL\+\_\+\+OFFSET $\ast$ 32) + (SDIOEN\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define {\bfseries CLKCR\+\_\+\+CLEAR\+\_\+\+MASK}~((uint32\+\_\+t)0x\+FFFF8100)
\item 
\#define {\bfseries PWR\+\_\+\+PWRCTRL\+\_\+\+MASK}~((uint32\+\_\+t)0x\+FFFFFFFC)
\item 
\#define {\bfseries DCTRL\+\_\+\+CLEAR\+\_\+\+MASK}~((uint32\+\_\+t)0x\+FFFFFF08)
\item 
\#define {\bfseries CMD\+\_\+\+CLEAR\+\_\+\+MASK}~((uint32\+\_\+t)0x\+FFFFF800)
\item 
\#define {\bfseries SDIO\+\_\+\+RESP\+\_\+\+ADDR}~((uint32\+\_\+t)(SDIO\+\_\+\+BASE + 0x14))
\item 
\#define {\bfseries SDIO\+\_\+\+FIFO\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40012\+C80)
\item 
\#define {\bfseries SDIO\+\_\+\+INIT\+\_\+\+CLK\+\_\+\+DIV}~((uint8\+\_\+t)0x76)
\item 
\#define {\bfseries SDIO\+\_\+\+TRANSFER\+\_\+\+CLK\+\_\+\+DIV}~((uint8\+\_\+t)0x0)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga25d754a9f19a69345b6af096f1f5b2a2}{\+\_\+\+\_\+\+SDIO\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)CLKCR\+\_\+\+CLKEN\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable the SDIO device. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad3078138e51a29cf0f1c69c078347d80}{\+\_\+\+\_\+\+SDIO\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)CLKCR\+\_\+\+CLKEN\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable the SDIO device. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga6bda6c5413d3924024b84c98547233fa}{\+\_\+\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)DCTRL\+\_\+\+DMAEN\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable the SDIO DMA transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga001ffe6053dc5141eb08980da3851c42}{\+\_\+\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)DCTRL\+\_\+\+DMAEN\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable the SDIO DMA transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaa9e3afaf168e4ca1e0db3384ec19e1b2}{\+\_\+\+\_\+\+SDIO\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the SDIO device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaaf2ed87824de8d4506734a5d1676cc9a}{\+\_\+\+\_\+\+SDIO\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the SDIO device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad758b5b751fca4580841ee7a790fcce7}{\+\_\+\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != RESET)
\begin{DoxyCompactList}\small\item\em Checks whether the specified SDIO flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga087683825553ad90ae5a84912fb2596f}{\+\_\+\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the SDIO\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga813e28dac36317a9b302ddf3ce59d36c}{\+\_\+\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+IT}}~(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+, \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)   (((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified SDIO interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad93c671a251adeeeaabbc30ed9c49fe4}{\+\_\+\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the SDIO\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga4fa51db0706642889e424baea68cebbd}{\+\_\+\+\_\+\+SDIO\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) DCTRL\+\_\+\+RWSTART\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga8956e49532802f7b56606dc618ad3f14}{\+\_\+\+\_\+\+SDIO\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) DCTRL\+\_\+\+RWSTART\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable Start the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga2ea775c7ca459015fb99c16acf3052d4}{\+\_\+\+\_\+\+SDIO\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) DCTRL\+\_\+\+RWSTOP\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga9009c516ab41025c09c4e69cd585cc47}{\+\_\+\+\_\+\+SDIO\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) DCTRL\+\_\+\+RWSTOP\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable Stop the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga4120d9386ab66509dec2c98955720ba5}{\+\_\+\+\_\+\+SDIO\+\_\+\+OPERATION\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) DCTRL\+\_\+\+SDIOEN\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga9249a178a8353c1dd851d794c3fedb0e}{\+\_\+\+\_\+\+SDIO\+\_\+\+OPERATION\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) DCTRL\+\_\+\+SDIOEN\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga99032ee66d0e6c1eaa0ac4a78d769cbf}{\+\_\+\+\_\+\+SDIO\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+SDIOSUSPEND\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga7cfca795ba8a4a68b2a00dba4d81b243}{\+\_\+\+\_\+\+SDIO\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+SDIOSUSPEND\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga3c30ddb66cb268431f13ce2bb1a8013c}{\+\_\+\+\_\+\+SDIO\+\_\+\+CEATA\+\_\+\+CMD\+\_\+\+COMPLETION\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+ENCMDCOMPL\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable the command completion signal. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaff7be6d6e71a9857ab99a121d75e65e3}{\+\_\+\+\_\+\+SDIO\+\_\+\+CEATA\+\_\+\+CMD\+\_\+\+COMPLETION\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+ENCMDCOMPL\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable the command completion signal. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaaac661a6c74687fb348b4de5503168c3}{\+\_\+\+\_\+\+SDIO\+\_\+\+CEATA\+\_\+\+ENABLE\+\_\+\+IT}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+NIEN\+\_\+\+BB = (uint32\+\_\+t)0)
\begin{DoxyCompactList}\small\item\em Enable the CE-\/\+ATA interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga6526c46ef91d13f230ec35f03a69d196}{\+\_\+\+\_\+\+SDIO\+\_\+\+CEATA\+\_\+\+DISABLE\+\_\+\+IT}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+NIEN\+\_\+\+BB = (uint32\+\_\+t)1)
\begin{DoxyCompactList}\small\item\em Disable the CE-\/\+ATA interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaed1d0441c3daaf6c0ebb3b54fa9de9f7}{\+\_\+\+\_\+\+SDIO\+\_\+\+CEATA\+\_\+\+SENDCMD\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+ATACMD\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Enable send CE-\/\+ATA command (CMD61). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaddcc2515dfadbeaa63c6538c15bcfedb}{\+\_\+\+\_\+\+SDIO\+\_\+\+CEATA\+\_\+\+SENDCMD\+\_\+\+DISABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CMD\+\_\+\+ATACMD\+\_\+\+BB = DISABLE)
\begin{DoxyCompactList}\small\item\em Disable send CE-\/\+ATA command (CMD61). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Init} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx, \mbox{\hyperlink{struct_s_d_i_o___init_type_def}{SDIO\+\_\+\+Init\+Type\+Def}} Init)
\item 
uint32\+\_\+t {\bfseries SDIO\+\_\+\+Read\+FIFO} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Write\+FIFO} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx, uint32\+\_\+t $\ast$p\+Write\+Data)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Power\+State\+\_\+\+ON} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Power\+State\+\_\+\+OFF} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
uint32\+\_\+t {\bfseries SDIO\+\_\+\+Get\+Power\+State} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Send\+Command} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx, \mbox{\hyperlink{struct_s_d_i_o___cmd_init_type_def}{SDIO\+\_\+\+Cmd\+Init\+Type\+Def}} $\ast$SDIO\+\_\+\+Cmd\+Init\+Struct)
\item 
uint8\+\_\+t {\bfseries SDIO\+\_\+\+Get\+Command\+Response} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
uint32\+\_\+t {\bfseries SDIO\+\_\+\+Get\+Response} (uint32\+\_\+t SDIO\+\_\+\+RESP)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Data\+Config} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx, \mbox{\hyperlink{struct_s_d_i_o___data_init_type_def}{SDIO\+\_\+\+Data\+Init\+Type\+Def}} $\ast$SDIO\+\_\+\+Data\+Init\+Struct)
\item 
uint32\+\_\+t {\bfseries SDIO\+\_\+\+Get\+Data\+Counter} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
uint32\+\_\+t {\bfseries SDIO\+\_\+\+Get\+FIFOCount} (\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$SDIOx)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries SDIO\+\_\+\+Set\+SDIORead\+Wait\+Mode} (uint32\+\_\+t SDIO\+\_\+\+Read\+Wait\+Mode)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of SDMMC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+0\+RC2 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14-\/May-\/2014
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2014 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 