Shift_Line.vhd,vhdl,xil_defaultlib,../../../../lab_102.srcs/sources_1/ip/Shift_Line/sim/Shift_Line.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
