module top_module (
    input 					clk,
    input 				 	reset,
    input 			[7:0] 	d,
    output	reg		[7:0] 	q
);
    reg [7:0] mem;
    always @ (negedge clk) begin
        if (reset)
            mem <= 8'h34;
        else
            mem <= d;
    end
    assign q = mem;
    
endmodule
