{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678035328858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678035328858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 10:55:28 2023 " "Processing started: Sun Mar 05 10:55:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678035328858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035328858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bits -c Sumador4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bits -c Sumador4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035328858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678035329161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678035329161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador4Bits-arch_Sumador4Bits " "Found design unit 1: Sumador4Bits-arch_Sumador4Bits" {  } { { "Sumador4Bits.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador4Bits " "Found entity 1: Sumador4Bits" {  } { { "Sumador4Bits.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035336323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador1Bit-arch " "Found design unit 1: Sumador1Bit-arch" {  } { { "Sumador1Bit.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador1Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador1Bit " "Found entity 1: Sumador1Bit" {  } { { "Sumador1Bit.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador1Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035336324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador4bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador4Bits_tb-arch " "Found design unit 1: Sumador4Bits_tb-arch" {  } { { "Sumador4Bits_tb.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador4Bits_tb " "Found entity 1: Sumador4Bits_tb" {  } { { "Sumador4Bits_tb.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035336325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor-conversor_arch " "Found design unit 1: Conversor-conversor_arch" {  } { { "Conversor.vhd" "" { Text "D:/Quartus_proyectos/sumador/Conversor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor " "Found entity 1: Conversor" {  } { { "Conversor.vhd" "" { Text "D:/Quartus_proyectos/sumador/Conversor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678035336326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035336326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sumador4Bits " "Elaborating entity \"Sumador4Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678035336352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador1Bit Sumador1Bit:bit_s0 " "Elaborating entity \"Sumador1Bit\" for hierarchy \"Sumador1Bit:bit_s0\"" {  } { { "Sumador4Bits.vhd" "bit_s0" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678035336352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor Conversor:conv " "Elaborating entity \"Conversor\" for hierarchy \"Conversor:conv\"" {  } { { "Sumador4Bits.vhd" "conv" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678035336354 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Conversor:conv\|Ram0 " "RAM logic \"Conversor:conv\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Conversor.vhd" "Ram0" { Text "D:/Quartus_proyectos/sumador/Conversor.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678035336571 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1678035336571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum_hxd\[7\] VCC " "Pin \"sum_hxd\[7\]\" is stuck at VCC" {  } { { "Sumador4Bits.vhd" "" { Text "D:/Quartus_proyectos/sumador/Sumador4Bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678035336716 "|Sumador4Bits|sum_hxd[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678035336716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678035336776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678035336998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678035336998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678035337088 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678035337088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678035337088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678035337088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678035337101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 10:55:37 2023 " "Processing ended: Sun Mar 05 10:55:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678035337101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678035337101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678035337101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678035337101 ""}
