/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 */

#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	AOC_CMU_AOC_QCH = QCH_TYPE,
	AOC_SYSCTRL_APB_QCH,
	BAAW_AOC_QCH,
	D_TZPC_AOC_QCH,
	GPC_AOC_QCH,
	LH_ATB_MI_LT_AOC_CD_QCH,
	LH_ATB_SI_LT_AOC_QCH,
	LH_ATB_SI_LT_AOC_CD_QCH,
	LH_AXI_MI_LD_HSI0_AOC_QCH,
	LH_AXI_MI_LD_HSI1_AOC_QCH,
	LH_AXI_MI_LP_AOC_ALIVE_CD_QCH,
	LH_AXI_MI_LP_AOC_HSI0_CD_QCH,
	LH_AXI_MI_LP_AOC_HSI1_CD_QCH,
	LH_AXI_MI_P_AOC_CU_QCH,
	LH_AXI_SI_D_AOC_QCH,
	LH_AXI_SI_LP_AOC_ALIVE_CD_QCH,
	LH_AXI_SI_LP_AOC_HSI0_CD_QCH,
	LH_AXI_SI_LP_AOC_HSI1_CD_QCH,
	LH_AXI_SI_P_AOC_CU_QCH,
	PPMU_AOC_QCH,
	PPMU_PCIE_QCH,
	PPMU_USB_QCH,
	SLH_AXI_MI_LG_ALIVE_AOC_QCH,
	SLH_AXI_MI_P_AOC_QCH,
	SLH_AXI_SI_LP_AOC_ALIVE_QCH,
	SLH_AXI_SI_LP_AOC_HSI0_QCH,
	SLH_AXI_SI_LP_AOC_HSI1_QCH,
	SSMT_AOC_QCH,
	SYSMMU_S0_AOC_QCH_S0,
	SYSMMU_S0_PMMU_AOC_QCH_S0,
	SYSREG_AOC_QCH,
	UASC_AOC_QCH,
	APBIF_GPIO_ALIVE_QCH,
	APBIF_GPIO_CUSTOM_ALIVE_QCH,
	APBIF_GPIO_FAR_ALIVE_QCH,
	APBIF_INTCOMB_VGPIO2AP_QCH,
	APBIF_INTCOMB_VGPIO2APM_QCH,
	APBIF_INTCOMB_VGPIO2PMU_QCH,
	APBIF_PMU_ALIVE_QCH,
	APM_CMU_APM_QCH,
	APM_DMA_QCH,
	APM_I3C_PMIC_QCH_P,
	APM_I3C_PMIC_QCH_S,
	APM_USI0_UART_QCH,
	APM_USI0_USI_QCH,
	APM_USI1_UART_INT_QCH,
	D_TZPC_APM_QCH,
	D_TZPC_APM_CUSTOM_QCH,
	GPC_APM_QCH,
	GPC_APM_CUSTOM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	INTMEM_QCH,
	LH_AXI_MI_IG_SWD_QCH,
	LH_AXI_MI_LG_SCAN2DRAM_CD_QCH,
	LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH,
	LH_AXI_MI_LP_AOC_ALIVE_CU_QCH,
	LH_AXI_MI_P_ALIVE_CU_QCH,
	LH_AXI_SI_D_ALIVE_QCH,
	LH_AXI_SI_LG_SCAN2DRAM_CD_QCH,
	LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH,
	LH_AXI_SI_LP_AOC_ALIVE_CU_QCH,
	LH_AXI_SI_P_ALIVE_CU_QCH,
	MAILBOX_AOC_AURCORE0_QCH,
	MAILBOX_AOC_AURCORE1_QCH,
	MAILBOX_AOC_AURCORE2_QCH,
	MAILBOX_AOC_AURMCU_QCH,
	MAILBOX_APM_AOC_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_AUR_QCH,
	MAILBOX_APM_AURMCU_QCH,
	MAILBOX_APM_GSA_QCH,
	MAILBOX_APM_SWD_QCH,
	MAILBOX_APM_TPU_QCH,
	MAILBOX_AP_AOCA32_QCH,
	MAILBOX_AP_AOCF1_QCH,
	MAILBOX_AP_AOCP6_QCH,
	MAILBOX_AP_AURCORE0_QCH,
	MAILBOX_AP_AURCORE1_QCH,
	MAILBOX_AP_AURCORE2_QCH,
	MAILBOX_AP_AURMCUNS0_QCH,
	MAILBOX_AP_AURMCUNS1_QCH,
	MAILBOX_AP_AURMCUNS2_QCH,
	MAILBOX_AP_AURMCUNS3_QCH,
	MAILBOX_AP_AURMCUNS4_QCH,
	MAILBOX_AP_AURMCUTZ_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	MAILBOX_TPU_AURMCU_QCH,
	PMU_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_GREBE_QCH,
	RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH,
	RTC_QCH,
	SLH_AXI_MI_LP_AOC_ALIVE_QCH,
	SLH_AXI_MI_P_ALIVE_QCH,
	SLH_AXI_SI_LG_SCAN2DRAM_QCH,
	SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH,
	SSMT_D_ALIVE_QCH,
	SSMT_LP_ALIVE_CPUCL0_QCH,
	SS_DBGCORE_QCH_GREBE,
	SS_DBGCORE_QCH_DBG,
	SYSMMU_S0_ALIVE_QCH,
	SYSMMU_S0_PMMU0_ALIVE_QCH,
	SYSREG_APM_QCH,
	SYSREG_APM_CUSTOM_QCH,
	TRTC_QCH,
	WDT_APM_QCH,
	ADD_APBIF_AUR_QCH,
	ADD_AUR_QCH,
	AUR_QCH,
	AUR_CMU_AUR_QCH,
	BAAW_AUR_QCH,
	D_TZPC_AUR_QCH,
	GPC_AUR_QCH,
	LH_ACEL_SI_D0_AUR_QCH,
	LH_ACEL_SI_D1_AUR_QCH,
	LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH,
	LH_ATB_SI_LT_AUR_CPUCL0_QCH,
	LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH,
	LH_AXI_MI_P_AUR_CU_QCH,
	LH_AXI_SI_P_AUR_CU_QCH,
	PPMU_D0_AUR_QCH,
	PPMU_D1_AUR_QCH,
	SLH_AXI_MI_P_AUR_QCH,
	SSMT_D0_AUR_QCH,
	SSMT_D1_AUR_QCH,
	SSMT_P_AUR_QCH,
	SYSMMU_S0_AUR_QCH_S0,
	SYSMMU_S0_PMMU0_AUR_QCH_S0,
	SYSMMU_S0_PMMU1_AUR_QCH_S0,
	SYSREG_AUR_QCH,
	UASC_P0_AUR_QCH,
	UASC_P1_AUR_QCH,
	BW_QCH,
	BW_CMU_BW_QCH,
	D_TZPC_BW_QCH,
	GPC_BW_QCH,
	LH_AXI_MI_IP_BW_QCH,
	LH_AXI_SI_D_BW_QCH,
	LH_AXI_SI_IP_BW_QCH,
	PPMU_BW_QCH,
	SLH_AXI_MI_P_BW_QCH,
	SSMT_BW_QCH,
	SYSMMU_S0_BW_QCH,
	SYSMMU_S0_PMMU0_BW_QCH,
	SYSREG_BW_QCH,
	TREX_D_BW_QCH,
	UASC_BW_QCH,
	CMU_TOP_CMUREF_QCH,
	DFTMUX_CMU_QCH_CIS_CLK0,
	DFTMUX_CMU_QCH_CIS_CLK1,
	DFTMUX_CMU_QCH_CIS_CLK2,
	DFTMUX_CMU_QCH_CIS_CLK3,
	DFTMUX_CMU_QCH_CIS_CLK4,
	DFTMUX_CMU_QCH_CIS_CLK5,
	DFTMUX_CMU_QCH_CIS_CLK6,
	DFTMUX_CMU_QCH_CIS_CLK7,
	OTP_QCH,
	ADD0_APBIF_CPUCL0_QCH,
	ADD0_CPUCL0_QCH_CH,
	BPS_CPUCL0_QCH,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_GIC,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_PERIPH,
	CLUSTER0_QCH_PDBGCLK,
	CLUSTER0_QCH_GCLK0,
	CLUSTER0_QCH_COMPLEX0,
	CLUSTER0_QCH_CORE0,
	CLUSTER0_QCH_CORE1,
	CLUSTER0_QCH_COMPLEX1,
	CLUSTER0_QCH_CORE2,
	CLUSTER0_QCH_CORE3,
	CLUSTER0_QCH_PPU,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_QCH,
	D_TZPC_CPUCL0_QCH,
	GPC_CPUCL0_QCH,
	LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH,
	LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH,
	LH_ACEL_MI_LD_EH_CPUCL0_QCH,
	LH_ACEL_SI_D0_CPUCL0_QCH,
	LH_ACEL_SI_D1_CPUCL0_QCH,
	LH_ACEL_SI_D2_CPUCL0_QCH,
	LH_ACEL_SI_D3_CPUCL0_QCH,
	LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH,
	LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH,
	LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH,
	LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH,
	LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH,
	LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH,
	LH_ATB_MI_IT1_BOOKER_QCH,
	LH_ATB_MI_LT0_TPU_CPUCL0_QCH,
	LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH,
	LH_ATB_MI_LT1_TPU_CPUCL0_QCH,
	LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH,
	LH_ATB_MI_LT_AOC_QCH,
	LH_ATB_MI_LT_AOC_CU_QCH,
	LH_ATB_MI_LT_AUR_CPUCL0_QCH,
	LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH,
	LH_ATB_MI_LT_G3D_CPUCL0_QCH,
	LH_ATB_MI_LT_GSA_CPUCL0_QCH,
	LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH,
	LH_ATB_MI_T_BDU_QCH,
	LH_ATB_MI_T_BDU_CU_QCH,
	LH_ATB_MI_T_SLC_QCH,
	LH_ATB_MI_T_SLC_CU_QCH,
	LH_ATB_SI_IT1_BOOKER_QCH,
	LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH,
	LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH,
	LH_ATB_SI_LT_AOC_CU_QCH,
	LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH,
	LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH,
	LH_ATB_SI_T_BDU_CU_QCH,
	LH_ATB_SI_T_SLC_CU_QCH,
	LH_AXI_MI_G_CSSYS_CD_QCH,
	LH_AXI_MI_ID_PPU_QCH,
	LH_AXI_MI_IG_BOOKER_QCH,
	LH_AXI_MI_IG_CSSYS_QCH,
	LH_AXI_MI_IG_HSI0_QCH,
	LH_AXI_MI_IG_STM_QCH,
	LH_AXI_MI_IP_BOOKER_QCH,
	LH_AXI_MI_LG_ETR_HSI0_CD_QCH,
	LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH,
	LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH,
	LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH,
	LH_AXI_MI_P_CPUCL0_CU_QCH,
	LH_AXI_SI_G_CSSYS_CD_QCH,
	LH_AXI_SI_ID_PPU_QCH,
	LH_AXI_SI_IG_BOOKER_QCH,
	LH_AXI_SI_IG_CSSYS_QCH,
	LH_AXI_SI_IG_HSI0_QCH,
	LH_AXI_SI_IG_STM_QCH,
	LH_AXI_SI_IP_BOOKER_QCH,
	LH_AXI_SI_IP_CPUCL1_QCH,
	LH_AXI_SI_IP_CPUCL2_QCH,
	LH_AXI_SI_LG_ETR_HSI0_CD_QCH,
	LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH,
	LH_AXI_SI_LP_CPUCL0_HSI1_QCH,
	LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH,
	LH_AXI_SI_LP_CPUCL0_HSI2_QCH,
	LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH,
	LH_AXI_SI_P_CPUCL0_CU_QCH,
	LH_AXI_SI_P_CPUCL0_NOCL0_QCH,
	PPC_INSTRRET_CLUSTER0_0_QCH,
	PPC_INSTRRET_CLUSTER0_1_QCH,
	PPC_INSTRRUN_CLUSTER0_0_QCH,
	PPC_INSTRRUN_CLUSTER0_1_QCH,
	PPMU_CPUCL0_D0_QCH,
	PPMU_CPUCL0_D1_QCH,
	PPMU_CPUCL0_D2_QCH,
	PPMU_CPUCL0_D3_QCH,
	RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH,
	RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH,
	RSTNSYNC_CLK_CLUSTER0_NRESET_QCH,
	S2MPU_S0_CPUCL0_QCH_S0,
	S2MPU_S0_PMMU0_CPUCL0_QCH,
	SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH,
	SLH_AXI_MI_P_CPUCL0_QCH,
	SLH_AXI_SI_G_CSSYS_QCH,
	SLH_AXI_SI_LG_ETR_HSI0_QCH,
	SSMT_CPUCL0_QCH,
	SYSREG_CPUCL0_QCH,
	ADD1_APBIF_CPUCL1_QCH,
	CMU_CPUCL1_CMUREF_QCH,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_QCH_CORE4CLK,
	CPUCL1_QCH_CORE5CLK,
	CPUCL1_QCH_CORE6CLK,
	CPUCL1_QCH_CORE7CLK,
	CPUCL1_CMU_CPUCL1_QCH,
	LH_AXI_MI_IP_CPUCL1_QCH,
	ADD2_APBIF_CPUCL2_QCH,
	CMU_CPUCL2_CMUREF_QCH,
	CMU_CPUCL2_SHORTSTOP_QCH,
	CPUCL2_QCH_CORE8CLK,
	CPUCL2_CMU_CPUCL2_QCH,
	LH_AXI_MI_IP_CPUCL2_QCH,
	DPUB_QCH,
	DPUB_QCH_OSC_DSIM0,
	DPUB_QCH_OSC_DSIM1,
	DPUB_QCH_ALV_DSIM0,
	DPUB_QCH_ALV_DSIM1,
	DPUB_CMU_DPUB_QCH,
	D_TZPC_DPUB_QCH,
	GPC_DPUB_QCH,
	SLH_AXI_MI_P_DPUB_QCH,
	SYSREG_DPUB_QCH,
	DPUF0_QCH_DPUF,
	DPUF0_QCH_SRAMC,
	DPUF0_CMU_DPUF0_QCH,
	D_TZPC_DPUF0_QCH,
	GPC_DPUF0_QCH,
	LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,
	LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,
	LH_AXI_SI_D0_DPUF0_QCH,
	LH_AXI_SI_D1_DPUF0_QCH,
	PPMU_D0_DPUF0_QCH,
	PPMU_D1_DPUF0_QCH,
	SLH_AXI_MI_P_DPUF0_QCH,
	SSMT_D0_DPUF0_QCH,
	SSMT_D1_DPUF0_QCH,
	SYSMMU_S0_DPUF0_QCH_S0,
	SYSMMU_S0_PMMU0_DPUF0_QCH_S0,
	SYSMMU_S0_PMMU1_DPUF0_QCH_S0,
	SYSREG_DPUF0_QCH,
	DPUF1_QCH_DPUF,
	DPUF1_QCH_SRAMC,
	DPUF1_CMU_DPUF1_QCH,
	D_TZPC_DPUF1_QCH,
	GPC_DPUF1_QCH,
	LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,
	LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,
	PPMU_D0_DPUF1_QCH,
	PPMU_D1_DPUF1_QCH,
	SLH_AXI_MI_P_DPUF1_QCH,
	SSMT_D0_DPUF1_QCH,
	SSMT_D1_DPUF1_QCH,
	SYSMMU_S0_DPUF1_QCH_S0,
	SYSMMU_S0_PMMU0_DPUF1_QCH_S0,
	SYSMMU_S0_PMMU1_DPUF1_QCH_S0,
	SYSREG_DPUF1_QCH,
	D_TZPC_EH_QCH,
	EH_QCH,
	EH_CMU_EH_QCH,
	GPC_EH_QCH,
	LH_ACEL_SI_LD_EH_CPUCL0_QCH,
	LH_AXI_MI_IP_EH_QCH,
	LH_AXI_MI_P_EH_CU_QCH,
	LH_AXI_SI_IP_EH_QCH,
	LH_AXI_SI_P_EH_CU_QCH,
	PPC_EH_CYCLE_QCH,
	PPC_EH_EVENT_QCH,
	PPMU_EH_QCH,
	QE_EH_QCH,
	SLH_AXI_MI_P_EH_QCH,
	SSMT_EH_QCH,
	SYSMMU_S0_EH_QCH,
	SYSMMU_S0_PMMU0_EH_QCH,
	SYSREG_EH_QCH,
	UASC_EH_QCH,
	D_TZPC_G2D_QCH,
	G2D_QCH,
	G2D_CMU_G2D_QCH,
	GPC_G2D_QCH,
	JPEG_QCH,
	LH_ACEL_SI_D2_G2D_QCH,
	LH_AST_MI_ID_G2D0_JPEG_QCH,
	LH_AST_MI_ID_G2D1_JPEG_QCH,
	LH_AST_MI_ID_JPEG_G2D0_QCH,
	LH_AST_MI_ID_JPEG_G2D1_QCH,
	LH_AST_SI_ID_G2D0_JPEG_QCH,
	LH_AST_SI_ID_G2D1_JPEG_QCH,
	LH_AST_SI_ID_JPEG_G2D0_QCH,
	LH_AST_SI_ID_JPEG_G2D1_QCH,
	LH_AXI_SI_D0_G2D_QCH,
	LH_AXI_SI_D1_G2D_QCH,
	PPMU_D0_G2D_QCH,
	PPMU_D1_G2D_QCH,
	PPMU_D2_G2D_QCH,
	SLH_AXI_MI_P_G2D_QCH,
	SSMT_D0_G2D_QCH,
	SSMT_D1_G2D_QCH,
	SSMT_D2_G2D_QCH,
	SYSMMU_S0_G2D_QCH,
	SYSMMU_S0_PMMU0_G2D_QCH,
	SYSMMU_S0_PMMU1_G2D_QCH,
	SYSMMU_S0_PMMU2_G2D_QCH,
	SYSREG_G2D_QCH,
	ADD_APBIF_G3D_QCH,
	ADD_G3D_QCH,
	ADM_DAP_G_GPU_QCH,
	D_TZPC_G3D_QCH,
	G3D_CMU_G3D_QCH,
	GPC_G3D_QCH,
	GPU_QCH,
	LH_ACEL_SI_D0_G3D_QCH,
	LH_ACEL_SI_D1_G3D_QCH,
	LH_ACEL_SI_D2_G3D_QCH,
	LH_ACEL_SI_D3_G3D_QCH,
	LH_ATB_SI_LT_G3D_CPUCL0_QCH,
	LH_AXI_MI_IP_G3D_QCH,
	LH_AXI_MI_P_G3D_CU_QCH,
	LH_AXI_SI_IP_G3D_QCH,
	LH_AXI_SI_P_G3D_CU_QCH,
	PPCFW_G3D0_QCH,
	PPCFW_G3D1_QCH,
	PPMU_G3D_D0_QCH,
	PPMU_G3D_D1_QCH,
	PPMU_G3D_D2_QCH,
	PPMU_G3D_D3_QCH,
	RSTNSYNC_CLK_G3D_DD_QCH,
	SLH_AXI_MI_P_G3D_QCH,
	SLH_AXI_SI_D_G3DMMU_QCH,
	SSMT_G3D0_QCH,
	SSMT_G3D1_QCH,
	SSMT_G3D2_QCH,
	SSMT_G3D3_QCH,
	SYSMMU_S0_G3D_QCH_S0,
	SYSMMU_S0_PMMU0_G3D_QCH_S0,
	SYSMMU_S0_PMMU1_G3D_QCH_S0,
	SYSMMU_S0_PMMU2_G3D_QCH_S0,
	SYSMMU_S0_PMMU3_G3D_QCH_S0,
	SYSREG_G3D_QCH,
	UASC_G3D_QCH,
	D_TZPC_GDC_QCH,
	GDC0_QCH_CLK,
	GDC0_QCH_C2CLK,
	GDC1_QCH_CLK,
	GDC1_QCH_C2CLK,
	GDC_CMU_GDC_QCH,
	GPC_GDC_QCH,
	LH_AST_MI_ID_GDC0_GDC1_QCH,
	LH_AST_MI_ID_GDC1_GDC0_QCH,
	LH_AST_MI_ID_GDC1_LME_QCH,
	LH_AST_MI_ID_LME_GDC1_QCH,
	LH_AST_SI_ID_GDC0_GDC1_QCH,
	LH_AST_SI_ID_GDC1_GDC0_QCH,
	LH_AST_SI_ID_GDC1_LME_QCH,
	LH_AST_SI_ID_LME_GDC1_QCH,
	LH_AXI_MI_LD_RGBP_GDC_QCH,
	LH_AXI_SI_D0_GDC_QCH,
	LH_AXI_SI_D1_GDC_QCH,
	LH_AXI_SI_D2_GDC_QCH,
	LME_QCH_CLK,
	PPMU_D0_GDC0_QCH,
	PPMU_D0_GDC1_QCH,
	PPMU_D2_GDC0_QCH,
	PPMU_D2_GDC1_QCH,
	PPMU_D4_GDC0_QCH,
	PPMU_D4_GDC1_QCH,
	PPMU_D_LME_QCH,
	QE_D0_GDC0_QCH,
	QE_D0_GDC1_QCH,
	QE_D2_GDC0_QCH,
	QE_D2_GDC1_QCH,
	QE_D4_GDC0_QCH,
	QE_D4_GDC1_QCH,
	SLH_AXI_MI_P_GDC_QCH,
	SSMT_D0_GDC0_QCH,
	SSMT_D0_GDC1_QCH,
	SSMT_D2_GDC0_QCH,
	SSMT_D2_GDC1_QCH,
	SSMT_D4_GDC0_QCH,
	SSMT_D4_GDC1_QCH,
	SSMT_D_LME_QCH,
	SYSMMU_S0_GDC_QCH_S0,
	SYSMMU_S0_PMMU0_GDC_QCH_S0,
	SYSMMU_S0_PMMU1_GDC_QCH_S0,
	SYSMMU_S0_PMMU2_GDC_QCH_S0,
	SYSREG_GDC_QCH,
	BAAW_GSACORE_QCH,
	CA32_GSACORE_QCH,
	DMA_GSACORE_QCH,
	GIC_GSACORE_QCH,
	GPIO_GSACORE0_QCH,
	GPIO_GSACORE1_QCH,
	GPIO_GSACORE2_QCH,
	GPIO_GSACORE3_QCH,
	GSACORE_CMU_GSACORE_QCH,
	INTMEM_GSACORE_QCH,
	KDN_GSACORE_QCH,
	LH_AST_MI_I_CA32_GIC_QCH,
	LH_AST_MI_I_GIC_CA32_QCH,
	LH_AST_SI_I_CA32_GIC_QCH,
	LH_AST_SI_I_GIC_CA32_QCH,
	LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH,
	LH_ATB_SI_LT_GSA_CPUCL0_QCH,
	LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH,
	LH_AXI_MI_ID_SC_GSACORE_QCH,
	LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH,
	LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH,
	LH_AXI_MI_I_DAP_GSA_QCH,
	LH_AXI_SI_ID_GME_GSA_QCH,
	LH_AXI_SI_ID_SC_GSACORE_QCH,
	LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH,
	LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH,
	LH_AXI_SI_IP_GSA_QCH,
	OTP_CON_GSACORE_QCH,
	PPMU_GSACORE0_QCH,
	PPMU_GSACORE1_QCH,
	PUF_GSACORE_QCH,
	QE_CA32_GSACORE_QCH,
	QE_DMA_GSACORE_QCH,
	QE_SC_GSACORE_QCH,
	RESETMON_GSACORE_QCH,
	SC_GSACORE_QCH,
	SPI_FPS_GSACORE_QCH,
	SPI_GSC_GSACORE_QCH,
	SYSREG_GSACORE_QCH,
	UART_GSACORE_QCH,
	WDT_GSACORE_QCH,
	UGME_QCH,
	APBIF_GPIO_GSACTRL_QCH,
	DAP_GSACTRL_QCH,
	GPC_GSACTRL_QCH,
	GSACTRL_CMU_GSACTRL_QCH,
	INTMEM_GSACTRL_QCH,
	LH_AXI_MI_ID_GME_GSA_QCH,
	LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH,
	LH_AXI_MI_IP_GSA_QCH,
	LH_AXI_MI_P_GSA_CU_QCH,
	LH_AXI_SI_D_GSA_QCH,
	LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH,
	LH_AXI_SI_I_DAP_GSA_QCH,
	LH_AXI_SI_P_GSA_CU_QCH,
	MAILBOX_GSA2AOC_QCH,
	MAILBOX_GSA2AUR_QCH,
	MAILBOX_GSA2NONTZ_QCH,
	MAILBOX_GSA2TPU_QCH,
	MAILBOX_GSA2TZ_QCH,
	PMU_GSA_QCH,
	SECJTAG_GSACTRL_QCH,
	SLH_AXI_MI_P_GSA_QCH,
	SSMT_GSACTRL_QCH,
	SYSMMU_S0_GSA_ZM_QCH,
	SYSMMU_S0_PMMU0_GSA_ZM_QCH,
	SYSREG_GSACTRL_QCH,
	SYSREG_GSACTRLEXT_QCH,
	TIMER_GSACTRL_QCH,
	TZPC_GSACTRL_QCH,
	D_TZPC_GSE_QCH,
	GPC_GSE_QCH,
	GSE_QCH_GSE,
	GSE_QCH_GSE_VOTF,
	GSE_CMU_GSE_QCH,
	LH_AST_MI_L_OTF_TNR_GSE_QCH,
	LH_AST_MI_L_OTF_YUVP_GSE_QCH,
	LH_AXI_SI_D_GSE_QCH,
	PPMU_D0_GSE_QCH,
	PPMU_D1_GSE_QCH,
	PPMU_D2_GSE_QCH,
	QE_D0_GSE_QCH,
	QE_D1_GSE_QCH,
	QE_D2_GSE_QCH,
	SLH_AXI_MI_P_GSE_QCH,
	SSMT_D0_GSE_QCH,
	SSMT_D1_GSE_QCH,
	SSMT_D2_GSE_QCH,
	SYSMMU_S0_GSE_QCH_S0,
	SYSMMU_S0_PMMU0_GSE_QCH_S0,
	SYSREG_GSE_QCH,
	DP_LINK_QCH_PCLK,
	DP_LINK_QCH_GTC_CLK,
	DP_LINK_QCH_OSC_CLK,
	D_TZPC_HSI0_QCH,
	ETR_MIU_QCH_ACLK,
	ETR_MIU_QCH_PCLK,
	GPC_HSI0_QCH,
	HSI0_CMU_HSI0_QCH,
	I3C2_HSI0_QCH_PCLK,
	I3C2_HSI0_QCH_SCLK,
	I3C3_HSI0_QCH_PCLK,
	I3C3_HSI0_QCH_SCLK,
	LH_ACEL_SI_D_HSI0_QCH,
	LH_AXI_MI_LG_ETR_HSI0_CU_QCH,
	LH_AXI_MI_LP_AOC_HSI0_CU_QCH,
	LH_AXI_MI_P_HSI0_CU_QCH,
	LH_AXI_SI_LD_HSI0_AOC_QCH,
	LH_AXI_SI_LG_ETR_HSI0_CU_QCH,
	LH_AXI_SI_LP_AOC_HSI0_CU_QCH,
	LH_AXI_SI_P_HSI0_CU_QCH,
	PPMU_HSI0_QCH,
	SLH_AXI_MI_LG_ETR_HSI0_QCH,
	SLH_AXI_MI_LP_AOC_HSI0_QCH,
	SLH_AXI_MI_P_HSI0_QCH,
	SSMT_HSI0_QCH,
	SYSMMU_S0_HSI0_QCH_S0,
	SYSMMU_S0_PMMU0_HSI0_QCH_S0,
	SYSREG_HSI0_QCH,
	UASC_HSI0_LINK_QCH,
	USB32DRD_QCH_SUBCTL,
	USB32DRD_QCH_LINK,
	USB32DRD_QCH_USBDPPHY_CTRL,
	USB32DRD_QCH_EUSBCTL,
	USB32DRD_QCH_USBDPPHY_TCA,
	USB32DRD_QCH_REF,
	USB32DRD_QCH_EUSBPHY,
	USI0_HSI0_QCH,
	USI1_HSI0_QCH,
	USI2_HSI0_QCH,
	USI3_HSI0_QCH,
	USI4_HSI0_QCH,
	D_TZPC_HSI1_QCH,
	GPC_HSI1_QCH,
	GPIO_HSI1_QCH,
	HSI1_CMU_HSI1_QCH,
	LH_ACEL_SI_D_HSI1_QCH,
	LH_AXI_MI_LP_AOC_HSI1_CU_QCH,
	LH_AXI_MI_LP_CPUCL0_HSI1_QCH,
	LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH,
	LH_AXI_MI_P_HSI1_CU_QCH,
	LH_AXI_SI_LD_HSI1_AOC_QCH,
	LH_AXI_SI_LP_AOC_HSI1_CU_QCH,
	LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH,
	LH_AXI_SI_P_HSI1_CU_QCH,
	PCIE_GEN3_0_QCH_DBI,
	PCIE_GEN3_0_QCH_AXI,
	PCIE_GEN3_0_QCH_APB,
	PCIE_GEN3_0_QCH_PCS_APB,
	PCIE_GEN3_0_QCH_PMA_APB,
	PCIE_GEN3_0_QCH_UDBG,
	PCIE_GEN3_0_QCH_REF,
	PCIE_IA_GEN3A_0_QCH,
	PPMU_HSI1_QCH,
	SLH_AXI_MI_LP_AOC_HSI1_QCH,
	SLH_AXI_MI_P_HSI1_QCH,
	SSMT_HSI1_QCH,
	SSMT_PCIE_IA_GEN3A_0_QCH,
	SYSMMU_S0_HSI1_QCH_S0,
	SYSMMU_S0_PMMU0_HSI1_QCH_S0,
	SYSREG_HSI1_QCH,
	UASC_PCIE_GEN3A_DBI_0_QCH,
	UASC_PCIE_GEN3A_SLV_0_QCH,
	D_TZPC_HSI2_QCH,
	GPC_HSI2_QCH,
	GPIO_HSI2_QCH,
	GPIO_HSI2UFS_QCH,
	HSI2_CMU_HSI2_QCH,
	LH_ACEL_SI_D_HSI2_QCH,
	LH_AXI_MI_LP_CPUCL0_HSI2_QCH,
	LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH,
	LH_AXI_MI_P_HSI2_CU_QCH,
	LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH,
	LH_AXI_SI_P_HSI2_CU_QCH,
	MMC_CARD_QCH,
	PCIE_GEN3A_1_QCH_PCS_APB,
	PCIE_GEN3A_1_QCH_REF,
	PCIE_GEN3A_1_QCH_PMA_APB,
	PCIE_GEN3A_1_QCH_AXI,
	PCIE_GEN3A_1_QCH_DBG,
	PCIE_GEN3A_1_QCH_APB,
	PCIE_GEN3A_1_QCH_UDBG,
	PCIE_GEN3B_1_QCH_REF,
	PCIE_GEN3B_1_QCH_PMA_APB,
	PCIE_GEN3B_1_QCH_PCS_APB,
	PCIE_GEN3B_1_QCH_UDBG,
	PCIE_GEN3B_1_QCH_AXI,
	PCIE_GEN3B_1_QCH_DBG,
	PCIE_GEN3B_1_QCH_APB,
	PCIE_IA_GEN3A_1_QCH,
	PCIE_IA_GEN3B_1_QCH,
	PPMU_HSI2_QCH,
	QE_MMC_CARD_HSI2_QCH,
	QE_PCIE_GEN3A_HSI2_QCH,
	QE_PCIE_GEN3B_HSI2_QCH,
	QE_UFS_EMBD_HSI2_QCH,
	SLH_AXI_MI_P_HSI2_QCH,
	SSMT_HSI2_QCH,
	SSMT_PCIE_IA_GEN3A_1_QCH,
	SSMT_PCIE_IA_GEN3B_1_QCH,
	SYSMMU_S0_HSI2_QCH,
	SYSMMU_S0_PMMU0_HSI2_QCH,
	SYSREG_HSI2_QCH,
	UASC_PCIE_GEN3A_DBI_1_QCH,
	UASC_PCIE_GEN3A_SLV_1_QCH,
	UASC_PCIE_GEN3B_DBI_1_QCH,
	UASC_PCIE_GEN3B_SLV_1_QCH,
	UFS_EMBD_QCH,
	UFS_EMBD_QCH_FMP,
	BAAW_ISPFE_QCH,
	D_TZPC_ISPFE_QCH,
	GPC_ISPFE_QCH,
	ISPFE_QCH_ISPFE,
	ISPFE_CMU_ISPFE_QCH,
	LH_AXI_MI_IP_ISPFE_QCH,
	LH_AXI_SI_D0_ISPFE_QCH,
	LH_AXI_SI_D1_ISPFE_QCH,
	LH_AXI_SI_D2_ISPFE_QCH,
	LH_AXI_SI_D3_ISPFE_QCH,
	LH_AXI_SI_IP_ISPFE_QCH,
	MIPI_PHY_LINK_WRAP_QCH_CSIS0,
	MIPI_PHY_LINK_WRAP_QCH_CSIS1,
	MIPI_PHY_LINK_WRAP_QCH_CSIS2,
	MIPI_PHY_LINK_WRAP_QCH_CSIS3,
	MIPI_PHY_LINK_WRAP_QCH_CSIS4,
	MIPI_PHY_LINK_WRAP_QCH_CSIS5,
	MIPI_PHY_LINK_WRAP_QCH_CSIS6,
	MIPI_PHY_LINK_WRAP_QCH_CSIS7,
	MIPI_PHY_LINK_WRAP_QCH_CSIS8,
	MIPI_PHY_LINK_WRAP_QCH_CSIS9,
	MIPI_PHY_LINK_WRAP_QCH_CSIS10,
	MIPI_PHY_LINK_WRAP_QCH_CSIS11,
	PPMU_D0_ISPFE_QCH,
	PPMU_D1_ISPFE_QCH,
	PPMU_D2_ISPFE_QCH,
	PPMU_D3_ISPFE_QCH,
	QE_D0_ISPFE_QCH,
	QE_D1_ISPFE_QCH,
	QE_D2_ISPFE_QCH,
	QE_D3_ISPFE_QCH,
	SLH_AXI_MI_P_ISPFE_QCH,
	SSMT_D0_ISPFE_QCH,
	SSMT_D1_ISPFE_QCH,
	SSMT_D2_ISPFE_QCH,
	SSMT_D3_ISPFE_QCH,
	SYSMMU_S0_ISPFE_QCH_S0,
	SYSMMU_S0_PMMU0_ISPFE_QCH_S0,
	SYSMMU_S0_PMMU1_ISPFE_QCH_S0,
	SYSMMU_S1_ISPFE_QCH_S0,
	SYSMMU_S1_PMMU0_ISPFE_QCH_S0,
	SYSMMU_S2_ISPFE_QCH_S0,
	SYSMMU_S2_PMMU0_ISPFE_QCH_S0,
	SYSREG_ISPFE_QCH,
	UASC_ISPFE_QCH,
	D_TZPC_MCSC_QCH,
	GPC_MCSC_QCH,
	LH_AST_MI_L_OTF_TNR_MCSC_QCH,
	LH_AST_MI_L_OTF_YUVP_MCSC_QCH,
	LH_AXI_SI_D0_MCSC_QCH,
	LH_AXI_SI_D1_MCSC_QCH,
	MCSC_QCH,
	MCSC_QCH_C2R,
	MCSC_CMU_MCSC_QCH,
	PPMU_D0_MCSC_QCH,
	PPMU_D1_MCSC_QCH,
	PPMU_D2_MCSC_QCH,
	PPMU_D3_MCSC_QCH,
	PPMU_D4_MCSC_QCH,
	PPMU_D5_MCSC_QCH,
	PPMU_D6_MCSC_QCH,
	QE_D0_MCSC_QCH,
	QE_D1_MCSC_QCH,
	QE_D2_MCSC_QCH,
	QE_D3_MCSC_QCH,
	QE_D4_MCSC_QCH,
	QE_D5_MCSC_QCH,
	QE_D6_MCSC_QCH,
	SLH_AXI_MI_P_MCSC_QCH,
	SSMT_D0_MCSC_QCH,
	SSMT_D1_MCSC_QCH,
	SSMT_D2_MCSC_QCH,
	SSMT_D3_MCSC_QCH,
	SSMT_D4_MCSC_QCH,
	SSMT_D5_MCSC_QCH,
	SSMT_D6_MCSC_QCH,
	SYSMMU_S0_MCSC_QCH_S0,
	SYSMMU_S0_PMMU0_MCSC_QCH_S0,
	SYSMMU_S0_PMMU1_MCSC_QCH_S0,
	SYSREG_MCSC_QCH,
	D_TZPC_MFC_QCH,
	GPC_MFC_QCH,
	LH_AXI_SI_D0_MFC_QCH,
	LH_AXI_SI_D1_MFC_QCH,
	MFC_QCH,
	MFC_CMU_MFC_QCH,
	PPMU_D0_MFC_QCH,
	PPMU_D1_MFC_QCH,
	RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH,
	SLH_AXI_MI_P_MFC_QCH,
	SSMT_D0_MFC_QCH,
	SSMT_D1_MFC_QCH,
	SYSMMU_S0_MFC_QCH,
	SYSMMU_S0_PMMU0_MFC_QCH,
	SYSMMU_S0_PMMU1_MFC_QCH,
	SYSREG_MFC_QCH,
	CMU_MIF_CMUREF_QCH,
	D_TZPC_MIF_QCH,
	GEN_WREN_SECURE_QCH,
	GPC_MIF_QCH,
	LH_AXI_MI_P_MIF_CU_QCH,
	LH_AXI_SI_P_MIF_CU_QCH,
	MIF_CMU_MIF_QCH,
	QCH_ADAPTER_DDRPHY_QCH,
	QCH_ADAPTER_PPC_DEBUG_QCH,
	QCH_ADAPTER_SMC_QCH,
	SLH_AXI_MI_P_MIF_QCH,
	SMC_QCH,
	SYSREG_MIF_QCH,
	DIT_QCH,
	D_TZPC_MISC_QCH,
	GIC_QCH,
	GPC_MISC_QCH,
	LH_ACEL_SI_D_MISC_QCH,
	LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH,
	LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH,
	LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH,
	LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH,
	LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH,
	LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH,
	LH_AXI_MI_ID_SC_QCH,
	LH_AXI_MI_P_MISC_CU_QCH,
	LH_AXI_MI_P_MISC_GIC_CU_QCH,
	LH_AXI_SI_ID_SC_QCH,
	LH_AXI_SI_P_MISC_CU_QCH,
	LH_AXI_SI_P_MISC_GIC_CU_QCH,
	MCT_QCH,
	MCT_SUB_QCH,
	MCT_V41_QCH,
	MISC_CMU_MISC_QCH,
	OTP_CON_BIRA_QCH,
	OTP_CON_BISR_QCH,
	OTP_CON_TOP_QCH,
	PDMA0_QCH,
	PDMA1_QCH,
	PPMU_MISC_QCH,
	PUF_QCH,
	QE_DIT_QCH,
	QE_PDMA0_QCH,
	QE_PDMA1_QCH,
	QE_RTIC_QCH,
	QE_SC_QCH,
	QE_SPDMA0_QCH,
	QE_SPDMA1_QCH,
	RTIC_QCH,
	SC_QCH,
	SLH_AXI_MI_P_MISC_QCH,
	SLH_AXI_MI_P_MISC_GIC_QCH,
	SPDMA0_QCH,
	SPDMA1_QCH,
	SSMT_DIT_QCH,
	SSMT_PDMA0_QCH,
	SSMT_PDMA1_QCH,
	SSMT_RTIC_QCH,
	SSMT_SC_QCH,
	SSMT_SPDMA0_QCH,
	SSMT_SPDMA1_QCH,
	SYSMMU_S0_MISC_QCH,
	SYSMMU_S0_PMMU0_MISC_QCH,
	SYSREG_MISC_QCH,
	TMU_SUB_QCH,
	TMU_TOP_QCH,
	WDT_CLUSTER0_QCH,
	WDT_CLUSTER1_QCH,
	BDU_QCH,
	CMU_NOCL0_CMUREF_QCH,
	D_TZPC_NOCL0_QCH,
	GPC_NOCL0_QCH,
	LH_ACEL_MI_D0_CPUCL0_QCH,
	LH_ACEL_MI_D1_CPUCL0_QCH,
	LH_ACEL_MI_D2_CPUCL0_QCH,
	LH_ACEL_MI_D3_CPUCL0_QCH,
	LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH,
	LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH,
	LH_AST_MI_G_NOCL1A_QCH,
	LH_AST_MI_G_NOCL1A_CU_QCH,
	LH_AST_MI_G_NOCL1B_QCH,
	LH_AST_MI_G_NOCL1B_CU_QCH,
	LH_AST_MI_G_NOCL2AA_QCH,
	LH_AST_MI_G_NOCL2AA_CU_QCH,
	LH_AST_MI_G_NOCL2AB_QCH,
	LH_AST_MI_G_NOCL2AB_CU_QCH,
	LH_AST_SI_G_NOCL1A_CU_QCH,
	LH_AST_SI_G_NOCL1B_CU_QCH,
	LH_AST_SI_G_NOCL2AA_CU_QCH,
	LH_AST_SI_G_NOCL2AB_CU_QCH,
	LH_ATB_MI_T_BDU_CD_QCH,
	LH_ATB_MI_T_SLC_CD_QCH,
	LH_ATB_SI_T_BDU_QCH,
	LH_ATB_SI_T_BDU_CD_QCH,
	LH_ATB_SI_T_SLC_QCH,
	LH_ATB_SI_T_SLC_CD_QCH,
	LH_AXI_MI_P_ALIVE_CD_QCH,
	LH_AXI_MI_P_CPUCL0_CD_QCH,
	LH_AXI_MI_P_CPUCL0_NOCL0_QCH,
	LH_AXI_MI_P_EH_CD_QCH,
	LH_AXI_MI_P_MIF0_CD_QCH,
	LH_AXI_MI_P_MIF1_CD_QCH,
	LH_AXI_MI_P_MIF2_CD_QCH,
	LH_AXI_MI_P_MIF3_CD_QCH,
	LH_AXI_MI_P_MISC_CD_QCH,
	LH_AXI_MI_P_MISC_GIC_CD_QCH,
	LH_AXI_MI_P_PERIC0_CD_QCH,
	LH_AXI_MI_P_PERIC1_CD_QCH,
	LH_AXI_SI_P_ALIVE_CD_QCH,
	LH_AXI_SI_P_CPUCL0_CD_QCH,
	LH_AXI_SI_P_EH_CD_QCH,
	LH_AXI_SI_P_MIF0_CD_QCH,
	LH_AXI_SI_P_MIF1_CD_QCH,
	LH_AXI_SI_P_MIF2_CD_QCH,
	LH_AXI_SI_P_MIF3_CD_QCH,
	LH_AXI_SI_P_MISC_CD_QCH,
	LH_AXI_SI_P_MISC_GIC_CD_QCH,
	LH_AXI_SI_P_PERIC0_CD_QCH,
	LH_AXI_SI_P_PERIC1_CD_QCH,
	LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
	LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
	LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH,
	LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH,
	LH_TAXI_MI_D_NOCL1B_NOCL0_QCH,
	LH_TAXI_SI_P_NOCL0_NOCL1A_QCH,
	LH_TAXI_SI_P_NOCL0_NOCL1B_QCH,
	LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH,
	LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH,
	NOCL0_CMU_NOCL0_QCH,
	PPC_CPUCL0_D0_CYCLE_QCH,
	PPC_CPUCL0_D0_EVENT_QCH,
	PPC_CPUCL0_D1_EVENT_QCH,
	PPC_CPUCL0_D2_EVENT_QCH,
	PPC_CPUCL0_D3_EVENT_QCH,
	PPC_DBG_CC_QCH,
	PPC_NOCL0_IO0_CYCLE_QCH,
	PPC_NOCL0_IO0_EVENT_QCH,
	PPC_NOCL0_IO1_EVENT_QCH,
	PPC_NOCL1A_M0_CYCLE_QCH,
	PPC_NOCL1A_M0_EVENT_QCH,
	PPC_NOCL1A_M1_EVENT_QCH,
	PPC_NOCL1A_M2_EVENT_QCH,
	PPC_NOCL1A_M3_EVENT_QCH,
	PPC_NOCL1B_M0_CYCLE_QCH,
	PPC_NOCL1B_M0_EVENT_QCH,
	PPMU_NOCL0_ALIVE_P_QCH,
	PPMU_NOCL0_CPUCL0_P_QCH,
	PPMU_NOCL0_DP_QCH,
	PPMU_NOCL0_IOC0_QCH,
	PPMU_NOCL0_IOC1_QCH,
	PPMU_NOCL0_S0_QCH,
	PPMU_NOCL0_S1_QCH,
	PPMU_NOCL0_S2_QCH,
	PPMU_NOCL0_S3_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SLC_CB_TOP_QCH,
	SLC_CH1_QCH,
	SLC_CH2_QCH,
	SLC_CH3_QCH,
	SLC_CH_TOP_QCH,
	SLH_AXI_MI_G_NOCL0_QCH,
	SLH_AXI_SI_P_ALIVE_QCH,
	SLH_AXI_SI_P_CPUCL0_QCH,
	SLH_AXI_SI_P_EH_QCH,
	SLH_AXI_SI_P_MIF0_QCH,
	SLH_AXI_SI_P_MIF1_QCH,
	SLH_AXI_SI_P_MIF2_QCH,
	SLH_AXI_SI_P_MIF3_QCH,
	SLH_AXI_SI_P_MISC_QCH,
	SLH_AXI_SI_P_MISC_GIC_QCH,
	SLH_AXI_SI_P_PERIC0_QCH,
	SLH_AXI_SI_P_PERIC1_QCH,
	SYSREG_NOCL0_QCH,
	TREX_D_NOCL0_QCH,
	TREX_P_NOCL0_QCH,
	CMU_NOCL1A_CMUREF_QCH,
	D_TZPC_NOCL1A_QCH,
	GPC_NOCL1A_QCH,
	LH_ACEL_MI_D0_AUR_QCH,
	LH_ACEL_MI_D0_G3D_QCH,
	LH_ACEL_MI_D0_TPU_QCH,
	LH_ACEL_MI_D1_AUR_QCH,
	LH_ACEL_MI_D1_G3D_QCH,
	LH_ACEL_MI_D1_TPU_QCH,
	LH_ACEL_MI_D2_G3D_QCH,
	LH_ACEL_MI_D3_G3D_QCH,
	LH_AST_MI_G_NOCL1A_CD_QCH,
	LH_AST_SI_G_NOCL1A_QCH,
	LH_AST_SI_G_NOCL1A_CD_QCH,
	LH_AXI_MI_D_BW_QCH,
	LH_AXI_MI_P_AUR_CD_QCH,
	LH_AXI_MI_P_G3D_CD_QCH,
	LH_AXI_MI_P_TPU_CD_QCH,
	LH_AXI_SI_P_AUR_CD_QCH,
	LH_AXI_SI_P_G3D_CD_QCH,
	LH_AXI_SI_P_TPU_CD_QCH,
	LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH,
	LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH,
	LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH,
	LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH,
	LH_TAXI_MI_P_NOCL0_NOCL1A_QCH,
	LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
	LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
	LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH,
	LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH,
	NOCL1A_CMU_NOCL1A_QCH,
	PPC_AUR_D0_CYCLE_QCH,
	PPC_AUR_D0_EVENT_QCH,
	PPC_AUR_D1_EVENT_QCH,
	PPC_BW_D_CYCLE_QCH,
	PPC_BW_D_EVENT_QCH,
	PPC_G3DMMU_D_EVENT_QCH,
	PPC_G3D_D0_CYCLE_QCH,
	PPC_G3D_D0_EVENT_QCH,
	PPC_G3D_D1_EVENT_QCH,
	PPC_G3D_D2_EVENT_QCH,
	PPC_G3D_D3_EVENT_QCH,
	PPC_NOCL2AA_S0_CYCLE_QCH,
	PPC_NOCL2AA_S0_EVENT_QCH,
	PPC_NOCL2AA_S1_EVENT_QCH,
	PPC_NOCL2AB_S0_CYCLE_QCH,
	PPC_NOCL2AB_S0_EVENT_QCH,
	PPC_NOCL2AB_S1_EVENT_QCH,
	PPC_TPU_D0_CYCLE_QCH,
	PPC_TPU_D0_EVENT_QCH,
	PPC_TPU_D1_EVENT_QCH,
	PPMU_NOCL1A_M0_QCH,
	PPMU_NOCL1A_M1_QCH,
	PPMU_NOCL1A_M2_QCH,
	PPMU_NOCL1A_M3_QCH,
	SLH_AXI_MI_D_G3DMMU_QCH,
	SLH_AXI_SI_P_AUR_QCH,
	SLH_AXI_SI_P_BW_QCH,
	SLH_AXI_SI_P_G3D_QCH,
	SLH_AXI_SI_P_TPU_QCH,
	SYSREG_NOCL1A_QCH,
	TREX_D_NOCL1A_QCH,
	TREX_P_NOCL1A_QCH,
	CMU_NOCL1B_CMUREF_QCH,
	D_TZPC_NOCL1B_QCH,
	GPC_NOCL1B_QCH,
	LH_ACEL_MI_D_HSI0_QCH,
	LH_ACEL_MI_D_HSI1_QCH,
	LH_AST_MI_G_NOCL1B_CD_QCH,
	LH_AST_SI_G_NOCL1B_QCH,
	LH_AST_SI_G_NOCL1B_CD_QCH,
	LH_AXI_MI_D_ALIVE_QCH,
	LH_AXI_MI_D_AOC_QCH,
	LH_AXI_MI_D_GSA_QCH,
	LH_AXI_MI_G_CSSYS_CU_QCH,
	LH_AXI_MI_P_AOC_CD_QCH,
	LH_AXI_MI_P_GSA_CD_QCH,
	LH_AXI_MI_P_HSI0_CD_QCH,
	LH_AXI_MI_P_HSI1_CD_QCH,
	LH_AXI_SI_G_CSSYS_CU_QCH,
	LH_AXI_SI_P_AOC_CD_QCH,
	LH_AXI_SI_P_GSA_CD_QCH,
	LH_AXI_SI_P_HSI0_CD_QCH,
	LH_AXI_SI_P_HSI1_CD_QCH,
	LH_TAXI_MI_P_NOCL0_NOCL1B_QCH,
	LH_TAXI_SI_D_NOCL1B_NOCL0_QCH,
	NOCL1B_CMU_NOCL1B_QCH,
	PPC_AOC_CYCLE_QCH,
	PPC_AOC_EVENT_QCH,
	PPMU_NOCL1B_M0_QCH,
	SLH_AXI_MI_G_CSSYS_QCH,
	SLH_AXI_SI_P_AOC_QCH,
	SLH_AXI_SI_P_GSA_QCH,
	SLH_AXI_SI_P_HSI0_QCH,
	SLH_AXI_SI_P_HSI1_QCH,
	SYSREG_NOCL1B_QCH,
	TREX_D_NOCL1B_QCH,
	TREX_P_NOCL1B_QCH,
	CMU_NOCL2AA_CMUREF_QCH,
	D_TZPC_NOCL2AA_QCH,
	GPC_NOCL2AA_QCH,
	LH_ACEL_MI_D_HSI2_QCH,
	LH_AST_MI_G_NOCL2AA_CD_QCH,
	LH_AST_SI_G_NOCL2AA_QCH,
	LH_AST_SI_G_NOCL2AA_CD_QCH,
	LH_AXI_MI_D0_DPUF0_QCH,
	LH_AXI_MI_D0_ISPFE_QCH,
	LH_AXI_MI_D0_MFC_QCH,
	LH_AXI_MI_D0_RGBP_QCH,
	LH_AXI_MI_D1_DPUF0_QCH,
	LH_AXI_MI_D1_ISPFE_QCH,
	LH_AXI_MI_D1_MFC_QCH,
	LH_AXI_MI_D1_RGBP_QCH,
	LH_AXI_MI_D2_ISPFE_QCH,
	LH_AXI_MI_D2_RGBP_QCH,
	LH_AXI_MI_D3_ISPFE_QCH,
	LH_AXI_MI_D3_RGBP_QCH,
	LH_AXI_MI_D4_RGBP_QCH,
	LH_AXI_MI_D5_RGBP_QCH,
	LH_AXI_MI_D6_RGBP_QCH,
	LH_AXI_MI_P_HSI2_CD_QCH,
	LH_AXI_SI_P_HSI2_CD_QCH,
	LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH,
	LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH,
	LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH,
	NOCL2AA_CMU_NOCL2AA_QCH,
	PPMU_NOCL2AA_M0_QCH,
	PPMU_NOCL2AA_M1_QCH,
	SLH_AXI_SI_P_DPUB_QCH,
	SLH_AXI_SI_P_DPUF0_QCH,
	SLH_AXI_SI_P_DPUF1_QCH,
	SLH_AXI_SI_P_HSI2_QCH,
	SLH_AXI_SI_P_ISPFE_QCH,
	SLH_AXI_SI_P_MFC_QCH,
	SLH_AXI_SI_P_RGBP_QCH,
	SYSREG_NOCL2AA_QCH,
	TREX_D_NOCL2AA_QCH,
	TREX_P_NOCL2AA_QCH,
	CMU_NOCL2AB_CMUREF_QCH,
	D_TZPC_NOCL2AB_QCH,
	GPC_NOCL2AB_QCH,
	LH_ACEL_MI_D2_G2D_QCH,
	LH_ACEL_MI_D_MISC_QCH,
	LH_AST_MI_G_NOCL2AB_CD_QCH,
	LH_AST_SI_G_NOCL2AB_QCH,
	LH_AST_SI_G_NOCL2AB_CD_QCH,
	LH_AXI_MI_D0_G2D_QCH,
	LH_AXI_MI_D0_GDC_QCH,
	LH_AXI_MI_D0_MCSC_QCH,
	LH_AXI_MI_D0_TNR_QCH,
	LH_AXI_MI_D1_G2D_QCH,
	LH_AXI_MI_D1_GDC_QCH,
	LH_AXI_MI_D1_MCSC_QCH,
	LH_AXI_MI_D1_TNR_QCH,
	LH_AXI_MI_D2_GDC_QCH,
	LH_AXI_MI_D2_TNR_QCH,
	LH_AXI_MI_D3_TNR_QCH,
	LH_AXI_MI_D4_TNR_QCH,
	LH_AXI_MI_D5_TNR_QCH,
	LH_AXI_MI_D_GSE_QCH,
	LH_AXI_MI_D_YUVP_QCH,
	LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH,
	LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH,
	LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH,
	NOCL2AB_CMU_NOCL2AB_QCH,
	PPMU_NOCL2AB_M0_QCH,
	PPMU_NOCL2AB_M1_QCH,
	SLH_AXI_SI_P_G2D_QCH,
	SLH_AXI_SI_P_GDC_QCH,
	SLH_AXI_SI_P_GSE_QCH,
	SLH_AXI_SI_P_MCSC_QCH,
	SLH_AXI_SI_P_TNR_QCH,
	SLH_AXI_SI_P_YUVP_QCH,
	SYSREG_NOCL2AB_QCH,
	TREX_D_NOCL2AB_QCH,
	TREX_P_NOCL2AB_QCH,
	D_TZPC_PERIC0_QCH,
	GPC_PERIC0_QCH,
	GPIO_PERIC0_QCH,
	I3C1_QCH_SCLK,
	I3C1_QCH_PCLK,
	I3C2_QCH_SCLK,
	I3C2_QCH_PCLK,
	I3C3_QCH_SCLK,
	I3C3_QCH_PCLK,
	I3C4_QCH_SCLK,
	I3C4_QCH_PCLK,
	I3C5_QCH_SCLK,
	I3C5_QCH_PCLK,
	I3C6_QCH_SCLK,
	I3C6_QCH_PCLK,
	LH_AXI_MI_P_PERIC0_CU_QCH,
	LH_AXI_SI_P_PERIC0_CU_QCH,
	PERIC0_CMU_PERIC0_QCH,
	SLH_AXI_MI_P_PERIC0_QCH,
	SYSREG_PERIC0_QCH,
	USI0_UART_QCH,
	USI14_USI_QCH,
	USI1_USI_QCH,
	USI2_USI_QCH,
	USI3_USI_QCH,
	USI4_USI_QCH,
	USI5_USI_QCH,
	USI6_USI_QCH,
	D_TZPC_PERIC1_QCH,
	GPC_PERIC1_QCH,
	GPIO_PERIC1_QCH,
	I3C0_QCH_SCLK,
	I3C0_QCH_PCLK,
	LH_AXI_MI_P_PERIC1_CU_QCH,
	LH_AXI_SI_P_PERIC1_CU_QCH,
	PERIC1_CMU_PERIC1_QCH,
	PWM_QCH,
	SLH_AXI_MI_P_PERIC1_QCH,
	SYSREG_PERIC1_QCH,
	USI0_USI_QCH,
	USI10_USI_QCH,
	USI11_USI_QCH,
	USI12_USI_QCH,
	USI13_USI_QCH,
	USI15_USI_QCH,
	USI9_USI_QCH,
	D_TZPC_RGBP_QCH,
	GPC_RGBP_QCH,
	LH_AST_MI_I_RGBP_MCFP_QCH,
	LH_AST_SI_I_RGBP_MCFP_QCH,
	LH_AST_SI_L_OTF_RGBP_YUVP_QCH,
	LH_AXI_SI_D0_RGBP_QCH,
	LH_AXI_SI_D1_RGBP_QCH,
	LH_AXI_SI_D2_RGBP_QCH,
	LH_AXI_SI_D3_RGBP_QCH,
	LH_AXI_SI_D4_RGBP_QCH,
	LH_AXI_SI_D5_RGBP_QCH,
	LH_AXI_SI_D6_RGBP_QCH,
	LH_AXI_SI_LD_RGBP_GDC_QCH,
	MCFP_QCH_CLK,
	PPMU_D0_MCFP_QCH,
	PPMU_D0_RGBP_QCH,
	PPMU_D1_RGBP_QCH,
	PPMU_D2_MCFP_QCH,
	PPMU_D2_RGBP_QCH,
	PPMU_D3_MCFP_QCH,
	PPMU_D4_MCFP_QCH,
	PPMU_D5_MCFP_QCH,
	QE_D0_RGBP_QCH,
	QE_D10_MCFP_QCH,
	QE_D11_MCFP_QCH,
	QE_D1_RGBP_QCH,
	QE_D2_RGBP_QCH,
	QE_D3_RGBP_QCH,
	QE_D4_MCFP_QCH,
	QE_D4_RGBP_QCH,
	QE_D5_MCFP_QCH,
	QE_D5_RGBP_QCH,
	QE_D6_MCFP_QCH,
	QE_D6_RGBP_QCH,
	QE_D7_MCFP_QCH,
	QE_D8_MCFP_QCH,
	QE_D9_MCFP_QCH,
	RGBP_QCH,
	RGBP_QCH_VOTF0,
	RGBP_CMU_RGBP_QCH,
	SLH_AXI_MI_P_RGBP_QCH,
	SSMT_D0_MCFP_QCH,
	SSMT_D0_RGBP_QCH,
	SSMT_D1_RGBP_QCH,
	SSMT_D2_MCFP_QCH,
	SSMT_D2_RGBP_QCH,
	SSMT_D3_MCFP_QCH,
	SSMT_D4_MCFP_QCH,
	SSMT_D5_MCFP_QCH,
	SYSMMU_S0_PMMU0_RGBP_QCH_S0,
	SYSMMU_S0_PMMU1_RGBP_QCH_S0,
	SYSMMU_S0_RGBP_QCH_S0,
	SYSMMU_S1_PMMU0_RGBP_QCH_S0,
	SYSMMU_S1_PMMU1_RGBP_QCH_S0,
	SYSMMU_S1_PMMU2_RGBP_QCH_S0,
	SYSMMU_S1_PMMU3_RGBP_QCH_S0,
	SYSMMU_S1_PMMU4_RGBP_QCH_S0,
	SYSMMU_S1_RGBP_QCH_S0,
	SYSREG_RGBP_QCH,
	BIS_S2D_QCH,
	LH_AXI_MI_LG_SCAN2DRAM_CU_QCH,
	LH_AXI_SI_LG_SCAN2DRAM_CU_QCH,
	S2D_CMU_S2D_QCH,
	SLH_AXI_MI_LG_SCAN2DRAM_QCH,
	D_TZPC_TNR_QCH,
	GPC_TNR_QCH,
	GTNR_ALIGN_QCH_MSA,
	GTNR_MERGE_QCH_00,
	GTNR_MERGE_QCH_01,
	LH_AST_MI_L_OTF_YUVP_TNR_QCH,
	LH_AST_SI_L_OTF_TNR_GSE_QCH,
	LH_AST_SI_L_OTF_TNR_MCSC_QCH,
	LH_AXI_SI_D0_TNR_QCH,
	LH_AXI_SI_D1_TNR_QCH,
	LH_AXI_SI_D2_TNR_QCH,
	LH_AXI_SI_D3_TNR_QCH,
	LH_AXI_SI_D4_TNR_QCH,
	LH_AXI_SI_D5_TNR_QCH,
	PPMU_D0_TNR_QCH,
	PPMU_D10_TNRA_QCH_S0,
	PPMU_D11_TNRA_QCH_S0,
	PPMU_D1_TNR_QCH,
	PPMU_D2_TNR_QCH,
	PPMU_D3_TNR_QCH,
	PPMU_D4_TNR_QCH,
	PPMU_D5_TNR_QCH,
	PPMU_D6_TNR_QCH,
	PPMU_D7_TNR_QCH,
	PPMU_D8_TNR_QCH,
	PPMU_D9_TNR_QCH,
	QE_D0_TNR_QCH,
	QE_D10_TNRA_QCH,
	QE_D11_TNRA_QCH,
	QE_D1_TNR_QCH,
	QE_D2_TNR_QCH,
	QE_D3_TNR_QCH,
	QE_D4_TNR_QCH,
	QE_D5_TNR_QCH,
	QE_D6_TNR_QCH,
	QE_D7_TNR_QCH,
	QE_D8_TNR_QCH,
	QE_D9_TNR_QCH,
	SLH_AXI_MI_P_TNR_QCH,
	SSMT_D0_TNR_QCH,
	SSMT_D10_TNRA_QCH,
	SSMT_D11_TNRA_QCH,
	SSMT_D1_TNR_QCH,
	SSMT_D2_TNR_QCH,
	SSMT_D3_TNR_QCH,
	SSMT_D4_TNR_QCH,
	SSMT_D5_TNR_QCH,
	SSMT_D6_TNR_QCH,
	SSMT_D7_TNR_QCH,
	SSMT_D8_TNR_QCH,
	SSMT_D9_TNR_QCH,
	SYSMMU_S0_PMMU0_TNR_QCH_S0,
	SYSMMU_S0_PMMU1_TNR_QCH_S0,
	SYSMMU_S0_TNR_QCH_S0,
	SYSMMU_S1_PMMU0_TNR_QCH_S0,
	SYSMMU_S1_PMMU1_TNR_QCH_S0,
	SYSMMU_S1_PMMU2_TNR_QCH_S0,
	SYSMMU_S1_TNR_QCH_S0,
	SYSMMU_S2_PMMU0_TNR_QCH_S0,
	SYSMMU_S2_TNR_QCH_S0,
	SYSREG_TNR_QCH,
	TNR_CMU_TNR_QCH,
	ADD_APBIF_TPU_QCH,
	ADD_TPU_QCH,
	D_TZPC_TPU_QCH,
	GPC_TPU_QCH,
	LH_ACEL_SI_D0_TPU_QCH,
	LH_ACEL_SI_D1_TPU_QCH,
	LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH,
	LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH,
	LH_ATB_SI_LT0_TPU_CPUCL0_QCH,
	LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH,
	LH_ATB_SI_LT1_TPU_CPUCL0_QCH,
	LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH,
	LH_AXI_MI_P_TPU_CU_QCH,
	LH_AXI_SI_P_TPU_CU_QCH,
	PPMU_D0_TPU_QCH,
	PPMU_D1_TPU_QCH,
	SLH_AXI_MI_P_TPU_QCH,
	SSMT_D0_TPU_QCH,
	SSMT_D1_TPU_QCH,
	SYSMMU_S0_PMMU0_TPU_QCH,
	SYSMMU_S0_PMMU1_TPU_QCH,
	SYSMMU_S0_TPU_QCH,
	SYSREG_TPU_QCH,
	TPU_QCH,
	TPU_CMU_TPU_QCH,
	D_TZPC_YUVP_QCH,
	GPC_YUVP_QCH,
	LH_AST_MI_L_OTF_RGBP_YUVP_QCH,
	LH_AST_SI_L_OTF_YUVP_GSE_QCH,
	LH_AST_SI_L_OTF_YUVP_MCSC_QCH,
	LH_AST_SI_L_OTF_YUVP_TNR_QCH,
	LH_AXI_SI_D_YUVP_QCH,
	PPMU_D0_YUVP_QCH,
	PPMU_D1_YUVP_QCH,
	PPMU_D4_YUVP_QCH,
	QE_D0_YUVP_QCH,
	QE_D1_YUVP_QCH,
	QE_D4_YUVP_QCH,
	SLH_AXI_MI_P_YUVP_QCH,
	SSMT_D0_YUVP_QCH,
	SSMT_D1_YUVP_QCH,
	SSMT_D4_YUVP_QCH,
	SYSMMU_S0_PMMU0_YUVP_QCH_S0,
	SYSMMU_S0_YUVP_QCH_S0,
	SYSREG_YUVP_QCH,
	YUVP_QCH,
	YUVP_QCH_VOTF0,
	YUVP_CMU_YUVP_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_AOC = OPTION_TYPE,
	CTRL_OPTION_CMU_APM,
	CTRL_OPTION_CMU_AUR,
	CTRL_OPTION_CMU_BW,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_CMU_CPUCL2,
	CTRL_OPTION_CMU_DPUB,
	CTRL_OPTION_CMU_DPUF0,
	CTRL_OPTION_CMU_DPUF1,
	CTRL_OPTION_CMU_EH,
	CTRL_OPTION_CMU_G2D,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_EMBEDDED_CMU_G3D,
	CTRL_OPTION_CMU_GDC,
	CTRL_OPTION_CMU_GSACORE,
	CTRL_OPTION_CMU_GSACTRL,
	CTRL_OPTION_CMU_GSE,
	CTRL_OPTION_CMU_HSI0,
	CTRL_OPTION_CMU_HSI1,
	CTRL_OPTION_CMU_HSI2,
	CTRL_OPTION_CMU_ISPFE,
	CTRL_OPTION_CMU_MCSC,
	CTRL_OPTION_CMU_MFC,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MISC,
	CTRL_OPTION_CMU_NOCL0,
	CTRL_OPTION_EMBEDDED_CMU_NOCL0,
	CTRL_OPTION_EMBEDDED_CMU_NOCL01,
	CTRL_OPTION_EMBEDDED_CMU_NOCL02,
	CTRL_OPTION_EMBEDDED_CMU_NOCL03,
	CTRL_OPTION_CMU_NOCL1A,
	CTRL_OPTION_CMU_NOCL1B,
	CTRL_OPTION_CMU_NOCL2AA,
	CTRL_OPTION_CMU_NOCL2AB,
	CTRL_OPTION_CMU_PERIC0,
	CTRL_OPTION_CMU_PERIC1,
	CTRL_OPTION_CMU_RGBP,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_TNR,
	CTRL_OPTION_CMU_TPU,
	CTRL_OPTION_CMU_YUVP,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
