Summary
======
Overall execution cycle = 25452011
Total execution cycles per core:
- Processor 0 = 21596465
- Processor 1 = 20893031
- Processor 2 = 25452011
- Processor 3 = 21304005
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 11166151
- Processor 1 = 10509755
- Processor 2 = 15021673
- Processor 3 = 10909101
======
Data cache miss rate for each core
- Processor 0 = 0.4133218865284748 (1032209/2497349)
- Processor 1 = 0.4130524865206058 (1028694/2490468)
- Processor 2 = 0.41650787526947375 (1045042/2509057)
- Processor 3 = 0.4132215424946477 (1034346/2503127)
======
Amount of Data traffic in bytes on the bus
= 132416
======
Number of invalidations or updates on the bus
= 30128
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2007226, numSharedAccess = 490123
- Cache 1: numPrivateAccess = 1966320, numSharedAccess = 524148
- Cache 2: numPrivateAccess = 2045095, numSharedAccess = 463962
- Cache 3: numPrivateAccess = 1991380, numSharedAccess = 511747
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 3
- Cache 3: numO = 2
