<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1179
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  3836.10 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5372.86 --|
|-- Mem Ch  2: Reads (MB/s):  8240.88 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7192.33 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8240.88 --||-- NODE 1 Mem Read (MB/s) :  3836.10 --|
|-- NODE 0 Mem Write(MB/s) :  7192.33 --||-- NODE 1 Mem Write(MB/s) :  5372.86 --|
|-- NODE 0 P. Write (T/s):     166263 --||-- NODE 1 P. Write (T/s):      63935 --|
|-- NODE 0 Memory (MB/s):    15433.21 --||-- NODE 1 Memory (MB/s):     9208.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12076.98                --|
            |--                System Write Throughput(MB/s):      12565.19                --|
            |--               System Memory Throughput(MB/s):      24642.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12a6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K       348      19 M   150 M     36      36     840 K
 1     108 M       427 K    27 M   169 M    147 M    12     717 K
-----------------------------------------------------------------------
 *     108 M       427 K    47 M   320 M    147 M    48    1558 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 29.45        
Core2: 67.86        Core3: 20.27        
Core4: 26.75        Core5: 31.61        
Core6: 58.26        Core7: 20.19        
Core8: 54.00        Core9: 42.46        
Core10: 68.67        Core11: 48.91        
Core12: 42.91        Core13: 50.57        
Core14: 34.38        Core15: 29.94        
Core16: 75.38        Core17: 20.29        
Core18: 28.62        Core19: 28.04        
Core20: 28.38        Core21: 16.70        
Core22: 71.95        Core23: 18.65        
Core24: 70.47        Core25: 19.89        
Core26: 55.40        Core27: 22.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.69
Socket1: 24.12
DDR read Latency(ns)
Socket0: 174.79
Socket1: 409.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.76        Core1: 30.17        
Core2: 62.33        Core3: 20.14        
Core4: 26.41        Core5: 45.24        
Core6: 48.81        Core7: 20.44        
Core8: 21.90        Core9: 42.84        
Core10: 64.92        Core11: 46.95        
Core12: 43.06        Core13: 43.12        
Core14: 38.72        Core15: 31.72        
Core16: 75.43        Core17: 20.54        
Core18: 28.98        Core19: 27.74        
Core20: 27.31        Core21: 16.77        
Core22: 70.36        Core23: 18.27        
Core24: 65.83        Core25: 20.13        
Core26: 53.50        Core27: 21.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.62
Socket1: 23.34
DDR read Latency(ns)
Socket0: 174.15
Socket1: 407.92
irq_total: 298051.883254318
cpu_total: 28.64
cpu_0: 37.74
cpu_1: 14.82
cpu_2: 10.10
cpu_3: 28.90
cpu_4: 37.34
cpu_5: 1.66
cpu_6: 10.90
cpu_7: 24.98
cpu_8: 1.59
cpu_9: 22.52
cpu_10: 59.00
cpu_11: 10.70
cpu_12: 11.56
cpu_13: 53.82
cpu_14: 22.39
cpu_15: 15.75
cpu_16: 55.42
cpu_17: 28.11
cpu_18: 55.88
cpu_19: 16.81
cpu_20: 31.96
cpu_21: 47.84
cpu_22: 80.40
cpu_23: 38.67
cpu_24: 5.85
cpu_25: 26.78
cpu_26: 24.72
cpu_27: 25.58
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1233117
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1233117
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9431584936
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9431584936
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7314031285
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7314031285
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7319919567
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 7319919567
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 957438
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 957438
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9477568524
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9477568524
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1233153
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1233153
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 920316
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 920316


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 28.31        
Core2: 58.04        Core3: 19.98        
Core4: 24.72        Core5: 42.57        
Core6: 45.08        Core7: 20.03        
Core8: 53.11        Core9: 38.45        
Core10: 55.54        Core11: 46.87        
Core12: 33.29        Core13: 17.20        
Core14: 36.89        Core15: 30.78        
Core16: 76.00        Core17: 19.73        
Core18: 27.79        Core19: 27.22        
Core20: 27.47        Core21: 16.23        
Core22: 66.83        Core23: 17.65        
Core24: 47.42        Core25: 20.31        
Core26: 53.20        Core27: 18.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.17
Socket1: 19.09
DDR read Latency(ns)
Socket0: 168.12
Socket1: 398.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.17        Core1: 29.83        
Core2: 58.94        Core3: 20.35        
Core4: 26.08        Core5: 38.00        
Core6: 59.18        Core7: 20.21        
Core8: 56.17        Core9: 44.51        
Core10: 67.23        Core11: 47.88        
Core12: 41.56        Core13: 48.92        
Core14: 38.66        Core15: 31.25        
Core16: 74.68        Core17: 20.74        
Core18: 28.36        Core19: 27.78        
Core20: 27.34        Core21: 15.69        
Core22: 70.65        Core23: 18.68        
Core24: 65.53        Core25: 20.04        
Core26: 53.13        Core27: 23.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.73
Socket1: 23.97
DDR read Latency(ns)
Socket0: 175.15
Socket1: 398.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.57        Core1: 29.96        
Core2: 46.18        Core3: 20.58        
Core4: 26.24        Core5: 36.77        
Core6: 56.12        Core7: 20.06        
Core8: 57.70        Core9: 41.79        
Core10: 62.46        Core11: 46.88        
Core12: 42.69        Core13: 35.11        
Core14: 37.50        Core15: 31.52        
Core16: 75.75        Core17: 20.87        
Core18: 28.47        Core19: 27.92        
Core20: 27.52        Core21: 16.55        
Core22: 69.91        Core23: 18.45        
Core24: 65.46        Core25: 20.61        
Core26: 52.49        Core27: 23.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.05
Socket1: 22.69
DDR read Latency(ns)
Socket0: 171.24
Socket1: 406.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 29.74        
Core2: 37.59        Core3: 19.97        
Core4: 25.40        Core5: 40.05        
Core6: 57.02        Core7: 20.52        
Core8: 50.53        Core9: 38.77        
Core10: 56.25        Core11: 46.33        
Core12: 42.09        Core13: 16.43        
Core14: 36.51        Core15: 31.81        
Core16: 75.82        Core17: 20.70        
Core18: 27.15        Core19: 27.85        
Core20: 26.08        Core21: 16.53        
Core22: 66.18        Core23: 17.95        
Core24: 61.67        Core25: 20.30        
Core26: 48.78        Core27: 23.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.36
Socket1: 19.63
DDR read Latency(ns)
Socket0: 166.93
Socket1: 382.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5425
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415526710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415536542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207770364; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207770364; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207852608; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207852608; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006538481; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5286290; Consumed Joules: 322.65; Watts: 53.72; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1549994; Consumed DRAM Joules: 23.71; DRAM Watts: 3.95
S1P0; QPIClocks: 14415530850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415542754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207931923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207931923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207823127; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207823127; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006669966; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5110196; Consumed Joules: 311.90; Watts: 51.93; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1373964; Consumed DRAM Joules: 21.02; DRAM Watts: 3.50
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1668
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.26   0.35    0.84      22 M     29 M    0.23    0.41    0.02    0.03     5040     2013      428     67
   1    1     0.10   0.64   0.15    0.64    4376 K   6766 K    0.35    0.35    0.00    0.01      280      146       10     62
   2    0     0.04   0.52   0.08    0.64    3124 K   3281 K    0.05    0.26    0.01    0.01        0       29      120     66
   3    1     0.08   0.36   0.22    0.66      14 M     23 M    0.39    0.59    0.02    0.03     6496     2329       24     62
   4    0     0.08   0.32   0.25    0.72      21 M     26 M    0.20    0.34    0.03    0.03     4200     1566      111     66
   5    1     0.02   1.42   0.02    0.67     484 K    752 K    0.36    0.22    0.00    0.00       56       26       15     62
   6    0     0.07   0.60   0.11    0.60    4113 K   4853 K    0.15    0.32    0.01    0.01      112      166      111     66
   7    1     0.02   0.20   0.09    0.60      17 M     20 M    0.14    0.36    0.09    0.11     5992     1515        6     61
   8    0     0.01   1.59   0.01    0.60     224 K    302 K    0.26    0.15    0.00    0.00        0        8        2     66
   9    1     0.11   0.68   0.16    0.61    7400 K   8778 K    0.16    0.30    0.01    0.01      168      113      302     61
  10    0     0.13   0.20   0.66    1.11      76 M     91 M    0.16    0.24    0.06    0.07     5824     9935        7     63
  11    1     0.07   0.77   0.09    0.62    4220 K   5092 K    0.17    0.27    0.01    0.01      280       26      222     60
  12    0     0.07   0.66   0.11    0.66    2024 K   3696 K    0.45    0.28    0.00    0.00        0       23       11     65
  13    1     0.12   0.21   0.60    1.14      37 M     55 M    0.32    0.37    0.03    0.04      560       36      245     60
  14    0     0.13   0.67   0.20    0.65    5619 K   7801 K    0.28    0.47    0.00    0.01      448      101      125     65
  15    1     0.10   0.64   0.16    0.66    3220 K   5932 K    0.46    0.38    0.00    0.01        0       13       38     60
  16    0     0.05   0.07   0.67    1.19      86 M     99 M    0.13    0.16    0.18    0.21     8008    11579        3     65
  17    1     0.05   0.25   0.20    0.64      14 M     22 M    0.34    0.60    0.03    0.04     6720     2486        6     61
  18    0     0.29   0.40   0.71    1.20      23 M     37 M    0.37    0.45    0.01    0.01     5376     2422      709     65
  19    1     0.12   0.76   0.16    0.63    4469 K   7794 K    0.43    0.41    0.00    0.01       56       64       10     62
  20    0     0.04   0.18   0.23    0.67      12 M     19 M    0.36    0.63    0.03    0.05     4984     2473        7     65
  21    1     0.15   0.33   0.45    0.94      28 M     46 M    0.39    0.57    0.02    0.03     4312     2700       18     62
  22    0     0.13   0.14   0.98    1.20     114 M    138 M    0.17    0.17    0.08    0.10      336     4983       96     65
  23    1     0.13   0.37   0.35    0.82      21 M     40 M    0.45    0.55    0.02    0.03     1624     1098        0     62
  24    0     0.04   0.51   0.08    0.67    2824 K   3072 K    0.08    0.15    0.01    0.01        0       16       51     66
  25    1     0.05   0.29   0.17    0.61      12 M     19 M    0.35    0.58    0.03    0.04     2800     2011        3     62
  26    0     0.14   0.60   0.23    0.68    9928 K     11 M    0.12    0.36    0.01    0.01      112       38      444     66
  27    1     0.06   0.35   0.18    0.60      18 M     27 M    0.33    0.50    0.03    0.05     1064      771        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.28   0.33    0.95     386 M    479 M    0.19    0.29    0.03    0.04    34440    35352     2225     59
 SKT    1     0.08   0.39   0.21    0.76     189 M    290 M    0.35    0.50    0.02    0.02    30408    13334      899     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.27    0.86     576 M    769 M    0.25    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.86 %

 C1 core residency: 53.13 %; C3 core residency: 0.95 %; C6 core residency: 14.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1       26 G     26 G   |   27%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   93 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.18    34.97     271.43      19.76         271.24
 SKT   1    18.54    27.35     259.85      17.55         186.34
---------------------------------------------------------------------------------------------------------------
       *    60.72    62.32     531.28      37.31         245.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 183c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6354.01 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8366.79 --|
|-- Mem Ch  2: Reads (MB/s):  7073.51 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6049.23 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7073.51 --||-- NODE 1 Mem Read (MB/s) :  6354.01 --|
|-- NODE 0 Mem Write(MB/s) :  6049.23 --||-- NODE 1 Mem Write(MB/s) :  8366.79 --|
|-- NODE 0 P. Write (T/s):     115896 --||-- NODE 1 P. Write (T/s):     105209 --|
|-- NODE 0 Memory (MB/s):    13122.75 --||-- NODE 1 Memory (MB/s):    14720.80 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13427.52                --|
            |--                System Write Throughput(MB/s):      14416.03                --|
            |--               System Memory Throughput(MB/s):      27843.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1975
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8784          12      22 M   152 M     36       0     796 K
 1     139 M       554 K    39 M   237 M    174 M     0     979 K
-----------------------------------------------------------------------
 *     139 M       554 K    62 M   390 M    174 M     0    1775 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.54        Core1: 39.80        
Core2: 28.61        Core3: 14.43        
Core4: 16.06        Core5: 40.63        
Core6: 32.10        Core7: 16.40        
Core8: 54.07        Core9: 30.29        
Core10: 42.92        Core11: 40.70        
Core12: 30.56        Core13: 13.27        
Core14: 30.42        Core15: 41.85        
Core16: 44.05        Core17: 16.37        
Core18: 16.30        Core19: 25.78        
Core20: 16.13        Core21: 22.25        
Core22: 45.82        Core23: 34.28        
Core24: 28.09        Core25: 16.42        
Core26: 40.86        Core27: 14.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 18.21
DDR read Latency(ns)
Socket0: 155.79
Socket1: 263.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.61        Core1: 44.59        
Core2: 27.82        Core3: 15.95        
Core4: 25.22        Core5: 40.72        
Core6: 35.43        Core7: 27.51        
Core8: 41.69        Core9: 39.27        
Core10: 40.67        Core11: 37.60        
Core12: 30.91        Core13: 13.82        
Core14: 29.14        Core15: 43.38        
Core16: 41.23        Core17: 15.97        
Core18: 16.21        Core19: 28.11        
Core20: 15.54        Core21: 27.47        
Core22: 46.72        Core23: 32.14        
Core24: 27.95        Core25: 16.22        
Core26: 42.11        Core27: 49.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.39
Socket1: 25.72
DDR read Latency(ns)
Socket0: 168.26
Socket1: 181.30
irq_total: 300784.155233647
cpu_total: 28.52
cpu_0: 40.93
cpu_1: 14.88
cpu_2: 19.87
cpu_3: 36.94
cpu_4: 28.24
cpu_5: 4.85
cpu_6: 17.54
cpu_7: 39.07
cpu_8: 0.93
cpu_9: 7.84
cpu_10: 55.42
cpu_11: 3.85
cpu_12: 29.83
cpu_13: 41.40
cpu_14: 5.38
cpu_15: 6.45
cpu_16: 39.87
cpu_17: 33.29
cpu_18: 40.00
cpu_19: 15.28
cpu_20: 30.10
cpu_21: 92.56
cpu_22: 46.91
cpu_23: 32.96
cpu_24: 17.41
cpu_25: 33.22
cpu_26: 8.70
cpu_27: 54.75
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10351151497
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10351151497
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1376026
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1376026
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7585093584
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 7585093584
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1376007
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1376007
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7579386883
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7579386883
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 998413
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 998413
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 969500
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 969500
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10283547205
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10283547205


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 44.71        
Core2: 28.13        Core3: 16.03        
Core4: 32.90        Core5: 41.33        
Core6: 37.13        Core7: 28.39        
Core8: 42.43        Core9: 41.67        
Core10: 40.58        Core11: 45.39        
Core12: 31.54        Core13: 16.62        
Core14: 27.05        Core15: 30.95        
Core16: 40.82        Core17: 16.31        
Core18: 15.53        Core19: 26.59        
Core20: 15.45        Core21: 28.18        
Core22: 47.26        Core23: 34.44        
Core24: 26.94        Core25: 15.91        
Core26: 38.84        Core27: 50.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.56
Socket1: 26.99
DDR read Latency(ns)
Socket0: 174.64
Socket1: 182.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.32        Core1: 44.01        
Core2: 28.25        Core3: 16.35        
Core4: 45.57        Core5: 39.84        
Core6: 37.22        Core7: 15.43        
Core8: 36.84        Core9: 39.69        
Core10: 38.46        Core11: 41.05        
Core12: 29.95        Core13: 13.35        
Core14: 26.88        Core15: 43.87        
Core16: 38.88        Core17: 16.74        
Core18: 14.83        Core19: 26.57        
Core20: 15.19        Core21: 24.69        
Core22: 45.05        Core23: 31.36        
Core24: 27.02        Core25: 15.46        
Core26: 29.38        Core27: 45.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.60
Socket1: 23.37
DDR read Latency(ns)
Socket0: 172.89
Socket1: 191.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.64        Core1: 44.07        
Core2: 27.84        Core3: 17.58        
Core4: 43.90        Core5: 38.45        
Core6: 36.44        Core7: 17.57        
Core8: 38.55        Core9: 40.01        
Core10: 40.54        Core11: 38.62        
Core12: 29.57        Core13: 13.77        
Core14: 28.54        Core15: 45.22        
Core16: 41.43        Core17: 18.10        
Core18: 17.58        Core19: 24.68        
Core20: 17.54        Core21: 28.21        
Core22: 47.05        Core23: 33.46        
Core24: 28.06        Core25: 17.68        
Core26: 39.38        Core27: 47.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.77
Socket1: 25.46
DDR read Latency(ns)
Socket0: 168.72
Socket1: 179.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.03        Core1: 44.42        
Core2: 28.58        Core3: 17.38        
Core4: 43.84        Core5: 41.29        
Core6: 35.85        Core7: 17.64        
Core8: 39.09        Core9: 39.42        
Core10: 40.40        Core11: 48.61        
Core12: 31.11        Core13: 13.67        
Core14: 28.11        Core15: 40.94        
Core16: 41.52        Core17: 17.82        
Core18: 17.81        Core19: 28.32        
Core20: 17.22        Core21: 27.80        
Core22: 46.48        Core23: 30.78        
Core24: 27.99        Core25: 17.47        
Core26: 39.31        Core27: 47.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.79
Socket1: 25.07
DDR read Latency(ns)
Socket0: 167.50
Socket1: 179.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7123
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421731394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421738650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210872438; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210872438; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210936602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210936602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009139955; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5167246; Consumed Joules: 315.38; Watts: 52.49; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1442718; Consumed DRAM Joules: 22.07; DRAM Watts: 3.67
S1P0; QPIClocks: 14421790062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421794530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210993068; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210993068; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210905077; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210905077; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008814481; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5505937; Consumed Joules: 336.06; Watts: 55.93; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1649905; Consumed DRAM Joules: 25.24; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1cff
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.35   0.48    0.98      17 M     32 M    0.45    0.54    0.01    0.02     6160     1845      323     66
   1    1     0.08   0.62   0.13    0.62    4997 K   6241 K    0.20    0.28    0.01    0.01       56       74       26     62
   2    0     0.12   0.69   0.17    0.60    4658 K   8682 K    0.46    0.44    0.00    0.01      112       82      262     65
   3    1     0.12   0.39   0.31    0.78      11 M     21 M    0.45    0.62    0.01    0.02     5824     2602        8     62
   4    0     0.08   0.34   0.22    0.66      22 M     28 M    0.20    0.36    0.03    0.04     4368     1573      141     66
   5    1     0.04   0.79   0.05    0.63    1682 K   2222 K    0.24    0.12    0.00    0.01      224       53       39     62
   6    0     0.08   0.75   0.10    0.60    5108 K   6633 K    0.23    0.24    0.01    0.01      168       50      153     66
   7    1     0.10   0.34   0.31    0.78      13 M     24 M    0.44    0.59    0.01    0.02     5936     2802      120     61
   8    0     0.01   1.12   0.01    0.60     270 K    429 K    0.37    0.13    0.00    0.01        0        7        7     66
   9    1     0.06   0.54   0.11    0.65    4349 K   4788 K    0.09    0.13    0.01    0.01        0       33       10     61
  10    0     0.12   0.15   0.77    1.20     128 M    148 M    0.13    0.21    0.11    0.12     6440    19325        1     63
  11    1     0.02   1.31   0.02    0.81     459 K    700 K    0.34    0.41    0.00    0.00        0       24        7     60
  12    0     0.20   0.89   0.23    0.66      10 M     14 M    0.28    0.34    0.01    0.01      112       19      276     65
  13    1     0.21   0.32   0.68    1.20      21 M     51 M    0.58    0.60    0.01    0.02     1288      652        7     60
  14    0     0.06   0.66   0.09    0.60    1962 K   2931 K    0.33    0.31    0.00    0.01       56      158       17     65
  15    1     0.04   0.55   0.08    0.66    2917 K   3308 K    0.12    0.15    0.01    0.01       56       91        6     60
  16    0     0.11   0.25   0.42    0.89      72 M     84 M    0.13    0.26    0.07    0.08     3528    10202       10     65
  17    1     0.05   0.23   0.21    0.64      12 M     18 M    0.34    0.64    0.03    0.04     4648     2480        4     61
  18    0     0.13   0.35   0.38    0.85      18 M     28 M    0.36    0.54    0.01    0.02     5264     1766      405     65
  19    1     0.12   0.75   0.16    0.63    3423 K   6422 K    0.47    0.48    0.00    0.01       56       83        4     61
  20    0     0.05   0.23   0.22    0.64      10 M     19 M    0.44    0.64    0.02    0.04     4704     1698       11     66
  21    1     0.36   0.39   0.91    1.20      51 M     83 M    0.38    0.40    0.01    0.02     5936     3630      186     60
  22    0     0.12   0.25   0.47    0.95      76 M     86 M    0.12    0.21    0.07    0.07     3528       55     8735     66
  23    1     0.05   0.23   0.23    0.66      27 M     35 M    0.24    0.44    0.05    0.07     1344       11     1058     61
  24    0     0.14   0.67   0.22    0.65    5309 K   9708 K    0.45    0.39    0.00    0.01      112       91      246     66
  25    1     0.05   0.23   0.22    0.66      11 M     18 M    0.39    0.64    0.02    0.04     5320     2683        5     61
  26    0     0.06   0.60   0.10    0.62    3594 K   3922 K    0.08    0.24    0.01    0.01       56       29      194     66
  27    1     0.25   0.37   0.69    1.18      38 M     59 M    0.35    0.58    0.02    0.02     1120     2202        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.37   0.28    0.83     379 M    475 M    0.20    0.33    0.03    0.03    34608    36900    10781     59
 SKT    1     0.11   0.38   0.29    0.90     206 M    338 M    0.39    0.54    0.01    0.02    31808    17420     1481     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.38   0.28    0.86     585 M    813 M    0.28    0.44    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.96 %

 C1 core residency: 52.09 %; C3 core residency: 1.10 %; C6 core residency: 13.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  106 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.64    30.40     265.97      18.76         195.31
 SKT   1    24.95    43.67     282.38      20.72         196.42
---------------------------------------------------------------------------------------------------------------
       *    62.59    74.07     548.35      39.49         195.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1edc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6502.42 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6539.95 --|
|-- Mem Ch  2: Reads (MB/s):  6651.44 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7632.69 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6651.44 --||-- NODE 1 Mem Read (MB/s) :  6502.42 --|
|-- NODE 0 Mem Write(MB/s) :  7632.69 --||-- NODE 1 Mem Write(MB/s) :  6539.95 --|
|-- NODE 0 P. Write (T/s):     107061 --||-- NODE 1 P. Write (T/s):      92108 --|
|-- NODE 0 Memory (MB/s):    14284.14 --||-- NODE 1 Memory (MB/s):    13042.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13153.86                --|
            |--                System Write Throughput(MB/s):      14172.65                --|
            |--               System Memory Throughput(MB/s):      27326.51                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 200d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8712         204      25 M   143 M     72       0     612 K
 1     110 M       507 K    33 M   183 M    158 M     0     486 K
-----------------------------------------------------------------------
 *     110 M       507 K    59 M   327 M    158 M     0    1099 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.42        Core1: 28.90        
Core2: 53.08        Core3: 16.92        
Core4: 19.01        Core5: 40.98        
Core6: 31.28        Core7: 35.30        
Core8: 49.66        Core9: 37.33        
Core10: 75.85        Core11: 42.34        
Core12: 32.46        Core13: 22.96        
Core14: 45.10        Core15: 42.21        
Core16: 60.60        Core17: 16.79        
Core18: 19.71        Core19: 27.50        
Core20: 20.65        Core21: 22.74        
Core22: 61.70        Core23: 18.15        
Core24: 69.18        Core25: 17.01        
Core26: 61.68        Core27: 48.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.78
Socket1: 25.25
DDR read Latency(ns)
Socket0: 151.10
Socket1: 266.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.00        Core1: 27.54        
Core2: 38.06        Core3: 16.58        
Core4: 19.42        Core5: 45.76        
Core6: 32.21        Core7: 33.19        
Core8: 43.94        Core9: 44.64        
Core10: 77.61        Core11: 50.46        
Core12: 32.59        Core13: 21.06        
Core14: 44.63        Core15: 42.26        
Core16: 63.76        Core17: 17.59        
Core18: 20.49        Core19: 26.57        
Core20: 20.95        Core21: 25.98        
Core22: 63.34        Core23: 18.03        
Core24: 69.26        Core25: 16.91        
Core26: 59.86        Core27: 42.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.29
Socket1: 24.21
DDR read Latency(ns)
Socket0: 149.29
Socket1: 322.99
irq_total: 276316.645337412
cpu_total: 27.70
cpu_0: 46.34
cpu_1: 7.25
cpu_2: 9.84
cpu_3: 30.59
cpu_4: 39.10
cpu_5: 1.20
cpu_6: 26.20
cpu_7: 32.45
cpu_8: 1.00
cpu_9: 18.62
cpu_10: 70.21
cpu_11: 1.06
cpu_12: 3.92
cpu_13: 46.08
cpu_14: 21.08
cpu_15: 2.99
cpu_16: 44.15
cpu_17: 31.78
cpu_18: 36.70
cpu_19: 6.58
cpu_20: 29.59
cpu_21: 52.33
cpu_22: 59.24
cpu_23: 42.49
cpu_24: 7.91
cpu_25: 29.32
cpu_26: 25.80
cpu_27: 51.80
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1335336
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1335336
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10130854662
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10130854662
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7165068720
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 7165068720
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 931623
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 931623
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1335360
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1335360
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 901728
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 901728
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10065723680
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10065723680
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7159541689
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7159541689


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.66        Core1: 28.97        
Core2: 47.98        Core3: 16.80        
Core4: 17.54        Core5: 43.45        
Core6: 30.42        Core7: 32.03        
Core8: 53.90        Core9: 46.25        
Core10: 69.84        Core11: 40.27        
Core12: 33.40        Core13: 19.57        
Core14: 40.76        Core15: 43.06        
Core16: 58.06        Core17: 17.61        
Core18: 19.62        Core19: 22.47        
Core20: 19.92        Core21: 27.24        
Core22: 59.38        Core23: 17.28        
Core24: 64.61        Core25: 17.59        
Core26: 57.13        Core27: 50.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.13
Socket1: 25.58
DDR read Latency(ns)
Socket0: 152.82
Socket1: 232.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 28.80        
Core2: 53.90        Core3: 23.58        
Core4: 20.99        Core5: 48.79        
Core6: 32.03        Core7: 23.85        
Core8: 74.30        Core9: 49.01        
Core10: 57.26        Core11: 58.22        
Core12: 32.84        Core13: 19.81        
Core14: 44.36        Core15: 42.79        
Core16: 54.38        Core17: 23.24        
Core18: 23.00        Core19: 26.96        
Core20: 24.10        Core21: 29.02        
Core22: 62.50        Core23: 20.62        
Core24: 62.89        Core25: 21.85        
Core26: 59.98        Core27: 54.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.49
Socket1: 28.52
DDR read Latency(ns)
Socket0: 164.22
Socket1: 191.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.11        Core1: 29.50        
Core2: 34.46        Core3: 21.39        
Core4: 21.41        Core5: 31.73        
Core6: 30.73        Core7: 21.28        
Core8: 56.06        Core9: 47.54        
Core10: 56.46        Core11: 41.69        
Core12: 33.88        Core13: 14.66        
Core14: 44.77        Core15: 45.86        
Core16: 53.12        Core17: 22.04        
Core18: 24.26        Core19: 30.57        
Core20: 24.67        Core21: 25.55        
Core22: 62.26        Core23: 19.98        
Core24: 60.75        Core25: 20.88        
Core26: 56.20        Core27: 54.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.58
Socket1: 25.92
DDR read Latency(ns)
Socket0: 163.37
Socket1: 205.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.76        Core1: 29.27        
Core2: 53.02        Core3: 21.31        
Core4: 22.09        Core5: 46.76        
Core6: 31.77        Core7: 22.04        
Core8: 49.68        Core9: 46.92        
Core10: 57.38        Core11: 39.60        
Core12: 25.16        Core13: 16.06        
Core14: 44.98        Core15: 41.98        
Core16: 57.06        Core17: 21.78        
Core18: 24.42        Core19: 29.28        
Core20: 25.00        Core21: 25.87        
Core22: 63.43        Core23: 19.93        
Core24: 61.16        Core25: 20.68        
Core26: 56.63        Core27: 55.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.00
Socket1: 25.65
DDR read Latency(ns)
Socket0: 160.60
Socket1: 227.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8821
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416170870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416181290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208093329; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208093329; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208180035; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208180035; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006825591; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5250292; Consumed Joules: 320.45; Watts: 53.35; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1528791; Consumed DRAM Joules: 23.39; DRAM Watts: 3.89
S1P0; QPIClocks: 14416185970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416193750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208228068; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208228068; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208136145; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208136145; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006927738; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5290287; Consumed Joules: 322.89; Watts: 53.75; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1556843; Consumed DRAM Joules: 23.82; DRAM Watts: 3.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23aa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.31   0.43    0.92      26 M     35 M    0.25    0.39    0.02    0.03     4984     2263      409     65
   1    1     0.06   0.55   0.10    0.64    1675 K   3160 K    0.47    0.23    0.00    0.01      224       49       40     62
   2    0     0.05   0.53   0.09    0.60    3400 K   4106 K    0.17    0.22    0.01    0.01       56       33      167     65
   3    1     0.05   0.28   0.19    0.63      12 M     19 M    0.33    0.57    0.02    0.04     5096     1947        9     62
   4    0     0.14   0.37   0.37    0.84      16 M     29 M    0.44    0.49    0.01    0.02     4704     2211       40     65
   5    1     0.02   1.63   0.01    0.67     456 K    627 K    0.27    0.26    0.00    0.00      392       31       13     63
   6    0     0.15   0.76   0.19    0.63    5529 K   8055 K    0.31    0.49    0.00    0.01      168      139       74     65
   7    1     0.09   0.35   0.26    0.71      15 M     24 M    0.37    0.52    0.02    0.03     6104     2163       13     61
   8    0     0.01   1.19   0.01    0.60     221 K    356 K    0.38    0.15    0.00    0.00        0        8        4     65
   9    1     0.10   0.61   0.16    0.61    7869 K   8456 K    0.07    0.31    0.01    0.01      168       37      182     61
  10    0     0.16   0.17   0.93    1.20     116 M    135 M    0.14    0.20    0.07    0.08     6944      111    15973     63
  11    1     0.00   1.00   0.00    0.61     155 K    215 K    0.28    0.26    0.00    0.01      112        4        3     61
  12    0     0.04   0.57   0.07    0.70    1057 K   1864 K    0.43    0.22    0.00    0.00       56       35       11     65
  13    1     0.14   0.26   0.56    1.12      22 M     40 M    0.44    0.55    0.02    0.03      616      252      575     61
  14    0     0.12   0.58   0.21    0.66    6844 K   8617 K    0.21    0.39    0.01    0.01      112      186       75     65
  15    1     0.01   0.32   0.04    0.62     987 K   1523 K    0.35    0.10    0.01    0.01      112       13        5     61
  16    0     0.14   0.34   0.41    0.88      49 M     60 M    0.18    0.30    0.04    0.04     2688     6829       13     64
  17    1     0.07   0.30   0.22    0.68      15 M     22 M    0.30    0.53    0.02    0.03     5656     1989       42     61
  18    0     0.10   0.32   0.32    0.78      19 M     27 M    0.30    0.49    0.02    0.03     5992     2462      271     65
  19    1     0.07   0.68   0.10    0.73    1615 K   2384 K    0.32    0.36    0.00    0.00      112       94       11     61
  20    0     0.04   0.19   0.19    0.62      16 M     23 M    0.29    0.51    0.04    0.06     4984     2421       13     65
  21    1     0.18   0.29   0.62    1.12      39 M     57 M    0.30    0.43    0.02    0.03     5040     3112        8     61
  22    0     0.15   0.21   0.72    1.17      93 M    107 M    0.13    0.16    0.06    0.07     4144     8473       87     65
  23    1     0.12   0.26   0.44    0.94      18 M     33 M    0.45    0.63    0.02    0.03     1400       23      697     61
  24    0     0.04   0.44   0.09    0.65    2966 K   3114 K    0.05    0.09    0.01    0.01       56       10       35     65
  25    1     0.04   0.20   0.18    0.62      13 M     19 M    0.31    0.56    0.04    0.05     4592     2057        2     62
  26    0     0.13   0.60   0.22    0.67    8920 K     10 M    0.12    0.34    0.01    0.01      336      211      305     66
  27    1     0.14   0.29   0.49    1.02      65 M     76 M    0.15    0.20    0.05    0.05     2688     4651        1     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.30    0.88     367 M    455 M    0.19    0.31    0.03    0.03    35224    25392    17477     58
 SKT    1     0.08   0.32   0.24    0.86     216 M    310 M    0.30    0.47    0.02    0.03    32312    16422     1601     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.27    0.87     584 M    766 M    0.24    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.33 %

 C1 core residency: 48.85 %; C3 core residency: 3.13 %; C6 core residency: 16.69 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.13 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.67    39.26     268.67      19.38         236.76
 SKT   1    30.66    30.73     269.06      19.68         208.92
---------------------------------------------------------------------------------------------------------------
       *    64.34    69.99     537.73      39.06         226.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 257e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7515.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7116.25 --|
|-- Mem Ch  2: Reads (MB/s):  6606.33 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7227.88 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6606.33 --||-- NODE 1 Mem Read (MB/s) :  7515.09 --|
|-- NODE 0 Mem Write(MB/s) :  7227.88 --||-- NODE 1 Mem Write(MB/s) :  7116.25 --|
|-- NODE 0 P. Write (T/s):     103673 --||-- NODE 1 P. Write (T/s):     109186 --|
|-- NODE 0 Memory (MB/s):    13834.22 --||-- NODE 1 Memory (MB/s):    14631.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14121.42                --|
            |--                System Write Throughput(MB/s):      14344.13                --|
            |--               System Memory Throughput(MB/s):      28465.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26b7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      16 K       132      23 M   149 M    264     372     534 K
 1     105 M       326 K    25 M   164 M    151 M     0     708 K
-----------------------------------------------------------------------
 *     105 M       326 K    48 M   313 M    151 M   372    1243 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.22        Core1: 44.59        
Core2: 63.79        Core3: 21.74        
Core4: 23.10        Core5: 33.78        
Core6: 29.06        Core7: 25.92        
Core8: 72.36        Core9: 55.08        
Core10: 64.57        Core11: 58.81        
Core12: 30.03        Core13: 24.40        
Core14: 36.31        Core15: 52.22        
Core16: 74.35        Core17: 24.29        
Core18: 26.64        Core19: 39.48        
Core20: 24.18        Core21: 31.31        
Core22: 51.52        Core23: 63.10        
Core24: 51.11        Core25: 23.04        
Core26: 43.49        Core27: 16.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.47
Socket1: 32.71
DDR read Latency(ns)
Socket0: 159.49
Socket1: 178.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.93        Core1: 43.88        
Core2: 62.48        Core3: 21.93        
Core4: 25.04        Core5: 33.91        
Core6: 28.39        Core7: 27.43        
Core8: 61.68        Core9: 56.61        
Core10: 68.75        Core11: 48.15        
Core12: 31.67        Core13: 37.48        
Core14: 26.75        Core15: 51.20        
Core16: 75.36        Core17: 25.23        
Core18: 23.93        Core19: 37.76        
Core20: 26.08        Core21: 30.16        
Core22: 54.23        Core23: 62.20        
Core24: 54.33        Core25: 23.01        
Core26: 43.80        Core27: 16.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.00
Socket1: 34.04
DDR read Latency(ns)
Socket0: 157.18
Socket1: 179.65
irq_total: 281513.381521493
cpu_total: 30.49
cpu_0: 45.98
cpu_1: 17.48
cpu_2: 9.50
cpu_3: 31.89
cpu_4: 38.67
cpu_5: 18.54
cpu_6: 18.67
cpu_7: 35.95
cpu_8: 12.62
cpu_9: 8.37
cpu_10: 65.18
cpu_11: 1.26
cpu_12: 5.25
cpu_13: 41.20
cpu_14: 7.71
cpu_15: 8.97
cpu_16: 65.38
cpu_17: 43.99
cpu_18: 36.21
cpu_19: 19.67
cpu_20: 29.37
cpu_21: 66.58
cpu_22: 62.99
cpu_23: 67.04
cpu_24: 5.18
cpu_25: 38.74
cpu_26: 17.01
cpu_27: 34.09
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6496346795
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6496346795
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6490941800
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6490941800
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9992560106
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9992560106
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1315011
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1315011
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1314993
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1314993
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 855417
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 855417
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9927479039
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9927479039
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 824579
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 824579


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.40        Core1: 38.21        
Core2: 60.05        Core3: 25.07        
Core4: 24.38        Core5: 35.14        
Core6: 29.43        Core7: 28.88        
Core8: 63.42        Core9: 51.03        
Core10: 60.26        Core11: 44.86        
Core12: 34.94        Core13: 34.24        
Core14: 35.18        Core15: 41.78        
Core16: 87.61        Core17: 26.86        
Core18: 23.75        Core19: 37.19        
Core20: 26.10        Core21: 36.00        
Core22: 53.31        Core23: 64.67        
Core24: 50.61        Core25: 26.11        
Core26: 40.98        Core27: 37.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.10
Socket1: 38.84
DDR read Latency(ns)
Socket0: 158.99
Socket1: 180.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.91        Core1: 41.35        
Core2: 58.90        Core3: 25.40        
Core4: 23.45        Core5: 33.04        
Core6: 28.01        Core7: 29.17        
Core8: 58.81        Core9: 43.29        
Core10: 65.80        Core11: 42.39        
Core12: 36.25        Core13: 33.23        
Core14: 35.19        Core15: 45.58        
Core16: 95.11        Core17: 26.68        
Core18: 22.01        Core19: 32.05        
Core20: 24.72        Core21: 31.52        
Core22: 53.25        Core23: 61.40        
Core24: 50.55        Core25: 25.80        
Core26: 45.21        Core27: 35.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.75
Socket1: 36.93
DDR read Latency(ns)
Socket0: 159.48
Socket1: 190.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.67        Core1: 44.38        
Core2: 61.95        Core3: 23.63        
Core4: 24.10        Core5: 34.23        
Core6: 29.16        Core7: 27.76        
Core8: 73.85        Core9: 51.71        
Core10: 61.36        Core11: 52.62        
Core12: 34.10        Core13: 21.96        
Core14: 35.05        Core15: 49.57        
Core16: 90.62        Core17: 25.49        
Core18: 23.13        Core19: 38.41        
Core20: 24.88        Core21: 32.98        
Core22: 53.41        Core23: 63.62        
Core24: 58.40        Core25: 25.18        
Core26: 39.63        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.16
Socket1: 35.88
DDR read Latency(ns)
Socket0: 158.34
Socket1: 183.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.36        Core1: 47.39        
Core2: 62.45        Core3: 23.91        
Core4: 25.57        Core5: 34.44        
Core6: 28.78        Core7: 27.66        
Core8: 78.77        Core9: 57.34        
Core10: 64.21        Core11: 24.04        
Core12: 30.89        Core13: 16.83        
Core14: 36.33        Core15: 56.69        
Core16: 74.48        Core17: 25.81        
Core18: 24.19        Core19: 40.65        
Core20: 26.31        Core21: 34.29        
Core22: 52.65        Core23: 63.11        
Core24: 57.96        Core25: 24.27        
Core26: 43.84        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.48
Socket1: 35.41
DDR read Latency(ns)
Socket0: 158.05
Socket1: 174.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10507
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14428037794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14428050570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214039216; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214039216; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214121081; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214121081; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011764422; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5280226; Consumed Joules: 322.28; Watts: 53.61; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1513724; Consumed DRAM Joules: 23.16; DRAM Watts: 3.85
S1P0; QPIClocks: 14428030630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14428035730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214122693; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214122693; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214026265; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214026265; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011794512; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5500798; Consumed Joules: 335.74; Watts: 55.85; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1642611; Consumed DRAM Joules: 25.13; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a40
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.25   0.47    0.99      27 M     35 M    0.22    0.37    0.02    0.03     5544     3243      418     65
   1    1     0.10   0.67   0.15    0.65    4581 K   6683 K    0.31    0.33    0.00    0.01      168      128       44     62
   2    0     0.05   0.49   0.09    0.64    3274 K   3429 K    0.05    0.22    0.01    0.01        0       15      108     64
   3    1     0.07   0.29   0.23    0.67      15 M     22 M    0.31    0.48    0.02    0.03     4760     2951        6     62
   4    0     0.12   0.39   0.31    0.78      20 M     30 M    0.33    0.41    0.02    0.03     4760     2995       18     65
   5    1     0.14   0.96   0.15    0.68    2970 K   6598 K    0.55    0.29    0.00    0.00      224       82        7     62
   6    0     0.12   0.74   0.16    0.62    3103 K   5691 K    0.45    0.50    0.00    0.00      112      171       22     64
   7    1     0.07   0.24   0.29    0.75      19 M     26 M    0.29    0.45    0.03    0.04     5320     3108        3     61
   8    0     0.07   0.60   0.11    0.64    3911 K   4400 K    0.11    0.22    0.01    0.01      616      282      284     65
   9    1     0.03   0.45   0.07    0.61    2476 K   2790 K    0.11    0.08    0.01    0.01        0       13        5     61
  10    0     0.10   0.15   0.67    1.17      68 M     79 M    0.13    0.20    0.07    0.08     3136       83     8938     63
  11    1     0.02   1.09   0.02    0.81     414 K    611 K    0.32    0.40    0.00    0.00      112       26        6     60
  12    0     0.04   0.45   0.09    0.71    1151 K   2083 K    0.45    0.13    0.00    0.01      112       29       16     64
  13    1     0.10   0.22   0.45    0.94      28 M     39 M    0.26    0.44    0.03    0.04     1960      335     1771     60
  14    0     0.04   0.60   0.07    0.60    1598 K   2469 K    0.35    0.29    0.00    0.01      112      176       15     65
  15    1     0.05   0.51   0.10    0.64    3667 K   4022 K    0.09    0.10    0.01    0.01       56       52        6     60
  16    0     0.09   0.11   0.83    1.19      94 M    106 M    0.12    0.21    0.11    0.12     6552       15    12931     63
  17    1     0.14   0.33   0.41    0.90      21 M     30 M    0.29    0.43    0.02    0.02     4424     3123      192     61
  18    0     0.09   0.33   0.28    0.73      18 M     25 M    0.26    0.48    0.02    0.03     5880     3543      102     65
  19    1     0.10   0.68   0.15    0.61    4694 K   6174 K    0.24    0.44    0.00    0.01       56       99        2     62
  20    0     0.04   0.19   0.19    0.61      17 M     24 M    0.28    0.47    0.05    0.07     4480     3422       12     65
  21    1     0.13   0.17   0.77    1.20      42 M     61 M    0.31    0.44    0.03    0.05     4368     3312     1470     60
  22    0     0.08   0.11   0.78    1.19     115 M    133 M    0.14    0.18    0.14    0.16     5432    16059        2     65
  23    1     0.09   0.12   0.80    1.20      89 M    105 M    0.15    0.19    0.10    0.11     4704     7496        6     61
  24    0     0.02   0.41   0.05    0.61    1596 K   2007 K    0.20    0.08    0.01    0.01       56        3       28     66
  25    1     0.10   0.26   0.37    0.85      20 M     27 M    0.27    0.46    0.02    0.03     4760     3058        4     61
  26    0     0.08   0.56   0.14    0.63    4674 K   5668 K    0.18    0.34    0.01    0.01       56       60      144     65
  27    1     0.05   0.17   0.30    0.78      27 M     36 M    0.23    0.42    0.06    0.07     1120       35     1880     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.25   0.30    0.92     381 M    461 M    0.17    0.27    0.04    0.04    36848    30096    23038     58
 SKT    1     0.08   0.28   0.30    0.89     283 M    375 M    0.25    0.38    0.02    0.03    32032    23818     5402     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.26   0.30    0.90     665 M    837 M    0.20    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.60 %

 C1 core residency: 53.13 %; C3 core residency: 3.10 %; C6 core residency: 10.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       27 G     27 G   |   28%    28%   
 SKT    1       34 G     34 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  124 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.66    36.40     271.46      19.19         247.24
 SKT   1    37.58    35.36     280.72      21.02         257.78
---------------------------------------------------------------------------------------------------------------
       *    71.24    71.76     552.18      40.21         251.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c14
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6037.67 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8252.89 --|
|-- Mem Ch  2: Reads (MB/s):  6875.51 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5590.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6875.51 --||-- NODE 1 Mem Read (MB/s) :  6037.67 --|
|-- NODE 0 Mem Write(MB/s) :  5590.21 --||-- NODE 1 Mem Write(MB/s) :  8252.89 --|
|-- NODE 0 P. Write (T/s):     110463 --||-- NODE 1 P. Write (T/s):      83187 --|
|-- NODE 0 Memory (MB/s):    12465.72 --||-- NODE 1 Memory (MB/s):    14290.56 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12913.18                --|
            |--                System Write Throughput(MB/s):      13843.10                --|
            |--               System Memory Throughput(MB/s):      26756.28                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d4d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      14 K        12      23 M   150 M     12      72     648 K
 1     118 M       596 K    36 M   197 M    150 M    72     527 K
-----------------------------------------------------------------------
 *     118 M       596 K    59 M   347 M    150 M   144    1176 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.86        Core1: 27.78        
Core2: 42.34        Core3: 23.82        
Core4: 18.55        Core5: 41.11        
Core6: 32.72        Core7: 22.63        
Core8: 40.61        Core9: 50.50        
Core10: 56.50        Core11: 42.34        
Core12: 26.15        Core13: 16.49        
Core14: 30.35        Core15: 41.52        
Core16: 45.91        Core17: 25.00        
Core18: 21.53        Core19: 32.31        
Core20: 21.52        Core21: 32.68        
Core22: 49.88        Core23: 51.56        
Core24: 41.17        Core25: 21.96        
Core26: 31.46        Core27: 18.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.34
Socket1: 27.67
DDR read Latency(ns)
Socket0: 180.25
Socket1: 151.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.31        Core1: 40.86        
Core2: 39.43        Core3: 25.35        
Core4: 19.71        Core5: 52.48        
Core6: 31.29        Core7: 23.65        
Core8: 41.00        Core9: 55.86        
Core10: 56.66        Core11: 44.13        
Core12: 25.97        Core13: 16.65        
Core14: 30.59        Core15: 43.67        
Core16: 46.89        Core17: 23.27        
Core18: 22.64        Core19: 34.03        
Core20: 22.37        Core21: 33.72        
Core22: 50.24        Core23: 63.47        
Core24: 47.07        Core25: 22.82        
Core26: 31.31        Core27: 18.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.89
Socket1: 29.55
DDR read Latency(ns)
Socket0: 178.37
Socket1: 151.85
irq_total: 280906.831959376
cpu_total: 28.91
cpu_0: 42.35
cpu_1: 5.32
cpu_2: 22.21
cpu_3: 54.92
cpu_4: 40.03
cpu_5: 3.12
cpu_6: 7.71
cpu_7: 31.52
cpu_8: 9.11
cpu_9: 3.06
cpu_10: 40.69
cpu_11: 11.97
cpu_12: 3.99
cpu_13: 45.55
cpu_14: 7.38
cpu_15: 24.73
cpu_16: 53.99
cpu_17: 43.42
cpu_18: 35.84
cpu_19: 24.20
cpu_20: 27.86
cpu_21: 69.75
cpu_22: 51.26
cpu_23: 53.52
cpu_24: 7.58
cpu_25: 32.05
cpu_26: 18.55
cpu_27: 37.90
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7453083417
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7453083417
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9973346910
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9973346910
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7458764325
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 7458764325
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1309145
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1309145
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 989100
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 989100
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1309160
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1309160
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 957949
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 957949
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10024774771
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10024774771


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.54        Core1: 40.76        
Core2: 38.53        Core3: 25.88        
Core4: 19.13        Core5: 47.96        
Core6: 31.18        Core7: 24.18        
Core8: 35.13        Core9: 49.87        
Core10: 55.38        Core11: 44.15        
Core12: 25.89        Core13: 17.08        
Core14: 29.78        Core15: 44.55        
Core16: 47.10        Core17: 23.87        
Core18: 22.58        Core19: 30.97        
Core20: 22.78        Core21: 34.48        
Core22: 50.68        Core23: 63.71        
Core24: 45.82        Core25: 23.38        
Core26: 31.43        Core27: 18.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.83
Socket1: 29.84
DDR read Latency(ns)
Socket0: 180.40
Socket1: 152.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.28        Core1: 44.88        
Core2: 42.93        Core3: 26.42        
Core4: 19.84        Core5: 50.80        
Core6: 34.69        Core7: 24.70        
Core8: 41.93        Core9: 54.53        
Core10: 57.17        Core11: 35.44        
Core12: 26.49        Core13: 17.39        
Core14: 27.23        Core15: 45.52        
Core16: 47.66        Core17: 24.05        
Core18: 23.10        Core19: 34.45        
Core20: 22.59        Core21: 36.17        
Core22: 51.33        Core23: 73.24        
Core24: 43.67        Core25: 23.75        
Core26: 30.52        Core27: 18.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.72
Socket1: 31.60
DDR read Latency(ns)
Socket0: 177.43
Socket1: 152.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.00        Core1: 43.85        
Core2: 42.47        Core3: 22.37        
Core4: 28.04        Core5: 43.57        
Core6: 38.26        Core7: 21.15        
Core8: 39.75        Core9: 27.49        
Core10: 56.97        Core11: 41.98        
Core12: 26.01        Core13: 15.54        
Core14: 29.82        Core15: 42.77        
Core16: 45.59        Core17: 21.36        
Core18: 20.63        Core19: 32.91        
Core20: 20.32        Core21: 32.06        
Core22: 49.83        Core23: 71.54        
Core24: 46.05        Core25: 34.94        
Core26: 29.92        Core27: 17.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.66
Socket1: 29.68
DDR read Latency(ns)
Socket0: 174.07
Socket1: 151.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.01        Core1: 40.54        
Core2: 49.60        Core3: 20.48        
Core4: 33.26        Core5: 49.36        
Core6: 36.03        Core7: 18.58        
Core8: 35.35        Core9: 51.88        
Core10: 54.10        Core11: 33.40        
Core12: 26.53        Core13: 16.23        
Core14: 28.61        Core15: 41.65        
Core16: 44.09        Core17: 18.65        
Core18: 18.29        Core19: 27.16        
Core20: 18.69        Core21: 29.61        
Core22: 49.84        Core23: 68.90        
Core24: 45.95        Core25: 40.76        
Core26: 29.76        Core27: 16.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.45
Socket1: 28.04
DDR read Latency(ns)
Socket0: 180.61
Socket1: 155.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12220
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415001738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415011842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207509042; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207509042; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207575803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207575803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006353158; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5097440; Consumed Joules: 311.12; Watts: 51.80; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1410905; Consumed DRAM Joules: 21.59; DRAM Watts: 3.59
S1P0; QPIClocks: 14415041282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415045274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207644311; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207644311; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207528097; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207528097; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006379728; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5465435; Consumed Joules: 333.58; Watts: 55.54; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1635702; Consumed DRAM Joules: 25.03; DRAM Watts: 4.17
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30dd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.35   0.39    0.87      24 M     32 M    0.26    0.45    0.02    0.02     6160     1767      335     65
   1    1     0.02   0.46   0.04    0.63     838 K   1710 K    0.51    0.14    0.01    0.01       56       30       17     62
   2    0     0.10   0.61   0.16    0.61    7677 K   8613 K    0.11    0.38    0.01    0.01       56       67      314     64
   3    1     0.36   0.51   0.72    1.20      27 M     44 M    0.37    0.38    0.01    0.01     4928     3736       24     61
   4    0     0.14   0.38   0.36    0.84      17 M     27 M    0.37    0.53    0.01    0.02     4200     1627      111     66
   5    1     0.04   1.28   0.03    0.89     598 K    972 K    0.38    0.44    0.00    0.00      448       56       13     62
   6    0     0.05   0.59   0.09    0.64    2295 K   2779 K    0.17    0.30    0.00    0.01       56      122       49     65
   7    1     0.04   0.18   0.21    0.63      17 M     24 M    0.27    0.50    0.05    0.07     5544     4262        3     61
   8    0     0.05   0.87   0.05    0.60    1416 K   2556 K    0.45    0.15    0.00    0.01      280       36      122     65
   9    1     0.00   0.24   0.02    0.60     412 K    761 K    0.46    0.12    0.01    0.02        0        9        6     61
  10    0     0.03   0.10   0.29    0.74      75 M     83 M    0.09    0.14    0.26    0.29     5936     7086       13     64
  11    1     0.08   0.74   0.11    0.65    3695 K   5160 K    0.28    0.34    0.00    0.01      448      105       72     60
  12    0     0.03   0.61   0.06    0.60    1153 K   1862 K    0.38    0.14    0.00    0.01       56       33       14     65
  13    1     0.16   0.34   0.46    0.94      17 M     43 M    0.58    0.52    0.01    0.03      728      122      107     60
  14    0     0.05   0.63   0.08    0.63    1724 K   2679 K    0.36    0.30    0.00    0.01      112      108       15     65
  15    1     0.13   0.60   0.21    0.65    7708 K   9677 K    0.20    0.31    0.01    0.01      112       88       86     60
  16    0     0.10   0.16   0.62    1.19      91 M    103 M    0.11    0.22    0.09    0.10     6328        7    13767     64
  17    1     0.14   0.35   0.39    0.87      22 M     32 M    0.30    0.44    0.02    0.02     4648     4259      119     60
  18    0     0.07   0.31   0.23    0.67      17 M     24 M    0.27    0.51    0.02    0.03     4872     1869       87     65
  19    1     0.12   0.69   0.17    0.61    4228 K   8312 K    0.49    0.45    0.00    0.01      112       87        3     61
  20    0     0.04   0.22   0.17    0.60      13 M     20 M    0.33    0.55    0.04    0.05     4648     1693        6     65
  21    1     0.18   0.19   0.92    1.20      59 M     83 M    0.29    0.38    0.03    0.05     5880     3595     2118     60
  22    0     0.12   0.17   0.71    1.20     103 M    115 M    0.11    0.20    0.08    0.09      616        4      302     65
  23    1     0.08   0.13   0.63    1.18      68 M     78 M    0.13    0.16    0.08    0.09     3640      110     6312     61
  24    0     0.05   0.46   0.11    0.69    3601 K   3711 K    0.03    0.08    0.01    0.01        0        5       51     66
  25    1     0.04   0.18   0.22    0.66      16 M     23 M    0.29    0.51    0.04    0.06     4760     4132       10     61
  26    0     0.11   0.72   0.15    0.61    4725 K   6516 K    0.27    0.45    0.00    0.01      224       47      260     65
  27    1     0.10   0.31   0.32    0.78      13 M     28 M    0.54    0.63    0.01    0.03      168      330        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.31   0.25    0.84     366 M    435 M    0.16    0.31    0.03    0.04    33544    14471    15446     58
 SKT    1     0.11   0.33   0.32    0.93     261 M    385 M    0.32    0.42    0.02    0.03    31472    20921     8891     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.32   0.28    0.89     627 M    820 M    0.23    0.37    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.92 %

 C1 core residency: 47.21 %; C3 core residency: 3.18 %; C6 core residency: 17.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       33 G     33 G   |   34%    34%   
 SKT    1       31 G     31 G   |   33%    33%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  130 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    36.56    26.97     260.79      18.00         206.43
 SKT   1    32.86    38.63     279.39      20.85         246.32
---------------------------------------------------------------------------------------------------------------
       *    69.42    65.60     540.18      38.84         221.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

perl: warning: Setting locale failed.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Please check that your locale settings:
 ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32c1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2754.58 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  2959.97 --|
|-- Mem Ch  2: Reads (MB/s):  7683.89 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7673.68 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7683.89 --||-- NODE 1 Mem Read (MB/s) :  2754.58 --|
|-- NODE 0 Mem Write(MB/s) :  7673.68 --||-- NODE 1 Mem Write(MB/s) :  2959.97 --|
|-- NODE 0 P. Write (T/s):     108430 --||-- NODE 1 P. Write (T/s):      42791 --|
|-- NODE 0 Memory (MB/s):    15357.57 --||-- NODE 1 Memory (MB/s):     5714.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10438.47                --|
            |--                System Write Throughput(MB/s):      10633.65                --|
            |--               System Memory Throughput(MB/s):      21072.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 33eb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604         348      35 M   122 M    504       0     655 K
 1      97 M       423 K    18 M   121 M    116 M     0     451 K
-----------------------------------------------------------------------
 *      97 M       423 K    54 M   244 M    116 M     0    1107 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.42        Core1: 32.18        
Core2: 81.72        Core3: 19.32        
Core4: 30.34        Core5: 49.86        
Core6: 75.37        Core7: 21.50        
Core8: 71.26        Core9: 47.49        
Core10: 96.93        Core11: 49.41        
Core12: 48.46        Core13: 32.66        
Core14: 49.68        Core15: 50.37        
Core16: 96.34        Core17: 18.99        
Core18: 32.02        Core19: 44.72        
Core20: 33.22        Core21: 22.35        
Core22: 98.15        Core23: 64.33        
Core24: 84.99        Core25: 19.05        
Core26: 48.02        Core27: 36.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.91
Socket1: 32.50
DDR read Latency(ns)
Socket0: 150.19
Socket1: 900.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.99        Core1: 30.43        
Core2: 74.04        Core3: 17.12        
Core4: 26.47        Core5: 51.04        
Core6: 56.45        Core7: 24.07        
Core8: 68.19        Core9: 42.73        
Core10: 89.80        Core11: 51.79        
Core12: 47.01        Core13: 32.05        
Core14: 44.83        Core15: 47.31        
Core16: 90.52        Core17: 18.03        
Core18: 28.50        Core19: 40.29        
Core20: 30.00        Core21: 21.12        
Core22: 93.60        Core23: 54.69        
Core24: 81.78        Core25: 18.47        
Core26: 78.76        Core27: 35.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.78
Socket1: 30.25
DDR read Latency(ns)
Socket0: 149.98
Socket1: 944.61
irq_total: 239676.692062899
cpu_total: 29.18
cpu_0: 51.23
cpu_1: 3.92
cpu_2: 25.91
cpu_3: 21.93
cpu_4: 41.66
cpu_5: 12.96
cpu_6: 26.84
cpu_7: 35.02
cpu_8: 22.86
cpu_9: 6.84
cpu_10: 80.40
cpu_11: 12.76
cpu_12: 6.71
cpu_13: 35.68
cpu_14: 22.26
cpu_15: 8.44
cpu_16: 66.58
cpu_17: 21.00
cpu_18: 32.09
cpu_19: 7.11
cpu_20: 40.40
cpu_21: 41.73
cpu_22: 84.52
cpu_23: 46.31
cpu_24: 4.78
cpu_25: 20.40
cpu_26: 8.90
cpu_27: 27.97
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 978776
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 978776
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5709848001
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5709848001
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7260671895
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7260671895
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7305395465
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7305395465
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 786650
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 786650
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5703420140
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5703420140
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 978804
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 978804
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 732261
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 732261


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.19        Core1: 32.78        
Core2: 75.61        Core3: 18.32        
Core4: 24.95        Core5: 46.10        
Core6: 70.87        Core7: 25.43        
Core8: 68.06        Core9: 28.56        
Core10: 87.34        Core11: 51.85        
Core12: 46.28        Core13: 25.03        
Core14: 43.80        Core15: 44.46        
Core16: 88.16        Core17: 18.10        
Core18: 26.99        Core19: 39.89        
Core20: 27.45        Core21: 20.20        
Core22: 90.79        Core23: 62.58        
Core24: 94.50        Core25: 17.83        
Core26: 77.52        Core27: 34.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.52
Socket1: 29.99
DDR read Latency(ns)
Socket0: 150.86
Socket1: 958.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.61        Core1: 32.41        
Core2: 74.85        Core3: 19.64        
Core4: 30.69        Core5: 51.53        
Core6: 77.29        Core7: 22.25        
Core8: 69.75        Core9: 48.77        
Core10: 90.99        Core11: 52.94        
Core12: 49.34        Core13: 22.79        
Core14: 48.52        Core15: 48.90        
Core16: 94.01        Core17: 19.37        
Core18: 31.79        Core19: 41.99        
Core20: 33.80        Core21: 25.06        
Core22: 97.41        Core23: 70.62        
Core24: 100.30        Core25: 19.23        
Core26: 81.70        Core27: 36.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.85
Socket1: 32.32
DDR read Latency(ns)
Socket0: 150.21
Socket1: 743.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.71        Core1: 34.54        
Core2: 77.37        Core3: 19.19        
Core4: 31.21        Core5: 51.26        
Core6: 78.71        Core7: 22.00        
Core8: 70.61        Core9: 49.18        
Core10: 93.25        Core11: 52.46        
Core12: 42.85        Core13: 32.22        
Core14: 47.38        Core15: 49.53        
Core16: 95.18        Core17: 20.00        
Core18: 33.38        Core19: 31.53        
Core20: 34.25        Core21: 24.57        
Core22: 98.33        Core23: 77.39        
Core24: 91.82        Core25: 19.40        
Core26: 45.06        Core27: 33.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.91
Socket1: 34.21
DDR read Latency(ns)
Socket0: 152.33
Socket1: 775.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 36.63        
Core2: 73.61        Core3: 19.75        
Core4: 30.39        Core5: 52.09        
Core6: 73.04        Core7: 22.59        
Core8: 70.10        Core9: 48.87        
Core10: 96.74        Core11: 53.42        
Core12: 48.47        Core13: 45.91        
Core14: 42.71        Core15: 47.89        
Core16: 95.05        Core17: 19.61        
Core18: 32.86        Core19: 43.52        
Core20: 33.47        Core21: 23.29        
Core22: 98.09        Core23: 87.30        
Core24: 80.67        Core25: 19.47        
Core26: 85.66        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.65
Socket1: 38.43
DDR read Latency(ns)
Socket0: 156.16
Socket1: 809.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13908
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416137234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416142418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208073940; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208073940; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208172665; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208172665; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006824369; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5487223; Consumed Joules: 334.91; Watts: 55.75; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1593122; Consumed DRAM Joules: 24.37; DRAM Watts: 4.06
S1P0; QPIClocks: 14416212870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416252098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208232753; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208232753; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208134662; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208134662; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006794390; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4808163; Consumed Joules: 293.47; Watts: 48.85; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1098343; Consumed DRAM Joules: 16.80; DRAM Watts: 2.80
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 378b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.16   0.23   0.69    1.19      22 M     33 M    0.34    0.40    0.01    0.02     5880     2782      205     65
   1    1     0.02   0.56   0.04    0.60     882 K   2026 K    0.56    0.18    0.00    0.01      168       34       41     63
   2    0     0.09   0.48   0.20    0.62    7168 K   7875 K    0.09    0.40    0.01    0.01      448       72      339     63
   3    1     0.06   0.39   0.15    0.62    8126 K     13 M    0.41    0.60    0.01    0.02     3416     2071       19     63
   4    0     0.11   0.27   0.41    0.91      17 M     26 M    0.35    0.43    0.02    0.02     4200     2574       18     65
   5    1     0.06   0.66   0.10    0.61    4343 K   4944 K    0.12    0.33    0.01    0.01      112       29      121     62
   6    0     0.10   0.52   0.20    0.68    4500 K   6018 K    0.25    0.43    0.00    0.01      336      197       60     64
   7    1     0.11   0.56   0.20    0.64      16 M     22 M    0.26    0.38    0.02    0.02     5488     1736     1117     62
   8    0     0.09   0.65   0.14    0.61    4245 K   6405 K    0.34    0.26    0.00    0.01      336       18      143     64
   9    1     0.04   0.47   0.08    0.61    3011 K   3274 K    0.08    0.08    0.01    0.01      392       19        7     62
  10    0     0.12   0.11   1.05    1.20      79 M     95 M    0.16    0.20    0.07    0.08     5768    13011       80     62
  11    1     0.05   0.53   0.09    0.61    3611 K   4316 K    0.16    0.26    0.01    0.01      560       17      149     61
  12    0     0.04   0.49   0.08    0.62    1372 K   2060 K    0.33    0.12    0.00    0.01        0       33       15     64
  13    1     0.11   0.35   0.32    0.78      16 M     23 M    0.30    0.56    0.01    0.02      784      466      391     61
  14    0     0.09   0.57   0.15    0.61    3858 K   5958 K    0.35    0.41    0.00    0.01      224      142       12     64
  15    1     0.05   0.48   0.10    0.61    3441 K   3774 K    0.09    0.08    0.01    0.01       56       39        6     61
  16    0     0.11   0.14   0.77    1.20      48 M     59 M    0.19    0.27    0.04    0.05     2352     6741      440     63
  17    1     0.04   0.33   0.14    0.62    8370 K     12 M    0.33    0.63    0.02    0.03     5040     2105       12     62
  18    0     0.03   0.13   0.23    0.66      15 M     21 M    0.27    0.46    0.05    0.07     4032     2506        9     65
  19    1     0.06   0.74   0.08    0.67    3595 K   4292 K    0.16    0.26    0.01    0.01      616      116        8     62
  20    0     0.07   0.19   0.38    0.87      18 M     24 M    0.26    0.43    0.03    0.03     3752     2341       23     64
  21    1     0.07   0.25   0.28    0.75      45 M     55 M    0.18    0.35    0.07    0.08     5208     3217       23     62
  22    0     0.10   0.09   1.09    1.20      79 M     95 M    0.17    0.20    0.08    0.09     6440    13973       14     64
  23    1     0.05   0.09   0.49    1.02      46 M     54 M    0.15    0.26    0.10    0.12     3640       25     4138     63
  24    0     0.03   0.36   0.07    0.63    1805 K   2185 K    0.17    0.07    0.01    0.01      784        7       28     64
  25    1     0.03   0.21   0.13    0.60    7660 K     11 M    0.35    0.64    0.03    0.04     4928     2115        5     63
  26    0     0.04   0.48   0.09    0.62    2121 K   2429 K    0.13    0.24    0.01    0.01      224       19      118     64
  27    1     0.06   0.31   0.19    0.60      12 M     18 M    0.29    0.57    0.02    0.03      784       14      386     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.21   0.40    0.97     306 M    390 M    0.21    0.30    0.03    0.03    34776    44416     1504     58
 SKT    1     0.06   0.34   0.17    0.71     180 M    234 M    0.23    0.44    0.02    0.03    31192    12003     6423     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.25   0.28    0.88     487 M    624 M    0.22    0.36    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.23 %

 C1 core residency: 54.28 %; C3 core residency: 4.00 %; C6 core residency: 9.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.77 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   92 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.13    39.63     280.30      20.42         359.84
 SKT   1    13.37    11.17     246.98      14.02         218.49
---------------------------------------------------------------------------------------------------------------
       *    50.50    50.79     527.28      34.44         308.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3966
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4002.54 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  2797.22 --|
|-- Mem Ch  2: Reads (MB/s):  6976.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8232.68 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6976.90 --||-- NODE 1 Mem Read (MB/s) :  4002.54 --|
|-- NODE 0 Mem Write(MB/s) :  8232.68 --||-- NODE 1 Mem Write(MB/s) :  2797.22 --|
|-- NODE 0 P. Write (T/s):      93871 --||-- NODE 1 P. Write (T/s):      49539 --|
|-- NODE 0 Memory (MB/s):    15209.59 --||-- NODE 1 Memory (MB/s):     6799.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10979.44                --|
            |--                System Write Throughput(MB/s):      11029.91                --|
            |--               System Memory Throughput(MB/s):      22009.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a9e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K         0      19 M   136 M    516       0     664 K
 1      99 M       293 K    21 M   140 M    117 M     0     369 K
-----------------------------------------------------------------------
 *      99 M       293 K    41 M   276 M    117 M     0    1034 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.10        Core1: 27.41        
Core2: 52.67        Core3: 19.68        
Core4: 24.75        Core5: 36.75        
Core6: 44.47        Core7: 21.32        
Core8: 47.16        Core9: 45.20        
Core10: 70.12        Core11: 56.88        
Core12: 42.65        Core13: 61.43        
Core14: 31.45        Core15: 44.40        
Core16: 70.47        Core17: 18.83        
Core18: 26.55        Core19: 36.90        
Core20: 24.96        Core21: 22.09        
Core22: 51.01        Core23: 58.29        
Core24: 38.06        Core25: 19.60        
Core26: 35.06        Core27: 23.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.96
Socket1: 33.27
DDR read Latency(ns)
Socket0: 168.06
Socket1: 523.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 28.76        
Core2: 48.85        Core3: 19.54        
Core4: 23.89        Core5: 53.45        
Core6: 35.10        Core7: 20.85        
Core8: 45.41        Core9: 44.42        
Core10: 69.47        Core11: 45.19        
Core12: 42.48        Core13: 59.75        
Core14: 30.24        Core15: 35.39        
Core16: 69.36        Core17: 18.85        
Core18: 26.01        Core19: 36.25        
Core20: 24.88        Core21: 21.15        
Core22: 57.57        Core23: 57.06        
Core24: 36.45        Core25: 19.48        
Core26: 50.70        Core27: 20.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.07
Socket1: 32.64
DDR read Latency(ns)
Socket0: 166.54
Socket1: 555.20
irq_total: 294460.288919047
cpu_total: 26.82
cpu_0: 31.36
cpu_1: 5.38
cpu_2: 18.01
cpu_3: 25.65
cpu_4: 38.21
cpu_5: 1.13
cpu_6: 17.21
cpu_7: 24.12
cpu_8: 0.93
cpu_9: 8.24
cpu_10: 65.12
cpu_11: 16.01
cpu_12: 16.81
cpu_13: 43.72
cpu_14: 20.40
cpu_15: 6.64
cpu_16: 62.79
cpu_17: 23.06
cpu_18: 50.43
cpu_19: 6.38
cpu_20: 31.16
cpu_21: 49.97
cpu_22: 46.71
cpu_23: 49.04
cpu_24: 22.52
cpu_25: 22.86
cpu_26: 8.37
cpu_27: 38.60
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1064689
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1064689
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6642854886
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6642854886
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6649548473
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6649548473
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1064696
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1064696
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 857635
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 857635
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8109468226
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8109468226
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 907918
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 907918
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8146717790
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8146717790


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.62        Core1: 29.57        
Core2: 53.00        Core3: 20.35        
Core4: 24.60        Core5: 39.72        
Core6: 47.21        Core7: 21.94        
Core8: 54.44        Core9: 42.43        
Core10: 61.35        Core11: 32.54        
Core12: 44.57        Core13: 36.82        
Core14: 31.26        Core15: 41.71        
Core16: 74.19        Core17: 19.32        
Core18: 26.82        Core19: 33.92        
Core20: 25.34        Core21: 37.97        
Core22: 70.02        Core23: 56.74        
Core24: 30.50        Core25: 20.29        
Core26: 69.51        Core27: 22.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.78
Socket1: 32.65
DDR read Latency(ns)
Socket0: 161.73
Socket1: 530.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.57        Core1: 27.96        
Core2: 53.12        Core3: 18.40        
Core4: 24.25        Core5: 39.63        
Core6: 36.16        Core7: 19.93        
Core8: 38.77        Core9: 40.55        
Core10: 60.01        Core11: 53.21        
Core12: 44.21        Core13: 13.60        
Core14: 30.95        Core15: 43.42        
Core16: 70.75        Core17: 18.28        
Core18: 25.78        Core19: 31.74        
Core20: 25.50        Core21: 17.14        
Core22: 53.27        Core23: 53.86        
Core24: 34.45        Core25: 18.23        
Core26: 72.85        Core27: 21.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.65
Socket1: 23.11
DDR read Latency(ns)
Socket0: 151.05
Socket1: 485.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.56        Core1: 28.85        
Core2: 51.61        Core3: 22.17        
Core4: 26.24        Core5: 48.49        
Core6: 48.05        Core7: 23.82        
Core8: 60.49        Core9: 44.49        
Core10: 68.95        Core11: 54.77        
Core12: 43.38        Core13: 46.76        
Core14: 32.16        Core15: 46.60        
Core16: 76.47        Core17: 21.44        
Core18: 28.90        Core19: 36.39        
Core20: 26.90        Core21: 57.80        
Core22: 56.42        Core23: 64.30        
Core24: 37.21        Core25: 22.21        
Core26: 78.43        Core27: 22.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.76
Socket1: 40.32
DDR read Latency(ns)
Socket0: 177.00
Socket1: 429.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.57        Core1: 28.05        
Core2: 51.49        Core3: 21.36        
Core4: 25.51        Core5: 35.17        
Core6: 47.27        Core7: 22.33        
Core8: 39.86        Core9: 32.96        
Core10: 67.84        Core11: 46.21        
Core12: 42.31        Core13: 73.70        
Core14: 31.55        Core15: 44.52        
Core16: 74.81        Core17: 20.13        
Core18: 28.05        Core19: 33.52        
Core20: 26.36        Core21: 45.79        
Core22: 59.50        Core23: 60.13        
Core24: 32.89        Core25: 20.81        
Core26: 69.13        Core27: 23.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.39
Socket1: 40.28
DDR read Latency(ns)
Socket0: 172.16
Socket1: 491.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15605
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418956098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418962966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209484002; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209484002; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209561483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209561483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008002701; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5279668; Consumed Joules: 322.25; Watts: 53.64; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1566362; Consumed DRAM Joules: 23.97; DRAM Watts: 3.99
S1P0; QPIClocks: 14419041686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419051914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209644962; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209644962; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209537760; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209537760; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008077706; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4980612; Consumed Joules: 303.99; Watts: 50.60; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1236751; Consumed DRAM Joules: 18.92; DRAM Watts: 3.15
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e2f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.29   0.25    0.70      15 M     23 M    0.34    0.51    0.02    0.03     4312     1635      256     66
   1    1     0.04   0.63   0.06    0.61    1236 K   2447 K    0.49    0.23    0.00    0.01        0       31       81     63
   2    0     0.09   0.59   0.16    0.65    3946 K   5332 K    0.26    0.44    0.00    0.01      112       48      247     65
   3    1     0.08   0.46   0.17    0.63    9025 K     15 M    0.41    0.62    0.01    0.02     6160     2565       17     63
   4    0     0.11   0.34   0.34    0.80      17 M     26 M    0.34    0.49    0.02    0.02     4928     1628       22     65
   5    1     0.01   1.51   0.01    0.67     268 K    387 K    0.31    0.23    0.00    0.00      112       16       10     64
   6    0     0.11   0.69   0.15    0.63    2550 K   3956 K    0.36    0.55    0.00    0.00      112      159       22     65
   7    1     0.01   0.19   0.07    0.60      14 M     16 M    0.12    0.37    0.12    0.13     2856     1841        5     63
   8    0     0.01   1.11   0.01    0.60     253 K    336 K    0.25    0.16    0.00    0.01      280        9        5     65
   9    1     0.04   0.53   0.08    0.63    2733 K   3102 K    0.12    0.10    0.01    0.01        0       16        9     62
  10    0     0.12   0.15   0.81    1.17      80 M     94 M    0.15    0.23    0.07    0.08     7280    11022      920     63
  11    1     0.07   0.71   0.10    0.63    4077 K   4949 K    0.18    0.22    0.01    0.01       56       24       40     61
  12    0     0.10   0.67   0.15    0.63    3858 K   5611 K    0.31    0.36    0.00    0.01      112       14      106     64
  13    1     0.14   0.23   0.61    1.15      35 M     46 M    0.24    0.46    0.03    0.03     7168      972     2587     61
  14    0     0.12   0.75   0.17    0.63    3771 K   5934 K    0.36    0.53    0.00    0.00      112       64       72     64
  15    1     0.03   0.41   0.07    0.66    1859 K   2548 K    0.27    0.08    0.01    0.01       56       17        7     61
  16    0     0.11   0.13   0.85    1.20      91 M    108 M    0.15    0.17    0.08    0.10     3360     3997       13     63
  17    1     0.04   0.29   0.13    0.61    8377 K     13 M    0.36    0.65    0.02    0.03     6832     2578        9     62
  18    0     0.24   0.44   0.55    1.06      20 M     32 M    0.36    0.41    0.01    0.01     4760     1669      541     64
  19    1     0.05   0.72   0.08    0.64    2811 K   3355 K    0.16    0.28    0.01    0.01      224       99        7     63
  20    0     0.09   0.32   0.28    0.73      17 M     25 M    0.33    0.50    0.02    0.03     4648     1627      224     65
  21    1     0.09   0.28   0.31    0.79      29 M     36 M    0.21    0.52    0.03    0.04     3528     1658      571     62
  22    0     0.07   0.19   0.39    0.87      56 M     62 M    0.10    0.24    0.08    0.08     2912       16     7099     65
  23    1     0.06   0.14   0.43    0.94      37 M     48 M    0.23    0.29    0.06    0.08      560       35       72     64
  24    0     0.11   0.61   0.18    0.66    4942 K   8097 K    0.39    0.33    0.00    0.01      392      130      202     66
  25    1     0.03   0.24   0.14    0.60    8688 K     13 M    0.37    0.64    0.03    0.04     5208     2673        7     63
  26    0     0.05   0.53   0.10    0.62    3714 K   3866 K    0.04    0.20    0.01    0.01        0       18      138     66
  27    1     0.16   0.52   0.31    0.77      13 M     22 M    0.40    0.63    0.01    0.01      336      146      128     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.32   0.31    0.88     322 M    406 M    0.21    0.32    0.02    0.03    33320    22036     9867     58
 SKT    1     0.06   0.33   0.18    0.79     169 M    230 M    0.27    0.50    0.02    0.03    33096    12671     3550     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.33   0.25    0.85     491 M    636 M    0.23    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   69 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.18 %

 C1 core residency: 54.31 %; C3 core residency: 1.62 %; C6 core residency: 14.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.03 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  110 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.08    40.31     268.86      19.96         279.15
 SKT   1    16.25    11.23     249.09      14.57         244.58
---------------------------------------------------------------------------------------------------------------
       *    53.33    51.54     517.96      34.53         267.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",

	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LANG = "en_US.UTF-8"
 ($Format:%ci ID=%h$)    are supported and installed on your system.


 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4002
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5755.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8119.39 --|
|-- Mem Ch  2: Reads (MB/s):  7006.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6669.40 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7006.24 --||-- NODE 1 Mem Read (MB/s) :  5755.52 --|
|-- NODE 0 Mem Write(MB/s) :  6669.40 --||-- NODE 1 Mem Write(MB/s) :  8119.39 --|
|-- NODE 0 P. Write (T/s):     111905 --||-- NODE 1 P. Write (T/s):      86250 --|
|-- NODE 0 Memory (MB/s):    13675.64 --||-- NODE 1 Memory (MB/s):    13874.92 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12761.76                --|
            |--                System Write Throughput(MB/s):      14788.79                --|
            |--               System Memory Throughput(MB/s):      27550.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 413c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      13 K        36      17 M   117 M    528       0     514 K
 1     108 M       506 K    27 M   161 M    138 M     0     459 K
-----------------------------------------------------------------------
 *     108 M       506 K    45 M   279 M    138 M     0     974 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.14        Core1: 25.89        
Core2: 48.50        Core3: 19.84        
Core4: 18.75        Core5: 27.96        
Core6: 32.97        Core7: 19.93        
Core8: 49.04        Core9: 41.06        
Core10: 44.99        Core11: 34.84        
Core12: 23.77        Core13: 16.73        
Core14: 36.10        Core15: 36.31        
Core16: 72.70        Core17: 20.99        
Core18: 18.08        Core19: 25.89        
Core20: 21.10        Core21: 25.26        
Core22: 55.27        Core23: 19.57        
Core24: 51.02        Core25: 19.54        
Core26: 52.07        Core27: 29.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.39
Socket1: 21.76
DDR read Latency(ns)
Socket0: 162.05
Socket1: 220.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.51        Core1: 28.18        
Core2: 47.57        Core3: 23.24        
Core4: 20.01        Core5: 33.00        
Core6: 31.66        Core7: 23.08        
Core8: 38.13        Core9: 45.20        
Core10: 45.84        Core11: 57.64        
Core12: 28.32        Core13: 19.79        
Core14: 45.42        Core15: 47.29        
Core16: 65.79        Core17: 21.82        
Core18: 18.74        Core19: 28.43        
Core20: 21.93        Core21: 31.49        
Core22: 44.85        Core23: 30.79        
Core24: 49.67        Core25: 19.70        
Core26: 56.59        Core27: 31.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.65
Socket1: 26.40
DDR read Latency(ns)
Socket0: 174.91
Socket1: 202.31
irq_total: 295484.060907673
cpu_total: 28.53
cpu_0: 42.82
cpu_1: 7.18
cpu_2: 8.51
cpu_3: 34.44
cpu_4: 35.24
cpu_5: 11.50
cpu_6: 17.75
cpu_7: 32.91
cpu_8: 0.86
cpu_9: 19.22
cpu_10: 54.79
cpu_11: 4.72
cpu_12: 2.26
cpu_13: 56.72
cpu_14: 15.89
cpu_15: 5.59
cpu_16: 54.39
cpu_17: 45.01
cpu_18: 39.10
cpu_19: 30.12
cpu_20: 27.93
cpu_21: 73.74
cpu_22: 39.76
cpu_23: 52.13
cpu_24: 6.58
cpu_25: 40.43
cpu_26: 9.91
cpu_27: 29.12
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1340813
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1340813
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 929631
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 929631
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1340811
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1340811
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7415622618
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 7415622618
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10215165162
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10215165162
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 959521
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 959521
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10148458501
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10148458501
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7410084384
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7410084384


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.92        Core1: 29.12        
Core2: 47.36        Core3: 25.49        
Core4: 20.60        Core5: 31.63        
Core6: 30.47        Core7: 24.75        
Core8: 42.16        Core9: 50.65        
Core10: 54.16        Core11: 58.42        
Core12: 28.33        Core13: 19.47        
Core14: 37.44        Core15: 48.48        
Core16: 71.03        Core17: 23.96        
Core18: 20.04        Core19: 27.28        
Core20: 21.20        Core21: 35.94        
Core22: 47.94        Core23: 33.92        
Core24: 49.89        Core25: 21.70        
Core26: 53.87        Core27: 33.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.56
Socket1: 28.63
DDR read Latency(ns)
Socket0: 199.31
Socket1: 195.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 34.04        
Core2: 48.65        Core3: 32.41        
Core4: 21.34        Core5: 34.42        
Core6: 29.06        Core7: 31.59        
Core8: 40.93        Core9: 45.13        
Core10: 45.55        Core11: 24.04        
Core12: 34.21        Core13: 18.38        
Core14: 39.74        Core15: 47.01        
Core16: 91.52        Core17: 29.17        
Core18: 20.70        Core19: 32.75        
Core20: 22.97        Core21: 51.48        
Core22: 48.02        Core23: 70.61        
Core24: 46.33        Core25: 29.46        
Core26: 56.78        Core27: 37.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.64
Socket1: 39.53
DDR read Latency(ns)
Socket0: 204.59
Socket1: 202.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.07        Core1: 38.40        
Core2: 47.92        Core3: 35.85        
Core4: 22.17        Core5: 36.91        
Core6: 28.45        Core7: 34.88        
Core8: 49.80        Core9: 49.91        
Core10: 48.23        Core11: 40.59        
Core12: 33.33        Core13: 18.59        
Core14: 39.25        Core15: 44.92        
Core16: 96.22        Core17: 32.60        
Core18: 21.88        Core19: 36.83        
Core20: 22.98        Core21: 58.60        
Core22: 48.47        Core23: 88.24        
Core24: 31.29        Core25: 34.36        
Core26: 55.90        Core27: 40.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.92
Socket1: 44.83
DDR read Latency(ns)
Socket0: 221.45
Socket1: 206.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.54        Core1: 37.34        
Core2: 46.29        Core3: 36.29        
Core4: 21.97        Core5: 30.95        
Core6: 28.80        Core7: 34.41        
Core8: 40.47        Core9: 47.02        
Core10: 43.16        Core11: 50.21        
Core12: 34.09        Core13: 18.62        
Core14: 39.21        Core15: 48.21        
Core16: 95.85        Core17: 31.90        
Core18: 20.47        Core19: 36.49        
Core20: 23.61        Core21: 58.28        
Core22: 46.78        Core23: 89.52        
Core24: 49.97        Core25: 33.92        
Core26: 59.92        Core27: 39.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.19
Socket1: 44.46
DDR read Latency(ns)
Socket0: 207.10
Socket1: 206.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17316
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418630390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418639170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209322854; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209322854; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209414544; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209414544; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007856990; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4877372; Consumed Joules: 297.69; Watts: 49.55; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1387302; Consumed DRAM Joules: 21.23; DRAM Watts: 3.53
S1P0; QPIClocks: 14418675778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418702346; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209455123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209455123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209358469; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209358469; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007891116; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5554458; Consumed Joules: 339.02; Watts: 56.43; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1676110; Consumed DRAM Joules: 25.64; DRAM Watts: 4.27
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44ce
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.35   0.38    0.86      23 M     31 M    0.27    0.42    0.02    0.02     4536     3100      315     66
   1    1     0.02   0.47   0.04    0.60     979 K   2351 K    0.58    0.13    0.00    0.01      280       36       37     62
   2    0     0.04   0.54   0.08    0.61    2966 K   3118 K    0.05    0.25    0.01    0.01       56       21      134     65
   3    1     0.08   0.26   0.30    0.76      19 M     26 M    0.28    0.42    0.02    0.03     3976     3598        6     62
   4    0     0.05   0.29   0.18    0.63      16 M     23 M    0.27    0.47    0.03    0.04     4424     3154       17     66
   5    1     0.08   0.75   0.10    0.67    1731 K   4188 K    0.59    0.39    0.00    0.01        0       50       11     62
   6    0     0.10   0.66   0.15    0.61    5501 K   6762 K    0.19    0.43    0.01    0.01      336      214       36     65
   7    1     0.06   0.19   0.33    0.80      20 M     28 M    0.28    0.41    0.03    0.04     4872     3668      123     62
   8    0     0.01   1.15   0.01    0.79     278 K    492 K    0.43    0.42    0.00    0.00        0       21        4     66
   9    1     0.11   0.58   0.19    0.64    7798 K   8687 K    0.10    0.31    0.01    0.01       56       37      147     61
  10    0     0.12   0.22   0.57    1.08      99 M    113 M    0.12    0.26    0.08    0.09     6888    13741        2     63
  11    1     0.00   0.79   0.01    0.62     235 K    335 K    0.30    0.22    0.01    0.01      560       10        5     60
  12    0     0.01   0.29   0.02    0.60     293 K    785 K    0.63    0.15    0.00    0.01      112       11        6     65
  13    1     0.18   0.27   0.66    1.20      24 M     47 M    0.49    0.51    0.01    0.03      896      165      828     60
  14    0     0.10   0.67   0.15    0.62    5965 K   7181 K    0.17    0.39    0.01    0.01      280      102      682     65
  15    1     0.05   0.56   0.09    0.69    2505 K   3069 K    0.18    0.22    0.01    0.01        0       61        7     60
  16    0     0.03   0.05   0.68    1.20      74 M     86 M    0.13    0.13    0.24    0.28     6776       26     8099     64
  17    1     0.14   0.28   0.49    1.00      22 M     31 M    0.29    0.40    0.02    0.02     4872     3681      157     61
  18    0     0.13   0.41   0.32    0.80      16 M     27 M    0.38    0.50    0.01    0.02     5208     3222      215     65
  19    1     0.14   0.74   0.19    0.61    5803 K   8625 K    0.33    0.47    0.00    0.01      112      125      128     61
  20    0     0.04   0.23   0.18    0.61      16 M     22 M    0.28    0.49    0.04    0.05     4648     3222       36     65
  21    1     0.14   0.13   1.08    1.20      79 M    102 M    0.23    0.30    0.06    0.07     7560     9179       10     60
  22    0     0.10   0.32   0.30    0.76      59 M     66 M    0.11    0.25    0.06    0.07     2632     6921       30     65
  23    1     0.07   0.10   0.72    1.20      64 M     74 M    0.14    0.17    0.09    0.10     3976     6665       11     60
  24    0     0.04   0.48   0.07    0.62    2889 K   3007 K    0.04    0.08    0.01    0.01        0        6       45     66
  25    1     0.07   0.21   0.33    0.79      18 M     25 M    0.27    0.43    0.03    0.04     3808     3553       23     62
  26    0     0.04   0.51   0.08    0.61    4117 K   4268 K    0.04    0.17    0.01    0.01        0       59       77     65
  27    1     0.05   0.22   0.23    0.67      18 M     26 M    0.31    0.49    0.04    0.05     1120     1143        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.30   0.23    0.83     328 M    396 M    0.17    0.31    0.03    0.04    35896    33820     9698     58
 SKT    1     0.09   0.25   0.34    0.94     285 M    390 M    0.27    0.37    0.02    0.03    32088    31971     1493     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.27   0.28    0.89     614 M    787 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.76 %

 C1 core residency: 51.15 %; C3 core residency: 4.92 %; C6 core residency: 12.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   92 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.04    29.84     258.20      18.18         227.51
 SKT   1    39.21    38.41     287.46      21.44         264.31
---------------------------------------------------------------------------------------------------------------
       *    70.25    68.24     545.65      39.62         243.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7732.95 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7476.24 --|
|-- Mem Ch  2: Reads (MB/s):  6591.09 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6104.57 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6591.09 --||-- NODE 1 Mem Read (MB/s) :  7732.95 --|
|-- NODE 0 Mem Write(MB/s) :  6104.57 --||-- NODE 1 Mem Write(MB/s) :  7476.24 --|
|-- NODE 0 P. Write (T/s):      99549 --||-- NODE 1 P. Write (T/s):     112867 --|
|-- NODE 0 Memory (MB/s):    12695.66 --||-- NODE 1 Memory (MB/s):    15209.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14324.04                --|
            |--                System Write Throughput(MB/s):      13580.81                --|
            |--               System Memory Throughput(MB/s):      27904.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 47d2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9096         312      26 M   139 M    264       0     709 K
 1      82 M       531 K    24 M   140 M    163 M     0     716 K
-----------------------------------------------------------------------
 *      82 M       531 K    51 M   280 M    163 M     0    1425 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 55.58        
Core2: 53.78        Core3: 29.45        
Core4: 28.91        Core5: 81.08        
Core6: 45.62        Core7: 28.98        
Core8: 59.59        Core9: 67.20        
Core10: 69.08        Core11: 58.08        
Core12: 46.90        Core13: 27.50        
Core14: 48.74        Core15: 64.78        
Core16: 72.64        Core17: 28.93        
Core18: 31.15        Core19: 38.87        
Core20: 31.30        Core21: 86.13        
Core22: 100.69        Core23: 72.39        
Core24: 66.66        Core25: 27.62        
Core26: 59.25        Core27: 41.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.13
Socket1: 52.82
DDR read Latency(ns)
Socket0: 177.70
Socket1: 165.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.86        Core1: 55.02        
Core2: 52.47        Core3: 27.43        
Core4: 28.63        Core5: 71.64        
Core6: 42.75        Core7: 37.10        
Core8: 53.97        Core9: 67.38        
Core10: 66.30        Core11: 53.23        
Core12: 47.86        Core13: 26.29        
Core14: 51.07        Core15: 31.20        
Core16: 71.23        Core17: 28.27        
Core18: 30.71        Core19: 37.21        
Core20: 31.38        Core21: 69.90        
Core22: 89.82        Core23: 96.71        
Core24: 65.61        Core25: 26.59        
Core26: 53.54        Core27: 39.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.26
Socket1: 53.42
DDR read Latency(ns)
Socket0: 169.68
Socket1: 178.73
irq_total: 233796.761202779
cpu_total: 33.63
cpu_0: 32.82
cpu_1: 18.47
cpu_2: 8.31
cpu_3: 31.56
cpu_4: 29.63
cpu_5: 13.89
cpu_6: 7.84
cpu_7: 36.15
cpu_8: 16.28
cpu_9: 35.42
cpu_10: 82.39
cpu_11: 1.20
cpu_12: 21.26
cpu_13: 51.96
cpu_14: 6.78
cpu_15: 5.78
cpu_16: 90.10
cpu_17: 31.10
cpu_18: 28.97
cpu_19: 6.31
cpu_20: 36.68
cpu_21: 98.74
cpu_22: 74.09
cpu_23: 78.21
cpu_24: 20.27
cpu_25: 29.04
cpu_26: 13.02
cpu_27: 35.42
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9571801855
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9571801855
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1226841
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1226841
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 708586
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 708586
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5329074630
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5329074630
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9634286081
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9634286081
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5333991774
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5333991774
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 674341
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 674341
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1226868
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1226868


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 53.91        
Core2: 49.30        Core3: 26.42        
Core4: 28.38        Core5: 66.81        
Core6: 42.55        Core7: 36.69        
Core8: 52.44        Core9: 70.92        
Core10: 66.14        Core11: 69.73        
Core12: 38.81        Core13: 23.96        
Core14: 50.58        Core15: 68.28        
Core16: 68.27        Core17: 26.72        
Core18: 29.24        Core19: 33.23        
Core20: 30.18        Core21: 69.09        
Core22: 85.99        Core23: 89.08        
Core24: 65.12        Core25: 25.74        
Core26: 50.24        Core27: 36.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.46
Socket1: 51.54
DDR read Latency(ns)
Socket0: 167.22
Socket1: 176.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.02        Core1: 60.95        
Core2: 60.06        Core3: 32.91        
Core4: 34.67        Core5: 77.13        
Core6: 44.07        Core7: 33.30        
Core8: 61.02        Core9: 82.48        
Core10: 72.46        Core11: 50.95        
Core12: 50.44        Core13: 29.80        
Core14: 52.08        Core15: 79.85        
Core16: 81.77        Core17: 33.65        
Core18: 36.84        Core19: 37.13        
Core20: 37.25        Core21: 86.42        
Core22: 88.10        Core23: 100.74        
Core24: 68.79        Core25: 34.08        
Core26: 55.36        Core27: 32.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.76
Socket1: 59.83
DDR read Latency(ns)
Socket0: 175.38
Socket1: 169.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.15        Core1: 54.47        
Core2: 57.39        Core3: 31.04        
Core4: 33.36        Core5: 76.65        
Core6: 42.67        Core7: 32.16        
Core8: 55.39        Core9: 80.57        
Core10: 71.89        Core11: 44.53        
Core12: 48.89        Core13: 25.13        
Core14: 49.88        Core15: 67.84        
Core16: 77.18        Core17: 32.63        
Core18: 35.42        Core19: 28.32        
Core20: 35.31        Core21: 85.94        
Core22: 93.19        Core23: 78.34        
Core24: 69.36        Core25: 31.51        
Core26: 56.06        Core27: 40.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.52
Socket1: 55.09
DDR read Latency(ns)
Socket0: 178.33
Socket1: 167.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.00        Core1: 62.11        
Core2: 59.12        Core3: 32.13        
Core4: 35.59        Core5: 72.78        
Core6: 45.32        Core7: 31.75        
Core8: 57.66        Core9: 84.97        
Core10: 73.99        Core11: 54.55        
Core12: 49.92        Core13: 30.29        
Core14: 35.17        Core15: 81.77        
Core16: 86.56        Core17: 33.39        
Core18: 36.42        Core19: 37.39        
Core20: 37.18        Core21: 88.95        
Core22: 74.58        Core23: 96.82        
Core24: 65.13        Core25: 33.85        
Core26: 54.20        Core27: 25.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.62
Socket1: 58.84
DDR read Latency(ns)
Socket0: 176.97
Socket1: 166.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19001
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419411358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419414126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209696709; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209696709; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209795218; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209795218; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008174206; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5380432; Consumed Joules: 328.40; Watts: 54.67; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1488484; Consumed DRAM Joules: 22.77; DRAM Watts: 3.79
S1P0; QPIClocks: 14419450430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419455906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209859416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209859416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209735095; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209735095; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008226786; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5476309; Consumed Joules: 334.25; Watts: 55.64; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1671098; Consumed DRAM Joules: 25.57; DRAM Watts: 4.26
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b6f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.25   0.25    0.71      24 M     29 M    0.17    0.30    0.04    0.05     2072     3624      244     65
   1    1     0.11   0.60   0.18    0.67    3988 K   6236 K    0.36    0.38    0.00    0.01     1176       98      102     61
   2    0     0.04   0.49   0.07    0.60    2311 K   2631 K    0.12    0.27    0.01    0.01      448       32      128     65
   3    1     0.07   0.28   0.24    0.68      16 M     23 M    0.29    0.44    0.02    0.03     3864     3218        5     62
   4    0     0.03   0.20   0.17    0.65      22 M     26 M    0.15    0.30    0.06    0.08     1848     3642       14     66
   5    1     0.07   0.61   0.11    0.63    3734 K   4691 K    0.20    0.16    0.01    0.01      112       65       11     62
   6    0     0.05   0.50   0.09    0.64    2653 K   3128 K    0.15    0.28    0.01    0.01       56      159       23     65
   7    1     0.08   0.28   0.30    0.77      17 M     23 M    0.27    0.43    0.02    0.03     4424     3472       23     61
   8    0     0.07   0.66   0.11    0.61    3393 K   4773 K    0.29    0.30    0.00    0.01      336       92      173     65
   9    1     0.12   0.39   0.31    0.78      10 M     11 M    0.09    0.29    0.01    0.01       56      438      244     61
  10    0     0.07   0.07   1.02    1.20     108 M    122 M    0.12    0.18    0.15    0.17     7784       15    16574     62
  11    1     0.00   0.33   0.01    0.60     199 K    353 K    0.43    0.16    0.01    0.02      336        4        7     61
  12    0     0.11   0.65   0.17    0.62    5512 K   7186 K    0.23    0.30    0.00    0.01      168        9       75     64
  13    1     0.17   0.25   0.68    1.20      17 M     28 M    0.39    0.57    0.01    0.02      728      112      389     60
  14    0     0.04   0.56   0.07    0.62    2583 K   2937 K    0.12    0.23    0.01    0.01      112      181       13     64
  15    1     0.03   0.44   0.06    0.65    1487 K   1870 K    0.20    0.10    0.01    0.01       56       22       49     60
  16    0     0.10   0.09   1.13    1.20     107 M    123 M    0.13    0.18    0.11    0.12     7336       17    12700     63
  17    1     0.04   0.15   0.23    0.69      16 M     21 M    0.23    0.44    0.05    0.06     3920     3385        3     61
  18    0     0.03   0.16   0.19    0.62      20 M     25 M    0.19    0.40    0.07    0.08     4032     4318       22     65
  19    1     0.04   0.66   0.07    0.65    1442 K   2176 K    0.34    0.33    0.00    0.00      112       95        5     61
  20    0     0.07   0.24   0.30    0.78      23 M     29 M    0.20    0.37    0.03    0.04     4200     4102       43     65
  21    1     0.12   0.10   1.19    1.20      83 M    101 M    0.18    0.22    0.07    0.08     7672     3333     5995     60
  22    0     0.05   0.05   0.94    1.20      81 M     92 M    0.12    0.16    0.18    0.20     6832       23     9493     64
  23    1     0.11   0.12   0.95    1.20      63 M     78 M    0.19    0.25    0.06    0.07     5656       98     6147     61
  24    0     0.08   0.46   0.18    0.61    6600 K   7037 K    0.06    0.22    0.01    0.01      112       45      161     65
  25    1     0.03   0.14   0.20    0.65      15 M     20 M    0.23    0.45    0.06    0.08     3192     3340       13     61
  26    0     0.07   0.50   0.13    0.62    4141 K   5061 K    0.18    0.34    0.01    0.01        0       16      239     65
  27    1     0.06   0.22   0.28    0.73      15 M     21 M    0.29    0.55    0.03    0.04      280       16      663     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.18   0.35    0.92     414 M    482 M    0.14    0.23    0.05    0.06    35336    16275    39902     58
 SKT    1     0.08   0.22   0.34    0.93     268 M    346 M    0.23    0.36    0.03    0.03    31584    17696    13656     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.20   0.34    0.93     683 M    828 M    0.18    0.29    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.11 %

 C1 core residency: 45.04 %; C3 core residency: 2.66 %; C6 core residency: 15.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       33 G     33 G   |   34%    34%   
 SKT    1       39 G     39 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.91    31.38     273.09      18.61         267.02
 SKT   1    38.41    37.51     280.03      21.52         356.50
---------------------------------------------------------------------------------------------------------------
       *    71.32    68.89     553.12      40.12         300.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d43
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5501.68 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4725.39 --|
|-- Mem Ch  2: Reads (MB/s):  6872.10 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8371.59 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6872.10 --||-- NODE 1 Mem Read (MB/s) :  5501.68 --|
|-- NODE 0 Mem Write(MB/s) :  8371.59 --||-- NODE 1 Mem Write(MB/s) :  4725.39 --|
|-- NODE 0 P. Write (T/s):     107587 --||-- NODE 1 P. Write (T/s):      71642 --|
|-- NODE 0 Memory (MB/s):    15243.68 --||-- NODE 1 Memory (MB/s):    10227.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12373.78                --|
            |--                System Write Throughput(MB/s):      13096.98                --|
            |--               System Memory Throughput(MB/s):      25470.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e69
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      16 K       168      23 M   141 M    504       0     713 K
 1     108 M       624 K    25 M   168 M    146 M     0     494 K
-----------------------------------------------------------------------
 *     108 M       624 K    48 M   310 M    146 M     0    1207 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.26        Core1: 30.03        
Core2: 53.88        Core3: 16.90        
Core4: 26.74        Core5: 37.35        
Core6: 53.97        Core7: 17.37        
Core8: 43.75        Core9: 31.63        
Core10: 57.88        Core11: 23.34        
Core12: 30.72        Core13: 32.87        
Core14: 51.63        Core15: 44.20        
Core16: 58.26        Core17: 17.44        
Core18: 22.37        Core19: 38.45        
Core20: 23.46        Core21: 19.93        
Core22: 64.44        Core23: 20.13        
Core24: 40.11        Core25: 18.58        
Core26: 59.94        Core27: 32.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.45
Socket1: 23.16
DDR read Latency(ns)
Socket0: 146.22
Socket1: 284.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.51        Core1: 30.92        
Core2: 50.97        Core3: 18.01        
Core4: 26.24        Core5: 39.63        
Core6: 41.44        Core7: 17.43        
Core8: 44.50        Core9: 34.57        
Core10: 58.52        Core11: 34.87        
Core12: 24.49        Core13: 31.58        
Core14: 50.08        Core15: 43.74        
Core16: 70.17        Core17: 19.31        
Core18: 23.13        Core19: 38.65        
Core20: 23.06        Core21: 20.51        
Core22: 64.73        Core23: 20.19        
Core24: 41.23        Core25: 19.64        
Core26: 66.45        Core27: 32.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.33
Socket1: 23.64
DDR read Latency(ns)
Socket0: 148.35
Socket1: 298.99
irq_total: 271522.975023724
cpu_total: 26.99
cpu_0: 46.74
cpu_1: 26.26
cpu_2: 9.51
cpu_3: 25.86
cpu_4: 39.10
cpu_5: 2.13
cpu_6: 7.91
cpu_7: 23.20
cpu_8: 11.90
cpu_9: 16.29
cpu_10: 53.86
cpu_11: 2.39
cpu_12: 4.99
cpu_13: 44.61
cpu_14: 18.62
cpu_15: 4.65
cpu_16: 56.18
cpu_17: 28.79
cpu_18: 33.51
cpu_19: 7.85
cpu_20: 33.84
cpu_21: 45.68
cpu_22: 62.63
cpu_23: 45.55
cpu_24: 13.03
cpu_25: 32.25
cpu_26: 9.64
cpu_27: 48.94
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9362609197
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9362609197
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7002646028
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7002646028
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1248849
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1248849
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 887963
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 887963
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7008558075
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 7008558075
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1248855
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1248855
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9422620386
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4
Total_rx_bytes_phy: 9422620390
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 924767
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 924767


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.95        Core1: 30.49        
Core2: 31.07        Core3: 17.91        
Core4: 26.13        Core5: 40.71        
Core6: 42.86        Core7: 17.89        
Core8: 44.37        Core9: 34.48        
Core10: 58.88        Core11: 35.58        
Core12: 32.31        Core13: 33.65        
Core14: 51.31        Core15: 43.14        
Core16: 69.45        Core17: 19.19        
Core18: 23.52        Core19: 37.06        
Core20: 23.32        Core21: 20.78        
Core22: 65.31        Core23: 20.41        
Core24: 42.00        Core25: 19.22        
Core26: 65.46        Core27: 36.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.54
Socket1: 24.67
DDR read Latency(ns)
Socket0: 149.99
Socket1: 297.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.41        Core1: 30.81        
Core2: 63.92        Core3: 18.70        
Core4: 27.89        Core5: 46.68        
Core6: 42.79        Core7: 18.04        
Core8: 43.51        Core9: 35.87        
Core10: 57.33        Core11: 36.16        
Core12: 30.23        Core13: 30.80        
Core14: 49.27        Core15: 43.57        
Core16: 56.92        Core17: 19.65        
Core18: 23.89        Core19: 40.52        
Core20: 24.20        Core21: 21.13        
Core22: 67.63        Core23: 20.53        
Core24: 38.09        Core25: 18.64        
Core26: 69.88        Core27: 50.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.09
Socket1: 26.75
DDR read Latency(ns)
Socket0: 156.29
Socket1: 273.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.56        Core1: 31.47        
Core2: 38.82        Core3: 19.33        
Core4: 27.59        Core5: 44.71        
Core6: 41.38        Core7: 18.67        
Core8: 45.63        Core9: 36.47        
Core10: 57.79        Core11: 35.76        
Core12: 30.70        Core13: 30.88        
Core14: 50.08        Core15: 43.74        
Core16: 69.91        Core17: 20.48        
Core18: 24.56        Core19: 36.36        
Core20: 24.58        Core21: 22.40        
Core22: 67.74        Core23: 18.77        
Core24: 39.13        Core25: 19.67        
Core26: 79.03        Core27: 51.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.34
Socket1: 26.98
DDR read Latency(ns)
Socket0: 157.21
Socket1: 268.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.45        Core1: 30.23        
Core2: 58.79        Core3: 17.27        
Core4: 25.28        Core5: 33.74        
Core6: 39.94        Core7: 18.11        
Core8: 43.58        Core9: 34.30        
Core10: 54.76        Core11: 41.42        
Core12: 25.99        Core13: 24.83        
Core14: 45.96        Core15: 42.35        
Core16: 63.11        Core17: 19.53        
Core18: 22.61        Core19: 26.89        
Core20: 21.44        Core21: 22.48        
Core22: 61.17        Core23: 20.72        
Core24: 34.66        Core25: 18.51        
Core26: 67.52        Core27: 27.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.26
Socket1: 22.45
DDR read Latency(ns)
Socket0: 151.99
Socket1: 317.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20688
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412454710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412465094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206235866; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206235866; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206420145; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206420145; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005370113; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5285164; Consumed Joules: 322.58; Watts: 53.72; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1549930; Consumed DRAM Joules: 23.71; DRAM Watts: 3.95
S1P0; QPIClocks: 14412697742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412701418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206450076; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206450076; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206355669; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206355669; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005407312; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5259132; Consumed Joules: 320.99; Watts: 53.45; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1438998; Consumed DRAM Joules: 22.02; DRAM Watts: 3.67
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5207
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.41   0.41    0.90      20 M     30 M    0.35    0.50    0.01    0.02     5320     3389      291     65
   1    1     0.16   0.77   0.21    0.64    9256 K     12 M    0.26    0.32    0.01    0.01      280      153       18     63
   2    0     0.05   0.54   0.10    0.60    5737 K   5936 K    0.03    0.20    0.01    0.01      112       41      169     64
   3    1     0.07   0.39   0.19    0.63      11 M     19 M    0.40    0.59    0.02    0.03     6384     2292        9     63
   4    0     0.12   0.41   0.29    0.75      25 M     31 M    0.19    0.32    0.02    0.03     4144     2610       34     65
   5    1     0.04   1.28   0.03    0.87     551 K    932 K    0.41    0.45    0.00    0.00      224       41       13     63
   6    0     0.08   0.57   0.14    0.65    4648 K   5419 K    0.14    0.28    0.01    0.01      112      202       80     65
   7    1     0.04   0.24   0.16    0.60      11 M     17 M    0.35    0.61    0.03    0.05     4984     2268        3     62
   8    0     0.06   0.65   0.09    0.63    3413 K   4859 K    0.30    0.31    0.01    0.01      392      156      106     64
   9    1     0.08   0.63   0.13    0.61    5227 K   6192 K    0.16    0.27    0.01    0.01       56       99       10     61
  10    0     0.11   0.16   0.67    1.20      90 M    102 M    0.12    0.22    0.08    0.09     4816        9    11474     62
  11    1     0.03   0.49   0.06    0.69     956 K   1909 K    0.50    0.20    0.00    0.01      112       25       14     60
  12    0     0.02   0.43   0.05    0.60     772 K   1941 K    0.60    0.08    0.00    0.01       56       21       10     64
  13    1     0.18   0.36   0.49    0.97      32 M     44 M    0.27    0.40    0.02    0.02      952      215     1618     61
  14    0     0.10   0.60   0.16    0.62    5286 K   6117 K    0.14    0.39    0.01    0.01      280     4270       22     64
  15    1     0.03   0.44   0.06    0.63    1367 K   2249 K    0.39    0.07    0.01    0.01        0       24        6     61
  16    0     0.10   0.17   0.58    1.10      75 M     87 M    0.13    0.16    0.08    0.09     4816       16     8809     64
  17    1     0.08   0.39   0.19    0.63      18 M     24 M    0.24    0.48    0.02    0.03     5824     2136      153     62
  18    0     0.08   0.28   0.27    0.72      15 M     23 M    0.35    0.55    0.02    0.03     4592     3436       62     65
  19    1     0.05   0.66   0.08    0.61    3339 K   3811 K    0.12    0.21    0.01    0.01       56      108        5     62
  20    0     0.08   0.33   0.25    0.69      14 M     22 M    0.36    0.55    0.02    0.03     5320     3402       91     65
  21    1     0.11   0.26   0.44    0.95      30 M     44 M    0.30    0.53    0.03    0.04     4872     1825     3735     62
  22    0     0.10   0.15   0.69    1.20      83 M     98 M    0.16    0.16    0.08    0.10     5992    12385       68     64
  23    1     0.16   0.33   0.48    0.98      19 M     36 M    0.45    0.60    0.01    0.02      840      101      560     62
  24    0     0.06   0.65   0.09    0.60    2469 K   5228 K    0.53    0.23    0.00    0.01      224       71      171     66
  25    1     0.08   0.37   0.22    0.66      14 M     22 M    0.36    0.57    0.02    0.03     5096     2368        4     62
  26    0     0.06   0.52   0.11    0.67    3948 K   4153 K    0.05    0.22    0.01    0.01        0       59       74     65
  27    1     0.04   0.08   0.59    1.16      51 M     63 M    0.19    0.31    0.11    0.14     3808       34     3714     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.30   0.28    0.88     351 M    430 M    0.18    0.29    0.03    0.04    36176    30067    21461     58
 SKT    1     0.08   0.34   0.24    0.82     210 M    299 M    0.30    0.48    0.02    0.03    33488    11689     9862     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.32   0.26    0.85     562 M    729 M    0.23    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.38 %

 C1 core residency: 58.35 %; C3 core residency: 4.43 %; C6 core residency: 6.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.08 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    31%   
 SKT    1       38 G     38 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.27    42.01     271.22      19.87         241.86
 SKT   1    27.61    23.57     267.48      18.38         229.21
---------------------------------------------------------------------------------------------------------------
       *    61.88    65.59     538.70      38.24         237.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
