Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Fri Oct  3 16:38:17 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 4.315ns (85.564%)  route 0.728ns (14.436%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/din0_buf1_reg[7]/Q
                         net (fo=4, unplaced)         0.247     0.402    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.660 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.660    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.774 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.774    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.474 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.474    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.541 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.541    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.268 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.268    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.435 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.449    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.188 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.188    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.355 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.369    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.108 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.108    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.254 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.523    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.675 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.117     4.792    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT6 (Prop_LUT6_I1_O)        0.225     5.017 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.084    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 4.315ns (85.564%)  route 0.728ns (14.436%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/din0_buf1_reg[7]/Q
                         net (fo=4, unplaced)         0.247     0.402    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.660 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.660    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.774 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.774    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.474 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.474    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.541 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.541    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.268 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.268    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.435 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.449    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.188 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.188    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.355 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.369    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.108 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.108    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.254 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.523    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.675 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.117     4.792    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT6 (Prop_LUT6_I1_O)        0.225     5.017 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.084    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 4.329ns (86.235%)  route 0.691ns (13.765%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.210     0.365    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     0.581 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.581    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     0.678 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     0.678    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     1.451 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.451    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     1.518 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.518    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.245 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.245    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.412 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.426    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.165 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.332 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.346    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.085 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.085    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.231 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.500    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.652 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.117     4.769    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT6 (Prop_LUT6_I1_O)        0.225     4.994 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.061    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 4.329ns (86.235%)  route 0.691ns (13.765%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/din0_buf1_reg[16]/Q
                         net (fo=4, unplaced)         0.210     0.365    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     0.581 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.581    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     0.678 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     0.678    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     1.451 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.451    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     1.518 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.518    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.245 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.245    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.412 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.426    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.165 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.332 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.346    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.085 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.085    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.231 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.500    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.652 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.117     4.769    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT6 (Prop_LUT6_I1_O)        0.225     4.994 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.061    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 4.148ns (83.143%)  route 0.841ns (16.857%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/din0_buf1_reg[7]/Q
                         net (fo=4, unplaced)         0.247     0.402    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.660 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.660    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.774 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.774    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.474 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.474    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.541 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.541    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.268 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.268    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.435 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.449    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.188 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.188    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.355 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.369    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.108 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.108    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.254 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.571    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.629 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.182     4.811    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT6 (Prop_LUT6_I2_O)        0.152     4.963 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, unplaced)         0.067     5.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 4.148ns (83.143%)  route 0.841ns (16.857%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/din0_buf1_reg[7]/Q
                         net (fo=4, unplaced)         0.247     0.402    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.660 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.660    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.774 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.774    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.474 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.474    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.541 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.541    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.268 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.268    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.435 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.449    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.188 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.188    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.355 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.369    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.108 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.108    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.254 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.571    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.629 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.182     4.811    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT6 (Prop_LUT6_I2_O)        0.152     4.963 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, unplaced)         0.067     5.030    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 4.227ns (84.914%)  route 0.751ns (15.086%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.389    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.647 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.647    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.761 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.761    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.461 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.461    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.528 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.528    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.255 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.255    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.422 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.436    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.175 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.175    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.342 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.356    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.095 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.095    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.241 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.510    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.662 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.153     4.815    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT3 (Prop_LUT3_I1_O)        0.137     4.952 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.019    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 4.227ns (84.914%)  route 0.751ns (15.086%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.389    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.647 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.647    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.761 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.761    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.461 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.461    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.528 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.528    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.255 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.255    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.422 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.436    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.175 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.175    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.342 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.356    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.095 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.095    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.241 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.510    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.662 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.153     4.815    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT3 (Prop_LUT3_I1_O)        0.137     4.952 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.019    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 4.148ns (83.360%)  route 0.828ns (16.640%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.389    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.647 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.647    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.761 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.761    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.461 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.461    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.528 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.528    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.255 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.255    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.422 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.436    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.175 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.175    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.342 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.356    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.095 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.095    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.241 f  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.558    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.616 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.182     4.798    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT6 (Prop_LUT6_I2_O)        0.152     4.950 r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, unplaced)         0.067     5.017    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 4.148ns (83.360%)  route 0.828ns (16.640%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.389    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.647 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.647    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.761 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.761    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.461 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.461    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.528 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.528    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.255 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.255    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.422 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.436    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.175 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.175    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.342 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.356    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.095 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.095    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.241 f  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.558    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.616 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.182     4.798    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT6 (Prop_LUT6_I2_O)        0.152     4.950 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, unplaced)         0.067     5.017    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15508, unset)        0.029    10.029    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  5.021    




