
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000076  00800200  00001804  00001898  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001804  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000021  00800276  00800276  0000190e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000190e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000280  00000000  00000000  0000196a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001b11  00000000  00000000  00001bea  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e5f  00000000  00000000  000036fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001441  00000000  00000000  0000455a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005b8  00000000  00000000  0000599c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000065f  00000000  00000000  00005f54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d38  00000000  00000000  000065b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000200  00000000  00000000  000072eb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	93 c1       	rjmp	.+806    	; 0x34c <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	ad c1       	rjmp	.+858    	; 0x3d0 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	fd c3       	rjmp	.+2042   	; 0x888 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a9 c4       	rjmp	.+2386   	; 0x9f0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	13 05       	cpc	r17, r3
      e6:	65 05       	cpc	r22, r5
      e8:	65 05       	cpc	r22, r5
      ea:	65 05       	cpc	r22, r5
      ec:	65 05       	cpc	r22, r5
      ee:	65 05       	cpc	r22, r5
      f0:	65 05       	cpc	r22, r5
      f2:	65 05       	cpc	r22, r5
      f4:	13 05       	cpc	r17, r3
      f6:	65 05       	cpc	r22, r5
      f8:	65 05       	cpc	r22, r5
      fa:	65 05       	cpc	r22, r5
      fc:	65 05       	cpc	r22, r5
      fe:	65 05       	cpc	r22, r5
     100:	65 05       	cpc	r22, r5
     102:	65 05       	cpc	r22, r5
     104:	15 05       	cpc	r17, r5
     106:	65 05       	cpc	r22, r5
     108:	65 05       	cpc	r22, r5
     10a:	65 05       	cpc	r22, r5
     10c:	65 05       	cpc	r22, r5
     10e:	65 05       	cpc	r22, r5
     110:	65 05       	cpc	r22, r5
     112:	65 05       	cpc	r22, r5
     114:	65 05       	cpc	r22, r5
     116:	65 05       	cpc	r22, r5
     118:	65 05       	cpc	r22, r5
     11a:	65 05       	cpc	r22, r5
     11c:	65 05       	cpc	r22, r5
     11e:	65 05       	cpc	r22, r5
     120:	65 05       	cpc	r22, r5
     122:	65 05       	cpc	r22, r5
     124:	15 05       	cpc	r17, r5
     126:	65 05       	cpc	r22, r5
     128:	65 05       	cpc	r22, r5
     12a:	65 05       	cpc	r22, r5
     12c:	65 05       	cpc	r22, r5
     12e:	65 05       	cpc	r22, r5
     130:	65 05       	cpc	r22, r5
     132:	65 05       	cpc	r22, r5
     134:	65 05       	cpc	r22, r5
     136:	65 05       	cpc	r22, r5
     138:	65 05       	cpc	r22, r5
     13a:	65 05       	cpc	r22, r5
     13c:	65 05       	cpc	r22, r5
     13e:	65 05       	cpc	r22, r5
     140:	65 05       	cpc	r22, r5
     142:	65 05       	cpc	r22, r5
     144:	61 05       	cpc	r22, r1
     146:	65 05       	cpc	r22, r5
     148:	65 05       	cpc	r22, r5
     14a:	65 05       	cpc	r22, r5
     14c:	65 05       	cpc	r22, r5
     14e:	65 05       	cpc	r22, r5
     150:	65 05       	cpc	r22, r5
     152:	65 05       	cpc	r22, r5
     154:	3e 05       	cpc	r19, r14
     156:	65 05       	cpc	r22, r5
     158:	65 05       	cpc	r22, r5
     15a:	65 05       	cpc	r22, r5
     15c:	65 05       	cpc	r22, r5
     15e:	65 05       	cpc	r22, r5
     160:	65 05       	cpc	r22, r5
     162:	65 05       	cpc	r22, r5
     164:	65 05       	cpc	r22, r5
     166:	65 05       	cpc	r22, r5
     168:	65 05       	cpc	r22, r5
     16a:	65 05       	cpc	r22, r5
     16c:	65 05       	cpc	r22, r5
     16e:	65 05       	cpc	r22, r5
     170:	65 05       	cpc	r22, r5
     172:	65 05       	cpc	r22, r5
     174:	32 05       	cpc	r19, r2
     176:	65 05       	cpc	r22, r5
     178:	65 05       	cpc	r22, r5
     17a:	65 05       	cpc	r22, r5
     17c:	65 05       	cpc	r22, r5
     17e:	65 05       	cpc	r22, r5
     180:	65 05       	cpc	r22, r5
     182:	65 05       	cpc	r22, r5
     184:	50 05       	cpc	r21, r0

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e0       	ldi	r30, 0x04	; 4
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 37       	cpi	r26, 0x76	; 118
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e7       	ldi	r26, 0x76	; 118
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 39       	cpi	r26, 0x97	; 151
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d3       	rcall	.+1578   	; 0x7ec <main>
     1c2:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	78 d3       	rcall	.+1776   	; 0x8c4 <SPI_init>
     1d4:	e4 d2       	rcall	.+1480   	; 0x79e <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	e1 d2       	rcall	.+1474   	; 0x7a8 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	31 f0       	breq	.+12     	; 0x1fc <CAN_init+0x34>
     1f0:	88 e0       	ldi	r24, 0x08	; 8
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	fc d6       	rcall	.+3576   	; 0xfee <puts>
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	2c c0       	rjmp	.+88     	; 0x254 <CAN_init+0x8c>
     1fc:	41 e0       	ldi	r20, 0x01	; 1
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8b e2       	ldi	r24, 0x2B	; 43
     202:	e0 d2       	rcall	.+1472   	; 0x7c4 <MCP2515_bit_modify>
     204:	4f ef       	ldi	r20, 0xFF	; 255
     206:	60 e6       	ldi	r22, 0x60	; 96
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	dc d2       	rcall	.+1464   	; 0x7c4 <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	d8 d2       	rcall	.+1456   	; 0x7c4 <MCP2515_bit_modify>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	c8 d2       	rcall	.+1424   	; 0x7a8 <MCP2515_read>
     218:	89 83       	std	Y+1, r24	; 0x01
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	31 f0       	breq	.+12     	; 0x22c <CAN_init+0x64>
     220:	83 e3       	ldi	r24, 0x33	; 51
     222:	92 e0       	ldi	r25, 0x02	; 2
     224:	e4 d6       	rcall	.+3528   	; 0xfee <puts>
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	14 c0       	rjmp	.+40     	; 0x254 <CAN_init+0x8c>
     22c:	eb e6       	ldi	r30, 0x6B	; 107
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 64       	ori	r24, 0x40	; 64
     234:	80 83       	st	Z, r24
     236:	e8 e6       	ldi	r30, 0x68	; 104
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	81 60       	ori	r24, 0x01	; 1
     23e:	80 83       	st	Z, r24
     240:	e9 e6       	ldi	r30, 0x69	; 105
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	8d 7f       	andi	r24, 0xFD	; 253
     248:	80 83       	st	Z, r24
     24a:	80 81       	ld	r24, Z
     24c:	8e 7f       	andi	r24, 0xFE	; 254
     24e:	80 83       	st	Z, r24
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	0f 90       	pop	r0
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <CAN_recieve>:
     25c:	7f 92       	push	r7
     25e:	8f 92       	push	r8
     260:	9f 92       	push	r9
     262:	af 92       	push	r10
     264:	bf 92       	push	r11
     266:	cf 92       	push	r12
     268:	df 92       	push	r13
     26a:	ef 92       	push	r14
     26c:	ff 92       	push	r15
     26e:	0f 93       	push	r16
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	2c 97       	sbiw	r28, 0x0c	; 12
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	de bf       	out	0x3e, r29	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	cd bf       	out	0x3d, r28	; 61
     286:	5c 01       	movw	r10, r24
     288:	81 e6       	ldi	r24, 0x61	; 97
     28a:	8e d2       	rcall	.+1308   	; 0x7a8 <MCP2515_read>
     28c:	88 2e       	mov	r8, r24
     28e:	82 e6       	ldi	r24, 0x62	; 98
     290:	8b d2       	rcall	.+1302   	; 0x7a8 <MCP2515_read>
     292:	82 95       	swap	r24
     294:	86 95       	lsr	r24
     296:	87 70       	andi	r24, 0x07	; 7
     298:	91 2c       	mov	r9, r1
     29a:	88 0c       	add	r8, r8
     29c:	99 1c       	adc	r9, r9
     29e:	88 0c       	add	r8, r8
     2a0:	99 1c       	adc	r9, r9
     2a2:	88 0c       	add	r8, r8
     2a4:	99 1c       	adc	r9, r9
     2a6:	88 2a       	or	r8, r24
     2a8:	85 e6       	ldi	r24, 0x65	; 101
     2aa:	7e d2       	rcall	.+1276   	; 0x7a8 <MCP2515_read>
     2ac:	8f 70       	andi	r24, 0x0F	; 15
     2ae:	c8 2e       	mov	r12, r24
     2b0:	d1 2c       	mov	r13, r1
     2b2:	89 e0       	ldi	r24, 0x09	; 9
     2b4:	c8 16       	cp	r12, r24
     2b6:	d1 04       	cpc	r13, r1
     2b8:	24 f0       	brlt	.+8      	; 0x2c2 <CAN_recieve+0x66>
     2ba:	68 94       	set
     2bc:	cc 24       	eor	r12, r12
     2be:	c3 f8       	bld	r12, 3
     2c0:	d1 2c       	mov	r13, r1
     2c2:	1c 14       	cp	r1, r12
     2c4:	1d 04       	cpc	r1, r13
     2c6:	9c f4       	brge	.+38     	; 0x2ee <CAN_recieve+0x92>
     2c8:	8e 01       	movw	r16, r28
     2ca:	0b 5f       	subi	r16, 0xFB	; 251
     2cc:	1f 4f       	sbci	r17, 0xFF	; 255
     2ce:	78 01       	movw	r14, r16
     2d0:	ec 0c       	add	r14, r12
     2d2:	fd 1c       	adc	r15, r13
     2d4:	0f 2e       	mov	r0, r31
     2d6:	f6 e6       	ldi	r31, 0x66	; 102
     2d8:	7f 2e       	mov	r7, r31
     2da:	f0 2d       	mov	r31, r0
     2dc:	87 2d       	mov	r24, r7
     2de:	64 d2       	rcall	.+1224   	; 0x7a8 <MCP2515_read>
     2e0:	f8 01       	movw	r30, r16
     2e2:	81 93       	st	Z+, r24
     2e4:	8f 01       	movw	r16, r30
     2e6:	73 94       	inc	r7
     2e8:	ee 15       	cp	r30, r14
     2ea:	ff 05       	cpc	r31, r15
     2ec:	b9 f7       	brne	.-18     	; 0x2dc <CAN_recieve+0x80>
     2ee:	10 92 7e 02 	sts	0x027E, r1
     2f2:	9a 82       	std	Y+2, r9	; 0x02
     2f4:	89 82       	std	Y+1, r8	; 0x01
     2f6:	dc 82       	std	Y+4, r13	; 0x04
     2f8:	cb 82       	std	Y+3, r12	; 0x03
     2fa:	8c e0       	ldi	r24, 0x0C	; 12
     2fc:	fe 01       	movw	r30, r28
     2fe:	31 96       	adiw	r30, 0x01	; 1
     300:	d5 01       	movw	r26, r10
     302:	01 90       	ld	r0, Z+
     304:	0d 92       	st	X+, r0
     306:	8a 95       	dec	r24
     308:	e1 f7       	brne	.-8      	; 0x302 <CAN_recieve+0xa6>
     30a:	c5 01       	movw	r24, r10
     30c:	2c 96       	adiw	r28, 0x0c	; 12
     30e:	0f b6       	in	r0, 0x3f	; 63
     310:	f8 94       	cli
     312:	de bf       	out	0x3e, r29	; 62
     314:	0f be       	out	0x3f, r0	; 63
     316:	cd bf       	out	0x3d, r28	; 61
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	0f 91       	pop	r16
     320:	ff 90       	pop	r15
     322:	ef 90       	pop	r14
     324:	df 90       	pop	r13
     326:	cf 90       	pop	r12
     328:	bf 90       	pop	r11
     32a:	af 90       	pop	r10
     32c:	9f 90       	pop	r9
     32e:	8f 90       	pop	r8
     330:	7f 90       	pop	r7
     332:	08 95       	ret

00000334 <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	44 d2       	rcall	.+1160   	; 0x7c4 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     33c:	40 e0       	ldi	r20, 0x00	; 0
     33e:	64 e0       	ldi	r22, 0x04	; 4
     340:	8c e2       	ldi	r24, 0x2C	; 44
     342:	40 d2       	rcall	.+1152   	; 0x7c4 <MCP2515_bit_modify>
	rx_int_flag = 1;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 7e 02 	sts	0x027E, r24
     34a:	08 95       	ret

0000034c <__vector_9>:
	
}

ISR(PCINT0_vect){
     34c:	1f 92       	push	r1
     34e:	0f 92       	push	r0
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	0f 92       	push	r0
     354:	11 24       	eor	r1, r1
     356:	0b b6       	in	r0, 0x3b	; 59
     358:	0f 92       	push	r0
     35a:	2f 93       	push	r18
     35c:	3f 93       	push	r19
     35e:	4f 93       	push	r20
     360:	5f 93       	push	r21
     362:	6f 93       	push	r22
     364:	7f 93       	push	r23
     366:	8f 93       	push	r24
     368:	9f 93       	push	r25
     36a:	af 93       	push	r26
     36c:	bf 93       	push	r27
     36e:	ef 93       	push	r30
     370:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     372:	e0 df       	rcall	.-64     	; 0x334 <CAN_int_vect>
     374:	ff 91       	pop	r31
     376:	ef 91       	pop	r30
     378:	bf 91       	pop	r27
     37a:	af 91       	pop	r26
     37c:	9f 91       	pop	r25
     37e:	8f 91       	pop	r24
     380:	7f 91       	pop	r23
     382:	6f 91       	pop	r22
     384:	5f 91       	pop	r21
     386:	4f 91       	pop	r20
     388:	3f 91       	pop	r19
     38a:	2f 91       	pop	r18
     38c:	0f 90       	pop	r0
     38e:	0b be       	out	0x3b, r0	; 59
     390:	0f 90       	pop	r0
     392:	0f be       	out	0x3f, r0	; 63
     394:	0f 90       	pop	r0
     396:	1f 90       	pop	r1
     398:	18 95       	reti

0000039a <ADC_init>:
	while(!ADC_ready);
	ADC_ready = 0;
	uint16_t data = ADCL | ADCH << 8;

	return data;
}
     39a:	80 98       	cbi	0x10, 0	; 16
     39c:	ea e7       	ldi	r30, 0x7A	; 122
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	80 81       	ld	r24, Z
     3a2:	80 68       	ori	r24, 0x80	; 128
     3a4:	80 83       	st	Z, r24
     3a6:	80 81       	ld	r24, Z
     3a8:	84 60       	ori	r24, 0x04	; 4
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	82 60       	ori	r24, 0x02	; 2
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	81 60       	ori	r24, 0x01	; 1
     3b6:	80 83       	st	Z, r24
     3b8:	ac e7       	ldi	r26, 0x7C	; 124
     3ba:	b0 e0       	ldi	r27, 0x00	; 0
     3bc:	8c 91       	ld	r24, X
     3be:	80 68       	ori	r24, 0x80	; 128
     3c0:	8c 93       	st	X, r24
     3c2:	8c 91       	ld	r24, X
     3c4:	80 64       	ori	r24, 0x40	; 64
     3c6:	8c 93       	st	X, r24
     3c8:	80 81       	ld	r24, Z
     3ca:	88 60       	ori	r24, 0x08	; 8
     3cc:	80 83       	st	Z, r24
     3ce:	08 95       	ret

000003d0 <__vector_29>:



ISR(ADC_vect){
     3d0:	1f 92       	push	r1
     3d2:	0f 92       	push	r0
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	0f 92       	push	r0
     3d8:	11 24       	eor	r1, r1
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
	ADC_ready = 1;
     3de:	81 e0       	ldi	r24, 0x01	; 1
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	90 93 87 02 	sts	0x0287, r25
     3e6:	80 93 86 02 	sts	0x0286, r24
	//wake up the CPU
}
     3ea:	9f 91       	pop	r25
     3ec:	8f 91       	pop	r24
     3ee:	0f 90       	pop	r0
     3f0:	0f be       	out	0x3f, r0	; 63
     3f2:	0f 90       	pop	r0
     3f4:	1f 90       	pop	r1
     3f6:	18 95       	reti

000003f8 <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     3f8:	78 94       	sei
	TWI_Master_Initialise();
     3fa:	ce d2       	rcall	.+1436   	; 0x998 <TWI_Master_Initialise>
	cli();
     3fc:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     3fe:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     400:	51 9a       	sbi	0x0a, 1	; 10
     402:	08 95       	ret

00000404 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	00 d0       	rcall	.+0      	; 0x40a <DAC_send_data+0x6>
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     40e:	90 e5       	ldi	r25, 0x50	; 80
     410:	99 83       	std	Y+1, r25	; 0x01
     412:	1a 82       	std	Y+2, r1	; 0x02
     414:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     416:	63 e0       	ldi	r22, 0x03	; 3
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	c7 d2       	rcall	.+1422   	; 0x9ac <TWI_Start_Transceiver_With_Data>
}
     41e:	0f 90       	pop	r0
     420:	0f 90       	pop	r0
     422:	0f 90       	pop	r0
     424:	df 91       	pop	r29
     426:	cf 91       	pop	r28
     428:	08 95       	ret

0000042a <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     42a:	80 91 88 02 	lds	r24, 0x0288
     42e:	81 30       	cpi	r24, 0x01	; 1
     430:	31 f4       	brne	.+12     	; 0x43e <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     432:	e2 e0       	ldi	r30, 0x02	; 2
     434:	f1 e0       	ldi	r31, 0x01	; 1
     436:	80 81       	ld	r24, Z
     438:	8d 7f       	andi	r24, 0xFD	; 253
     43a:	80 83       	st	Z, r24
     43c:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     43e:	e2 e0       	ldi	r30, 0x02	; 2
     440:	f1 e0       	ldi	r31, 0x01	; 1
     442:	80 81       	ld	r24, Z
     444:	82 60       	ori	r24, 0x02	; 2
     446:	80 83       	st	Z, r24
     448:	08 95       	ret

0000044a <motor_drive>:

}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     44a:	cf 93       	push	r28
     44c:	c8 2f       	mov	r28, r24
	motor_set_dir();
     44e:	ed df       	rcall	.-38     	; 0x42a <motor_set_dir>
	DAC_send_data(motor_input);
     450:	8c 2f       	mov	r24, r28
     452:	d8 df       	rcall	.-80     	; 0x404 <DAC_send_data>
}
     454:	cf 91       	pop	r28
     456:	08 95       	ret

00000458 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     458:	e2 e0       	ldi	r30, 0x02	; 2
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	80 81       	ld	r24, Z
     45e:	8f 7b       	andi	r24, 0xBF	; 191
     460:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     462:	2f ef       	ldi	r18, 0xFF	; 255
     464:	8a e6       	ldi	r24, 0x6A	; 106
     466:	93 e0       	ldi	r25, 0x03	; 3
     468:	21 50       	subi	r18, 0x01	; 1
     46a:	80 40       	sbci	r24, 0x00	; 0
     46c:	90 40       	sbci	r25, 0x00	; 0
     46e:	e1 f7       	brne	.-8      	; 0x468 <motor_reset_encoder+0x10>
     470:	00 c0       	rjmp	.+0      	; 0x472 <motor_reset_encoder+0x1a>
     472:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     474:	80 81       	ld	r24, Z
     476:	80 64       	ori	r24, 0x40	; 64
     478:	80 83       	st	Z, r24
     47a:	08 95       	ret

0000047c <motor_read_encoder>:
	//Reset
}

int16_t motor_read_encoder(void){
	clr_bit(PORTH, PH5);		//!OE low
     47c:	e2 e0       	ldi	r30, 0x02	; 2
     47e:	f1 e0       	ldi	r31, 0x01	; 1
     480:	80 81       	ld	r24, Z
     482:	8f 7d       	andi	r24, 0xDF	; 223
     484:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     486:	80 81       	ld	r24, Z
     488:	87 7f       	andi	r24, 0xF7	; 247
     48a:	80 83       	st	Z, r24
     48c:	2f ef       	ldi	r18, 0xFF	; 255
     48e:	89 ef       	ldi	r24, 0xF9	; 249
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	21 50       	subi	r18, 0x01	; 1
     494:	80 40       	sbci	r24, 0x00	; 0
     496:	90 40       	sbci	r25, 0x00	; 0
     498:	e1 f7       	brne	.-8      	; 0x492 <motor_read_encoder+0x16>
     49a:	00 c0       	rjmp	.+0      	; 0x49c <motor_read_encoder+0x20>
     49c:	00 00       	nop
	_delay_ms(20); 
	int16_t data = PINK << 8;	//Read MSB
     49e:	60 91 06 01 	lds	r22, 0x0106
     4a2:	70 e0       	ldi	r23, 0x00	; 0
     4a4:	76 2f       	mov	r23, r22
     4a6:	66 27       	eor	r22, r22
	set_bit(PORTH, PH3);		//SEL high
     4a8:	80 81       	ld	r24, Z
     4aa:	88 60       	ori	r24, 0x08	; 8
     4ac:	80 83       	st	Z, r24
     4ae:	2f ef       	ldi	r18, 0xFF	; 255
     4b0:	89 ef       	ldi	r24, 0xF9	; 249
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	21 50       	subi	r18, 0x01	; 1
     4b6:	80 40       	sbci	r24, 0x00	; 0
     4b8:	90 40       	sbci	r25, 0x00	; 0
     4ba:	e1 f7       	brne	.-8      	; 0x4b4 <motor_read_encoder+0x38>
     4bc:	00 c0       	rjmp	.+0      	; 0x4be <motor_read_encoder+0x42>
     4be:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     4c0:	80 91 06 01 	lds	r24, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     4c4:	90 81       	ld	r25, Z
     4c6:	90 62       	ori	r25, 0x20	; 32
     4c8:	90 83       	st	Z, r25
	int16_t data = PINK << 8;	//Read MSB
	set_bit(PORTH, PH3);		//SEL high
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     4ca:	68 2b       	or	r22, r24
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
	
	return data*(-0.027);
     4cc:	88 27       	eor	r24, r24
     4ce:	77 fd       	sbrc	r23, 7
     4d0:	80 95       	com	r24
     4d2:	98 2f       	mov	r25, r24
     4d4:	14 d4       	rcall	.+2088   	; 0xcfe <__floatsisf>
     4d6:	2b e1       	ldi	r18, 0x1B	; 27
     4d8:	3f e2       	ldi	r19, 0x2F	; 47
     4da:	4d ed       	ldi	r20, 0xDD	; 221
     4dc:	5c eb       	ldi	r21, 0xBC	; 188
     4de:	c3 d4       	rcall	.+2438   	; 0xe66 <__mulsf3>
     4e0:	db d3       	rcall	.+1974   	; 0xc98 <__fixsfsi>
}
     4e2:	cb 01       	movw	r24, r22
     4e4:	08 95       	ret

000004e6 <motor_calibration>:


void motor_calibration(void){
	
	//drive to left corner
	dir = LEFT;
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	80 93 88 02 	sts	0x0288, r24
	motor_drive(FULL_SPEED);
     4ec:	8f ef       	ldi	r24, 0xFF	; 255
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	ac df       	rcall	.-168    	; 0x44a <motor_drive>
     4f2:	2f ef       	ldi	r18, 0xFF	; 255
     4f4:	89 e6       	ldi	r24, 0x69	; 105
     4f6:	98 e1       	ldi	r25, 0x18	; 24
     4f8:	21 50       	subi	r18, 0x01	; 1
     4fa:	80 40       	sbci	r24, 0x00	; 0
     4fc:	90 40       	sbci	r25, 0x00	; 0
     4fe:	e1 f7       	brne	.-8      	; 0x4f8 <motor_calibration+0x12>
     500:	00 c0       	rjmp	.+0      	; 0x502 <motor_calibration+0x1c>
     502:	00 00       	nop
	_delay_ms(500);
	
	//choose zero-position
	motor_reset_encoder();
     504:	a9 df       	rcall	.-174    	; 0x458 <motor_reset_encoder>
	printf("encoder value %d\n", motor_read_encoder());
     506:	ba df       	rcall	.-140    	; 0x47c <motor_read_encoder>
     508:	9f 93       	push	r25
     50a:	8f 93       	push	r24
     50c:	8b e5       	ldi	r24, 0x5B	; 91
     50e:	92 e0       	ldi	r25, 0x02	; 2
     510:	9f 93       	push	r25
     512:	8f 93       	push	r24
     514:	5b d5       	rcall	.+2742   	; 0xfcc <printf>
	
	dir = RIGHT;
     516:	10 92 88 02 	sts	0x0288, r1
	motor_drive(FULL_SPEED);
     51a:	8f ef       	ldi	r24, 0xFF	; 255
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	95 df       	rcall	.-214    	; 0x44a <motor_drive>
     520:	2f ef       	ldi	r18, 0xFF	; 255
     522:	89 e6       	ldi	r24, 0x69	; 105
     524:	98 e1       	ldi	r25, 0x18	; 24
     526:	21 50       	subi	r18, 0x01	; 1
     528:	80 40       	sbci	r24, 0x00	; 0
     52a:	90 40       	sbci	r25, 0x00	; 0
     52c:	e1 f7       	brne	.-8      	; 0x526 <motor_calibration+0x40>
     52e:	00 c0       	rjmp	.+0      	; 0x530 <motor_calibration+0x4a>
     530:	00 00       	nop
	_delay_ms(500);
	right_pos = motor_read_encoder();
     532:	a4 df       	rcall	.-184    	; 0x47c <motor_read_encoder>
     534:	90 93 8a 02 	sts	0x028A, r25
     538:	80 93 89 02 	sts	0x0289, r24
	motor_drive(STOP);
     53c:	80 e0       	ldi	r24, 0x00	; 0
     53e:	90 e0       	ldi	r25, 0x00	; 0
     540:	84 df       	rcall	.-248    	; 0x44a <motor_drive>
	printf("top %d\n", right_pos);
     542:	80 91 8a 02 	lds	r24, 0x028A
     546:	8f 93       	push	r24
     548:	80 91 89 02 	lds	r24, 0x0289
     54c:	8f 93       	push	r24
     54e:	8d e6       	ldi	r24, 0x6D	; 109
     550:	92 e0       	ldi	r25, 0x02	; 2
     552:	9f 93       	push	r25
     554:	8f 93       	push	r24
     556:	3a d5       	rcall	.+2676   	; 0xfcc <printf>
     558:	8d b7       	in	r24, 0x3d	; 61
     55a:	9e b7       	in	r25, 0x3e	; 62
     55c:	08 96       	adiw	r24, 0x08	; 8
     55e:	0f b6       	in	r0, 0x3f	; 63
     560:	f8 94       	cli
     562:	9e bf       	out	0x3e, r25	; 62
     564:	0f be       	out	0x3f, r0	; 63
     566:	8d bf       	out	0x3d, r24	; 61
     568:	08 95       	ret

0000056a <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     56a:	46 df       	rcall	.-372    	; 0x3f8 <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     56c:	e1 e0       	ldi	r30, 0x01	; 1
     56e:	f1 e0       	ldi	r31, 0x01	; 1
     570:	80 81       	ld	r24, Z
     572:	80 61       	ori	r24, 0x10	; 16
     574:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     576:	a2 e0       	ldi	r26, 0x02	; 2
     578:	b1 e0       	ldi	r27, 0x01	; 1
     57a:	8c 91       	ld	r24, X
     57c:	80 61       	ori	r24, 0x10	; 16
     57e:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     580:	80 81       	ld	r24, Z
     582:	82 60       	ori	r24, 0x02	; 2
     584:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     586:	80 81       	ld	r24, Z
     588:	80 62       	ori	r24, 0x20	; 32
     58a:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     58c:	80 81       	ld	r24, Z
     58e:	88 60       	ori	r24, 0x08	; 8
     590:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     592:	80 81       	ld	r24, Z
     594:	80 64       	ori	r24, 0x40	; 64
     596:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     598:	8c 91       	ld	r24, X
     59a:	80 62       	ori	r24, 0x20	; 32
     59c:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     59e:	8c 91       	ld	r24, X
     5a0:	80 64       	ori	r24, 0x40	; 64
     5a2:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     5a4:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     5a8:	57 df       	rcall	.-338    	; 0x458 <motor_reset_encoder>
	
	sei();
     5aa:	78 94       	sei
	motor_calibration();
     5ac:	9c df       	rcall	.-200    	; 0x4e6 <motor_calibration>
	cli();
     5ae:	f8 94       	cli
		
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     5b0:	e0 e9       	ldi	r30, 0x90	; 144
     5b2:	f0 e0       	ldi	r31, 0x00	; 0
     5b4:	80 81       	ld	r24, Z
     5b6:	8d 7f       	andi	r24, 0xFD	; 253
     5b8:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     5ba:	80 81       	ld	r24, Z
     5bc:	8e 7f       	andi	r24, 0xFE	; 254
     5be:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     5c0:	e1 e9       	ldi	r30, 0x91	; 145
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	82 60       	ori	r24, 0x02	; 2
     5c8:	80 83       	st	Z, r24
	
	
	
	
	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     5ca:	e1 e7       	ldi	r30, 0x71	; 113
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	80 81       	ld	r24, Z
     5d0:	81 60       	ori	r24, 0x01	; 1
     5d2:	80 83       	st	Z, r24
     5d4:	08 95       	ret

000005d6 <motor_PI>:
	motor_drive(STOP);
	printf("top %d\n", right_pos);
}


int motor_PI(int slider_value){
     5d6:	cf 92       	push	r12
     5d8:	df 92       	push	r13
     5da:	ef 92       	push	r14
     5dc:	ff 92       	push	r15
     5de:	cf 93       	push	r28
     5e0:	df 93       	push	r29
     5e2:	ec 01       	movw	r28, r24
	static float integral = 0; 
	int error = slider_value - motor_read_encoder(); 
     5e4:	4b df       	rcall	.-362    	; 0x47c <motor_read_encoder>
     5e6:	c8 1b       	sub	r28, r24
     5e8:	d9 0b       	sbc	r29, r25
	if (error > 0){
     5ea:	1c 16       	cp	r1, r28
     5ec:	1d 06       	cpc	r1, r29
     5ee:	1c f4       	brge	.+6      	; 0x5f6 <motor_PI+0x20>
		dir = RIGHT;
     5f0:	10 92 88 02 	sts	0x0288, r1
     5f4:	03 c0       	rjmp	.+6      	; 0x5fc <motor_PI+0x26>
	} else{
		dir = LEFT; 
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	80 93 88 02 	sts	0x0288, r24
	}
	
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     5fc:	7e 01       	movw	r14, r28
     5fe:	dd 23       	and	r29, r29
     600:	24 f4       	brge	.+8      	; 0x60a <motor_PI+0x34>
     602:	ee 24       	eor	r14, r14
     604:	ff 24       	eor	r15, r15
     606:	ec 1a       	sub	r14, r28
     608:	fd 0a       	sbc	r15, r29
     60a:	83 e0       	ldi	r24, 0x03	; 3
     60c:	e8 16       	cp	r14, r24
     60e:	f1 04       	cpc	r15, r1
     610:	f4 f0       	brlt	.+60     	; 0x64e <motor_PI+0x78>
		integral = integral + error*dt;
     612:	be 01       	movw	r22, r28
     614:	88 27       	eor	r24, r24
     616:	77 fd       	sbrc	r23, 7
     618:	80 95       	com	r24
     61a:	98 2f       	mov	r25, r24
     61c:	70 d3       	rcall	.+1760   	; 0xcfe <__floatsisf>
     61e:	2f e6       	ldi	r18, 0x6F	; 111
     620:	32 e1       	ldi	r19, 0x12	; 18
     622:	43 e0       	ldi	r20, 0x03	; 3
     624:	5d e3       	ldi	r21, 0x3D	; 61
     626:	1f d4       	rcall	.+2110   	; 0xe66 <__mulsf3>
     628:	9b 01       	movw	r18, r22
     62a:	ac 01       	movw	r20, r24
     62c:	60 91 76 02 	lds	r22, 0x0276
     630:	70 91 77 02 	lds	r23, 0x0277
     634:	80 91 78 02 	lds	r24, 0x0278
     638:	90 91 79 02 	lds	r25, 0x0279
     63c:	5d d2       	rcall	.+1210   	; 0xaf8 <__addsf3>
     63e:	60 93 76 02 	sts	0x0276, r22
     642:	70 93 77 02 	sts	0x0277, r23
     646:	80 93 78 02 	sts	0x0278, r24
     64a:	90 93 79 02 	sts	0x0279, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     64e:	b7 01       	movw	r22, r14
     650:	88 27       	eor	r24, r24
     652:	77 fd       	sbrc	r23, 7
     654:	80 95       	com	r24
     656:	98 2f       	mov	r25, r24
     658:	52 d3       	rcall	.+1700   	; 0xcfe <__floatsisf>
     65a:	6b 01       	movw	r12, r22
     65c:	7c 01       	movw	r14, r24
     65e:	2a e0       	ldi	r18, 0x0A	; 10
     660:	37 ed       	ldi	r19, 0xD7	; 215
     662:	43 e2       	ldi	r20, 0x23	; 35
     664:	5c e3       	ldi	r21, 0x3C	; 60
     666:	60 91 76 02 	lds	r22, 0x0276
     66a:	70 91 77 02 	lds	r23, 0x0277
     66e:	80 91 78 02 	lds	r24, 0x0278
     672:	90 91 79 02 	lds	r25, 0x0279
     676:	f7 d3       	rcall	.+2030   	; 0xe66 <__mulsf3>
     678:	9b 01       	movw	r18, r22
     67a:	ac 01       	movw	r20, r24
     67c:	c7 01       	movw	r24, r14
     67e:	b6 01       	movw	r22, r12
     680:	3b d2       	rcall	.+1142   	; 0xaf8 <__addsf3>
     682:	6b 01       	movw	r12, r22
     684:	7c 01       	movw	r14, r24
	
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     686:	80 91 7a 02 	lds	r24, 0x027A
     68a:	90 91 7b 02 	lds	r25, 0x027B
     68e:	be 01       	movw	r22, r28
     690:	68 1b       	sub	r22, r24
     692:	79 0b       	sbc	r23, r25
     694:	88 27       	eor	r24, r24
     696:	77 fd       	sbrc	r23, 7
     698:	80 95       	com	r24
     69a:	98 2f       	mov	r25, r24
     69c:	30 d3       	rcall	.+1632   	; 0xcfe <__floatsisf>
     69e:	2f e6       	ldi	r18, 0x6F	; 111
     6a0:	32 e1       	ldi	r19, 0x12	; 18
     6a2:	43 e0       	ldi	r20, 0x03	; 3
     6a4:	5d e3       	ldi	r21, 0x3D	; 61
     6a6:	90 d2       	rcall	.+1312   	; 0xbc8 <__divsf3>
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     6a8:	2d ec       	ldi	r18, 0xCD	; 205
     6aa:	3c ec       	ldi	r19, 0xCC	; 204
     6ac:	4c ec       	ldi	r20, 0xCC	; 204
     6ae:	5d e3       	ldi	r21, 0x3D	; 61
     6b0:	da d3       	rcall	.+1972   	; 0xe66 <__mulsf3>
     6b2:	9b 01       	movw	r18, r22
     6b4:	ac 01       	movw	r20, r24
     6b6:	c7 01       	movw	r24, r14
     6b8:	b6 01       	movw	r22, r12
     6ba:	1e d2       	rcall	.+1084   	; 0xaf8 <__addsf3>
     6bc:	ed d2       	rcall	.+1498   	; 0xc98 <__fixsfsi>
     6be:	77 23       	and	r23, r23
     6c0:	14 f4       	brge	.+4      	; 0x6c6 <motor_PI+0xf0>
     6c2:	60 e0       	ldi	r22, 0x00	; 0
     6c4:	70 e0       	ldi	r23, 0x00	; 0
	if (output > MAX) {
		output = MAX;
	} else if (output < MIN){
		output = MIN;
	} 
	prev_error = error;
     6c6:	d0 93 7b 02 	sts	0x027B, r29
     6ca:	c0 93 7a 02 	sts	0x027A, r28
     6ce:	cb 01       	movw	r24, r22
     6d0:	6f 3f       	cpi	r22, 0xFF	; 255
     6d2:	71 05       	cpc	r23, r1
     6d4:	19 f0       	breq	.+6      	; 0x6dc <motor_PI+0x106>
     6d6:	14 f0       	brlt	.+4      	; 0x6dc <motor_PI+0x106>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     6dc:	df 91       	pop	r29
     6de:	cf 91       	pop	r28
     6e0:	ff 90       	pop	r15
     6e2:	ef 90       	pop	r14
     6e4:	df 90       	pop	r13
     6e6:	cf 90       	pop	r12
     6e8:	08 95       	ret

000006ea <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     6ea:	fb d0       	rcall	.+502    	; 0x8e2 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     6ec:	66 ea       	ldi	r22, 0xA6	; 166
     6ee:	7b e9       	ldi	r23, 0x9B	; 155
     6f0:	84 ec       	ldi	r24, 0xC4	; 196
     6f2:	9a e3       	ldi	r25, 0x3A	; 58
     6f4:	1d c1       	rjmp	.+570    	; 0x930 <pwm_set_pulse_width>
     6f6:	08 95       	ret

000006f8 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     6f8:	88 38       	cpi	r24, 0x88	; 136
     6fa:	a8 f0       	brcs	.+42     	; 0x726 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     6fc:	68 2f       	mov	r22, r24
     6fe:	70 e0       	ldi	r23, 0x00	; 0
     700:	64 58       	subi	r22, 0x84	; 132
     702:	71 09       	sbc	r23, r1
     704:	88 27       	eor	r24, r24
     706:	77 fd       	sbrc	r23, 7
     708:	80 95       	com	r24
     70a:	98 2f       	mov	r25, r24
     70c:	f8 d2       	rcall	.+1520   	; 0xcfe <__floatsisf>
     70e:	2d eb       	ldi	r18, 0xBD	; 189
     710:	37 e3       	ldi	r19, 0x37	; 55
     712:	46 e8       	ldi	r20, 0x86	; 134
     714:	56 e3       	ldi	r21, 0x36	; 54
     716:	a7 d3       	rcall	.+1870   	; 0xe66 <__mulsf3>
     718:	26 ea       	ldi	r18, 0xA6	; 166
     71a:	3b e9       	ldi	r19, 0x9B	; 155
     71c:	44 ec       	ldi	r20, 0xC4	; 196
     71e:	5a e3       	ldi	r21, 0x3A	; 58
     720:	eb d1       	rcall	.+982    	; 0xaf8 <__addsf3>
     722:	06 c1       	rjmp	.+524    	; 0x930 <pwm_set_pulse_width>
     724:	08 95       	ret
	}
	else if (dir < 130){
     726:	82 38       	cpi	r24, 0x82	; 130
     728:	88 f4       	brcc	.+34     	; 0x74c <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     72a:	68 2f       	mov	r22, r24
     72c:	70 e0       	ldi	r23, 0x00	; 0
     72e:	80 e0       	ldi	r24, 0x00	; 0
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	e5 d2       	rcall	.+1482   	; 0xcfe <__floatsisf>
     734:	2d eb       	ldi	r18, 0xBD	; 189
     736:	37 e3       	ldi	r19, 0x37	; 55
     738:	46 e8       	ldi	r20, 0x86	; 134
     73a:	56 e3       	ldi	r21, 0x36	; 54
     73c:	94 d3       	rcall	.+1832   	; 0xe66 <__mulsf3>
     73e:	2a ef       	ldi	r18, 0xFA	; 250
     740:	3d ee       	ldi	r19, 0xED	; 237
     742:	4b e6       	ldi	r20, 0x6B	; 107
     744:	5a e3       	ldi	r21, 0x3A	; 58
     746:	d8 d1       	rcall	.+944    	; 0xaf8 <__addsf3>
     748:	f3 c0       	rjmp	.+486    	; 0x930 <pwm_set_pulse_width>
     74a:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     74c:	66 ea       	ldi	r22, 0xA6	; 166
     74e:	7b e9       	ldi	r23, 0x9B	; 155
     750:	84 ec       	ldi	r24, 0xC4	; 196
     752:	9a e3       	ldi	r25, 0x3A	; 58
     754:	ed c0       	rjmp	.+474    	; 0x930 <pwm_set_pulse_width>
     756:	08 95       	ret

00000758 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     758:	e0 ec       	ldi	r30, 0xC0	; 192
     75a:	f0 e0       	ldi	r31, 0x00	; 0
     75c:	90 81       	ld	r25, Z
     75e:	95 ff       	sbrs	r25, 5
     760:	fd cf       	rjmp	.-6      	; 0x75c <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     762:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     766:	80 e0       	ldi	r24, 0x00	; 0
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	08 95       	ret

0000076c <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     76c:	e0 ec       	ldi	r30, 0xC0	; 192
     76e:	f0 e0       	ldi	r31, 0x00	; 0
     770:	80 81       	ld	r24, Z
     772:	88 23       	and	r24, r24
     774:	ec f7       	brge	.-6      	; 0x770 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     776:	80 91 c6 00 	lds	r24, 0x00C6
}
     77a:	08 95       	ret

0000077c <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     77c:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     780:	88 e1       	ldi	r24, 0x18	; 24
     782:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     786:	66 eb       	ldi	r22, 0xB6	; 182
     788:	73 e0       	ldi	r23, 0x03	; 3
     78a:	8c ea       	ldi	r24, 0xAC	; 172
     78c:	93 e0       	ldi	r25, 0x03	; 3
     78e:	d4 d3       	rcall	.+1960   	; 0xf38 <fdevopen>
     790:	90 93 8c 02 	sts	0x028C, r25
     794:	80 93 8b 02 	sts	0x028B, r24
	
	
	return 0; 
}
     798:	80 e0       	ldi	r24, 0x00	; 0
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	08 95       	ret

0000079e <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     79e:	8e d0       	rcall	.+284    	; 0x8bc <SPI_activate_SS>
     7a0:	80 ec       	ldi	r24, 0xC0	; 192
     7a2:	86 d0       	rcall	.+268    	; 0x8b0 <SPI_read_write>
     7a4:	8d c0       	rjmp	.+282    	; 0x8c0 <SPI_deactivate_SS>
     7a6:	08 95       	ret

000007a8 <MCP2515_read>:
     7a8:	cf 93       	push	r28
     7aa:	c8 2f       	mov	r28, r24
     7ac:	87 d0       	rcall	.+270    	; 0x8bc <SPI_activate_SS>
     7ae:	83 e0       	ldi	r24, 0x03	; 3
     7b0:	7f d0       	rcall	.+254    	; 0x8b0 <SPI_read_write>
     7b2:	8c 2f       	mov	r24, r28
     7b4:	7d d0       	rcall	.+250    	; 0x8b0 <SPI_read_write>
     7b6:	80 e0       	ldi	r24, 0x00	; 0
     7b8:	7b d0       	rcall	.+246    	; 0x8b0 <SPI_read_write>
     7ba:	c8 2f       	mov	r28, r24
     7bc:	81 d0       	rcall	.+258    	; 0x8c0 <SPI_deactivate_SS>
     7be:	8c 2f       	mov	r24, r28
     7c0:	cf 91       	pop	r28
     7c2:	08 95       	ret

000007c4 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     7c4:	1f 93       	push	r17
     7c6:	cf 93       	push	r28
     7c8:	df 93       	push	r29
     7ca:	18 2f       	mov	r17, r24
     7cc:	d6 2f       	mov	r29, r22
     7ce:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     7d0:	75 d0       	rcall	.+234    	; 0x8bc <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     7d2:	85 e0       	ldi	r24, 0x05	; 5
     7d4:	6d d0       	rcall	.+218    	; 0x8b0 <SPI_read_write>
	SPI_read_write(address);
     7d6:	81 2f       	mov	r24, r17
     7d8:	6b d0       	rcall	.+214    	; 0x8b0 <SPI_read_write>
	SPI_read_write(mask_byte);
     7da:	8d 2f       	mov	r24, r29
     7dc:	69 d0       	rcall	.+210    	; 0x8b0 <SPI_read_write>
	SPI_read_write(data_byte);
     7de:	8c 2f       	mov	r24, r28
     7e0:	67 d0       	rcall	.+206    	; 0x8b0 <SPI_read_write>
	SPI_deactivate_SS();
     7e2:	6e d0       	rcall	.+220    	; 0x8c0 <SPI_deactivate_SS>
     7e4:	df 91       	pop	r29
     7e6:	cf 91       	pop	r28
     7e8:	1f 91       	pop	r17
     7ea:	08 95       	ret

000007ec <main>:
uint8_t slider_pos_r = 132;
int output = 0;
int flag = 0;

int main(void)
{
     7ec:	cf 93       	push	r28
     7ee:	df 93       	push	r29
     7f0:	cd b7       	in	r28, 0x3d	; 61
     7f2:	de b7       	in	r29, 0x3e	; 62
     7f4:	2c 97       	sbiw	r28, 0x0c	; 12
     7f6:	0f b6       	in	r0, 0x3f	; 63
     7f8:	f8 94       	cli
     7fa:	de bf       	out	0x3e, r29	; 62
     7fc:	0f be       	out	0x3f, r0	; 63
     7fe:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     800:	f8 94       	cli
	UART_init(MYUBRR);
     802:	87 e6       	ldi	r24, 0x67	; 103
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	ba df       	rcall	.-140    	; 0x77c <UART_init>
	CAN_init();
     808:	df dc       	rcall	.-1602   	; 0x1c8 <CAN_init>
	servo_init();
     80a:	6f df       	rcall	.-290    	; 0x6ea <servo_init>
	ADC_init();
     80c:	c6 dd       	rcall	.-1140   	; 0x39a <ADC_init>
	motor_init();
     80e:	ad de       	rcall	.-678    	; 0x56a <motor_init>
	
	sei();			//global interrupt enable
     810:	78 94       	sei
		//printf("ENCODER: %d\n",motor_read_encoder());
		if(rx_int_flag){
			//printf("can received \n");
			Message recieve_msg = CAN_recieve();
			
			for (int i = 0; i < recieve_msg.length; i ++){
     812:	e1 2c       	mov	r14, r1
     814:	f1 2c       	mov	r15, r1
			flag = 0;
		}
		
		
		
		printf("%d\n",motor_read_encoder());
     816:	09 e6       	ldi	r16, 0x69	; 105
     818:	12 e0       	ldi	r17, 0x02	; 2
	while(1)
	{	
		
		
		//printf("ENCODER: %d\n",motor_read_encoder());
		if(rx_int_flag){
     81a:	80 91 7e 02 	lds	r24, 0x027E
     81e:	88 23       	and	r24, r24
     820:	99 f0       	breq	.+38     	; 0x848 <main+0x5c>
			//printf("can received \n");
			Message recieve_msg = CAN_recieve();
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	1a dd       	rcall	.-1484   	; 0x25c <CAN_recieve>
     828:	2b 81       	ldd	r18, Y+3	; 0x03
     82a:	3c 81       	ldd	r19, Y+4	; 0x04
			
			for (int i = 0; i < recieve_msg.length; i ++){
     82c:	12 16       	cp	r1, r18
     82e:	13 06       	cpc	r1, r19
     830:	34 f4       	brge	.+12     	; 0x83e <main+0x52>
     832:	8e 2d       	mov	r24, r14
     834:	9f 2d       	mov	r25, r15
     836:	01 96       	adiw	r24, 0x01	; 1
     838:	82 17       	cp	r24, r18
     83a:	93 07       	cpc	r25, r19
     83c:	e1 f7       	brne	.-8      	; 0x836 <main+0x4a>
				//printf("%d", recieve_msg.data[i]);
				//printf("\n");
			}
			uint8_t joystick_pos_x = recieve_msg.data[1];
     83e:	8e 81       	ldd	r24, Y+6	; 0x06
			slider_pos_r = recieve_msg.data[0];
     840:	9d 81       	ldd	r25, Y+5	; 0x05
     842:	90 93 06 02 	sts	0x0206, r25
			//printf("servo = %d \t", recieve_msg.data[1]);
			//printf("slider = %d \n", recieve_msg.data[0]);
			servo_set_pos(joystick_pos_x);
     846:	58 df       	rcall	.-336    	; 0x6f8 <servo_set_pos>
			//motor_PI(slider_pos_r);
			
			
		}
		
		if(flag == 1){
     848:	80 91 7c 02 	lds	r24, 0x027C
     84c:	90 91 7d 02 	lds	r25, 0x027D
     850:	01 97       	sbiw	r24, 0x01	; 1
     852:	49 f4       	brne	.+18     	; 0x866 <main+0x7a>
			motor_drive(motor_PI(slider_pos_r));
     854:	80 91 06 02 	lds	r24, 0x0206
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	bd de       	rcall	.-646    	; 0x5d6 <motor_PI>
     85c:	f6 dd       	rcall	.-1044   	; 0x44a <motor_drive>
			flag = 0;
     85e:	e0 92 7c 02 	sts	0x027C, r14
     862:	f0 92 7d 02 	sts	0x027D, r15
		}
		
		
		
		printf("%d\n",motor_read_encoder());
     866:	0a de       	rcall	.-1004   	; 0x47c <motor_read_encoder>
     868:	9f 93       	push	r25
     86a:	8f 93       	push	r24
     86c:	1f 93       	push	r17
     86e:	0f 93       	push	r16
     870:	ad d3       	rcall	.+1882   	; 0xfcc <printf>
     872:	8f e9       	ldi	r24, 0x9F	; 159
     874:	9f e0       	ldi	r25, 0x0F	; 15
     876:	01 97       	sbiw	r24, 0x01	; 1
     878:	f1 f7       	brne	.-4      	; 0x876 <main+0x8a>
     87a:	00 c0       	rjmp	.+0      	; 0x87c <main+0x90>
     87c:	00 00       	nop
     87e:	0f 90       	pop	r0
     880:	0f 90       	pop	r0
     882:	0f 90       	pop	r0
     884:	0f 90       	pop	r0
     886:	c9 cf       	rjmp	.-110    	; 0x81a <main+0x2e>

00000888 <__vector_35>:
		
	}
	return 0;
}

ISR(TIMER3_OVF_vect){
     888:	1f 92       	push	r1
     88a:	0f 92       	push	r0
     88c:	0f b6       	in	r0, 0x3f	; 63
     88e:	0f 92       	push	r0
     890:	11 24       	eor	r1, r1
     892:	8f 93       	push	r24
     894:	9f 93       	push	r25
	flag = 1;
     896:	81 e0       	ldi	r24, 0x01	; 1
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	90 93 7d 02 	sts	0x027D, r25
     89e:	80 93 7c 02 	sts	0x027C, r24
     8a2:	9f 91       	pop	r25
     8a4:	8f 91       	pop	r24
     8a6:	0f 90       	pop	r0
     8a8:	0f be       	out	0x3f, r0	; 63
     8aa:	0f 90       	pop	r0
     8ac:	1f 90       	pop	r1
     8ae:	18 95       	reti

000008b0 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     8b0:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     8b2:	0d b4       	in	r0, 0x2d	; 45
     8b4:	07 fe       	sbrs	r0, 7
     8b6:	fd cf       	rjmp	.-6      	; 0x8b2 <SPI_read_write+0x2>
	
	return SPDR;
     8b8:	8e b5       	in	r24, 0x2e	; 46
}
     8ba:	08 95       	ret

000008bc <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     8bc:	2f 98       	cbi	0x05, 7	; 5
     8be:	08 95       	ret

000008c0 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     8c0:	2f 9a       	sbi	0x05, 7	; 5
     8c2:	08 95       	ret

000008c4 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     8c4:	8c b5       	in	r24, 0x2c	; 44
     8c6:	80 61       	ori	r24, 0x10	; 16
     8c8:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     8ca:	8c b5       	in	r24, 0x2c	; 44
     8cc:	81 60       	ori	r24, 0x01	; 1
     8ce:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     8d0:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     8d2:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     8d4:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     8d6:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     8d8:	8c b5       	in	r24, 0x2c	; 44
     8da:	80 64       	ori	r24, 0x40	; 64
     8dc:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     8de:	f0 cf       	rjmp	.-32     	; 0x8c0 <SPI_deactivate_SS>
     8e0:	08 95       	ret

000008e2 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     8e2:	e0 e8       	ldi	r30, 0x80	; 128
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	80 81       	ld	r24, Z
     8e8:	80 68       	ori	r24, 0x80	; 128
     8ea:	80 83       	st	Z, r24
     8ec:	80 81       	ld	r24, Z
     8ee:	8f 7b       	andi	r24, 0xBF	; 191
     8f0:	80 83       	st	Z, r24
     8f2:	80 81       	ld	r24, Z
     8f4:	82 60       	ori	r24, 0x02	; 2
     8f6:	80 83       	st	Z, r24
     8f8:	80 81       	ld	r24, Z
     8fa:	8e 7f       	andi	r24, 0xFE	; 254
     8fc:	80 83       	st	Z, r24
     8fe:	e1 e8       	ldi	r30, 0x81	; 129
     900:	f0 e0       	ldi	r31, 0x00	; 0
     902:	80 81       	ld	r24, Z
     904:	88 60       	ori	r24, 0x08	; 8
     906:	80 83       	st	Z, r24
     908:	80 81       	ld	r24, Z
     90a:	80 61       	ori	r24, 0x10	; 16
     90c:	80 83       	st	Z, r24
     90e:	80 81       	ld	r24, Z
     910:	84 60       	ori	r24, 0x04	; 4
     912:	80 83       	st	Z, r24
     914:	80 81       	ld	r24, Z
     916:	8d 7f       	andi	r24, 0xFD	; 253
     918:	80 83       	st	Z, r24
     91a:	80 81       	ld	r24, Z
     91c:	8e 7f       	andi	r24, 0xFE	; 254
     91e:	80 83       	st	Z, r24
     920:	25 9a       	sbi	0x04, 5	; 4
     922:	81 ee       	ldi	r24, 0xE1	; 225
     924:	94 e0       	ldi	r25, 0x04	; 4
     926:	90 93 87 00 	sts	0x0087, r25
     92a:	80 93 86 00 	sts	0x0086, r24
     92e:	08 95       	ret

00000930 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     930:	cf 92       	push	r12
     932:	df 92       	push	r13
     934:	ef 92       	push	r14
     936:	ff 92       	push	r15
     938:	cf 93       	push	r28
     93a:	6b 01       	movw	r12, r22
     93c:	7c 01       	movw	r14, r24
	cli();
     93e:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     940:	c1 e0       	ldi	r28, 0x01	; 1
     942:	2a ef       	ldi	r18, 0xFA	; 250
     944:	3d ee       	ldi	r19, 0xED	; 237
     946:	4b e6       	ldi	r20, 0x6B	; 107
     948:	5a e3       	ldi	r21, 0x3A	; 58
     94a:	89 d2       	rcall	.+1298   	; 0xe5e <__gesf2>
     94c:	18 16       	cp	r1, r24
     94e:	0c f0       	brlt	.+2      	; 0x952 <pwm_set_pulse_width+0x22>
     950:	c0 e0       	ldi	r28, 0x00	; 0
     952:	cc 23       	and	r28, r28
     954:	d1 f0       	breq	.+52     	; 0x98a <pwm_set_pulse_width+0x5a>
     956:	27 e2       	ldi	r18, 0x27	; 39
     958:	30 ea       	ldi	r19, 0xA0	; 160
     95a:	49 e0       	ldi	r20, 0x09	; 9
     95c:	5b e3       	ldi	r21, 0x3B	; 59
     95e:	c7 01       	movw	r24, r14
     960:	b6 01       	movw	r22, r12
     962:	2e d1       	rcall	.+604    	; 0xbc0 <__cmpsf2>
     964:	88 23       	and	r24, r24
     966:	8c f4       	brge	.+34     	; 0x98a <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     968:	20 e0       	ldi	r18, 0x00	; 0
     96a:	34 e2       	ldi	r19, 0x24	; 36
     96c:	44 e7       	ldi	r20, 0x74	; 116
     96e:	57 e4       	ldi	r21, 0x47	; 71
     970:	c7 01       	movw	r24, r14
     972:	b6 01       	movw	r22, r12
     974:	78 d2       	rcall	.+1264   	; 0xe66 <__mulsf3>
     976:	20 e0       	ldi	r18, 0x00	; 0
     978:	30 e0       	ldi	r19, 0x00	; 0
     97a:	40 e0       	ldi	r20, 0x00	; 0
     97c:	5f e3       	ldi	r21, 0x3F	; 63
     97e:	bb d0       	rcall	.+374    	; 0xaf6 <__subsf3>
     980:	90 d1       	rcall	.+800    	; 0xca2 <__fixunssfsi>
		OCR1A = pulse;
     982:	70 93 89 00 	sts	0x0089, r23
     986:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     98a:	78 94       	sei
}
     98c:	cf 91       	pop	r28
     98e:	ff 90       	pop	r15
     990:	ef 90       	pop	r14
     992:	df 90       	pop	r13
     994:	cf 90       	pop	r12
     996:	08 95       	ret

00000998 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     998:	8c e0       	ldi	r24, 0x0C	; 12
     99a:	80 93 b8 00 	sts	0x00B8, r24
     99e:	8f ef       	ldi	r24, 0xFF	; 255
     9a0:	80 93 bb 00 	sts	0x00BB, r24
     9a4:	84 e0       	ldi	r24, 0x04	; 4
     9a6:	80 93 bc 00 	sts	0x00BC, r24
     9aa:	08 95       	ret

000009ac <TWI_Start_Transceiver_With_Data>:
     9ac:	ec eb       	ldi	r30, 0xBC	; 188
     9ae:	f0 e0       	ldi	r31, 0x00	; 0
     9b0:	20 81       	ld	r18, Z
     9b2:	20 fd       	sbrc	r18, 0
     9b4:	fd cf       	rjmp	.-6      	; 0x9b0 <TWI_Start_Transceiver_With_Data+0x4>
     9b6:	60 93 81 02 	sts	0x0281, r22
     9ba:	fc 01       	movw	r30, r24
     9bc:	20 81       	ld	r18, Z
     9be:	20 93 82 02 	sts	0x0282, r18
     9c2:	20 fd       	sbrc	r18, 0
     9c4:	0c c0       	rjmp	.+24     	; 0x9de <TWI_Start_Transceiver_With_Data+0x32>
     9c6:	62 30       	cpi	r22, 0x02	; 2
     9c8:	50 f0       	brcs	.+20     	; 0x9de <TWI_Start_Transceiver_With_Data+0x32>
     9ca:	dc 01       	movw	r26, r24
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	e3 e8       	ldi	r30, 0x83	; 131
     9d0:	f2 e0       	ldi	r31, 0x02	; 2
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	9d 91       	ld	r25, X+
     9d6:	91 93       	st	Z+, r25
     9d8:	8f 5f       	subi	r24, 0xFF	; 255
     9da:	86 13       	cpse	r24, r22
     9dc:	fb cf       	rjmp	.-10     	; 0x9d4 <TWI_Start_Transceiver_With_Data+0x28>
     9de:	10 92 80 02 	sts	0x0280, r1
     9e2:	88 ef       	ldi	r24, 0xF8	; 248
     9e4:	80 93 07 02 	sts	0x0207, r24
     9e8:	85 ea       	ldi	r24, 0xA5	; 165
     9ea:	80 93 bc 00 	sts	0x00BC, r24
     9ee:	08 95       	ret

000009f0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     9f0:	1f 92       	push	r1
     9f2:	0f 92       	push	r0
     9f4:	0f b6       	in	r0, 0x3f	; 63
     9f6:	0f 92       	push	r0
     9f8:	11 24       	eor	r1, r1
     9fa:	0b b6       	in	r0, 0x3b	; 59
     9fc:	0f 92       	push	r0
     9fe:	2f 93       	push	r18
     a00:	3f 93       	push	r19
     a02:	8f 93       	push	r24
     a04:	9f 93       	push	r25
     a06:	af 93       	push	r26
     a08:	bf 93       	push	r27
     a0a:	ef 93       	push	r30
     a0c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     a0e:	80 91 b9 00 	lds	r24, 0x00B9
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	fc 01       	movw	r30, r24
     a16:	38 97       	sbiw	r30, 0x08	; 8
     a18:	e1 35       	cpi	r30, 0x51	; 81
     a1a:	f1 05       	cpc	r31, r1
     a1c:	08 f0       	brcs	.+2      	; 0xa20 <__vector_39+0x30>
     a1e:	55 c0       	rjmp	.+170    	; 0xaca <__vector_39+0xda>
     a20:	ee 58       	subi	r30, 0x8E	; 142
     a22:	ff 4f       	sbci	r31, 0xFF	; 255
     a24:	83 c2       	rjmp	.+1286   	; 0xf2c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a26:	10 92 7f 02 	sts	0x027F, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a2a:	e0 91 7f 02 	lds	r30, 0x027F
     a2e:	80 91 81 02 	lds	r24, 0x0281
     a32:	e8 17       	cp	r30, r24
     a34:	70 f4       	brcc	.+28     	; 0xa52 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	8e 0f       	add	r24, r30
     a3a:	80 93 7f 02 	sts	0x027F, r24
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	ee 57       	subi	r30, 0x7E	; 126
     a42:	fd 4f       	sbci	r31, 0xFD	; 253
     a44:	80 81       	ld	r24, Z
     a46:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a4a:	85 e8       	ldi	r24, 0x85	; 133
     a4c:	80 93 bc 00 	sts	0x00BC, r24
     a50:	43 c0       	rjmp	.+134    	; 0xad8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a52:	80 91 80 02 	lds	r24, 0x0280
     a56:	81 60       	ori	r24, 0x01	; 1
     a58:	80 93 80 02 	sts	0x0280, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a5c:	84 e9       	ldi	r24, 0x94	; 148
     a5e:	80 93 bc 00 	sts	0x00BC, r24
     a62:	3a c0       	rjmp	.+116    	; 0xad8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a64:	e0 91 7f 02 	lds	r30, 0x027F
     a68:	81 e0       	ldi	r24, 0x01	; 1
     a6a:	8e 0f       	add	r24, r30
     a6c:	80 93 7f 02 	sts	0x027F, r24
     a70:	80 91 bb 00 	lds	r24, 0x00BB
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	ee 57       	subi	r30, 0x7E	; 126
     a78:	fd 4f       	sbci	r31, 0xFD	; 253
     a7a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a7c:	20 91 7f 02 	lds	r18, 0x027F
     a80:	30 e0       	ldi	r19, 0x00	; 0
     a82:	80 91 81 02 	lds	r24, 0x0281
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	01 97       	sbiw	r24, 0x01	; 1
     a8a:	28 17       	cp	r18, r24
     a8c:	39 07       	cpc	r19, r25
     a8e:	24 f4       	brge	.+8      	; 0xa98 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a90:	85 ec       	ldi	r24, 0xC5	; 197
     a92:	80 93 bc 00 	sts	0x00BC, r24
     a96:	20 c0       	rjmp	.+64     	; 0xad8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a98:	85 e8       	ldi	r24, 0x85	; 133
     a9a:	80 93 bc 00 	sts	0x00BC, r24
     a9e:	1c c0       	rjmp	.+56     	; 0xad8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     aa0:	80 91 bb 00 	lds	r24, 0x00BB
     aa4:	e0 91 7f 02 	lds	r30, 0x027F
     aa8:	f0 e0       	ldi	r31, 0x00	; 0
     aaa:	ee 57       	subi	r30, 0x7E	; 126
     aac:	fd 4f       	sbci	r31, 0xFD	; 253
     aae:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ab0:	80 91 80 02 	lds	r24, 0x0280
     ab4:	81 60       	ori	r24, 0x01	; 1
     ab6:	80 93 80 02 	sts	0x0280, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aba:	84 e9       	ldi	r24, 0x94	; 148
     abc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ac0:	0b c0       	rjmp	.+22     	; 0xad8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ac2:	85 ea       	ldi	r24, 0xA5	; 165
     ac4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ac8:	07 c0       	rjmp	.+14     	; 0xad8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     aca:	80 91 b9 00 	lds	r24, 0x00B9
     ace:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ad2:	84 e0       	ldi	r24, 0x04	; 4
     ad4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ad8:	ff 91       	pop	r31
     ada:	ef 91       	pop	r30
     adc:	bf 91       	pop	r27
     ade:	af 91       	pop	r26
     ae0:	9f 91       	pop	r25
     ae2:	8f 91       	pop	r24
     ae4:	3f 91       	pop	r19
     ae6:	2f 91       	pop	r18
     ae8:	0f 90       	pop	r0
     aea:	0b be       	out	0x3b, r0	; 59
     aec:	0f 90       	pop	r0
     aee:	0f be       	out	0x3f, r0	; 63
     af0:	0f 90       	pop	r0
     af2:	1f 90       	pop	r1
     af4:	18 95       	reti

00000af6 <__subsf3>:
     af6:	50 58       	subi	r21, 0x80	; 128

00000af8 <__addsf3>:
     af8:	bb 27       	eor	r27, r27
     afa:	aa 27       	eor	r26, r26
     afc:	0e d0       	rcall	.+28     	; 0xb1a <__addsf3x>
     afe:	75 c1       	rjmp	.+746    	; 0xdea <__fp_round>
     b00:	66 d1       	rcall	.+716    	; 0xdce <__fp_pscA>
     b02:	30 f0       	brcs	.+12     	; 0xb10 <__addsf3+0x18>
     b04:	6b d1       	rcall	.+726    	; 0xddc <__fp_pscB>
     b06:	20 f0       	brcs	.+8      	; 0xb10 <__addsf3+0x18>
     b08:	31 f4       	brne	.+12     	; 0xb16 <__addsf3+0x1e>
     b0a:	9f 3f       	cpi	r25, 0xFF	; 255
     b0c:	11 f4       	brne	.+4      	; 0xb12 <__addsf3+0x1a>
     b0e:	1e f4       	brtc	.+6      	; 0xb16 <__addsf3+0x1e>
     b10:	5b c1       	rjmp	.+694    	; 0xdc8 <__fp_nan>
     b12:	0e f4       	brtc	.+2      	; 0xb16 <__addsf3+0x1e>
     b14:	e0 95       	com	r30
     b16:	e7 fb       	bst	r30, 7
     b18:	51 c1       	rjmp	.+674    	; 0xdbc <__fp_inf>

00000b1a <__addsf3x>:
     b1a:	e9 2f       	mov	r30, r25
     b1c:	77 d1       	rcall	.+750    	; 0xe0c <__fp_split3>
     b1e:	80 f3       	brcs	.-32     	; 0xb00 <__addsf3+0x8>
     b20:	ba 17       	cp	r27, r26
     b22:	62 07       	cpc	r22, r18
     b24:	73 07       	cpc	r23, r19
     b26:	84 07       	cpc	r24, r20
     b28:	95 07       	cpc	r25, r21
     b2a:	18 f0       	brcs	.+6      	; 0xb32 <__addsf3x+0x18>
     b2c:	71 f4       	brne	.+28     	; 0xb4a <__addsf3x+0x30>
     b2e:	9e f5       	brtc	.+102    	; 0xb96 <__addsf3x+0x7c>
     b30:	8f c1       	rjmp	.+798    	; 0xe50 <__fp_zero>
     b32:	0e f4       	brtc	.+2      	; 0xb36 <__addsf3x+0x1c>
     b34:	e0 95       	com	r30
     b36:	0b 2e       	mov	r0, r27
     b38:	ba 2f       	mov	r27, r26
     b3a:	a0 2d       	mov	r26, r0
     b3c:	0b 01       	movw	r0, r22
     b3e:	b9 01       	movw	r22, r18
     b40:	90 01       	movw	r18, r0
     b42:	0c 01       	movw	r0, r24
     b44:	ca 01       	movw	r24, r20
     b46:	a0 01       	movw	r20, r0
     b48:	11 24       	eor	r1, r1
     b4a:	ff 27       	eor	r31, r31
     b4c:	59 1b       	sub	r21, r25
     b4e:	99 f0       	breq	.+38     	; 0xb76 <__addsf3x+0x5c>
     b50:	59 3f       	cpi	r21, 0xF9	; 249
     b52:	50 f4       	brcc	.+20     	; 0xb68 <__addsf3x+0x4e>
     b54:	50 3e       	cpi	r21, 0xE0	; 224
     b56:	68 f1       	brcs	.+90     	; 0xbb2 <__addsf3x+0x98>
     b58:	1a 16       	cp	r1, r26
     b5a:	f0 40       	sbci	r31, 0x00	; 0
     b5c:	a2 2f       	mov	r26, r18
     b5e:	23 2f       	mov	r18, r19
     b60:	34 2f       	mov	r19, r20
     b62:	44 27       	eor	r20, r20
     b64:	58 5f       	subi	r21, 0xF8	; 248
     b66:	f3 cf       	rjmp	.-26     	; 0xb4e <__addsf3x+0x34>
     b68:	46 95       	lsr	r20
     b6a:	37 95       	ror	r19
     b6c:	27 95       	ror	r18
     b6e:	a7 95       	ror	r26
     b70:	f0 40       	sbci	r31, 0x00	; 0
     b72:	53 95       	inc	r21
     b74:	c9 f7       	brne	.-14     	; 0xb68 <__addsf3x+0x4e>
     b76:	7e f4       	brtc	.+30     	; 0xb96 <__addsf3x+0x7c>
     b78:	1f 16       	cp	r1, r31
     b7a:	ba 0b       	sbc	r27, r26
     b7c:	62 0b       	sbc	r22, r18
     b7e:	73 0b       	sbc	r23, r19
     b80:	84 0b       	sbc	r24, r20
     b82:	ba f0       	brmi	.+46     	; 0xbb2 <__addsf3x+0x98>
     b84:	91 50       	subi	r25, 0x01	; 1
     b86:	a1 f0       	breq	.+40     	; 0xbb0 <__addsf3x+0x96>
     b88:	ff 0f       	add	r31, r31
     b8a:	bb 1f       	adc	r27, r27
     b8c:	66 1f       	adc	r22, r22
     b8e:	77 1f       	adc	r23, r23
     b90:	88 1f       	adc	r24, r24
     b92:	c2 f7       	brpl	.-16     	; 0xb84 <__addsf3x+0x6a>
     b94:	0e c0       	rjmp	.+28     	; 0xbb2 <__addsf3x+0x98>
     b96:	ba 0f       	add	r27, r26
     b98:	62 1f       	adc	r22, r18
     b9a:	73 1f       	adc	r23, r19
     b9c:	84 1f       	adc	r24, r20
     b9e:	48 f4       	brcc	.+18     	; 0xbb2 <__addsf3x+0x98>
     ba0:	87 95       	ror	r24
     ba2:	77 95       	ror	r23
     ba4:	67 95       	ror	r22
     ba6:	b7 95       	ror	r27
     ba8:	f7 95       	ror	r31
     baa:	9e 3f       	cpi	r25, 0xFE	; 254
     bac:	08 f0       	brcs	.+2      	; 0xbb0 <__addsf3x+0x96>
     bae:	b3 cf       	rjmp	.-154    	; 0xb16 <__addsf3+0x1e>
     bb0:	93 95       	inc	r25
     bb2:	88 0f       	add	r24, r24
     bb4:	08 f0       	brcs	.+2      	; 0xbb8 <__addsf3x+0x9e>
     bb6:	99 27       	eor	r25, r25
     bb8:	ee 0f       	add	r30, r30
     bba:	97 95       	ror	r25
     bbc:	87 95       	ror	r24
     bbe:	08 95       	ret

00000bc0 <__cmpsf2>:
     bc0:	d9 d0       	rcall	.+434    	; 0xd74 <__fp_cmp>
     bc2:	08 f4       	brcc	.+2      	; 0xbc6 <__cmpsf2+0x6>
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	08 95       	ret

00000bc8 <__divsf3>:
     bc8:	0c d0       	rcall	.+24     	; 0xbe2 <__divsf3x>
     bca:	0f c1       	rjmp	.+542    	; 0xdea <__fp_round>
     bcc:	07 d1       	rcall	.+526    	; 0xddc <__fp_pscB>
     bce:	40 f0       	brcs	.+16     	; 0xbe0 <__divsf3+0x18>
     bd0:	fe d0       	rcall	.+508    	; 0xdce <__fp_pscA>
     bd2:	30 f0       	brcs	.+12     	; 0xbe0 <__divsf3+0x18>
     bd4:	21 f4       	brne	.+8      	; 0xbde <__divsf3+0x16>
     bd6:	5f 3f       	cpi	r21, 0xFF	; 255
     bd8:	19 f0       	breq	.+6      	; 0xbe0 <__divsf3+0x18>
     bda:	f0 c0       	rjmp	.+480    	; 0xdbc <__fp_inf>
     bdc:	51 11       	cpse	r21, r1
     bde:	39 c1       	rjmp	.+626    	; 0xe52 <__fp_szero>
     be0:	f3 c0       	rjmp	.+486    	; 0xdc8 <__fp_nan>

00000be2 <__divsf3x>:
     be2:	14 d1       	rcall	.+552    	; 0xe0c <__fp_split3>
     be4:	98 f3       	brcs	.-26     	; 0xbcc <__divsf3+0x4>

00000be6 <__divsf3_pse>:
     be6:	99 23       	and	r25, r25
     be8:	c9 f3       	breq	.-14     	; 0xbdc <__divsf3+0x14>
     bea:	55 23       	and	r21, r21
     bec:	b1 f3       	breq	.-20     	; 0xbda <__divsf3+0x12>
     bee:	95 1b       	sub	r25, r21
     bf0:	55 0b       	sbc	r21, r21
     bf2:	bb 27       	eor	r27, r27
     bf4:	aa 27       	eor	r26, r26
     bf6:	62 17       	cp	r22, r18
     bf8:	73 07       	cpc	r23, r19
     bfa:	84 07       	cpc	r24, r20
     bfc:	38 f0       	brcs	.+14     	; 0xc0c <__divsf3_pse+0x26>
     bfe:	9f 5f       	subi	r25, 0xFF	; 255
     c00:	5f 4f       	sbci	r21, 0xFF	; 255
     c02:	22 0f       	add	r18, r18
     c04:	33 1f       	adc	r19, r19
     c06:	44 1f       	adc	r20, r20
     c08:	aa 1f       	adc	r26, r26
     c0a:	a9 f3       	breq	.-22     	; 0xbf6 <__divsf3_pse+0x10>
     c0c:	33 d0       	rcall	.+102    	; 0xc74 <__divsf3_pse+0x8e>
     c0e:	0e 2e       	mov	r0, r30
     c10:	3a f0       	brmi	.+14     	; 0xc20 <__divsf3_pse+0x3a>
     c12:	e0 e8       	ldi	r30, 0x80	; 128
     c14:	30 d0       	rcall	.+96     	; 0xc76 <__divsf3_pse+0x90>
     c16:	91 50       	subi	r25, 0x01	; 1
     c18:	50 40       	sbci	r21, 0x00	; 0
     c1a:	e6 95       	lsr	r30
     c1c:	00 1c       	adc	r0, r0
     c1e:	ca f7       	brpl	.-14     	; 0xc12 <__divsf3_pse+0x2c>
     c20:	29 d0       	rcall	.+82     	; 0xc74 <__divsf3_pse+0x8e>
     c22:	fe 2f       	mov	r31, r30
     c24:	27 d0       	rcall	.+78     	; 0xc74 <__divsf3_pse+0x8e>
     c26:	66 0f       	add	r22, r22
     c28:	77 1f       	adc	r23, r23
     c2a:	88 1f       	adc	r24, r24
     c2c:	bb 1f       	adc	r27, r27
     c2e:	26 17       	cp	r18, r22
     c30:	37 07       	cpc	r19, r23
     c32:	48 07       	cpc	r20, r24
     c34:	ab 07       	cpc	r26, r27
     c36:	b0 e8       	ldi	r27, 0x80	; 128
     c38:	09 f0       	breq	.+2      	; 0xc3c <__divsf3_pse+0x56>
     c3a:	bb 0b       	sbc	r27, r27
     c3c:	80 2d       	mov	r24, r0
     c3e:	bf 01       	movw	r22, r30
     c40:	ff 27       	eor	r31, r31
     c42:	93 58       	subi	r25, 0x83	; 131
     c44:	5f 4f       	sbci	r21, 0xFF	; 255
     c46:	2a f0       	brmi	.+10     	; 0xc52 <__divsf3_pse+0x6c>
     c48:	9e 3f       	cpi	r25, 0xFE	; 254
     c4a:	51 05       	cpc	r21, r1
     c4c:	68 f0       	brcs	.+26     	; 0xc68 <__divsf3_pse+0x82>
     c4e:	b6 c0       	rjmp	.+364    	; 0xdbc <__fp_inf>
     c50:	00 c1       	rjmp	.+512    	; 0xe52 <__fp_szero>
     c52:	5f 3f       	cpi	r21, 0xFF	; 255
     c54:	ec f3       	brlt	.-6      	; 0xc50 <__divsf3_pse+0x6a>
     c56:	98 3e       	cpi	r25, 0xE8	; 232
     c58:	dc f3       	brlt	.-10     	; 0xc50 <__divsf3_pse+0x6a>
     c5a:	86 95       	lsr	r24
     c5c:	77 95       	ror	r23
     c5e:	67 95       	ror	r22
     c60:	b7 95       	ror	r27
     c62:	f7 95       	ror	r31
     c64:	9f 5f       	subi	r25, 0xFF	; 255
     c66:	c9 f7       	brne	.-14     	; 0xc5a <__divsf3_pse+0x74>
     c68:	88 0f       	add	r24, r24
     c6a:	91 1d       	adc	r25, r1
     c6c:	96 95       	lsr	r25
     c6e:	87 95       	ror	r24
     c70:	97 f9       	bld	r25, 7
     c72:	08 95       	ret
     c74:	e1 e0       	ldi	r30, 0x01	; 1
     c76:	66 0f       	add	r22, r22
     c78:	77 1f       	adc	r23, r23
     c7a:	88 1f       	adc	r24, r24
     c7c:	bb 1f       	adc	r27, r27
     c7e:	62 17       	cp	r22, r18
     c80:	73 07       	cpc	r23, r19
     c82:	84 07       	cpc	r24, r20
     c84:	ba 07       	cpc	r27, r26
     c86:	20 f0       	brcs	.+8      	; 0xc90 <__divsf3_pse+0xaa>
     c88:	62 1b       	sub	r22, r18
     c8a:	73 0b       	sbc	r23, r19
     c8c:	84 0b       	sbc	r24, r20
     c8e:	ba 0b       	sbc	r27, r26
     c90:	ee 1f       	adc	r30, r30
     c92:	88 f7       	brcc	.-30     	; 0xc76 <__divsf3_pse+0x90>
     c94:	e0 95       	com	r30
     c96:	08 95       	ret

00000c98 <__fixsfsi>:
     c98:	04 d0       	rcall	.+8      	; 0xca2 <__fixunssfsi>
     c9a:	68 94       	set
     c9c:	b1 11       	cpse	r27, r1
     c9e:	d9 c0       	rjmp	.+434    	; 0xe52 <__fp_szero>
     ca0:	08 95       	ret

00000ca2 <__fixunssfsi>:
     ca2:	bc d0       	rcall	.+376    	; 0xe1c <__fp_splitA>
     ca4:	88 f0       	brcs	.+34     	; 0xcc8 <__fixunssfsi+0x26>
     ca6:	9f 57       	subi	r25, 0x7F	; 127
     ca8:	90 f0       	brcs	.+36     	; 0xcce <__fixunssfsi+0x2c>
     caa:	b9 2f       	mov	r27, r25
     cac:	99 27       	eor	r25, r25
     cae:	b7 51       	subi	r27, 0x17	; 23
     cb0:	a0 f0       	brcs	.+40     	; 0xcda <__fixunssfsi+0x38>
     cb2:	d1 f0       	breq	.+52     	; 0xce8 <__fixunssfsi+0x46>
     cb4:	66 0f       	add	r22, r22
     cb6:	77 1f       	adc	r23, r23
     cb8:	88 1f       	adc	r24, r24
     cba:	99 1f       	adc	r25, r25
     cbc:	1a f0       	brmi	.+6      	; 0xcc4 <__fixunssfsi+0x22>
     cbe:	ba 95       	dec	r27
     cc0:	c9 f7       	brne	.-14     	; 0xcb4 <__fixunssfsi+0x12>
     cc2:	12 c0       	rjmp	.+36     	; 0xce8 <__fixunssfsi+0x46>
     cc4:	b1 30       	cpi	r27, 0x01	; 1
     cc6:	81 f0       	breq	.+32     	; 0xce8 <__fixunssfsi+0x46>
     cc8:	c3 d0       	rcall	.+390    	; 0xe50 <__fp_zero>
     cca:	b1 e0       	ldi	r27, 0x01	; 1
     ccc:	08 95       	ret
     cce:	c0 c0       	rjmp	.+384    	; 0xe50 <__fp_zero>
     cd0:	67 2f       	mov	r22, r23
     cd2:	78 2f       	mov	r23, r24
     cd4:	88 27       	eor	r24, r24
     cd6:	b8 5f       	subi	r27, 0xF8	; 248
     cd8:	39 f0       	breq	.+14     	; 0xce8 <__fixunssfsi+0x46>
     cda:	b9 3f       	cpi	r27, 0xF9	; 249
     cdc:	cc f3       	brlt	.-14     	; 0xcd0 <__fixunssfsi+0x2e>
     cde:	86 95       	lsr	r24
     ce0:	77 95       	ror	r23
     ce2:	67 95       	ror	r22
     ce4:	b3 95       	inc	r27
     ce6:	d9 f7       	brne	.-10     	; 0xcde <__fixunssfsi+0x3c>
     ce8:	3e f4       	brtc	.+14     	; 0xcf8 <__fixunssfsi+0x56>
     cea:	90 95       	com	r25
     cec:	80 95       	com	r24
     cee:	70 95       	com	r23
     cf0:	61 95       	neg	r22
     cf2:	7f 4f       	sbci	r23, 0xFF	; 255
     cf4:	8f 4f       	sbci	r24, 0xFF	; 255
     cf6:	9f 4f       	sbci	r25, 0xFF	; 255
     cf8:	08 95       	ret

00000cfa <__floatunsisf>:
     cfa:	e8 94       	clt
     cfc:	09 c0       	rjmp	.+18     	; 0xd10 <__floatsisf+0x12>

00000cfe <__floatsisf>:
     cfe:	97 fb       	bst	r25, 7
     d00:	3e f4       	brtc	.+14     	; 0xd10 <__floatsisf+0x12>
     d02:	90 95       	com	r25
     d04:	80 95       	com	r24
     d06:	70 95       	com	r23
     d08:	61 95       	neg	r22
     d0a:	7f 4f       	sbci	r23, 0xFF	; 255
     d0c:	8f 4f       	sbci	r24, 0xFF	; 255
     d0e:	9f 4f       	sbci	r25, 0xFF	; 255
     d10:	99 23       	and	r25, r25
     d12:	a9 f0       	breq	.+42     	; 0xd3e <__floatsisf+0x40>
     d14:	f9 2f       	mov	r31, r25
     d16:	96 e9       	ldi	r25, 0x96	; 150
     d18:	bb 27       	eor	r27, r27
     d1a:	93 95       	inc	r25
     d1c:	f6 95       	lsr	r31
     d1e:	87 95       	ror	r24
     d20:	77 95       	ror	r23
     d22:	67 95       	ror	r22
     d24:	b7 95       	ror	r27
     d26:	f1 11       	cpse	r31, r1
     d28:	f8 cf       	rjmp	.-16     	; 0xd1a <__floatsisf+0x1c>
     d2a:	fa f4       	brpl	.+62     	; 0xd6a <__floatsisf+0x6c>
     d2c:	bb 0f       	add	r27, r27
     d2e:	11 f4       	brne	.+4      	; 0xd34 <__floatsisf+0x36>
     d30:	60 ff       	sbrs	r22, 0
     d32:	1b c0       	rjmp	.+54     	; 0xd6a <__floatsisf+0x6c>
     d34:	6f 5f       	subi	r22, 0xFF	; 255
     d36:	7f 4f       	sbci	r23, 0xFF	; 255
     d38:	8f 4f       	sbci	r24, 0xFF	; 255
     d3a:	9f 4f       	sbci	r25, 0xFF	; 255
     d3c:	16 c0       	rjmp	.+44     	; 0xd6a <__floatsisf+0x6c>
     d3e:	88 23       	and	r24, r24
     d40:	11 f0       	breq	.+4      	; 0xd46 <__floatsisf+0x48>
     d42:	96 e9       	ldi	r25, 0x96	; 150
     d44:	11 c0       	rjmp	.+34     	; 0xd68 <__floatsisf+0x6a>
     d46:	77 23       	and	r23, r23
     d48:	21 f0       	breq	.+8      	; 0xd52 <__floatsisf+0x54>
     d4a:	9e e8       	ldi	r25, 0x8E	; 142
     d4c:	87 2f       	mov	r24, r23
     d4e:	76 2f       	mov	r23, r22
     d50:	05 c0       	rjmp	.+10     	; 0xd5c <__floatsisf+0x5e>
     d52:	66 23       	and	r22, r22
     d54:	71 f0       	breq	.+28     	; 0xd72 <__floatsisf+0x74>
     d56:	96 e8       	ldi	r25, 0x86	; 134
     d58:	86 2f       	mov	r24, r22
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	60 e0       	ldi	r22, 0x00	; 0
     d5e:	2a f0       	brmi	.+10     	; 0xd6a <__floatsisf+0x6c>
     d60:	9a 95       	dec	r25
     d62:	66 0f       	add	r22, r22
     d64:	77 1f       	adc	r23, r23
     d66:	88 1f       	adc	r24, r24
     d68:	da f7       	brpl	.-10     	; 0xd60 <__floatsisf+0x62>
     d6a:	88 0f       	add	r24, r24
     d6c:	96 95       	lsr	r25
     d6e:	87 95       	ror	r24
     d70:	97 f9       	bld	r25, 7
     d72:	08 95       	ret

00000d74 <__fp_cmp>:
     d74:	99 0f       	add	r25, r25
     d76:	00 08       	sbc	r0, r0
     d78:	55 0f       	add	r21, r21
     d7a:	aa 0b       	sbc	r26, r26
     d7c:	e0 e8       	ldi	r30, 0x80	; 128
     d7e:	fe ef       	ldi	r31, 0xFE	; 254
     d80:	16 16       	cp	r1, r22
     d82:	17 06       	cpc	r1, r23
     d84:	e8 07       	cpc	r30, r24
     d86:	f9 07       	cpc	r31, r25
     d88:	c0 f0       	brcs	.+48     	; 0xdba <__fp_cmp+0x46>
     d8a:	12 16       	cp	r1, r18
     d8c:	13 06       	cpc	r1, r19
     d8e:	e4 07       	cpc	r30, r20
     d90:	f5 07       	cpc	r31, r21
     d92:	98 f0       	brcs	.+38     	; 0xdba <__fp_cmp+0x46>
     d94:	62 1b       	sub	r22, r18
     d96:	73 0b       	sbc	r23, r19
     d98:	84 0b       	sbc	r24, r20
     d9a:	95 0b       	sbc	r25, r21
     d9c:	39 f4       	brne	.+14     	; 0xdac <__fp_cmp+0x38>
     d9e:	0a 26       	eor	r0, r26
     da0:	61 f0       	breq	.+24     	; 0xdba <__fp_cmp+0x46>
     da2:	23 2b       	or	r18, r19
     da4:	24 2b       	or	r18, r20
     da6:	25 2b       	or	r18, r21
     da8:	21 f4       	brne	.+8      	; 0xdb2 <__fp_cmp+0x3e>
     daa:	08 95       	ret
     dac:	0a 26       	eor	r0, r26
     dae:	09 f4       	brne	.+2      	; 0xdb2 <__fp_cmp+0x3e>
     db0:	a1 40       	sbci	r26, 0x01	; 1
     db2:	a6 95       	lsr	r26
     db4:	8f ef       	ldi	r24, 0xFF	; 255
     db6:	81 1d       	adc	r24, r1
     db8:	81 1d       	adc	r24, r1
     dba:	08 95       	ret

00000dbc <__fp_inf>:
     dbc:	97 f9       	bld	r25, 7
     dbe:	9f 67       	ori	r25, 0x7F	; 127
     dc0:	80 e8       	ldi	r24, 0x80	; 128
     dc2:	70 e0       	ldi	r23, 0x00	; 0
     dc4:	60 e0       	ldi	r22, 0x00	; 0
     dc6:	08 95       	ret

00000dc8 <__fp_nan>:
     dc8:	9f ef       	ldi	r25, 0xFF	; 255
     dca:	80 ec       	ldi	r24, 0xC0	; 192
     dcc:	08 95       	ret

00000dce <__fp_pscA>:
     dce:	00 24       	eor	r0, r0
     dd0:	0a 94       	dec	r0
     dd2:	16 16       	cp	r1, r22
     dd4:	17 06       	cpc	r1, r23
     dd6:	18 06       	cpc	r1, r24
     dd8:	09 06       	cpc	r0, r25
     dda:	08 95       	ret

00000ddc <__fp_pscB>:
     ddc:	00 24       	eor	r0, r0
     dde:	0a 94       	dec	r0
     de0:	12 16       	cp	r1, r18
     de2:	13 06       	cpc	r1, r19
     de4:	14 06       	cpc	r1, r20
     de6:	05 06       	cpc	r0, r21
     de8:	08 95       	ret

00000dea <__fp_round>:
     dea:	09 2e       	mov	r0, r25
     dec:	03 94       	inc	r0
     dee:	00 0c       	add	r0, r0
     df0:	11 f4       	brne	.+4      	; 0xdf6 <__fp_round+0xc>
     df2:	88 23       	and	r24, r24
     df4:	52 f0       	brmi	.+20     	; 0xe0a <__fp_round+0x20>
     df6:	bb 0f       	add	r27, r27
     df8:	40 f4       	brcc	.+16     	; 0xe0a <__fp_round+0x20>
     dfa:	bf 2b       	or	r27, r31
     dfc:	11 f4       	brne	.+4      	; 0xe02 <__fp_round+0x18>
     dfe:	60 ff       	sbrs	r22, 0
     e00:	04 c0       	rjmp	.+8      	; 0xe0a <__fp_round+0x20>
     e02:	6f 5f       	subi	r22, 0xFF	; 255
     e04:	7f 4f       	sbci	r23, 0xFF	; 255
     e06:	8f 4f       	sbci	r24, 0xFF	; 255
     e08:	9f 4f       	sbci	r25, 0xFF	; 255
     e0a:	08 95       	ret

00000e0c <__fp_split3>:
     e0c:	57 fd       	sbrc	r21, 7
     e0e:	90 58       	subi	r25, 0x80	; 128
     e10:	44 0f       	add	r20, r20
     e12:	55 1f       	adc	r21, r21
     e14:	59 f0       	breq	.+22     	; 0xe2c <__fp_splitA+0x10>
     e16:	5f 3f       	cpi	r21, 0xFF	; 255
     e18:	71 f0       	breq	.+28     	; 0xe36 <__fp_splitA+0x1a>
     e1a:	47 95       	ror	r20

00000e1c <__fp_splitA>:
     e1c:	88 0f       	add	r24, r24
     e1e:	97 fb       	bst	r25, 7
     e20:	99 1f       	adc	r25, r25
     e22:	61 f0       	breq	.+24     	; 0xe3c <__fp_splitA+0x20>
     e24:	9f 3f       	cpi	r25, 0xFF	; 255
     e26:	79 f0       	breq	.+30     	; 0xe46 <__fp_splitA+0x2a>
     e28:	87 95       	ror	r24
     e2a:	08 95       	ret
     e2c:	12 16       	cp	r1, r18
     e2e:	13 06       	cpc	r1, r19
     e30:	14 06       	cpc	r1, r20
     e32:	55 1f       	adc	r21, r21
     e34:	f2 cf       	rjmp	.-28     	; 0xe1a <__fp_split3+0xe>
     e36:	46 95       	lsr	r20
     e38:	f1 df       	rcall	.-30     	; 0xe1c <__fp_splitA>
     e3a:	08 c0       	rjmp	.+16     	; 0xe4c <__fp_splitA+0x30>
     e3c:	16 16       	cp	r1, r22
     e3e:	17 06       	cpc	r1, r23
     e40:	18 06       	cpc	r1, r24
     e42:	99 1f       	adc	r25, r25
     e44:	f1 cf       	rjmp	.-30     	; 0xe28 <__fp_splitA+0xc>
     e46:	86 95       	lsr	r24
     e48:	71 05       	cpc	r23, r1
     e4a:	61 05       	cpc	r22, r1
     e4c:	08 94       	sec
     e4e:	08 95       	ret

00000e50 <__fp_zero>:
     e50:	e8 94       	clt

00000e52 <__fp_szero>:
     e52:	bb 27       	eor	r27, r27
     e54:	66 27       	eor	r22, r22
     e56:	77 27       	eor	r23, r23
     e58:	cb 01       	movw	r24, r22
     e5a:	97 f9       	bld	r25, 7
     e5c:	08 95       	ret

00000e5e <__gesf2>:
     e5e:	8a df       	rcall	.-236    	; 0xd74 <__fp_cmp>
     e60:	08 f4       	brcc	.+2      	; 0xe64 <__gesf2+0x6>
     e62:	8f ef       	ldi	r24, 0xFF	; 255
     e64:	08 95       	ret

00000e66 <__mulsf3>:
     e66:	0b d0       	rcall	.+22     	; 0xe7e <__mulsf3x>
     e68:	c0 cf       	rjmp	.-128    	; 0xdea <__fp_round>
     e6a:	b1 df       	rcall	.-158    	; 0xdce <__fp_pscA>
     e6c:	28 f0       	brcs	.+10     	; 0xe78 <__mulsf3+0x12>
     e6e:	b6 df       	rcall	.-148    	; 0xddc <__fp_pscB>
     e70:	18 f0       	brcs	.+6      	; 0xe78 <__mulsf3+0x12>
     e72:	95 23       	and	r25, r21
     e74:	09 f0       	breq	.+2      	; 0xe78 <__mulsf3+0x12>
     e76:	a2 cf       	rjmp	.-188    	; 0xdbc <__fp_inf>
     e78:	a7 cf       	rjmp	.-178    	; 0xdc8 <__fp_nan>
     e7a:	11 24       	eor	r1, r1
     e7c:	ea cf       	rjmp	.-44     	; 0xe52 <__fp_szero>

00000e7e <__mulsf3x>:
     e7e:	c6 df       	rcall	.-116    	; 0xe0c <__fp_split3>
     e80:	a0 f3       	brcs	.-24     	; 0xe6a <__mulsf3+0x4>

00000e82 <__mulsf3_pse>:
     e82:	95 9f       	mul	r25, r21
     e84:	d1 f3       	breq	.-12     	; 0xe7a <__mulsf3+0x14>
     e86:	95 0f       	add	r25, r21
     e88:	50 e0       	ldi	r21, 0x00	; 0
     e8a:	55 1f       	adc	r21, r21
     e8c:	62 9f       	mul	r22, r18
     e8e:	f0 01       	movw	r30, r0
     e90:	72 9f       	mul	r23, r18
     e92:	bb 27       	eor	r27, r27
     e94:	f0 0d       	add	r31, r0
     e96:	b1 1d       	adc	r27, r1
     e98:	63 9f       	mul	r22, r19
     e9a:	aa 27       	eor	r26, r26
     e9c:	f0 0d       	add	r31, r0
     e9e:	b1 1d       	adc	r27, r1
     ea0:	aa 1f       	adc	r26, r26
     ea2:	64 9f       	mul	r22, r20
     ea4:	66 27       	eor	r22, r22
     ea6:	b0 0d       	add	r27, r0
     ea8:	a1 1d       	adc	r26, r1
     eaa:	66 1f       	adc	r22, r22
     eac:	82 9f       	mul	r24, r18
     eae:	22 27       	eor	r18, r18
     eb0:	b0 0d       	add	r27, r0
     eb2:	a1 1d       	adc	r26, r1
     eb4:	62 1f       	adc	r22, r18
     eb6:	73 9f       	mul	r23, r19
     eb8:	b0 0d       	add	r27, r0
     eba:	a1 1d       	adc	r26, r1
     ebc:	62 1f       	adc	r22, r18
     ebe:	83 9f       	mul	r24, r19
     ec0:	a0 0d       	add	r26, r0
     ec2:	61 1d       	adc	r22, r1
     ec4:	22 1f       	adc	r18, r18
     ec6:	74 9f       	mul	r23, r20
     ec8:	33 27       	eor	r19, r19
     eca:	a0 0d       	add	r26, r0
     ecc:	61 1d       	adc	r22, r1
     ece:	23 1f       	adc	r18, r19
     ed0:	84 9f       	mul	r24, r20
     ed2:	60 0d       	add	r22, r0
     ed4:	21 1d       	adc	r18, r1
     ed6:	82 2f       	mov	r24, r18
     ed8:	76 2f       	mov	r23, r22
     eda:	6a 2f       	mov	r22, r26
     edc:	11 24       	eor	r1, r1
     ede:	9f 57       	subi	r25, 0x7F	; 127
     ee0:	50 40       	sbci	r21, 0x00	; 0
     ee2:	8a f0       	brmi	.+34     	; 0xf06 <__mulsf3_pse+0x84>
     ee4:	e1 f0       	breq	.+56     	; 0xf1e <__mulsf3_pse+0x9c>
     ee6:	88 23       	and	r24, r24
     ee8:	4a f0       	brmi	.+18     	; 0xefc <__mulsf3_pse+0x7a>
     eea:	ee 0f       	add	r30, r30
     eec:	ff 1f       	adc	r31, r31
     eee:	bb 1f       	adc	r27, r27
     ef0:	66 1f       	adc	r22, r22
     ef2:	77 1f       	adc	r23, r23
     ef4:	88 1f       	adc	r24, r24
     ef6:	91 50       	subi	r25, 0x01	; 1
     ef8:	50 40       	sbci	r21, 0x00	; 0
     efa:	a9 f7       	brne	.-22     	; 0xee6 <__mulsf3_pse+0x64>
     efc:	9e 3f       	cpi	r25, 0xFE	; 254
     efe:	51 05       	cpc	r21, r1
     f00:	70 f0       	brcs	.+28     	; 0xf1e <__mulsf3_pse+0x9c>
     f02:	5c cf       	rjmp	.-328    	; 0xdbc <__fp_inf>
     f04:	a6 cf       	rjmp	.-180    	; 0xe52 <__fp_szero>
     f06:	5f 3f       	cpi	r21, 0xFF	; 255
     f08:	ec f3       	brlt	.-6      	; 0xf04 <__mulsf3_pse+0x82>
     f0a:	98 3e       	cpi	r25, 0xE8	; 232
     f0c:	dc f3       	brlt	.-10     	; 0xf04 <__mulsf3_pse+0x82>
     f0e:	86 95       	lsr	r24
     f10:	77 95       	ror	r23
     f12:	67 95       	ror	r22
     f14:	b7 95       	ror	r27
     f16:	f7 95       	ror	r31
     f18:	e7 95       	ror	r30
     f1a:	9f 5f       	subi	r25, 0xFF	; 255
     f1c:	c1 f7       	brne	.-16     	; 0xf0e <__mulsf3_pse+0x8c>
     f1e:	fe 2b       	or	r31, r30
     f20:	88 0f       	add	r24, r24
     f22:	91 1d       	adc	r25, r1
     f24:	96 95       	lsr	r25
     f26:	87 95       	ror	r24
     f28:	97 f9       	bld	r25, 7
     f2a:	08 95       	ret

00000f2c <__tablejump2__>:
     f2c:	ee 0f       	add	r30, r30
     f2e:	ff 1f       	adc	r31, r31

00000f30 <__tablejump__>:
     f30:	05 90       	lpm	r0, Z+
     f32:	f4 91       	lpm	r31, Z
     f34:	e0 2d       	mov	r30, r0
     f36:	19 94       	eijmp

00000f38 <fdevopen>:
     f38:	0f 93       	push	r16
     f3a:	1f 93       	push	r17
     f3c:	cf 93       	push	r28
     f3e:	df 93       	push	r29
     f40:	ec 01       	movw	r28, r24
     f42:	8b 01       	movw	r16, r22
     f44:	00 97       	sbiw	r24, 0x00	; 0
     f46:	31 f4       	brne	.+12     	; 0xf54 <fdevopen+0x1c>
     f48:	61 15       	cp	r22, r1
     f4a:	71 05       	cpc	r23, r1
     f4c:	19 f4       	brne	.+6      	; 0xf54 <fdevopen+0x1c>
     f4e:	80 e0       	ldi	r24, 0x00	; 0
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	37 c0       	rjmp	.+110    	; 0xfc2 <fdevopen+0x8a>
     f54:	6e e0       	ldi	r22, 0x0E	; 14
     f56:	70 e0       	ldi	r23, 0x00	; 0
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	63 d2       	rcall	.+1222   	; 0x1424 <calloc>
     f5e:	fc 01       	movw	r30, r24
     f60:	00 97       	sbiw	r24, 0x00	; 0
     f62:	a9 f3       	breq	.-22     	; 0xf4e <fdevopen+0x16>
     f64:	80 e8       	ldi	r24, 0x80	; 128
     f66:	83 83       	std	Z+3, r24	; 0x03
     f68:	01 15       	cp	r16, r1
     f6a:	11 05       	cpc	r17, r1
     f6c:	71 f0       	breq	.+28     	; 0xf8a <fdevopen+0x52>
     f6e:	13 87       	std	Z+11, r17	; 0x0b
     f70:	02 87       	std	Z+10, r16	; 0x0a
     f72:	81 e8       	ldi	r24, 0x81	; 129
     f74:	83 83       	std	Z+3, r24	; 0x03
     f76:	80 91 8d 02 	lds	r24, 0x028D
     f7a:	90 91 8e 02 	lds	r25, 0x028E
     f7e:	89 2b       	or	r24, r25
     f80:	21 f4       	brne	.+8      	; 0xf8a <fdevopen+0x52>
     f82:	f0 93 8e 02 	sts	0x028E, r31
     f86:	e0 93 8d 02 	sts	0x028D, r30
     f8a:	20 97       	sbiw	r28, 0x00	; 0
     f8c:	c9 f0       	breq	.+50     	; 0xfc0 <fdevopen+0x88>
     f8e:	d1 87       	std	Z+9, r29	; 0x09
     f90:	c0 87       	std	Z+8, r28	; 0x08
     f92:	83 81       	ldd	r24, Z+3	; 0x03
     f94:	82 60       	ori	r24, 0x02	; 2
     f96:	83 83       	std	Z+3, r24	; 0x03
     f98:	80 91 8f 02 	lds	r24, 0x028F
     f9c:	90 91 90 02 	lds	r25, 0x0290
     fa0:	89 2b       	or	r24, r25
     fa2:	71 f4       	brne	.+28     	; 0xfc0 <fdevopen+0x88>
     fa4:	f0 93 90 02 	sts	0x0290, r31
     fa8:	e0 93 8f 02 	sts	0x028F, r30
     fac:	80 91 91 02 	lds	r24, 0x0291
     fb0:	90 91 92 02 	lds	r25, 0x0292
     fb4:	89 2b       	or	r24, r25
     fb6:	21 f4       	brne	.+8      	; 0xfc0 <fdevopen+0x88>
     fb8:	f0 93 92 02 	sts	0x0292, r31
     fbc:	e0 93 91 02 	sts	0x0291, r30
     fc0:	cf 01       	movw	r24, r30
     fc2:	df 91       	pop	r29
     fc4:	cf 91       	pop	r28
     fc6:	1f 91       	pop	r17
     fc8:	0f 91       	pop	r16
     fca:	08 95       	ret

00000fcc <printf>:
     fcc:	cf 93       	push	r28
     fce:	df 93       	push	r29
     fd0:	cd b7       	in	r28, 0x3d	; 61
     fd2:	de b7       	in	r29, 0x3e	; 62
     fd4:	fe 01       	movw	r30, r28
     fd6:	36 96       	adiw	r30, 0x06	; 6
     fd8:	61 91       	ld	r22, Z+
     fda:	71 91       	ld	r23, Z+
     fdc:	af 01       	movw	r20, r30
     fde:	80 91 8f 02 	lds	r24, 0x028F
     fe2:	90 91 90 02 	lds	r25, 0x0290
     fe6:	30 d0       	rcall	.+96     	; 0x1048 <vfprintf>
     fe8:	df 91       	pop	r29
     fea:	cf 91       	pop	r28
     fec:	08 95       	ret

00000fee <puts>:
     fee:	0f 93       	push	r16
     ff0:	1f 93       	push	r17
     ff2:	cf 93       	push	r28
     ff4:	df 93       	push	r29
     ff6:	e0 91 8f 02 	lds	r30, 0x028F
     ffa:	f0 91 90 02 	lds	r31, 0x0290
     ffe:	23 81       	ldd	r18, Z+3	; 0x03
    1000:	21 ff       	sbrs	r18, 1
    1002:	1b c0       	rjmp	.+54     	; 0x103a <puts+0x4c>
    1004:	ec 01       	movw	r28, r24
    1006:	00 e0       	ldi	r16, 0x00	; 0
    1008:	10 e0       	ldi	r17, 0x00	; 0
    100a:	89 91       	ld	r24, Y+
    100c:	60 91 8f 02 	lds	r22, 0x028F
    1010:	70 91 90 02 	lds	r23, 0x0290
    1014:	db 01       	movw	r26, r22
    1016:	18 96       	adiw	r26, 0x08	; 8
    1018:	ed 91       	ld	r30, X+
    101a:	fc 91       	ld	r31, X
    101c:	19 97       	sbiw	r26, 0x09	; 9
    101e:	88 23       	and	r24, r24
    1020:	31 f0       	breq	.+12     	; 0x102e <puts+0x40>
    1022:	19 95       	eicall
    1024:	89 2b       	or	r24, r25
    1026:	89 f3       	breq	.-30     	; 0x100a <puts+0x1c>
    1028:	0f ef       	ldi	r16, 0xFF	; 255
    102a:	1f ef       	ldi	r17, 0xFF	; 255
    102c:	ee cf       	rjmp	.-36     	; 0x100a <puts+0x1c>
    102e:	8a e0       	ldi	r24, 0x0A	; 10
    1030:	19 95       	eicall
    1032:	89 2b       	or	r24, r25
    1034:	11 f4       	brne	.+4      	; 0x103a <puts+0x4c>
    1036:	c8 01       	movw	r24, r16
    1038:	02 c0       	rjmp	.+4      	; 0x103e <puts+0x50>
    103a:	8f ef       	ldi	r24, 0xFF	; 255
    103c:	9f ef       	ldi	r25, 0xFF	; 255
    103e:	df 91       	pop	r29
    1040:	cf 91       	pop	r28
    1042:	1f 91       	pop	r17
    1044:	0f 91       	pop	r16
    1046:	08 95       	ret

00001048 <vfprintf>:
    1048:	2f 92       	push	r2
    104a:	3f 92       	push	r3
    104c:	4f 92       	push	r4
    104e:	5f 92       	push	r5
    1050:	6f 92       	push	r6
    1052:	7f 92       	push	r7
    1054:	8f 92       	push	r8
    1056:	9f 92       	push	r9
    1058:	af 92       	push	r10
    105a:	bf 92       	push	r11
    105c:	cf 92       	push	r12
    105e:	df 92       	push	r13
    1060:	ef 92       	push	r14
    1062:	ff 92       	push	r15
    1064:	0f 93       	push	r16
    1066:	1f 93       	push	r17
    1068:	cf 93       	push	r28
    106a:	df 93       	push	r29
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
    1070:	2c 97       	sbiw	r28, 0x0c	; 12
    1072:	0f b6       	in	r0, 0x3f	; 63
    1074:	f8 94       	cli
    1076:	de bf       	out	0x3e, r29	; 62
    1078:	0f be       	out	0x3f, r0	; 63
    107a:	cd bf       	out	0x3d, r28	; 61
    107c:	7c 01       	movw	r14, r24
    107e:	6b 01       	movw	r12, r22
    1080:	8a 01       	movw	r16, r20
    1082:	fc 01       	movw	r30, r24
    1084:	17 82       	std	Z+7, r1	; 0x07
    1086:	16 82       	std	Z+6, r1	; 0x06
    1088:	83 81       	ldd	r24, Z+3	; 0x03
    108a:	81 ff       	sbrs	r24, 1
    108c:	b0 c1       	rjmp	.+864    	; 0x13ee <vfprintf+0x3a6>
    108e:	ce 01       	movw	r24, r28
    1090:	01 96       	adiw	r24, 0x01	; 1
    1092:	4c 01       	movw	r8, r24
    1094:	f7 01       	movw	r30, r14
    1096:	93 81       	ldd	r25, Z+3	; 0x03
    1098:	f6 01       	movw	r30, r12
    109a:	93 fd       	sbrc	r25, 3
    109c:	85 91       	lpm	r24, Z+
    109e:	93 ff       	sbrs	r25, 3
    10a0:	81 91       	ld	r24, Z+
    10a2:	6f 01       	movw	r12, r30
    10a4:	88 23       	and	r24, r24
    10a6:	09 f4       	brne	.+2      	; 0x10aa <vfprintf+0x62>
    10a8:	9e c1       	rjmp	.+828    	; 0x13e6 <vfprintf+0x39e>
    10aa:	85 32       	cpi	r24, 0x25	; 37
    10ac:	39 f4       	brne	.+14     	; 0x10bc <vfprintf+0x74>
    10ae:	93 fd       	sbrc	r25, 3
    10b0:	85 91       	lpm	r24, Z+
    10b2:	93 ff       	sbrs	r25, 3
    10b4:	81 91       	ld	r24, Z+
    10b6:	6f 01       	movw	r12, r30
    10b8:	85 32       	cpi	r24, 0x25	; 37
    10ba:	21 f4       	brne	.+8      	; 0x10c4 <vfprintf+0x7c>
    10bc:	b7 01       	movw	r22, r14
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	0f d3       	rcall	.+1566   	; 0x16e0 <fputc>
    10c2:	e8 cf       	rjmp	.-48     	; 0x1094 <vfprintf+0x4c>
    10c4:	51 2c       	mov	r5, r1
    10c6:	31 2c       	mov	r3, r1
    10c8:	20 e0       	ldi	r18, 0x00	; 0
    10ca:	20 32       	cpi	r18, 0x20	; 32
    10cc:	a0 f4       	brcc	.+40     	; 0x10f6 <vfprintf+0xae>
    10ce:	8b 32       	cpi	r24, 0x2B	; 43
    10d0:	69 f0       	breq	.+26     	; 0x10ec <vfprintf+0xa4>
    10d2:	30 f4       	brcc	.+12     	; 0x10e0 <vfprintf+0x98>
    10d4:	80 32       	cpi	r24, 0x20	; 32
    10d6:	59 f0       	breq	.+22     	; 0x10ee <vfprintf+0xa6>
    10d8:	83 32       	cpi	r24, 0x23	; 35
    10da:	69 f4       	brne	.+26     	; 0x10f6 <vfprintf+0xae>
    10dc:	20 61       	ori	r18, 0x10	; 16
    10de:	2c c0       	rjmp	.+88     	; 0x1138 <vfprintf+0xf0>
    10e0:	8d 32       	cpi	r24, 0x2D	; 45
    10e2:	39 f0       	breq	.+14     	; 0x10f2 <vfprintf+0xaa>
    10e4:	80 33       	cpi	r24, 0x30	; 48
    10e6:	39 f4       	brne	.+14     	; 0x10f6 <vfprintf+0xae>
    10e8:	21 60       	ori	r18, 0x01	; 1
    10ea:	26 c0       	rjmp	.+76     	; 0x1138 <vfprintf+0xf0>
    10ec:	22 60       	ori	r18, 0x02	; 2
    10ee:	24 60       	ori	r18, 0x04	; 4
    10f0:	23 c0       	rjmp	.+70     	; 0x1138 <vfprintf+0xf0>
    10f2:	28 60       	ori	r18, 0x08	; 8
    10f4:	21 c0       	rjmp	.+66     	; 0x1138 <vfprintf+0xf0>
    10f6:	27 fd       	sbrc	r18, 7
    10f8:	27 c0       	rjmp	.+78     	; 0x1148 <vfprintf+0x100>
    10fa:	30 ed       	ldi	r19, 0xD0	; 208
    10fc:	38 0f       	add	r19, r24
    10fe:	3a 30       	cpi	r19, 0x0A	; 10
    1100:	78 f4       	brcc	.+30     	; 0x1120 <vfprintf+0xd8>
    1102:	26 ff       	sbrs	r18, 6
    1104:	06 c0       	rjmp	.+12     	; 0x1112 <vfprintf+0xca>
    1106:	fa e0       	ldi	r31, 0x0A	; 10
    1108:	5f 9e       	mul	r5, r31
    110a:	30 0d       	add	r19, r0
    110c:	11 24       	eor	r1, r1
    110e:	53 2e       	mov	r5, r19
    1110:	13 c0       	rjmp	.+38     	; 0x1138 <vfprintf+0xf0>
    1112:	8a e0       	ldi	r24, 0x0A	; 10
    1114:	38 9e       	mul	r3, r24
    1116:	30 0d       	add	r19, r0
    1118:	11 24       	eor	r1, r1
    111a:	33 2e       	mov	r3, r19
    111c:	20 62       	ori	r18, 0x20	; 32
    111e:	0c c0       	rjmp	.+24     	; 0x1138 <vfprintf+0xf0>
    1120:	8e 32       	cpi	r24, 0x2E	; 46
    1122:	21 f4       	brne	.+8      	; 0x112c <vfprintf+0xe4>
    1124:	26 fd       	sbrc	r18, 6
    1126:	5f c1       	rjmp	.+702    	; 0x13e6 <vfprintf+0x39e>
    1128:	20 64       	ori	r18, 0x40	; 64
    112a:	06 c0       	rjmp	.+12     	; 0x1138 <vfprintf+0xf0>
    112c:	8c 36       	cpi	r24, 0x6C	; 108
    112e:	11 f4       	brne	.+4      	; 0x1134 <vfprintf+0xec>
    1130:	20 68       	ori	r18, 0x80	; 128
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <vfprintf+0xf0>
    1134:	88 36       	cpi	r24, 0x68	; 104
    1136:	41 f4       	brne	.+16     	; 0x1148 <vfprintf+0x100>
    1138:	f6 01       	movw	r30, r12
    113a:	93 fd       	sbrc	r25, 3
    113c:	85 91       	lpm	r24, Z+
    113e:	93 ff       	sbrs	r25, 3
    1140:	81 91       	ld	r24, Z+
    1142:	6f 01       	movw	r12, r30
    1144:	81 11       	cpse	r24, r1
    1146:	c1 cf       	rjmp	.-126    	; 0x10ca <vfprintf+0x82>
    1148:	98 2f       	mov	r25, r24
    114a:	9f 7d       	andi	r25, 0xDF	; 223
    114c:	95 54       	subi	r25, 0x45	; 69
    114e:	93 30       	cpi	r25, 0x03	; 3
    1150:	28 f4       	brcc	.+10     	; 0x115c <vfprintf+0x114>
    1152:	0c 5f       	subi	r16, 0xFC	; 252
    1154:	1f 4f       	sbci	r17, 0xFF	; 255
    1156:	ff e3       	ldi	r31, 0x3F	; 63
    1158:	f9 83       	std	Y+1, r31	; 0x01
    115a:	0d c0       	rjmp	.+26     	; 0x1176 <vfprintf+0x12e>
    115c:	83 36       	cpi	r24, 0x63	; 99
    115e:	31 f0       	breq	.+12     	; 0x116c <vfprintf+0x124>
    1160:	83 37       	cpi	r24, 0x73	; 115
    1162:	71 f0       	breq	.+28     	; 0x1180 <vfprintf+0x138>
    1164:	83 35       	cpi	r24, 0x53	; 83
    1166:	09 f0       	breq	.+2      	; 0x116a <vfprintf+0x122>
    1168:	57 c0       	rjmp	.+174    	; 0x1218 <vfprintf+0x1d0>
    116a:	21 c0       	rjmp	.+66     	; 0x11ae <vfprintf+0x166>
    116c:	f8 01       	movw	r30, r16
    116e:	80 81       	ld	r24, Z
    1170:	89 83       	std	Y+1, r24	; 0x01
    1172:	0e 5f       	subi	r16, 0xFE	; 254
    1174:	1f 4f       	sbci	r17, 0xFF	; 255
    1176:	44 24       	eor	r4, r4
    1178:	43 94       	inc	r4
    117a:	51 2c       	mov	r5, r1
    117c:	54 01       	movw	r10, r8
    117e:	14 c0       	rjmp	.+40     	; 0x11a8 <vfprintf+0x160>
    1180:	38 01       	movw	r6, r16
    1182:	f2 e0       	ldi	r31, 0x02	; 2
    1184:	6f 0e       	add	r6, r31
    1186:	71 1c       	adc	r7, r1
    1188:	f8 01       	movw	r30, r16
    118a:	a0 80       	ld	r10, Z
    118c:	b1 80       	ldd	r11, Z+1	; 0x01
    118e:	26 ff       	sbrs	r18, 6
    1190:	03 c0       	rjmp	.+6      	; 0x1198 <vfprintf+0x150>
    1192:	65 2d       	mov	r22, r5
    1194:	70 e0       	ldi	r23, 0x00	; 0
    1196:	02 c0       	rjmp	.+4      	; 0x119c <vfprintf+0x154>
    1198:	6f ef       	ldi	r22, 0xFF	; 255
    119a:	7f ef       	ldi	r23, 0xFF	; 255
    119c:	c5 01       	movw	r24, r10
    119e:	2c 87       	std	Y+12, r18	; 0x0c
    11a0:	94 d2       	rcall	.+1320   	; 0x16ca <strnlen>
    11a2:	2c 01       	movw	r4, r24
    11a4:	83 01       	movw	r16, r6
    11a6:	2c 85       	ldd	r18, Y+12	; 0x0c
    11a8:	2f 77       	andi	r18, 0x7F	; 127
    11aa:	22 2e       	mov	r2, r18
    11ac:	16 c0       	rjmp	.+44     	; 0x11da <vfprintf+0x192>
    11ae:	38 01       	movw	r6, r16
    11b0:	f2 e0       	ldi	r31, 0x02	; 2
    11b2:	6f 0e       	add	r6, r31
    11b4:	71 1c       	adc	r7, r1
    11b6:	f8 01       	movw	r30, r16
    11b8:	a0 80       	ld	r10, Z
    11ba:	b1 80       	ldd	r11, Z+1	; 0x01
    11bc:	26 ff       	sbrs	r18, 6
    11be:	03 c0       	rjmp	.+6      	; 0x11c6 <vfprintf+0x17e>
    11c0:	65 2d       	mov	r22, r5
    11c2:	70 e0       	ldi	r23, 0x00	; 0
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <vfprintf+0x182>
    11c6:	6f ef       	ldi	r22, 0xFF	; 255
    11c8:	7f ef       	ldi	r23, 0xFF	; 255
    11ca:	c5 01       	movw	r24, r10
    11cc:	2c 87       	std	Y+12, r18	; 0x0c
    11ce:	6b d2       	rcall	.+1238   	; 0x16a6 <strnlen_P>
    11d0:	2c 01       	movw	r4, r24
    11d2:	2c 85       	ldd	r18, Y+12	; 0x0c
    11d4:	20 68       	ori	r18, 0x80	; 128
    11d6:	22 2e       	mov	r2, r18
    11d8:	83 01       	movw	r16, r6
    11da:	23 fc       	sbrc	r2, 3
    11dc:	19 c0       	rjmp	.+50     	; 0x1210 <vfprintf+0x1c8>
    11de:	83 2d       	mov	r24, r3
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	48 16       	cp	r4, r24
    11e4:	59 06       	cpc	r5, r25
    11e6:	a0 f4       	brcc	.+40     	; 0x1210 <vfprintf+0x1c8>
    11e8:	b7 01       	movw	r22, r14
    11ea:	80 e2       	ldi	r24, 0x20	; 32
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	78 d2       	rcall	.+1264   	; 0x16e0 <fputc>
    11f0:	3a 94       	dec	r3
    11f2:	f5 cf       	rjmp	.-22     	; 0x11de <vfprintf+0x196>
    11f4:	f5 01       	movw	r30, r10
    11f6:	27 fc       	sbrc	r2, 7
    11f8:	85 91       	lpm	r24, Z+
    11fa:	27 fe       	sbrs	r2, 7
    11fc:	81 91       	ld	r24, Z+
    11fe:	5f 01       	movw	r10, r30
    1200:	b7 01       	movw	r22, r14
    1202:	90 e0       	ldi	r25, 0x00	; 0
    1204:	6d d2       	rcall	.+1242   	; 0x16e0 <fputc>
    1206:	31 10       	cpse	r3, r1
    1208:	3a 94       	dec	r3
    120a:	f1 e0       	ldi	r31, 0x01	; 1
    120c:	4f 1a       	sub	r4, r31
    120e:	51 08       	sbc	r5, r1
    1210:	41 14       	cp	r4, r1
    1212:	51 04       	cpc	r5, r1
    1214:	79 f7       	brne	.-34     	; 0x11f4 <vfprintf+0x1ac>
    1216:	de c0       	rjmp	.+444    	; 0x13d4 <vfprintf+0x38c>
    1218:	84 36       	cpi	r24, 0x64	; 100
    121a:	11 f0       	breq	.+4      	; 0x1220 <vfprintf+0x1d8>
    121c:	89 36       	cpi	r24, 0x69	; 105
    121e:	31 f5       	brne	.+76     	; 0x126c <vfprintf+0x224>
    1220:	f8 01       	movw	r30, r16
    1222:	27 ff       	sbrs	r18, 7
    1224:	07 c0       	rjmp	.+14     	; 0x1234 <vfprintf+0x1ec>
    1226:	60 81       	ld	r22, Z
    1228:	71 81       	ldd	r23, Z+1	; 0x01
    122a:	82 81       	ldd	r24, Z+2	; 0x02
    122c:	93 81       	ldd	r25, Z+3	; 0x03
    122e:	0c 5f       	subi	r16, 0xFC	; 252
    1230:	1f 4f       	sbci	r17, 0xFF	; 255
    1232:	08 c0       	rjmp	.+16     	; 0x1244 <vfprintf+0x1fc>
    1234:	60 81       	ld	r22, Z
    1236:	71 81       	ldd	r23, Z+1	; 0x01
    1238:	88 27       	eor	r24, r24
    123a:	77 fd       	sbrc	r23, 7
    123c:	80 95       	com	r24
    123e:	98 2f       	mov	r25, r24
    1240:	0e 5f       	subi	r16, 0xFE	; 254
    1242:	1f 4f       	sbci	r17, 0xFF	; 255
    1244:	2f 76       	andi	r18, 0x6F	; 111
    1246:	b2 2e       	mov	r11, r18
    1248:	97 ff       	sbrs	r25, 7
    124a:	09 c0       	rjmp	.+18     	; 0x125e <vfprintf+0x216>
    124c:	90 95       	com	r25
    124e:	80 95       	com	r24
    1250:	70 95       	com	r23
    1252:	61 95       	neg	r22
    1254:	7f 4f       	sbci	r23, 0xFF	; 255
    1256:	8f 4f       	sbci	r24, 0xFF	; 255
    1258:	9f 4f       	sbci	r25, 0xFF	; 255
    125a:	20 68       	ori	r18, 0x80	; 128
    125c:	b2 2e       	mov	r11, r18
    125e:	2a e0       	ldi	r18, 0x0A	; 10
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	a4 01       	movw	r20, r8
    1264:	6f d2       	rcall	.+1246   	; 0x1744 <__ultoa_invert>
    1266:	a8 2e       	mov	r10, r24
    1268:	a8 18       	sub	r10, r8
    126a:	43 c0       	rjmp	.+134    	; 0x12f2 <vfprintf+0x2aa>
    126c:	85 37       	cpi	r24, 0x75	; 117
    126e:	29 f4       	brne	.+10     	; 0x127a <vfprintf+0x232>
    1270:	2f 7e       	andi	r18, 0xEF	; 239
    1272:	b2 2e       	mov	r11, r18
    1274:	2a e0       	ldi	r18, 0x0A	; 10
    1276:	30 e0       	ldi	r19, 0x00	; 0
    1278:	25 c0       	rjmp	.+74     	; 0x12c4 <vfprintf+0x27c>
    127a:	f2 2f       	mov	r31, r18
    127c:	f9 7f       	andi	r31, 0xF9	; 249
    127e:	bf 2e       	mov	r11, r31
    1280:	8f 36       	cpi	r24, 0x6F	; 111
    1282:	c1 f0       	breq	.+48     	; 0x12b4 <vfprintf+0x26c>
    1284:	18 f4       	brcc	.+6      	; 0x128c <vfprintf+0x244>
    1286:	88 35       	cpi	r24, 0x58	; 88
    1288:	79 f0       	breq	.+30     	; 0x12a8 <vfprintf+0x260>
    128a:	ad c0       	rjmp	.+346    	; 0x13e6 <vfprintf+0x39e>
    128c:	80 37       	cpi	r24, 0x70	; 112
    128e:	19 f0       	breq	.+6      	; 0x1296 <vfprintf+0x24e>
    1290:	88 37       	cpi	r24, 0x78	; 120
    1292:	21 f0       	breq	.+8      	; 0x129c <vfprintf+0x254>
    1294:	a8 c0       	rjmp	.+336    	; 0x13e6 <vfprintf+0x39e>
    1296:	2f 2f       	mov	r18, r31
    1298:	20 61       	ori	r18, 0x10	; 16
    129a:	b2 2e       	mov	r11, r18
    129c:	b4 fe       	sbrs	r11, 4
    129e:	0d c0       	rjmp	.+26     	; 0x12ba <vfprintf+0x272>
    12a0:	8b 2d       	mov	r24, r11
    12a2:	84 60       	ori	r24, 0x04	; 4
    12a4:	b8 2e       	mov	r11, r24
    12a6:	09 c0       	rjmp	.+18     	; 0x12ba <vfprintf+0x272>
    12a8:	24 ff       	sbrs	r18, 4
    12aa:	0a c0       	rjmp	.+20     	; 0x12c0 <vfprintf+0x278>
    12ac:	9f 2f       	mov	r25, r31
    12ae:	96 60       	ori	r25, 0x06	; 6
    12b0:	b9 2e       	mov	r11, r25
    12b2:	06 c0       	rjmp	.+12     	; 0x12c0 <vfprintf+0x278>
    12b4:	28 e0       	ldi	r18, 0x08	; 8
    12b6:	30 e0       	ldi	r19, 0x00	; 0
    12b8:	05 c0       	rjmp	.+10     	; 0x12c4 <vfprintf+0x27c>
    12ba:	20 e1       	ldi	r18, 0x10	; 16
    12bc:	30 e0       	ldi	r19, 0x00	; 0
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <vfprintf+0x27c>
    12c0:	20 e1       	ldi	r18, 0x10	; 16
    12c2:	32 e0       	ldi	r19, 0x02	; 2
    12c4:	f8 01       	movw	r30, r16
    12c6:	b7 fe       	sbrs	r11, 7
    12c8:	07 c0       	rjmp	.+14     	; 0x12d8 <vfprintf+0x290>
    12ca:	60 81       	ld	r22, Z
    12cc:	71 81       	ldd	r23, Z+1	; 0x01
    12ce:	82 81       	ldd	r24, Z+2	; 0x02
    12d0:	93 81       	ldd	r25, Z+3	; 0x03
    12d2:	0c 5f       	subi	r16, 0xFC	; 252
    12d4:	1f 4f       	sbci	r17, 0xFF	; 255
    12d6:	06 c0       	rjmp	.+12     	; 0x12e4 <vfprintf+0x29c>
    12d8:	60 81       	ld	r22, Z
    12da:	71 81       	ldd	r23, Z+1	; 0x01
    12dc:	80 e0       	ldi	r24, 0x00	; 0
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	0e 5f       	subi	r16, 0xFE	; 254
    12e2:	1f 4f       	sbci	r17, 0xFF	; 255
    12e4:	a4 01       	movw	r20, r8
    12e6:	2e d2       	rcall	.+1116   	; 0x1744 <__ultoa_invert>
    12e8:	a8 2e       	mov	r10, r24
    12ea:	a8 18       	sub	r10, r8
    12ec:	fb 2d       	mov	r31, r11
    12ee:	ff 77       	andi	r31, 0x7F	; 127
    12f0:	bf 2e       	mov	r11, r31
    12f2:	b6 fe       	sbrs	r11, 6
    12f4:	0b c0       	rjmp	.+22     	; 0x130c <vfprintf+0x2c4>
    12f6:	2b 2d       	mov	r18, r11
    12f8:	2e 7f       	andi	r18, 0xFE	; 254
    12fa:	a5 14       	cp	r10, r5
    12fc:	50 f4       	brcc	.+20     	; 0x1312 <vfprintf+0x2ca>
    12fe:	b4 fe       	sbrs	r11, 4
    1300:	0a c0       	rjmp	.+20     	; 0x1316 <vfprintf+0x2ce>
    1302:	b2 fc       	sbrc	r11, 2
    1304:	08 c0       	rjmp	.+16     	; 0x1316 <vfprintf+0x2ce>
    1306:	2b 2d       	mov	r18, r11
    1308:	2e 7e       	andi	r18, 0xEE	; 238
    130a:	05 c0       	rjmp	.+10     	; 0x1316 <vfprintf+0x2ce>
    130c:	7a 2c       	mov	r7, r10
    130e:	2b 2d       	mov	r18, r11
    1310:	03 c0       	rjmp	.+6      	; 0x1318 <vfprintf+0x2d0>
    1312:	7a 2c       	mov	r7, r10
    1314:	01 c0       	rjmp	.+2      	; 0x1318 <vfprintf+0x2d0>
    1316:	75 2c       	mov	r7, r5
    1318:	24 ff       	sbrs	r18, 4
    131a:	0d c0       	rjmp	.+26     	; 0x1336 <vfprintf+0x2ee>
    131c:	fe 01       	movw	r30, r28
    131e:	ea 0d       	add	r30, r10
    1320:	f1 1d       	adc	r31, r1
    1322:	80 81       	ld	r24, Z
    1324:	80 33       	cpi	r24, 0x30	; 48
    1326:	11 f4       	brne	.+4      	; 0x132c <vfprintf+0x2e4>
    1328:	29 7e       	andi	r18, 0xE9	; 233
    132a:	09 c0       	rjmp	.+18     	; 0x133e <vfprintf+0x2f6>
    132c:	22 ff       	sbrs	r18, 2
    132e:	06 c0       	rjmp	.+12     	; 0x133c <vfprintf+0x2f4>
    1330:	73 94       	inc	r7
    1332:	73 94       	inc	r7
    1334:	04 c0       	rjmp	.+8      	; 0x133e <vfprintf+0x2f6>
    1336:	82 2f       	mov	r24, r18
    1338:	86 78       	andi	r24, 0x86	; 134
    133a:	09 f0       	breq	.+2      	; 0x133e <vfprintf+0x2f6>
    133c:	73 94       	inc	r7
    133e:	23 fd       	sbrc	r18, 3
    1340:	12 c0       	rjmp	.+36     	; 0x1366 <vfprintf+0x31e>
    1342:	20 ff       	sbrs	r18, 0
    1344:	06 c0       	rjmp	.+12     	; 0x1352 <vfprintf+0x30a>
    1346:	5a 2c       	mov	r5, r10
    1348:	73 14       	cp	r7, r3
    134a:	18 f4       	brcc	.+6      	; 0x1352 <vfprintf+0x30a>
    134c:	53 0c       	add	r5, r3
    134e:	57 18       	sub	r5, r7
    1350:	73 2c       	mov	r7, r3
    1352:	73 14       	cp	r7, r3
    1354:	60 f4       	brcc	.+24     	; 0x136e <vfprintf+0x326>
    1356:	b7 01       	movw	r22, r14
    1358:	80 e2       	ldi	r24, 0x20	; 32
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	2c 87       	std	Y+12, r18	; 0x0c
    135e:	c0 d1       	rcall	.+896    	; 0x16e0 <fputc>
    1360:	73 94       	inc	r7
    1362:	2c 85       	ldd	r18, Y+12	; 0x0c
    1364:	f6 cf       	rjmp	.-20     	; 0x1352 <vfprintf+0x30a>
    1366:	73 14       	cp	r7, r3
    1368:	10 f4       	brcc	.+4      	; 0x136e <vfprintf+0x326>
    136a:	37 18       	sub	r3, r7
    136c:	01 c0       	rjmp	.+2      	; 0x1370 <vfprintf+0x328>
    136e:	31 2c       	mov	r3, r1
    1370:	24 ff       	sbrs	r18, 4
    1372:	11 c0       	rjmp	.+34     	; 0x1396 <vfprintf+0x34e>
    1374:	b7 01       	movw	r22, r14
    1376:	80 e3       	ldi	r24, 0x30	; 48
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	2c 87       	std	Y+12, r18	; 0x0c
    137c:	b1 d1       	rcall	.+866    	; 0x16e0 <fputc>
    137e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1380:	22 ff       	sbrs	r18, 2
    1382:	16 c0       	rjmp	.+44     	; 0x13b0 <vfprintf+0x368>
    1384:	21 ff       	sbrs	r18, 1
    1386:	03 c0       	rjmp	.+6      	; 0x138e <vfprintf+0x346>
    1388:	88 e5       	ldi	r24, 0x58	; 88
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <vfprintf+0x34a>
    138e:	88 e7       	ldi	r24, 0x78	; 120
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	b7 01       	movw	r22, r14
    1394:	0c c0       	rjmp	.+24     	; 0x13ae <vfprintf+0x366>
    1396:	82 2f       	mov	r24, r18
    1398:	86 78       	andi	r24, 0x86	; 134
    139a:	51 f0       	breq	.+20     	; 0x13b0 <vfprintf+0x368>
    139c:	21 fd       	sbrc	r18, 1
    139e:	02 c0       	rjmp	.+4      	; 0x13a4 <vfprintf+0x35c>
    13a0:	80 e2       	ldi	r24, 0x20	; 32
    13a2:	01 c0       	rjmp	.+2      	; 0x13a6 <vfprintf+0x35e>
    13a4:	8b e2       	ldi	r24, 0x2B	; 43
    13a6:	27 fd       	sbrc	r18, 7
    13a8:	8d e2       	ldi	r24, 0x2D	; 45
    13aa:	b7 01       	movw	r22, r14
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	98 d1       	rcall	.+816    	; 0x16e0 <fputc>
    13b0:	a5 14       	cp	r10, r5
    13b2:	30 f4       	brcc	.+12     	; 0x13c0 <vfprintf+0x378>
    13b4:	b7 01       	movw	r22, r14
    13b6:	80 e3       	ldi	r24, 0x30	; 48
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	92 d1       	rcall	.+804    	; 0x16e0 <fputc>
    13bc:	5a 94       	dec	r5
    13be:	f8 cf       	rjmp	.-16     	; 0x13b0 <vfprintf+0x368>
    13c0:	aa 94       	dec	r10
    13c2:	f4 01       	movw	r30, r8
    13c4:	ea 0d       	add	r30, r10
    13c6:	f1 1d       	adc	r31, r1
    13c8:	80 81       	ld	r24, Z
    13ca:	b7 01       	movw	r22, r14
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	88 d1       	rcall	.+784    	; 0x16e0 <fputc>
    13d0:	a1 10       	cpse	r10, r1
    13d2:	f6 cf       	rjmp	.-20     	; 0x13c0 <vfprintf+0x378>
    13d4:	33 20       	and	r3, r3
    13d6:	09 f4       	brne	.+2      	; 0x13da <vfprintf+0x392>
    13d8:	5d ce       	rjmp	.-838    	; 0x1094 <vfprintf+0x4c>
    13da:	b7 01       	movw	r22, r14
    13dc:	80 e2       	ldi	r24, 0x20	; 32
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	7f d1       	rcall	.+766    	; 0x16e0 <fputc>
    13e2:	3a 94       	dec	r3
    13e4:	f7 cf       	rjmp	.-18     	; 0x13d4 <vfprintf+0x38c>
    13e6:	f7 01       	movw	r30, r14
    13e8:	86 81       	ldd	r24, Z+6	; 0x06
    13ea:	97 81       	ldd	r25, Z+7	; 0x07
    13ec:	02 c0       	rjmp	.+4      	; 0x13f2 <vfprintf+0x3aa>
    13ee:	8f ef       	ldi	r24, 0xFF	; 255
    13f0:	9f ef       	ldi	r25, 0xFF	; 255
    13f2:	2c 96       	adiw	r28, 0x0c	; 12
    13f4:	0f b6       	in	r0, 0x3f	; 63
    13f6:	f8 94       	cli
    13f8:	de bf       	out	0x3e, r29	; 62
    13fa:	0f be       	out	0x3f, r0	; 63
    13fc:	cd bf       	out	0x3d, r28	; 61
    13fe:	df 91       	pop	r29
    1400:	cf 91       	pop	r28
    1402:	1f 91       	pop	r17
    1404:	0f 91       	pop	r16
    1406:	ff 90       	pop	r15
    1408:	ef 90       	pop	r14
    140a:	df 90       	pop	r13
    140c:	cf 90       	pop	r12
    140e:	bf 90       	pop	r11
    1410:	af 90       	pop	r10
    1412:	9f 90       	pop	r9
    1414:	8f 90       	pop	r8
    1416:	7f 90       	pop	r7
    1418:	6f 90       	pop	r6
    141a:	5f 90       	pop	r5
    141c:	4f 90       	pop	r4
    141e:	3f 90       	pop	r3
    1420:	2f 90       	pop	r2
    1422:	08 95       	ret

00001424 <calloc>:
    1424:	0f 93       	push	r16
    1426:	1f 93       	push	r17
    1428:	cf 93       	push	r28
    142a:	df 93       	push	r29
    142c:	86 9f       	mul	r24, r22
    142e:	80 01       	movw	r16, r0
    1430:	87 9f       	mul	r24, r23
    1432:	10 0d       	add	r17, r0
    1434:	96 9f       	mul	r25, r22
    1436:	10 0d       	add	r17, r0
    1438:	11 24       	eor	r1, r1
    143a:	c8 01       	movw	r24, r16
    143c:	0d d0       	rcall	.+26     	; 0x1458 <malloc>
    143e:	ec 01       	movw	r28, r24
    1440:	00 97       	sbiw	r24, 0x00	; 0
    1442:	21 f0       	breq	.+8      	; 0x144c <calloc+0x28>
    1444:	a8 01       	movw	r20, r16
    1446:	60 e0       	ldi	r22, 0x00	; 0
    1448:	70 e0       	ldi	r23, 0x00	; 0
    144a:	38 d1       	rcall	.+624    	; 0x16bc <memset>
    144c:	ce 01       	movw	r24, r28
    144e:	df 91       	pop	r29
    1450:	cf 91       	pop	r28
    1452:	1f 91       	pop	r17
    1454:	0f 91       	pop	r16
    1456:	08 95       	ret

00001458 <malloc>:
    1458:	cf 93       	push	r28
    145a:	df 93       	push	r29
    145c:	82 30       	cpi	r24, 0x02	; 2
    145e:	91 05       	cpc	r25, r1
    1460:	10 f4       	brcc	.+4      	; 0x1466 <malloc+0xe>
    1462:	82 e0       	ldi	r24, 0x02	; 2
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	e0 91 95 02 	lds	r30, 0x0295
    146a:	f0 91 96 02 	lds	r31, 0x0296
    146e:	20 e0       	ldi	r18, 0x00	; 0
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	a0 e0       	ldi	r26, 0x00	; 0
    1474:	b0 e0       	ldi	r27, 0x00	; 0
    1476:	30 97       	sbiw	r30, 0x00	; 0
    1478:	39 f1       	breq	.+78     	; 0x14c8 <malloc+0x70>
    147a:	40 81       	ld	r20, Z
    147c:	51 81       	ldd	r21, Z+1	; 0x01
    147e:	48 17       	cp	r20, r24
    1480:	59 07       	cpc	r21, r25
    1482:	b8 f0       	brcs	.+46     	; 0x14b2 <malloc+0x5a>
    1484:	48 17       	cp	r20, r24
    1486:	59 07       	cpc	r21, r25
    1488:	71 f4       	brne	.+28     	; 0x14a6 <malloc+0x4e>
    148a:	82 81       	ldd	r24, Z+2	; 0x02
    148c:	93 81       	ldd	r25, Z+3	; 0x03
    148e:	10 97       	sbiw	r26, 0x00	; 0
    1490:	29 f0       	breq	.+10     	; 0x149c <malloc+0x44>
    1492:	13 96       	adiw	r26, 0x03	; 3
    1494:	9c 93       	st	X, r25
    1496:	8e 93       	st	-X, r24
    1498:	12 97       	sbiw	r26, 0x02	; 2
    149a:	2c c0       	rjmp	.+88     	; 0x14f4 <malloc+0x9c>
    149c:	90 93 96 02 	sts	0x0296, r25
    14a0:	80 93 95 02 	sts	0x0295, r24
    14a4:	27 c0       	rjmp	.+78     	; 0x14f4 <malloc+0x9c>
    14a6:	21 15       	cp	r18, r1
    14a8:	31 05       	cpc	r19, r1
    14aa:	31 f0       	breq	.+12     	; 0x14b8 <malloc+0x60>
    14ac:	42 17       	cp	r20, r18
    14ae:	53 07       	cpc	r21, r19
    14b0:	18 f0       	brcs	.+6      	; 0x14b8 <malloc+0x60>
    14b2:	a9 01       	movw	r20, r18
    14b4:	db 01       	movw	r26, r22
    14b6:	01 c0       	rjmp	.+2      	; 0x14ba <malloc+0x62>
    14b8:	ef 01       	movw	r28, r30
    14ba:	9a 01       	movw	r18, r20
    14bc:	bd 01       	movw	r22, r26
    14be:	df 01       	movw	r26, r30
    14c0:	02 80       	ldd	r0, Z+2	; 0x02
    14c2:	f3 81       	ldd	r31, Z+3	; 0x03
    14c4:	e0 2d       	mov	r30, r0
    14c6:	d7 cf       	rjmp	.-82     	; 0x1476 <malloc+0x1e>
    14c8:	21 15       	cp	r18, r1
    14ca:	31 05       	cpc	r19, r1
    14cc:	f9 f0       	breq	.+62     	; 0x150c <malloc+0xb4>
    14ce:	28 1b       	sub	r18, r24
    14d0:	39 0b       	sbc	r19, r25
    14d2:	24 30       	cpi	r18, 0x04	; 4
    14d4:	31 05       	cpc	r19, r1
    14d6:	80 f4       	brcc	.+32     	; 0x14f8 <malloc+0xa0>
    14d8:	8a 81       	ldd	r24, Y+2	; 0x02
    14da:	9b 81       	ldd	r25, Y+3	; 0x03
    14dc:	61 15       	cp	r22, r1
    14de:	71 05       	cpc	r23, r1
    14e0:	21 f0       	breq	.+8      	; 0x14ea <malloc+0x92>
    14e2:	fb 01       	movw	r30, r22
    14e4:	93 83       	std	Z+3, r25	; 0x03
    14e6:	82 83       	std	Z+2, r24	; 0x02
    14e8:	04 c0       	rjmp	.+8      	; 0x14f2 <malloc+0x9a>
    14ea:	90 93 96 02 	sts	0x0296, r25
    14ee:	80 93 95 02 	sts	0x0295, r24
    14f2:	fe 01       	movw	r30, r28
    14f4:	32 96       	adiw	r30, 0x02	; 2
    14f6:	44 c0       	rjmp	.+136    	; 0x1580 <malloc+0x128>
    14f8:	fe 01       	movw	r30, r28
    14fa:	e2 0f       	add	r30, r18
    14fc:	f3 1f       	adc	r31, r19
    14fe:	81 93       	st	Z+, r24
    1500:	91 93       	st	Z+, r25
    1502:	22 50       	subi	r18, 0x02	; 2
    1504:	31 09       	sbc	r19, r1
    1506:	39 83       	std	Y+1, r19	; 0x01
    1508:	28 83       	st	Y, r18
    150a:	3a c0       	rjmp	.+116    	; 0x1580 <malloc+0x128>
    150c:	20 91 93 02 	lds	r18, 0x0293
    1510:	30 91 94 02 	lds	r19, 0x0294
    1514:	23 2b       	or	r18, r19
    1516:	41 f4       	brne	.+16     	; 0x1528 <malloc+0xd0>
    1518:	20 91 02 02 	lds	r18, 0x0202
    151c:	30 91 03 02 	lds	r19, 0x0203
    1520:	30 93 94 02 	sts	0x0294, r19
    1524:	20 93 93 02 	sts	0x0293, r18
    1528:	20 91 00 02 	lds	r18, 0x0200
    152c:	30 91 01 02 	lds	r19, 0x0201
    1530:	21 15       	cp	r18, r1
    1532:	31 05       	cpc	r19, r1
    1534:	41 f4       	brne	.+16     	; 0x1546 <malloc+0xee>
    1536:	2d b7       	in	r18, 0x3d	; 61
    1538:	3e b7       	in	r19, 0x3e	; 62
    153a:	40 91 04 02 	lds	r20, 0x0204
    153e:	50 91 05 02 	lds	r21, 0x0205
    1542:	24 1b       	sub	r18, r20
    1544:	35 0b       	sbc	r19, r21
    1546:	e0 91 93 02 	lds	r30, 0x0293
    154a:	f0 91 94 02 	lds	r31, 0x0294
    154e:	e2 17       	cp	r30, r18
    1550:	f3 07       	cpc	r31, r19
    1552:	a0 f4       	brcc	.+40     	; 0x157c <malloc+0x124>
    1554:	2e 1b       	sub	r18, r30
    1556:	3f 0b       	sbc	r19, r31
    1558:	28 17       	cp	r18, r24
    155a:	39 07       	cpc	r19, r25
    155c:	78 f0       	brcs	.+30     	; 0x157c <malloc+0x124>
    155e:	ac 01       	movw	r20, r24
    1560:	4e 5f       	subi	r20, 0xFE	; 254
    1562:	5f 4f       	sbci	r21, 0xFF	; 255
    1564:	24 17       	cp	r18, r20
    1566:	35 07       	cpc	r19, r21
    1568:	48 f0       	brcs	.+18     	; 0x157c <malloc+0x124>
    156a:	4e 0f       	add	r20, r30
    156c:	5f 1f       	adc	r21, r31
    156e:	50 93 94 02 	sts	0x0294, r21
    1572:	40 93 93 02 	sts	0x0293, r20
    1576:	81 93       	st	Z+, r24
    1578:	91 93       	st	Z+, r25
    157a:	02 c0       	rjmp	.+4      	; 0x1580 <malloc+0x128>
    157c:	e0 e0       	ldi	r30, 0x00	; 0
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	cf 01       	movw	r24, r30
    1582:	df 91       	pop	r29
    1584:	cf 91       	pop	r28
    1586:	08 95       	ret

00001588 <free>:
    1588:	cf 93       	push	r28
    158a:	df 93       	push	r29
    158c:	00 97       	sbiw	r24, 0x00	; 0
    158e:	09 f4       	brne	.+2      	; 0x1592 <free+0xa>
    1590:	87 c0       	rjmp	.+270    	; 0x16a0 <free+0x118>
    1592:	fc 01       	movw	r30, r24
    1594:	32 97       	sbiw	r30, 0x02	; 2
    1596:	13 82       	std	Z+3, r1	; 0x03
    1598:	12 82       	std	Z+2, r1	; 0x02
    159a:	c0 91 95 02 	lds	r28, 0x0295
    159e:	d0 91 96 02 	lds	r29, 0x0296
    15a2:	20 97       	sbiw	r28, 0x00	; 0
    15a4:	81 f4       	brne	.+32     	; 0x15c6 <free+0x3e>
    15a6:	20 81       	ld	r18, Z
    15a8:	31 81       	ldd	r19, Z+1	; 0x01
    15aa:	28 0f       	add	r18, r24
    15ac:	39 1f       	adc	r19, r25
    15ae:	80 91 93 02 	lds	r24, 0x0293
    15b2:	90 91 94 02 	lds	r25, 0x0294
    15b6:	82 17       	cp	r24, r18
    15b8:	93 07       	cpc	r25, r19
    15ba:	79 f5       	brne	.+94     	; 0x161a <free+0x92>
    15bc:	f0 93 94 02 	sts	0x0294, r31
    15c0:	e0 93 93 02 	sts	0x0293, r30
    15c4:	6d c0       	rjmp	.+218    	; 0x16a0 <free+0x118>
    15c6:	de 01       	movw	r26, r28
    15c8:	20 e0       	ldi	r18, 0x00	; 0
    15ca:	30 e0       	ldi	r19, 0x00	; 0
    15cc:	ae 17       	cp	r26, r30
    15ce:	bf 07       	cpc	r27, r31
    15d0:	50 f4       	brcc	.+20     	; 0x15e6 <free+0x5e>
    15d2:	12 96       	adiw	r26, 0x02	; 2
    15d4:	4d 91       	ld	r20, X+
    15d6:	5c 91       	ld	r21, X
    15d8:	13 97       	sbiw	r26, 0x03	; 3
    15da:	9d 01       	movw	r18, r26
    15dc:	41 15       	cp	r20, r1
    15de:	51 05       	cpc	r21, r1
    15e0:	09 f1       	breq	.+66     	; 0x1624 <free+0x9c>
    15e2:	da 01       	movw	r26, r20
    15e4:	f3 cf       	rjmp	.-26     	; 0x15cc <free+0x44>
    15e6:	b3 83       	std	Z+3, r27	; 0x03
    15e8:	a2 83       	std	Z+2, r26	; 0x02
    15ea:	40 81       	ld	r20, Z
    15ec:	51 81       	ldd	r21, Z+1	; 0x01
    15ee:	84 0f       	add	r24, r20
    15f0:	95 1f       	adc	r25, r21
    15f2:	8a 17       	cp	r24, r26
    15f4:	9b 07       	cpc	r25, r27
    15f6:	71 f4       	brne	.+28     	; 0x1614 <free+0x8c>
    15f8:	8d 91       	ld	r24, X+
    15fa:	9c 91       	ld	r25, X
    15fc:	11 97       	sbiw	r26, 0x01	; 1
    15fe:	84 0f       	add	r24, r20
    1600:	95 1f       	adc	r25, r21
    1602:	02 96       	adiw	r24, 0x02	; 2
    1604:	91 83       	std	Z+1, r25	; 0x01
    1606:	80 83       	st	Z, r24
    1608:	12 96       	adiw	r26, 0x02	; 2
    160a:	8d 91       	ld	r24, X+
    160c:	9c 91       	ld	r25, X
    160e:	13 97       	sbiw	r26, 0x03	; 3
    1610:	93 83       	std	Z+3, r25	; 0x03
    1612:	82 83       	std	Z+2, r24	; 0x02
    1614:	21 15       	cp	r18, r1
    1616:	31 05       	cpc	r19, r1
    1618:	29 f4       	brne	.+10     	; 0x1624 <free+0x9c>
    161a:	f0 93 96 02 	sts	0x0296, r31
    161e:	e0 93 95 02 	sts	0x0295, r30
    1622:	3e c0       	rjmp	.+124    	; 0x16a0 <free+0x118>
    1624:	d9 01       	movw	r26, r18
    1626:	13 96       	adiw	r26, 0x03	; 3
    1628:	fc 93       	st	X, r31
    162a:	ee 93       	st	-X, r30
    162c:	12 97       	sbiw	r26, 0x02	; 2
    162e:	4d 91       	ld	r20, X+
    1630:	5d 91       	ld	r21, X+
    1632:	a4 0f       	add	r26, r20
    1634:	b5 1f       	adc	r27, r21
    1636:	ea 17       	cp	r30, r26
    1638:	fb 07       	cpc	r31, r27
    163a:	79 f4       	brne	.+30     	; 0x165a <free+0xd2>
    163c:	80 81       	ld	r24, Z
    163e:	91 81       	ldd	r25, Z+1	; 0x01
    1640:	84 0f       	add	r24, r20
    1642:	95 1f       	adc	r25, r21
    1644:	02 96       	adiw	r24, 0x02	; 2
    1646:	d9 01       	movw	r26, r18
    1648:	11 96       	adiw	r26, 0x01	; 1
    164a:	9c 93       	st	X, r25
    164c:	8e 93       	st	-X, r24
    164e:	82 81       	ldd	r24, Z+2	; 0x02
    1650:	93 81       	ldd	r25, Z+3	; 0x03
    1652:	13 96       	adiw	r26, 0x03	; 3
    1654:	9c 93       	st	X, r25
    1656:	8e 93       	st	-X, r24
    1658:	12 97       	sbiw	r26, 0x02	; 2
    165a:	e0 e0       	ldi	r30, 0x00	; 0
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	9b 81       	ldd	r25, Y+3	; 0x03
    1662:	00 97       	sbiw	r24, 0x00	; 0
    1664:	19 f0       	breq	.+6      	; 0x166c <free+0xe4>
    1666:	fe 01       	movw	r30, r28
    1668:	ec 01       	movw	r28, r24
    166a:	f9 cf       	rjmp	.-14     	; 0x165e <free+0xd6>
    166c:	ce 01       	movw	r24, r28
    166e:	02 96       	adiw	r24, 0x02	; 2
    1670:	28 81       	ld	r18, Y
    1672:	39 81       	ldd	r19, Y+1	; 0x01
    1674:	82 0f       	add	r24, r18
    1676:	93 1f       	adc	r25, r19
    1678:	20 91 93 02 	lds	r18, 0x0293
    167c:	30 91 94 02 	lds	r19, 0x0294
    1680:	28 17       	cp	r18, r24
    1682:	39 07       	cpc	r19, r25
    1684:	69 f4       	brne	.+26     	; 0x16a0 <free+0x118>
    1686:	30 97       	sbiw	r30, 0x00	; 0
    1688:	29 f4       	brne	.+10     	; 0x1694 <free+0x10c>
    168a:	10 92 96 02 	sts	0x0296, r1
    168e:	10 92 95 02 	sts	0x0295, r1
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <free+0x110>
    1694:	13 82       	std	Z+3, r1	; 0x03
    1696:	12 82       	std	Z+2, r1	; 0x02
    1698:	d0 93 94 02 	sts	0x0294, r29
    169c:	c0 93 93 02 	sts	0x0293, r28
    16a0:	df 91       	pop	r29
    16a2:	cf 91       	pop	r28
    16a4:	08 95       	ret

000016a6 <strnlen_P>:
    16a6:	fc 01       	movw	r30, r24
    16a8:	05 90       	lpm	r0, Z+
    16aa:	61 50       	subi	r22, 0x01	; 1
    16ac:	70 40       	sbci	r23, 0x00	; 0
    16ae:	01 10       	cpse	r0, r1
    16b0:	d8 f7       	brcc	.-10     	; 0x16a8 <strnlen_P+0x2>
    16b2:	80 95       	com	r24
    16b4:	90 95       	com	r25
    16b6:	8e 0f       	add	r24, r30
    16b8:	9f 1f       	adc	r25, r31
    16ba:	08 95       	ret

000016bc <memset>:
    16bc:	dc 01       	movw	r26, r24
    16be:	01 c0       	rjmp	.+2      	; 0x16c2 <memset+0x6>
    16c0:	6d 93       	st	X+, r22
    16c2:	41 50       	subi	r20, 0x01	; 1
    16c4:	50 40       	sbci	r21, 0x00	; 0
    16c6:	e0 f7       	brcc	.-8      	; 0x16c0 <memset+0x4>
    16c8:	08 95       	ret

000016ca <strnlen>:
    16ca:	fc 01       	movw	r30, r24
    16cc:	61 50       	subi	r22, 0x01	; 1
    16ce:	70 40       	sbci	r23, 0x00	; 0
    16d0:	01 90       	ld	r0, Z+
    16d2:	01 10       	cpse	r0, r1
    16d4:	d8 f7       	brcc	.-10     	; 0x16cc <strnlen+0x2>
    16d6:	80 95       	com	r24
    16d8:	90 95       	com	r25
    16da:	8e 0f       	add	r24, r30
    16dc:	9f 1f       	adc	r25, r31
    16de:	08 95       	ret

000016e0 <fputc>:
    16e0:	0f 93       	push	r16
    16e2:	1f 93       	push	r17
    16e4:	cf 93       	push	r28
    16e6:	df 93       	push	r29
    16e8:	18 2f       	mov	r17, r24
    16ea:	09 2f       	mov	r16, r25
    16ec:	eb 01       	movw	r28, r22
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	81 fd       	sbrc	r24, 1
    16f2:	03 c0       	rjmp	.+6      	; 0x16fa <fputc+0x1a>
    16f4:	8f ef       	ldi	r24, 0xFF	; 255
    16f6:	9f ef       	ldi	r25, 0xFF	; 255
    16f8:	20 c0       	rjmp	.+64     	; 0x173a <fputc+0x5a>
    16fa:	82 ff       	sbrs	r24, 2
    16fc:	10 c0       	rjmp	.+32     	; 0x171e <fputc+0x3e>
    16fe:	4e 81       	ldd	r20, Y+6	; 0x06
    1700:	5f 81       	ldd	r21, Y+7	; 0x07
    1702:	2c 81       	ldd	r18, Y+4	; 0x04
    1704:	3d 81       	ldd	r19, Y+5	; 0x05
    1706:	42 17       	cp	r20, r18
    1708:	53 07       	cpc	r21, r19
    170a:	7c f4       	brge	.+30     	; 0x172a <fputc+0x4a>
    170c:	e8 81       	ld	r30, Y
    170e:	f9 81       	ldd	r31, Y+1	; 0x01
    1710:	9f 01       	movw	r18, r30
    1712:	2f 5f       	subi	r18, 0xFF	; 255
    1714:	3f 4f       	sbci	r19, 0xFF	; 255
    1716:	39 83       	std	Y+1, r19	; 0x01
    1718:	28 83       	st	Y, r18
    171a:	10 83       	st	Z, r17
    171c:	06 c0       	rjmp	.+12     	; 0x172a <fputc+0x4a>
    171e:	e8 85       	ldd	r30, Y+8	; 0x08
    1720:	f9 85       	ldd	r31, Y+9	; 0x09
    1722:	81 2f       	mov	r24, r17
    1724:	19 95       	eicall
    1726:	89 2b       	or	r24, r25
    1728:	29 f7       	brne	.-54     	; 0x16f4 <fputc+0x14>
    172a:	2e 81       	ldd	r18, Y+6	; 0x06
    172c:	3f 81       	ldd	r19, Y+7	; 0x07
    172e:	2f 5f       	subi	r18, 0xFF	; 255
    1730:	3f 4f       	sbci	r19, 0xFF	; 255
    1732:	3f 83       	std	Y+7, r19	; 0x07
    1734:	2e 83       	std	Y+6, r18	; 0x06
    1736:	81 2f       	mov	r24, r17
    1738:	90 2f       	mov	r25, r16
    173a:	df 91       	pop	r29
    173c:	cf 91       	pop	r28
    173e:	1f 91       	pop	r17
    1740:	0f 91       	pop	r16
    1742:	08 95       	ret

00001744 <__ultoa_invert>:
    1744:	fa 01       	movw	r30, r20
    1746:	aa 27       	eor	r26, r26
    1748:	28 30       	cpi	r18, 0x08	; 8
    174a:	51 f1       	breq	.+84     	; 0x17a0 <__ultoa_invert+0x5c>
    174c:	20 31       	cpi	r18, 0x10	; 16
    174e:	81 f1       	breq	.+96     	; 0x17b0 <__ultoa_invert+0x6c>
    1750:	e8 94       	clt
    1752:	6f 93       	push	r22
    1754:	6e 7f       	andi	r22, 0xFE	; 254
    1756:	6e 5f       	subi	r22, 0xFE	; 254
    1758:	7f 4f       	sbci	r23, 0xFF	; 255
    175a:	8f 4f       	sbci	r24, 0xFF	; 255
    175c:	9f 4f       	sbci	r25, 0xFF	; 255
    175e:	af 4f       	sbci	r26, 0xFF	; 255
    1760:	b1 e0       	ldi	r27, 0x01	; 1
    1762:	3e d0       	rcall	.+124    	; 0x17e0 <__ultoa_invert+0x9c>
    1764:	b4 e0       	ldi	r27, 0x04	; 4
    1766:	3c d0       	rcall	.+120    	; 0x17e0 <__ultoa_invert+0x9c>
    1768:	67 0f       	add	r22, r23
    176a:	78 1f       	adc	r23, r24
    176c:	89 1f       	adc	r24, r25
    176e:	9a 1f       	adc	r25, r26
    1770:	a1 1d       	adc	r26, r1
    1772:	68 0f       	add	r22, r24
    1774:	79 1f       	adc	r23, r25
    1776:	8a 1f       	adc	r24, r26
    1778:	91 1d       	adc	r25, r1
    177a:	a1 1d       	adc	r26, r1
    177c:	6a 0f       	add	r22, r26
    177e:	71 1d       	adc	r23, r1
    1780:	81 1d       	adc	r24, r1
    1782:	91 1d       	adc	r25, r1
    1784:	a1 1d       	adc	r26, r1
    1786:	20 d0       	rcall	.+64     	; 0x17c8 <__ultoa_invert+0x84>
    1788:	09 f4       	brne	.+2      	; 0x178c <__ultoa_invert+0x48>
    178a:	68 94       	set
    178c:	3f 91       	pop	r19
    178e:	2a e0       	ldi	r18, 0x0A	; 10
    1790:	26 9f       	mul	r18, r22
    1792:	11 24       	eor	r1, r1
    1794:	30 19       	sub	r19, r0
    1796:	30 5d       	subi	r19, 0xD0	; 208
    1798:	31 93       	st	Z+, r19
    179a:	de f6       	brtc	.-74     	; 0x1752 <__ultoa_invert+0xe>
    179c:	cf 01       	movw	r24, r30
    179e:	08 95       	ret
    17a0:	46 2f       	mov	r20, r22
    17a2:	47 70       	andi	r20, 0x07	; 7
    17a4:	40 5d       	subi	r20, 0xD0	; 208
    17a6:	41 93       	st	Z+, r20
    17a8:	b3 e0       	ldi	r27, 0x03	; 3
    17aa:	0f d0       	rcall	.+30     	; 0x17ca <__ultoa_invert+0x86>
    17ac:	c9 f7       	brne	.-14     	; 0x17a0 <__ultoa_invert+0x5c>
    17ae:	f6 cf       	rjmp	.-20     	; 0x179c <__ultoa_invert+0x58>
    17b0:	46 2f       	mov	r20, r22
    17b2:	4f 70       	andi	r20, 0x0F	; 15
    17b4:	40 5d       	subi	r20, 0xD0	; 208
    17b6:	4a 33       	cpi	r20, 0x3A	; 58
    17b8:	18 f0       	brcs	.+6      	; 0x17c0 <__ultoa_invert+0x7c>
    17ba:	49 5d       	subi	r20, 0xD9	; 217
    17bc:	31 fd       	sbrc	r19, 1
    17be:	40 52       	subi	r20, 0x20	; 32
    17c0:	41 93       	st	Z+, r20
    17c2:	02 d0       	rcall	.+4      	; 0x17c8 <__ultoa_invert+0x84>
    17c4:	a9 f7       	brne	.-22     	; 0x17b0 <__ultoa_invert+0x6c>
    17c6:	ea cf       	rjmp	.-44     	; 0x179c <__ultoa_invert+0x58>
    17c8:	b4 e0       	ldi	r27, 0x04	; 4
    17ca:	a6 95       	lsr	r26
    17cc:	97 95       	ror	r25
    17ce:	87 95       	ror	r24
    17d0:	77 95       	ror	r23
    17d2:	67 95       	ror	r22
    17d4:	ba 95       	dec	r27
    17d6:	c9 f7       	brne	.-14     	; 0x17ca <__ultoa_invert+0x86>
    17d8:	00 97       	sbiw	r24, 0x00	; 0
    17da:	61 05       	cpc	r22, r1
    17dc:	71 05       	cpc	r23, r1
    17de:	08 95       	ret
    17e0:	9b 01       	movw	r18, r22
    17e2:	ac 01       	movw	r20, r24
    17e4:	0a 2e       	mov	r0, r26
    17e6:	06 94       	lsr	r0
    17e8:	57 95       	ror	r21
    17ea:	47 95       	ror	r20
    17ec:	37 95       	ror	r19
    17ee:	27 95       	ror	r18
    17f0:	ba 95       	dec	r27
    17f2:	c9 f7       	brne	.-14     	; 0x17e6 <__ultoa_invert+0xa2>
    17f4:	62 0f       	add	r22, r18
    17f6:	73 1f       	adc	r23, r19
    17f8:	84 1f       	adc	r24, r20
    17fa:	95 1f       	adc	r25, r21
    17fc:	a0 1d       	adc	r26, r0
    17fe:	08 95       	ret

00001800 <_exit>:
    1800:	f8 94       	cli

00001802 <__stop_program>:
    1802:	ff cf       	rjmp	.-2      	; 0x1802 <__stop_program>
