<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3s/include/component/component_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00576_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3S_SPI_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3S_SPI_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_CR;        </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_MR;        </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_RDR;       </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_TDR;       </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_SR;        </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_IER;       </div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_IDR;       </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_IMR;       </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[4];</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_CSR[4];    </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[41];</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_WPMR;      </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_WPSR;      </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[5];</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_RPR;       </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_RCR;       </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_TPR;       </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_TCR;       </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_RNPR;      </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_RNCR;      </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_TNPR;      </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_TNCR;      </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_PTCR;      </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_PTSR;      </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;} <a class="code" href="a00161.html">Spi</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* -------- SPI_CR : (SPI Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a01415.html#ga18e49c9e57711f924dfedfd2f0ed649c">   69</a></span>&#160;<span class="preprocessor">#define SPI_CR_SPIEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a01415.html#ga6033c504d035c6742001457c4af46117">   70</a></span>&#160;<span class="preprocessor">#define SPI_CR_SPIDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a01415.html#gae38a67df1f3efd301c202f553c2731b3">   71</a></span>&#160;<span class="preprocessor">#define SPI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a01415.html#gaee7187afaf8a064de2b4386d5ca386b2">   72</a></span>&#160;<span class="preprocessor">#define SPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_MR : (SPI Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a01415.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">   74</a></span>&#160;<span class="preprocessor">#define SPI_MR_MSTR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01415.html#ga9ca9841edc87c230a7133e73225eace4">   75</a></span>&#160;<span class="preprocessor">#define SPI_MR_PS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01415.html#gaabed13bbc11a6de9dd4973503c65efb1">   76</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCSDEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a01415.html#gad83d639a5fcafd4e97017d4cc9fb8975">   77</a></span>&#160;<span class="preprocessor">#define SPI_MR_MODFDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01415.html#gab353dbc5ae459b9babad4a2b3cc1be97">   78</a></span>&#160;<span class="preprocessor">#define SPI_MR_WDRBT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01415.html#gab385ebbd203f156ff46a39ea17755452">   79</a></span>&#160;<span class="preprocessor">#define SPI_MR_LLB (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SPI_MR_PCS_Pos 16</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01415.html#ga204505b639ffd30a0b3fe42cdaf5754c">   81</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS_Msk (0xfu &lt;&lt; SPI_MR_PCS_Pos) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS_Pos 24</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01415.html#ga9ba686c6d3aba29bfa363b65ddd16877">   84</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS_Msk (0xffu &lt;&lt; SPI_MR_DLYBCS_Pos) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x08) Receive Data Register -------- */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SPI_RDR_RD_Pos 0</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01415.html#ga09e45fbff420a0436869160ea3e96b4b">   88</a></span>&#160;<span class="preprocessor">#define SPI_RDR_RD_Msk (0xffffu &lt;&lt; SPI_RDR_RD_Pos) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SPI_RDR_PCS_Pos 16</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01415.html#ga2dd5820a581e24546853af787e511dbd">   90</a></span>&#160;<span class="preprocessor">#define SPI_RDR_PCS_Msk (0xfu &lt;&lt; SPI_RDR_PCS_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_TDR : (SPI Offset: 0x0C) Transmit Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SPI_TDR_TD_Pos 0</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01415.html#gabbaac983bfec5d0d9a48192c549e2581">   93</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD_Msk (0xffffu &lt;&lt; SPI_TDR_TD_Pos) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SPI_TDR_PCS_Pos 16</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a01415.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">   96</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS_Msk (0xfu &lt;&lt; SPI_TDR_PCS_Pos) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01415.html#ga6cafe9086ebb0a0b39ada838a98528bc">   98</a></span>&#160;<span class="preprocessor">#define SPI_TDR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01415.html#gab1016447bf7e9804ded0679d3acceb6c">  100</a></span>&#160;<span class="preprocessor">#define SPI_SR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01415.html#ga83c040f5551321ce4d005ed71ae179ad">  101</a></span>&#160;<span class="preprocessor">#define SPI_SR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01415.html#gabaa043349833dc7b8138969c64f63adf">  102</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01415.html#gaf26d14d58b00dde1fc4e9b6ee306f187">  103</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01415.html#ga654770e2c8330c34744aad2b68505bf6">  104</a></span>&#160;<span class="preprocessor">#define SPI_SR_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01415.html#gafee547f32746973fe83150582a870de0">  105</a></span>&#160;<span class="preprocessor">#define SPI_SR_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01415.html#ga098a999b437e681d5919676946acf133">  106</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01415.html#gab1a67d37dd28c3cae3c9e7b1802a3914">  107</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01415.html#gabeda016ebc9ea6b515755cd56e78a8fe">  108</a></span>&#160;<span class="preprocessor">#define SPI_SR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01415.html#ga84407cd4d97c87ff79ddf135427ecfe4">  109</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01415.html#gaaa676bbaa36a74be559ee6a5d46eaa9d">  110</a></span>&#160;<span class="preprocessor">#define SPI_SR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01415.html#gae7580fa93c7e03c5bb5538abc0dfc152">  111</a></span>&#160;<span class="preprocessor">#define SPI_SR_SPIENS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01415.html#ga1105f94156b60c5ee82de84925b30178">  113</a></span>&#160;<span class="preprocessor">#define SPI_IER_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01415.html#ga04e042ee66fcf2a93c27921abca640e4">  114</a></span>&#160;<span class="preprocessor">#define SPI_IER_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01415.html#ga052ed154bfbc9fa3aa97e3a3aa619687">  115</a></span>&#160;<span class="preprocessor">#define SPI_IER_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01415.html#ga34a22f2529e88361ef639e93eb318659">  116</a></span>&#160;<span class="preprocessor">#define SPI_IER_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a01415.html#ga4a2f128d82daf1e1c65cd0fbf23988f7">  117</a></span>&#160;<span class="preprocessor">#define SPI_IER_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01415.html#gaffdb41307e92eddbed4e3a7a3821b1ff">  118</a></span>&#160;<span class="preprocessor">#define SPI_IER_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01415.html#ga2a1704244b25cb096f78285a3db5d03f">  119</a></span>&#160;<span class="preprocessor">#define SPI_IER_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01415.html#gad9094778f4b2bc2f5f4987bba9d8a290">  120</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01415.html#gaccb704204fcb7d07ca807b608c3e19ca">  121</a></span>&#160;<span class="preprocessor">#define SPI_IER_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01415.html#ga0113a457347e793c91055a4edb98e5a3">  122</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01415.html#ga1ff8797fb0a9d82230514cd9d5caac59">  123</a></span>&#160;<span class="preprocessor">#define SPI_IER_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01415.html#gabdb3e78af146a108e460424053a9db92">  125</a></span>&#160;<span class="preprocessor">#define SPI_IDR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01415.html#ga87757165dbe02f10c128f465eec220ba">  126</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01415.html#ga30165a04bb5f28d0b4868be8474acf1c">  127</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01415.html#ga2d169c1bd619fe85b3387b374f580b09">  128</a></span>&#160;<span class="preprocessor">#define SPI_IDR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01415.html#ga7d70033502968ce022e6da4d7a4e41cf">  129</a></span>&#160;<span class="preprocessor">#define SPI_IDR_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01415.html#ga16af462d25e294782a53842df3577e89">  130</a></span>&#160;<span class="preprocessor">#define SPI_IDR_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01415.html#ga98f603f7f6a65fc65bdd86331bc69af0">  131</a></span>&#160;<span class="preprocessor">#define SPI_IDR_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01415.html#ga1946e479b597da2207871e6e99a571ed">  132</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01415.html#ga728d5a8cad7c29250360f0157b5e8f79">  133</a></span>&#160;<span class="preprocessor">#define SPI_IDR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01415.html#gaddf4b26c2541629e1997132e50178b4f">  134</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01415.html#ga795088b6ea6b89af56c9d5bd3bba66cb">  135</a></span>&#160;<span class="preprocessor">#define SPI_IDR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01415.html#gacba1530f6c28a001ec4c36c25d391cdf">  137</a></span>&#160;<span class="preprocessor">#define SPI_IMR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01415.html#ga1ae4f282e180509cbb5e8b19598243b9">  138</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01415.html#ga8a2186d7a3469d20ed526dd3678bcbf2">  139</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01415.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">  140</a></span>&#160;<span class="preprocessor">#define SPI_IMR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01415.html#ga028366ccea4bbf9b6bf817fc5c91fd67">  141</a></span>&#160;<span class="preprocessor">#define SPI_IMR_ENDRX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01415.html#ga29a6b350d6fe16cbc2f0ee3017aed951">  142</a></span>&#160;<span class="preprocessor">#define SPI_IMR_ENDTX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01415.html#ga31e1ab447e1c747e821ecc60906825b1">  143</a></span>&#160;<span class="preprocessor">#define SPI_IMR_RXBUFF (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01415.html#gacba0b97a51e66dc1d7c2036d12d8a6d6">  144</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TXBUFE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01415.html#ga19e20161f498a459839b5b2b1e45be4b">  145</a></span>&#160;<span class="preprocessor">#define SPI_IMR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01415.html#gad4614e5714a116d626d45bb98fabac74">  146</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01415.html#ga4b17e314a7181955c68b713a74d2a386">  147</a></span>&#160;<span class="preprocessor">#define SPI_IMR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_CSR[4] : (SPI Offset: 0x30) Chip Select Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01415.html#gaa32540a52ce9bec344c733e63578c1e5">  149</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CPOL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01415.html#gab1ac2d1468b0bcaf5699b4f7ca338278">  150</a></span>&#160;<span class="preprocessor">#define SPI_CSR_NCPHA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01415.html#gaf55a6eabcdcc72e93d8316de76e22f0f">  151</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CSNAAT (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01415.html#gaa80e81d8dc4efe289e56e31f04896bb1">  152</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CSAAT (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SPI_CSR_BITS_Pos 4</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01415.html#ga9f4c680f57d1ded5c34993cffc91bd94">  154</a></span>&#160;<span class="preprocessor">#define SPI_CSR_BITS_Msk (0xfu &lt;&lt; SPI_CSR_BITS_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01415.html#ga8549c361b375d157602dee315513c150">  155</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_8_BIT (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01415.html#gab02437662c1d559ea485ac7d39e88dba">  156</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_9_BIT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01415.html#ga6fc81b52de5354cd3b92615ad1b55496">  157</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_10_BIT (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01415.html#ga0cb17f459512707bd7d1dd718a3abe6e">  158</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_11_BIT (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01415.html#ga4d7b32df6f855f2dddf62b27a61c167f">  159</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_12_BIT (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01415.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">  160</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_13_BIT (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01415.html#ga9f50944da65963d4e710e798eb1b4ffb">  161</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_14_BIT (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01415.html#ga421d68bc73d5065443e29cdd9f3fc2d8">  162</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_15_BIT (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01415.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">  163</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_16_BIT (0x8u &lt;&lt; 4) </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR_Pos 8</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01415.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">  165</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR_Msk (0xffu &lt;&lt; SPI_CSR_SCBR_Pos) </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS_Pos 16</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01415.html#gaa09d39f94f35fb03298dc0fd811d86b5">  168</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS_Msk (0xffu &lt;&lt; SPI_CSR_DLYBS_Pos) </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT_Pos 24</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01415.html#gacfa9a89f587873cca6797fb1a3a1f76d">  171</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT_Msk (0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos) </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* -------- SPI_WPMR : (SPI Offset: 0xE4) Write Protection Control Register -------- */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01415.html#gabac843beb0be37bdb38953c1180c7761">  174</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01415.html#ga7254c94ec647be0fb21569bd816dff76">  176</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY(value) ((SPI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SPI_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* -------- SPI_WPSR : (SPI Offset: 0xE8) Write Protection Status Register -------- */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01415.html#ga2fdfc086344d7f94c78b3411f9300ff6">  179</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01415.html#ga85243137e58ab2f2dfe757f0d5847744">  181</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVSRC_Msk (0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_RPR : (SPI Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SPI_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01415.html#ga898c9e97c619104423090925b1914b94">  184</a></span>&#160;<span class="preprocessor">#define SPI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SPI_RPR_RXPTR(value) ((SPI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; SPI_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* -------- SPI_RCR : (SPI Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SPI_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01415.html#ga03e600a313aaa011d47c654629ca1cd5">  188</a></span>&#160;<span class="preprocessor">#define SPI_RCR_RXCTR_Msk (0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SPI_RCR_RXCTR(value) ((SPI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; SPI_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* -------- SPI_TPR : (SPI Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SPI_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01415.html#ga4363ad22abbafb00d68dc1f29bf5356c">  192</a></span>&#160;<span class="preprocessor">#define SPI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SPI_TPR_TXPTR(value) ((SPI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; SPI_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* -------- SPI_TCR : (SPI Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SPI_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01415.html#gac33fbab0069d07ea5afebffee150877d">  196</a></span>&#160;<span class="preprocessor">#define SPI_TCR_TXCTR_Msk (0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SPI_TCR_TXCTR(value) ((SPI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; SPI_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* -------- SPI_RNPR : (SPI Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SPI_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01415.html#gafaccffe583eccb9da751183ae3de486c">  200</a></span>&#160;<span class="preprocessor">#define SPI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SPI_RNPR_RXNPTR(value) ((SPI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; SPI_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* -------- SPI_RNCR : (SPI Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SPI_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01415.html#gaa4a85411b6f19c2b496cb47d176a56ae">  204</a></span>&#160;<span class="preprocessor">#define SPI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SPI_RNCR_RXNCTR(value) ((SPI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; SPI_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* -------- SPI_TNPR : (SPI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SPI_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01415.html#ga77164dcb0a8acfdd2bd442cb819cae4a">  208</a></span>&#160;<span class="preprocessor">#define SPI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SPI_TNPR_TXNPTR(value) ((SPI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; SPI_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* -------- SPI_TNCR : (SPI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SPI_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01415.html#ga1ea9c5b95a991f758fb6e521b3e0f500">  212</a></span>&#160;<span class="preprocessor">#define SPI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SPI_TNCR_TXNCTR(value) ((SPI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; SPI_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* -------- SPI_PTCR : (SPI Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01415.html#gac528edf357192406a29d82afc63ef33d">  215</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01415.html#ga3c49c6e872b364063588461fd4b8088c">  216</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01415.html#gaf43bb8fed9bb3efc150c1751be2fbcc6">  217</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01415.html#ga36feff24b5dc059f611157f525fe6bb2">  218</a></span>&#160;<span class="preprocessor">#define SPI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_PTSR : (SPI Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01415.html#gaeb03212dff9be998fe52c265683fa99c">  220</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01415.html#ga207b7f62b571c5d0cd6656a1d870a31b">  221</a></span>&#160;<span class="preprocessor">#define SPI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3S_SPI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00161_html"><div class="ttname"><a href="a00161.html">Spi</a></div><div class="ttdoc">Spi hardware registers. </div><div class="ttdef"><b>Definition:</b> component_spi.h:41</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_43d57d06d537429faefae442f644baee.html">sam3s</a></li><li class="navelem"><a class="el" href="dir_8ffeb36a3f8931e8abdd6c652f5728da.html">include</a></li><li class="navelem"><a class="el" href="dir_2d3a04c392f8f53a9eb1402ef63ec7ba.html">component</a></li><li class="navelem"><b>component_spi.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
