# Reading pref.tcl
# do STDP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/Verilog_projects/stdp {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/weight_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:54 on Dec 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/weight_cnt.v 
# -- Compiling module weight_cnt
# -- Compiling module weight_cnt_testbench
# 
# Top level modules:
# 	weight_cnt_testbench
# End time: 11:24:54 on Dec 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/Verilog_projects/stdp {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/id_sel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:54 on Dec 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/id_sel.v 
# -- Compiling module id_sel
# -- Compiling module id_sel_testbench
# 
# Top level modules:
# 	id_sel_testbench
# End time: 11:24:55 on Dec 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/Verilog_projects/stdp {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:55 on Dec 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/gate.v 
# -- Compiling module gate
# -- Compiling module gate_textbench
# 
# Top level modules:
# 	gate_textbench
# End time: 11:24:55 on Dec 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/Verilog_projects/stdp {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/addr_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:55 on Dec 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/addr_cnt.v 
# -- Compiling module addr_cnt
# -- Compiling module addr_cnt_testbench
# 
# Top level modules:
# 	addr_cnt_testbench
# End time: 11:24:55 on Dec 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/Verilog_projects/stdp {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/STDP_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:55 on Dec 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/STDP_verilog.v 
# -- Compiling module STDP_verilog
# -- Compiling module STDP_testbench
# 
# Top level modules:
# 	STDP_testbench
# End time: 11:24:55 on Dec 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Racemuis/Documents/school/m\ artificial\ intelligence/semester\ 1/neuromorphic\ engineering/neuromorphic_engineering/Verilog_projects/stdp {C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:55 on Dec 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp" C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:24:55 on Dec 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux
# vsim work.mux 
# Start time: 11:24:58 on Dec 31,2021
# Loading work.mux
vsim work.STDP_testbench
# End time: 11:25:06 on Dec 31,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.STDP_testbench 
# Start time: 11:25:06 on Dec 31,2021
# Loading work.STDP_testbench
# Loading work.STDP_verilog
# Loading work.addr_cnt
# Loading work.id_sel
# Loading work.weight_cnt
# Loading work.mux
# Loading work.gate
add wave -position end  sim:/STDP_testbench/we
add wave -position end  sim:/STDP_testbench/syn_weight
add wave -position end  sim:/STDP_testbench/syn_addr
add wave -position end  sim:/STDP_testbench/reset
add wave -position end  sim:/STDP_testbench/post_spikes
add wave -position end  sim:/STDP_testbench/i
add wave -position end  sim:/STDP_testbench/en_addr
add wave -position end  sim:/STDP_testbench/en
add wave -position end  sim:/STDP_testbench/d
add wave -position end  sim:/STDP_testbench/clk
add wave -position end  sim:/STDP_testbench/c
add wave -position end  sim:/STDP_testbench/b
add wave -position end  sim:/STDP_testbench/a
run -all
# End time: 11:43:04 on Dec 31,2021, Elapsed time: 0:17:58
# Errors: 0, Warnings: 0
