$date
	Sat Apr 23 22:29:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RTL_tb $end
$scope module RTL_tb $end
$var wire 4 ! I [3:0] $end
$var reg 3 " O [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 "
b0 !
$end
#1
b1 !
#2
b10 !
#3
b10 "
b11 !
#4
b100 "
b100 !
#5
b10 "
b101 !
#6
b110 !
#7
b1 "
b111 !
#8
b100 "
b1000 !
#9
b10 "
b1001 !
#10
b1010 !
#11
b1 "
b1011 !
#12
b10 "
b1100 !
#13
b1 "
b1101 !
#14
b1110 !
#15
b1111 !
#16
