Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Nov  6 12:57:44 2020
| Host         : K-Legion running 64-bit Kali GNU/Linux Rolling
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.125     -193.665                     27                  187        0.263        0.000                      0                  187        4.500        0.000                       0                   113  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.125     -193.665                     27                  187        0.263        0.000                      0                  187        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -8.125ns,  Total Violation     -193.665ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.125ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.135ns  (logic 6.358ns (35.058%)  route 11.777ns (64.942%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.475    17.950    dig6[3]_i_11_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.074 r  dig6[3]_i_17/O
                         net (fo=2, routed)           0.814    18.887    dig6[3]_i_17_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.011 r  dig6[3]_i_6/O
                         net (fo=15, routed)          1.032    20.043    dig6[3]_i_6_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.167 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.779    20.946    dig3[3]_i_12_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.070 r  dig4[3]_i_5/O
                         net (fo=8, routed)           1.013    22.083    dig4[3]_i_5_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.207 r  dig4[3]_i_3/O
                         net (fo=8, routed)           1.013    23.220    dig4[3]_i_3_n_0
    SLICE_X14Y122        LUT6 (Prop_lut6_I1_O)        0.124    23.344 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    23.344    dig4[3]_i_1_n_0
    SLICE_X14Y122        FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y122        FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)        0.079    15.219    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -23.344    
  -------------------------------------------------------------------
                         slack                                 -8.125    

Slack (VIOLATED) :        -8.032ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.992ns  (logic 6.358ns (35.338%)  route 11.634ns (64.662%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.888    18.362    dig6[3]_i_11_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    18.486 r  dig3[3]_i_16/O
                         net (fo=2, routed)           0.615    19.101    dig3[3]_i_16_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.225 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.689    19.914    dig3[3]_i_8_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  dig3[3]_i_4/O
                         net (fo=10, routed)          1.067    21.105    dig3[3]_i_4_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.229 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.854    22.084    dig2[3]_i_4_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I5_O)        0.124    22.208 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.868    23.076    dig3[3]_i_3_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.124    23.200 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    23.200    dig4[1]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)        0.029    15.168    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -23.200    
  -------------------------------------------------------------------
                         slack                                 -8.032    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 6.358ns (35.384%)  route 11.611ns (64.616%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.475    17.950    dig6[3]_i_11_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.074 r  dig6[3]_i_17/O
                         net (fo=2, routed)           0.814    18.887    dig6[3]_i_17_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.011 r  dig6[3]_i_6/O
                         net (fo=15, routed)          1.032    20.043    dig6[3]_i_6_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.167 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.779    20.946    dig3[3]_i_12_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.070 r  dig4[3]_i_5/O
                         net (fo=8, routed)           1.013    22.083    dig4[3]_i_5_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.207 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.846    23.053    dig4[3]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I1_O)        0.124    23.177 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    23.177    dig5[0]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y124        FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.077    15.214    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -23.177    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.818ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.780ns  (logic 6.358ns (35.759%)  route 11.422ns (64.241%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.888    18.362    dig6[3]_i_11_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    18.486 r  dig3[3]_i_16/O
                         net (fo=2, routed)           0.615    19.101    dig3[3]_i_16_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.225 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.689    19.914    dig3[3]_i_8_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  dig3[3]_i_4/O
                         net (fo=10, routed)          1.067    21.105    dig3[3]_i_4_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.229 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.854    22.084    dig2[3]_i_4_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I5_O)        0.124    22.208 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.657    22.865    dig3[3]_i_3_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I4_O)        0.124    22.989 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    22.989    dig3[1]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)        0.031    15.171    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                 -7.818    

Slack (VIOLATED) :        -7.798ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.809ns  (logic 6.358ns (35.701%)  route 11.451ns (64.299%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.888    18.362    dig6[3]_i_11_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    18.486 r  dig3[3]_i_16/O
                         net (fo=2, routed)           0.615    19.101    dig3[3]_i_16_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.225 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.689    19.914    dig3[3]_i_8_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  dig3[3]_i_4/O
                         net (fo=10, routed)          1.067    21.105    dig3[3]_i_4_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.229 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.854    22.084    dig2[3]_i_4_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I5_O)        0.124    22.208 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.686    22.893    dig3[3]_i_3_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    23.017    dig3[2]_i_1_n_0
    SLICE_X12Y127        FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y127        FDRE (Setup_fdre_C_D)        0.079    15.219    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                 -7.798    

Slack (VIOLATED) :        -7.797ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.802ns  (logic 6.358ns (35.714%)  route 11.444ns (64.286%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.475    17.950    dig6[3]_i_11_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.074 r  dig6[3]_i_17/O
                         net (fo=2, routed)           0.814    18.887    dig6[3]_i_17_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.011 r  dig6[3]_i_6/O
                         net (fo=15, routed)          1.032    20.043    dig6[3]_i_6_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.167 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.779    20.946    dig3[3]_i_12_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.070 r  dig4[3]_i_5/O
                         net (fo=8, routed)           1.013    22.083    dig4[3]_i_5_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.207 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.680    22.887    dig4[3]_i_3_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    23.011 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    23.011    dig5[2]_i_1_n_0
    SLICE_X14Y125        FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y125        FDRE (Setup_fdre_C_D)        0.077    15.214    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -23.011    
  -------------------------------------------------------------------
                         slack                                 -7.797    

Slack (VIOLATED) :        -7.747ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 6.358ns (35.807%)  route 11.399ns (64.193%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.475    17.950    dig6[3]_i_11_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.074 r  dig6[3]_i_17/O
                         net (fo=2, routed)           0.814    18.887    dig6[3]_i_17_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.011 r  dig6[3]_i_6/O
                         net (fo=15, routed)          1.032    20.043    dig6[3]_i_6_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.167 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.779    20.946    dig3[3]_i_12_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.070 r  dig4[3]_i_5/O
                         net (fo=8, routed)           1.013    22.083    dig4[3]_i_5_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.207 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.634    22.841    dig4[3]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I5_O)        0.124    22.965 r  dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.965    dig5[3]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y124        FDRE                                         r  dig5_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y124        FDRE (Setup_fdre_C_D)        0.081    15.218    dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                 -7.747    

Slack (VIOLATED) :        -7.692ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 6.358ns (35.917%)  route 11.344ns (64.083%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.475    17.950    dig6[3]_i_11_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.074 r  dig6[3]_i_17/O
                         net (fo=2, routed)           0.814    18.887    dig6[3]_i_17_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.011 r  dig6[3]_i_6/O
                         net (fo=15, routed)          1.032    20.043    dig6[3]_i_6_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.167 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.779    20.946    dig3[3]_i_12_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.070 r  dig4[3]_i_5/O
                         net (fo=8, routed)           1.013    22.083    dig4[3]_i_5_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.207 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.579    22.786    dig4[3]_i_3_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    22.910 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.910    dig5[1]_i_1_n_0
    SLICE_X14Y125        FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y125        FDRE (Setup_fdre_C_D)        0.081    15.218    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -22.910    
  -------------------------------------------------------------------
                         slack                                 -7.692    

Slack (VIOLATED) :        -7.682ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.648ns  (logic 6.358ns (36.027%)  route 11.290ns (63.973%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.888    18.362    dig6[3]_i_11_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    18.486 r  dig3[3]_i_16/O
                         net (fo=2, routed)           0.615    19.101    dig3[3]_i_16_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.225 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.689    19.914    dig3[3]_i_8_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  dig3[3]_i_4/O
                         net (fo=10, routed)          1.067    21.105    dig3[3]_i_4_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.229 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.854    22.084    dig2[3]_i_4_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I5_O)        0.124    22.208 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.524    22.732    dig3[3]_i_3_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I1_O)        0.124    22.856 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    22.856    dig4[0]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)        0.032    15.174    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -22.856    
  -------------------------------------------------------------------
                         slack                                 -7.682    

Slack (VIOLATED) :        -7.653ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 6.358ns (35.997%)  route 11.304ns (64.003%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=16, routed)          1.121     7.543    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.199 r  dig02/P[32]
                         net (fo=14, routed)          1.244    12.443    dig02_n_73
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  dig6[3]_i_49/O
                         net (fo=2, routed)           0.864    13.430    dig6[3]_i_49_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.554 r  dig6[3]_i_40/O
                         net (fo=13, routed)          0.796    14.351    dig6[3]_i_40_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.475 r  dig3[3]_i_24/O
                         net (fo=13, routed)          0.929    15.404    dig3[3]_i_24_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I5_O)        0.124    15.528 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.688    16.216    dig6[3]_i_22_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    16.340 r  dig6[3]_i_19/O
                         net (fo=9, routed)           1.011    17.351    dig6[3]_i_19_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.475 r  dig6[3]_i_11/O
                         net (fo=13, routed)          0.475    17.950    dig6[3]_i_11_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.074 r  dig6[3]_i_17/O
                         net (fo=2, routed)           0.814    18.887    dig6[3]_i_17_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.124    19.011 r  dig6[3]_i_6/O
                         net (fo=15, routed)          1.032    20.043    dig6[3]_i_6_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.167 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.779    20.946    dig3[3]_i_12_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.070 r  dig4[3]_i_5/O
                         net (fo=8, routed)           1.013    22.083    dig4[3]_i_5_n_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.207 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.540    22.747    dig4[3]_i_3_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    22.871    dig4[2]_i_1_n_0
    SLICE_X14Y126        FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y126        FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X14Y126        FDRE (Setup_fdre_C_D)        0.079    15.218    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -22.871    
  -------------------------------------------------------------------
                         slack                                 -7.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.550     1.469    segment1/XLXI_47/clk
    SLICE_X41Y123        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.168     1.779    segment1/XLXI_47/clk_div
    SLICE_X41Y123        LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.824    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X41Y123        FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     1.984    segment1/XLXI_47/clk
    SLICE_X41Y123        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X41Y123        FDRE (Hold_fdre_C_D)         0.091     1.560    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y124        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.733    count_reg[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_reg[8]_i_1_n_4
    SLICE_X33Y124        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y124        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X33Y124        FDRE (Hold_fdre_C_D)         0.105     1.576    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y128        FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.736    count_reg[27]
    SLICE_X33Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_reg[24]_i_1_n_4
    SLICE_X33Y128        FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y128        FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X33Y128        FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y129        FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y129        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.737    count_reg[31]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    count_reg[28]_i_1_n_4
    SLICE_X33Y129        FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y129        FDRE                                         r  count_reg[31]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X33Y129        FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y122        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.736    count_reg[3]
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_reg[0]_i_1_n_4
    SLICE_X33Y122        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.822     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y122        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y122        FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y126        FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.729    count_reg[16]
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    count_reg[16]_i_1_n_7
    SLICE_X33Y126        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y126        FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X33Y126        FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y124        FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.729    count_reg[8]
    SLICE_X33Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    count_reg[8]_i_1_n_7
    SLICE_X33Y124        FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y124        FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X33Y124        FDRE (Hold_fdre_C_D)         0.105     1.576    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y125        FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.733    count_reg[14]
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    count_reg[12]_i_1_n_5
    SLICE_X33Y125        FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y125        FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X33Y125        FDRE (Hold_fdre_C_D)         0.105     1.576    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y127        FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[22]/Q
                         net (fo=2, routed)           0.120     1.736    count_reg[22]
    SLICE_X33Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    count_reg[20]_i_1_n_5
    SLICE_X33Y127        FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.822     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y127        FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y127        FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y128        FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.733    count_reg[24]
    SLICE_X33Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    count_reg[24]_i_1_n_7
    SLICE_X33Y128        FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y128        FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X33Y128        FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y125   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y125   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y91     LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y91     LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y91     LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y91     LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y100    LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y91     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   segment1/XLXI_47/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   segment1/XLXI_47/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y124   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y124   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y125   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y125   count_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y125   count_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y125   count_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y124   count_reg[8]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y124   count_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y120   LED_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y127   dig1_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y127   dig1_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y127   dig1_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y127   dig2_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y127   dig2_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y129   count_reg[28]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y129   count_reg[29]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y129   count_reg[30]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y129   count_reg[31]/C



