
*** Running vivado
    with args -log SHA1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SHA1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SHA1.tcl -notrace
Command: synth_design -top SHA1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3748 
WARNING: [Synth 8-2611] redeclaration of ansi port msg_out is not allowed [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:43]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 341.008 ; gain = 131.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SHA1' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:23]
	Parameter idle bound to: 4'b0000 
	Parameter reset bound to: 4'b0001 
	Parameter read_32bit_msgs bound to: 4'b0010 
	Parameter append_w0_15 bound to: 4'b0011 
	Parameter append_w16_79 bound to: 4'b0100 
	Parameter r0_19 bound to: 4'b0101 
	Parameter r20_39 bound to: 4'b0110 
	Parameter r40_59 bound to: 4'b0111 
	Parameter r60_79 bound to: 4'b1000 
	Parameter hash_out bound to: 4'b1001 
INFO: [Synth 8-256] done synthesizing module 'SHA1' (1#1) [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 398.703 ; gain = 189.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 398.703 ; gain = 189.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 398.703 ; gain = 189.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5545] ROM "h_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'msg_out_reg' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:791]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:783]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:783]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:783]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:783]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:783]
WARNING: [Synth 8-327] inferring latch for variable 'hash_index_reg' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[61]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[63]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[62]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[64]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[66]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[67]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[69]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[68]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[72]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[71]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[73]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[74]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[76]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[77]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[78]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[79]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'state_done_reg' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'nxt_state_reg' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[41]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[43]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[42]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[45]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[44]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[47]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[46]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[49]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[48]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[51]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[53]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[52]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[54]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[57]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[56]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[58]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[12]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[6]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[9]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[14]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[11]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[8]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[5]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[13]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[10]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[7]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[15]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[59]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'h_index_reg' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'msg_RAM_index_reg' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[22]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[21]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[23]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[25]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[24]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[26]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[28]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[27]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[29]' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:106]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 472.031 ; gain = 262.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |SHA1__GB0     |           1|     38689|
|2     |SHA1__GB1     |           1|      8216|
|3     |SHA1__GB2     |           1|      9908|
|4     |SHA1__GB3     |           1|     17098|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 79    
	   2 Input     32 Bit       Adders := 6     
	   6 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   4 Input     32 Bit         XORs := 64    
	   3 Input     32 Bit         XORs := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 82    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   4 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 79    
	   2 Input     32 Bit       Adders := 6     
	   6 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   4 Input     32 Bit         XORs := 64    
	   3 Input     32 Bit         XORs := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 82    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   4 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "msg_RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg_RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][0]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][2]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][7]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][9]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][12]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][14]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][17]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][19]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][22]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][24]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][27]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][29]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][4]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][5]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][10]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][15]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][20]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][25]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][30]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][3]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][8]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][13]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][18]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][23]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][28]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][1]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][6]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][11]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][16]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][21]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][26]' (LD) to 'i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[1][31]' (LD) to 'i_0/k_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nxt_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][0]' (LD) to 'i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][1]' (LD) to 'i_0/k_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][2]' (LD) to 'i_0/k_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][3]' (LD) to 'i_0/k_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][4]' (LD) to 'i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][5]' (LD) to 'i_0/k_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][6]' (LD) to 'i_0/k_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][7]' (LD) to 'i_0/k_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][8]' (LD) to 'i_0/k_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][9]' (LD) to 'i_0/k_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][10]' (LD) to 'i_0/k_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][11]' (LD) to 'i_0/k_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][12]' (LD) to 'i_0/k_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][13]' (LD) to 'i_0/k_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][14]' (LD) to 'i_0/k_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][15]' (LD) to 'i_0/k_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][16]' (LD) to 'i_0/k_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][17]' (LD) to 'i_0/k_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][18]' (LD) to 'i_0/k_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][19]' (LD) to 'i_0/k_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][20]' (LD) to 'i_0/k_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][21]' (LD) to 'i_0/k_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][22]' (LD) to 'i_0/k_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][23]' (LD) to 'i_0/k_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][24]' (LD) to 'i_0/k_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][25]' (LD) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][26]' (LD) to 'i_0/k_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][27]' (LD) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][28]' (LD) to 'i_0/k_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][29]' (LD) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\k_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_done_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][0]' (LD) to 'i_2/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][1]' (LD) to 'i_2/k_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][2]' (LD) to 'i_2/k_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][3]' (LD) to 'i_2/k_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][4]' (LD) to 'i_2/k_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][5]' (LD) to 'i_2/k_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][6]' (LD) to 'i_2/k_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][7]' (LD) to 'i_2/k_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][8]' (LD) to 'i_2/k_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][9]' (LD) to 'i_2/k_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][10]' (LD) to 'i_2/k_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][11]' (LD) to 'i_2/k_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][12]' (LD) to 'i_2/k_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][13]' (LD) to 'i_2/k_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][14]' (LD) to 'i_2/k_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][15]' (LD) to 'i_2/k_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][16]' (LD) to 'i_2/k_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][17]' (LD) to 'i_2/k_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][18]' (LD) to 'i_2/k_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][19]' (LD) to 'i_2/k_reg[3][20]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][20]' (LD) to 'i_2/k_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][21]' (LD) to 'i_2/k_reg[3][22]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][22]' (LD) to 'i_2/k_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][23]' (LD) to 'i_2/k_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][24]' (LD) to 'i_2/k_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][25]' (LD) to 'i_2/k_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][26]' (LD) to 'i_2/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][27]' (LD) to 'i_2/k_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][28]' (LD) to 'i_2/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][29]' (LD) to 'i_2/k_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][30]' (LD) to 'i_2/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[3][31]' (LD) to 'i_2/k_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[0][24]' (LD) to 'i_2/k_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[0][25]' (LD) to 'i_2/k_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[0][27]' (LD) to 'i_2/k_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[0][29]' (LD) to 'i_2/k_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[0][30]' (LD) to 'i_2/k_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_2/k_reg[0][19]' (LD) to 'i_2/k_reg[0][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\k_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:54 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |SHA1__GB0     |           1|     28630|
|2     |SHA1__GB1     |           1|      7852|
|3     |SHA1__GB2     |           1|      8887|
|4     |SHA1__GB3     |           1|     13274|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:54 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |SHA1__GB0     |           1|     28630|
|2     |SHA1__GB1     |           1|      7852|
|3     |SHA1__GB2     |           1|      8887|
|4     |SHA1__GB3     |           1|     13274|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:16 ; elapsed = 00:05:05 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:19 ; elapsed = 00:05:07 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net hash_index[0] with 1st driver pin 'hash_index_reg[0]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net hash_index[0] with 2nd driver pin 'hash_index_reg[0]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net hash_index[2] with 1st driver pin 'hash_index_reg[2]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net hash_index[2] with 2nd driver pin 'hash_index_reg[2]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net hash_index[1] with 1st driver pin 'hash_index_reg[1]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:105]
CRITICAL WARNING: [Synth 8-3352] multi-driven net hash_index[1] with 2nd driver pin 'hash_index_reg[1]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[4] with 1st driver pin 'msg_RAM_index_reg[4]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[4] with 2nd driver pin 'msg_RAM_index_reg[4]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[3] with 1st driver pin 'msg_RAM_index_reg[3]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[3] with 2nd driver pin 'msg_RAM_index_reg[3]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[2] with 1st driver pin 'msg_RAM_index_reg[2]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[2] with 2nd driver pin 'msg_RAM_index_reg[2]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[1] with 1st driver pin 'msg_RAM_index_reg[1]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[1] with 2nd driver pin 'msg_RAM_index_reg[1]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[0] with 1st driver pin 'msg_RAM_index_reg[0]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net msg_RAM_index[0] with 2nd driver pin 'msg_RAM_index_reg[0]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net h_index[2] with 1st driver pin 'h_index_reg[2]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net h_index[2] with 2nd driver pin 'h_index_reg[2]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net h_index[1] with 1st driver pin 'h_index_reg[1]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net h_index[1] with 2nd driver pin 'h_index_reg[1]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net h_index[0] with 1st driver pin 'h_index_reg[0]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net h_index[0] with 2nd driver pin 'h_index_reg[0]/Q' [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:119]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       11|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:19 ; elapsed = 00:05:07 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:19 ; elapsed = 00:05:08 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:19 ; elapsed = 00:05:08 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:20 ; elapsed = 00:05:09 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:20 ; elapsed = 00:05:09 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |  1319|
|3     |LUT1   |     4|
|4     |LUT2   |  4766|
|5     |LUT3   |   443|
|6     |LUT4   |  3488|
|7     |LUT5   |  4267|
|8     |LUT6   |  4214|
|9     |FDCE   |     3|
|10    |FDPE   |     1|
|11    |FDRE   |    11|
|12    |LD     |  4083|
|13    |IBUF   |    70|
|14    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 22713|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:20 ; elapsed = 00:05:09 . Memory (MB): peak = 1719.516 ; gain = 1510.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 22 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:15 ; elapsed = 00:05:02 . Memory (MB): peak = 1719.516 ; gain = 1463.566
Synthesis Optimization Complete : Time (s): cpu = 00:04:20 ; elapsed = 00:05:09 . Memory (MB): peak = 1719.516 ; gain = 1510.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SHA1' is not ideal for floorplanning, since the cellview 'SHA1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4083 instances were transformed.
  LD => LDCE: 4083 instances

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 102 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:23 ; elapsed = 00:05:11 . Memory (MB): peak = 1719.516 ; gain = 1470.848
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.runs/synth_1/SHA1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1719.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 20:35:09 2017...
