

================================================================
== Vivado HLS Report for 'fir_fixed'
================================================================
* Date:           Tue Dec 31 19:25:20 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project_process
* Solution:       interface
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  502|  502|  502|  502|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT   |  200|  200|         2|          -|          -|   100|    no    |
        |- MAC     |  300|  300|         3|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|     52|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        1|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    122|    -|
|Register         |        -|      -|    110|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        1|      1|    110|    174|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      1|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_fixed_mac_mulbkb_U1  |fir_fixed_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_V_U  |fir_fixed_regs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_161_p2        |     +    |      0|  0|  15|           8|           2|
    |i_1_fu_201_p2        |     +    |      0|  0|  15|           7|           1|
    |icmp_ln14_fu_195_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln9_fu_180_p2   |   icmp   |      0|  0|  11|           8|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  52|          30|          10|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |grp_fu_161_p0     |  15|          3|    8|         24|
    |i1_0_reg_150      |   9|          2|    7|         14|
    |i_0_reg_125       |   9|          2|    8|         16|
    |p_Val2_s_reg_137  |   9|          2|   17|         34|
    |regs_V_address0   |  27|          5|    7|         35|
    |regs_V_d0         |  15|          3|   16|         48|
    +------------------+----+-----------+-----+-----------+
    |Total             | 122|         24|   64|        178|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |h_V_load_reg_290       |  16|   0|   16|          0|
    |i1_0_reg_150           |   7|   0|    7|          0|
    |i_0_reg_125            |   8|   0|    8|          0|
    |i_1_reg_275            |   7|   0|    7|          0|
    |icmp_ln9_reg_258       |   1|   0|    1|          0|
    |p_Val2_s_reg_137       |  17|   0|   17|          0|
    |regs_V_load_1_reg_295  |  16|   0|   16|          0|
    |sext_ln8_reg_250       |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 110|   0|  110|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|x_V           |  in |   16|   ap_none  |      x_V     |    scalar    |
|h_V_address0  | out |    7|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |   16|  ap_memory |      h_V     |     array    |
|y_V           | out |   17|   ap_ovld  |      y_V     |    pointer   |
|y_V_ap_vld    | out |    1|   ap_ovld  |      y_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x_V), !map !41"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %h_V), !map !47"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %y_V), !map !53"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fir_fixed_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [fir_fixed.cpp:3]   --->   Operation 11 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %y_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [fir_fixed.cpp:4]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0" [fir_fixed.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 99, %codeRepl ], [ %i, %4 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i8 %i_0 to i32" [fir_fixed.cpp:8]   --->   Operation 15 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0, i32 7)" [fir_fixed.cpp:8]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %1" [fir_fixed.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str24) nounwind" [fir_fixed.cpp:9]   --->   Operation 19 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln9 = icmp eq i8 %i_0, 0" [fir_fixed.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %3" [fir_fixed.cpp:9]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln12 = add i8 %i_0, -1" [fir_fixed.cpp:12]   --->   Operation 22 'add' 'add_ln12' <Predicate = (!tmp & !icmp_ln9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i8 %add_ln12 to i64" [fir_fixed.cpp:12]   --->   Operation 23 'zext' 'zext_ln12_1' <Predicate = (!tmp & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%regs_V_addr = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_1" [fir_fixed.cpp:12]   --->   Operation 24 'getelementptr' 'regs_V_addr' <Predicate = (!tmp & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%regs_V_load = load i16* %regs_V_addr, align 2" [fir_fixed.cpp:12]   --->   Operation 25 'load' 'regs_V_load' <Predicate = (!tmp & !icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 26 'store' <Predicate = (!tmp & icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %4" [fir_fixed.cpp:10]   --->   Operation 27 'br' <Predicate = (!tmp & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader" [fir_fixed.cpp:14]   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %sext_ln8 to i64" [fir_fixed.cpp:12]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%regs_V_load = load i16* %regs_V_addr, align 2" [fir_fixed.cpp:12]   --->   Operation 30 'load' 'regs_V_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%regs_V_addr_1 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12" [fir_fixed.cpp:12]   --->   Operation 31 'getelementptr' 'regs_V_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store i16 %regs_V_load, i16* %regs_V_addr_1, align 2" [fir_fixed.cpp:12]   --->   Operation 32 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 33 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, -1" [fir_fixed.cpp:8]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [fir_fixed.cpp:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i17 [ %temp_V, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader.preheader ]"   --->   Operation 36 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_1, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %i1_0, -28" [fir_fixed.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 39 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i1_0, 1" [fir_fixed.cpp:14]   --->   Operation 40 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %5, label %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fir_fixed.cpp:14]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %i1_0 to i64" [fir_fixed.cpp:15]   --->   Operation 42 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%h_V_addr = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15" [fir_fixed.cpp:15]   --->   Operation 43 'getelementptr' 'h_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%h_V_load = load i16* %h_V_addr, align 2" [fir_fixed.cpp:15]   --->   Operation 44 'load' 'h_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%regs_V_addr_2 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15" [fir_fixed.cpp:15]   --->   Operation 45 'getelementptr' 'regs_V_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%regs_V_load_1 = load i16* %regs_V_addr_2, align 2" [fir_fixed.cpp:15]   --->   Operation 46 'load' 'regs_V_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i17P(i17* %y_V, i17 %p_Val2_s)" [fir_fixed.cpp:17]   --->   Operation 47 'write' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [fir_fixed.cpp:18]   --->   Operation 48 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%h_V_load = load i16* %h_V_addr, align 2" [fir_fixed.cpp:15]   --->   Operation 49 'load' 'h_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%regs_V_load_1 = load i16* %regs_V_addr_2, align 2" [fir_fixed.cpp:15]   --->   Operation 50 'load' 'regs_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 6 <SV = 4> <Delay = 6.38>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [fir_fixed.cpp:14]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%r_V = sext i16 %h_V_load to i32" [fir_fixed.cpp:15]   --->   Operation 52 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %regs_V_load_1 to i32" [fir_fixed.cpp:15]   --->   Operation 53 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_2 = mul nsw i32 %sext_ln1118, %r_V" [fir_fixed.cpp:15]   --->   Operation 54 'mul' 'r_V_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %p_Val2_s, i15 0)" [fir_fixed.cpp:15]   --->   Operation 55 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i32 %r_V_2, %lhs_V" [fir_fixed.cpp:15]   --->   Operation 56 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%temp_V = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %ret_V, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 57 'partselect' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [fir_fixed.cpp:14]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ regs_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
x_V_read          (read             ) [ 0011000]
specinterface_ln4 (specinterface    ) [ 0000000]
br_ln8            (br               ) [ 0111000]
i_0               (phi              ) [ 0011000]
sext_ln8          (sext             ) [ 0001000]
tmp               (bitselect        ) [ 0011000]
empty             (speclooptripcount) [ 0000000]
br_ln8            (br               ) [ 0000000]
specloopname_ln9  (specloopname     ) [ 0000000]
icmp_ln9          (icmp             ) [ 0011000]
br_ln9            (br               ) [ 0000000]
add_ln12          (add              ) [ 0000000]
zext_ln12_1       (zext             ) [ 0000000]
regs_V_addr       (getelementptr    ) [ 0001000]
store_ln10        (store            ) [ 0000000]
br_ln10           (br               ) [ 0000000]
br_ln14           (br               ) [ 0011111]
zext_ln12         (zext             ) [ 0000000]
regs_V_load       (load             ) [ 0000000]
regs_V_addr_1     (getelementptr    ) [ 0000000]
store_ln12        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
i                 (add              ) [ 0111000]
br_ln8            (br               ) [ 0111000]
p_Val2_s          (phi              ) [ 0000111]
i1_0              (phi              ) [ 0000100]
icmp_ln14         (icmp             ) [ 0000111]
empty_4           (speclooptripcount) [ 0000000]
i_1               (add              ) [ 0010111]
br_ln14           (br               ) [ 0000000]
zext_ln15         (zext             ) [ 0000000]
h_V_addr          (getelementptr    ) [ 0000010]
regs_V_addr_2     (getelementptr    ) [ 0000010]
write_ln17        (write            ) [ 0000000]
ret_ln18          (ret              ) [ 0000000]
h_V_load          (load             ) [ 0000001]
regs_V_load_1     (load             ) [ 0000001]
specloopname_ln14 (specloopname     ) [ 0000000]
r_V               (sext             ) [ 0000000]
sext_ln1118       (sext             ) [ 0000000]
r_V_2             (mul              ) [ 0000000]
lhs_V             (bitconcatenate   ) [ 0000000]
ret_V             (add              ) [ 0000000]
temp_V            (partselect       ) [ 0010111]
br_ln14           (br               ) [ 0010111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_fixed_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i17P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln17_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="17" slack="0"/>
<pin id="77" dir="0" index="2" bw="17" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="regs_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="regs_V_load/2 store_ln10/2 store_ln12/3 regs_V_load_1/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="regs_V_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="h_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_V_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_V_load/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="regs_V_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_2/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="8" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_Val2_s_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="17" slack="1"/>
<pin id="139" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Val2_s_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i1_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i1_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 i/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln12_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln12_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln14_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln15_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln1118_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="lhs_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="17" slack="2"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="temp_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_V/6 "/>
</bind>
</comp>

<comp id="236" class="1007" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/6 ret_V/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="x_V_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="sext_ln8_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln8 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln9_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="262" class="1005" name="regs_V_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="1"/>
<pin id="264" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="h_V_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="1"/>
<pin id="282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_V_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="regs_V_addr_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_addr_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="h_V_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_V_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="regs_V_load_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_load_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="temp_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="17" slack="1"/>
<pin id="302" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="88" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="149"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="129" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="125" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="129" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="129" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="129" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="161" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="199"><net_src comp="154" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="154" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="154" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="137" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="216" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="213" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="219" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="248"><net_src comp="68" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="253"><net_src comp="168" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="261"><net_src comp="180" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="81" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="270"><net_src comp="161" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="278"><net_src comp="201" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="283"><net_src comp="104" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="288"><net_src comp="117" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="293"><net_src comp="111" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="298"><net_src comp="88" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="303"><net_src comp="227" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {4 }
	Port: regs_V | {2 3 }
 - Input state : 
	Port: fir_fixed : x_V | {1 }
	Port: fir_fixed : h_V | {4 5 }
	Port: fir_fixed : regs_V | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		sext_ln8 : 1
		tmp : 1
		br_ln8 : 2
		icmp_ln9 : 1
		br_ln9 : 2
		add_ln12 : 1
		zext_ln12_1 : 2
		regs_V_addr : 3
		regs_V_load : 4
	State 3
		regs_V_addr_1 : 1
		store_ln12 : 2
	State 4
		icmp_ln14 : 1
		i_1 : 1
		br_ln14 : 2
		zext_ln15 : 1
		h_V_addr : 2
		h_V_load : 3
		regs_V_addr_2 : 2
		regs_V_load_1 : 3
		write_ln17 : 1
	State 5
	State 6
		r_V_2 : 1
		ret_V : 2
		temp_V : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |       grp_fu_161       |    0    |    0    |    15   |
|          |       i_1_fu_201       |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln9_fu_180    |    0    |    0    |    11   |
|          |    icmp_ln14_fu_195    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_236       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_68  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln17_write_fu_74 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     sext_ln8_fu_168    |    0    |    0    |    0    |
|   sext   |       r_V_fu_213       |    0    |    0    |    0    |
|          |   sext_ln1118_fu_216   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_172       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln12_1_fu_186   |    0    |    0    |    0    |
|   zext   |    zext_ln12_fu_191    |    0    |    0    |    0    |
|          |    zext_ln15_fu_207    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      lhs_V_fu_219      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      temp_V_fu_227     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    52   |
|----------|------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|regs_V|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   h_V_addr_reg_280  |    7   |
|   h_V_load_reg_290  |   16   |
|     i1_0_reg_150    |    7   |
|     i_0_reg_125     |    8   |
|     i_1_reg_275     |    7   |
|      i_reg_267      |    8   |
|   icmp_ln9_reg_258  |    1   |
|   p_Val2_s_reg_137  |   17   |
|regs_V_addr_2_reg_285|    7   |
| regs_V_addr_reg_262 |    7   |
|regs_V_load_1_reg_295|   16   |
|   sext_ln8_reg_250  |   32   |
|    temp_V_reg_300   |   17   |
|   x_V_read_reg_245  |   16   |
+---------------------+--------+
|        Total        |   166  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_88 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   7  |   14   ||    9    |
|    i_0_reg_125    |  p0  |   2  |   8  |   16   ||    9    |
|  p_Val2_s_reg_137 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_161    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  ||  10.797 ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   52   |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   78   |    -   |
|  Register |    -   |    -   |    -   |   166  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   10   |   166  |   130  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
