-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Mon Apr 13 11:58:26 2020
-- Host        : DESKTOP-J4B3MVP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               {c:/Users/ME/OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project
--               0-Getting_Started/project_0/project_0.srcs/sources_1/bd/embsys/ip/embsys_nexys4IO_0_1/embsys_nexys4IO_0_1_sim_netlist.vhdl}
-- Design      : embsys_nexys4IO_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a50tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit is
  port (
    \seg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit : entity is "Digit";
end embsys_nexys4IO_0_1_Digit;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal seg0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \seg[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \seg[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \seg[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \seg[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \seg[5]_i_1\ : label is "soft_lutpair8";
begin
\seg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(0)
    );
\seg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      O => seg(1)
    );
\seg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(2)
    );
\seg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(3)
    );
\seg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(4)
    );
\seg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(5)
    );
\seg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(6)
    );
\seg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => seg0
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => \seg_reg[7]_0\(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => \seg_reg[7]_0\(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => \seg_reg[7]_0\(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => \seg_reg[7]_0\(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => \seg_reg[7]_0\(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => \seg_reg[7]_0\(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => \seg_reg[7]_0\(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg0,
      Q => \seg_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_1 is
  port (
    \seg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_1 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_1;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_1 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[7]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \seg[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \seg[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \seg[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \seg[4]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \seg[5]_i_1__0\ : label is "soft_lutpair11";
begin
\seg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(0)
    );
\seg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      O => seg(1)
    );
\seg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(2)
    );
\seg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(3)
    );
\seg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(4)
    );
\seg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(5)
    );
\seg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(6)
    );
\seg[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \seg[7]_i_1__0_n_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => \seg_reg[7]_0\(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => \seg_reg[7]_0\(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => \seg_reg[7]_0\(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => \seg_reg[7]_0\(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => \seg_reg[7]_0\(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => \seg_reg[7]_0\(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => \seg_reg[7]_0\(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__0_n_0\,
      Q => \seg_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_2 is
  port (
    \seg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_2 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_2;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_2 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[7]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \seg[1]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \seg[2]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \seg[3]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \seg[4]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \seg[5]_i_1__1\ : label is "soft_lutpair14";
begin
\seg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(0)
    );
\seg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      O => seg(1)
    );
\seg[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(2)
    );
\seg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(3)
    );
\seg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(4)
    );
\seg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(5)
    );
\seg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(6)
    );
\seg[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \seg[7]_i_1__1_n_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => \seg_reg[7]_0\(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => \seg_reg[7]_0\(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => \seg_reg[7]_0\(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => \seg_reg[7]_0\(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => \seg_reg[7]_0\(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => \seg_reg[7]_0\(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => \seg_reg[7]_0\(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__1_n_0\,
      Q => \seg_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \seg_reg[0]_0\ : in STD_LOGIC;
    \seg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \seg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \seg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \seg_reg[1]_0\ : in STD_LOGIC;
    \seg_reg[2]_0\ : in STD_LOGIC;
    \seg_reg[3]_0\ : in STD_LOGIC;
    \seg_reg[4]_0\ : in STD_LOGIC;
    \seg_reg[5]_0\ : in STD_LOGIC;
    \seg_reg[6]_0\ : in STD_LOGIC;
    \seg_reg[7]_3\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_3 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_3;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_3 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seg[1]_i_2_n_0\ : STD_LOGIC;
  signal \seg[2]_i_2_n_0\ : STD_LOGIC;
  signal \seg[3]_i_2_n_0\ : STD_LOGIC;
  signal \seg[4]_i_2_n_0\ : STD_LOGIC;
  signal \seg[5]_i_2_n_0\ : STD_LOGIC;
  signal \seg[6]_i_2_n_0\ : STD_LOGIC;
  signal \seg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \seg[7]_i_2_n_0\ : STD_LOGIC;
  signal \seg_reg_n_0_[0]\ : STD_LOGIC;
  signal \seg_reg_n_0_[1]\ : STD_LOGIC;
  signal \seg_reg_n_0_[2]\ : STD_LOGIC;
  signal \seg_reg_n_0_[3]\ : STD_LOGIC;
  signal \seg_reg_n_0_[4]\ : STD_LOGIC;
  signal \seg_reg_n_0_[5]\ : STD_LOGIC;
  signal \seg_reg_n_0_[6]\ : STD_LOGIC;
  signal \seg_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \seg[1]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \seg[2]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \seg[3]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \seg[4]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \seg[5]_i_1__2\ : label is "soft_lutpair17";
begin
\seg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(0)
    );
\seg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[0]\,
      I1 => \seg_reg[7]_0\(0),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(0),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(0),
      O => \seg[0]_i_2_n_0\
    );
\seg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      O => seg(1)
    );
\seg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[1]\,
      I1 => \seg_reg[7]_0\(1),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(1),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(1),
      O => \seg[1]_i_2_n_0\
    );
\seg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(2)
    );
\seg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[2]\,
      I1 => \seg_reg[7]_0\(2),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(2),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(2),
      O => \seg[2]_i_2_n_0\
    );
\seg[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(3)
    );
\seg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[3]\,
      I1 => \seg_reg[7]_0\(3),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(3),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(3),
      O => \seg[3]_i_2_n_0\
    );
\seg[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(4)
    );
\seg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[4]\,
      I1 => \seg_reg[7]_0\(4),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(4),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(4),
      O => \seg[4]_i_2_n_0\
    );
\seg[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => seg(5)
    );
\seg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[5]\,
      I1 => \seg_reg[7]_0\(5),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(5),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(5),
      O => \seg[5]_i_2_n_0\
    );
\seg[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(3),
      O => seg(6)
    );
\seg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[6]\,
      I1 => \seg_reg[7]_0\(6),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(6),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(6),
      O => \seg[6]_i_2_n_0\
    );
\seg[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \seg[7]_i_1__2_n_0\
    );
\seg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[7]\,
      I1 => \seg_reg[7]_0\(7),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(7),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(7),
      O => \seg[7]_i_2_n_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => \seg_reg_n_0_[0]\,
      R => '0'
    );
\seg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[0]_i_2_n_0\,
      I1 => \seg_reg[0]_0\,
      O => D(0),
      S => \out\(2)
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => \seg_reg_n_0_[1]\,
      R => '0'
    );
\seg_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[1]_i_2_n_0\,
      I1 => \seg_reg[1]_0\,
      O => D(1),
      S => \out\(2)
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => \seg_reg_n_0_[2]\,
      R => '0'
    );
\seg_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[2]_i_2_n_0\,
      I1 => \seg_reg[2]_0\,
      O => D(2),
      S => \out\(2)
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => \seg_reg_n_0_[3]\,
      R => '0'
    );
\seg_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[3]_i_2_n_0\,
      I1 => \seg_reg[3]_0\,
      O => D(3),
      S => \out\(2)
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => \seg_reg_n_0_[4]\,
      R => '0'
    );
\seg_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[4]_i_2_n_0\,
      I1 => \seg_reg[4]_0\,
      O => D(4),
      S => \out\(2)
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => \seg_reg_n_0_[5]\,
      R => '0'
    );
\seg_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[5]_i_2_n_0\,
      I1 => \seg_reg[5]_0\,
      O => D(5),
      S => \out\(2)
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => \seg_reg_n_0_[6]\,
      R => '0'
    );
\seg_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[6]_i_2_n_0\,
      I1 => \seg_reg[6]_0\,
      O => D(6),
      S => \out\(2)
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__2_n_0\,
      Q => \seg_reg_n_0_[7]\,
      R => '0'
    );
\seg_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \seg[7]_i_2_n_0\,
      I1 => \seg_reg[7]_3\,
      O => D(7),
      S => \out\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reg7_reg[24]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_4 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_4;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_4 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[7]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \seg[1]_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \seg[2]_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \seg[3]_i_1__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \seg[4]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \seg[5]_i_1__3\ : label is "soft_lutpair20";
begin
\seg[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(2),
      I1 => \slv_reg7_reg[24]\(4),
      I2 => \slv_reg7_reg[24]\(1),
      I3 => \slv_reg7_reg[24]\(0),
      I4 => \slv_reg7_reg[24]\(3),
      O => seg(0)
    );
\seg[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(2),
      I1 => \slv_reg7_reg[24]\(4),
      I2 => \slv_reg7_reg[24]\(1),
      I3 => \slv_reg7_reg[24]\(3),
      I4 => \slv_reg7_reg[24]\(0),
      O => seg(1)
    );
\seg[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(2),
      I1 => \slv_reg7_reg[24]\(4),
      I2 => \slv_reg7_reg[24]\(1),
      I3 => \slv_reg7_reg[24]\(0),
      I4 => \slv_reg7_reg[24]\(3),
      O => seg(2)
    );
\seg[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(2),
      I1 => \slv_reg7_reg[24]\(4),
      I2 => \slv_reg7_reg[24]\(1),
      I3 => \slv_reg7_reg[24]\(0),
      I4 => \slv_reg7_reg[24]\(3),
      O => seg(3)
    );
\seg[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(1),
      I1 => \slv_reg7_reg[24]\(0),
      I2 => \slv_reg7_reg[24]\(2),
      I3 => \slv_reg7_reg[24]\(4),
      I4 => \slv_reg7_reg[24]\(3),
      O => seg(4)
    );
\seg[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(1),
      I1 => \slv_reg7_reg[24]\(0),
      I2 => \slv_reg7_reg[24]\(2),
      I3 => \slv_reg7_reg[24]\(4),
      I4 => \slv_reg7_reg[24]\(3),
      O => seg(5)
    );
\seg[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(1),
      I1 => \slv_reg7_reg[24]\(2),
      I2 => \slv_reg7_reg[24]\(4),
      I3 => \slv_reg7_reg[24]\(0),
      I4 => \slv_reg7_reg[24]\(3),
      O => seg(6)
    );
\seg[7]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg7_reg[24]\(5),
      O => \seg[7]_i_1__3_n_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => Q(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => Q(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => Q(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => Q(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => Q(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => Q(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => Q(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__3_n_0\,
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reg7_reg[25]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_5 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_5;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_5 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[7]_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \seg[1]_i_1__4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \seg[2]_i_1__4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \seg[3]_i_1__4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \seg[4]_i_1__4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \seg[5]_i_1__4\ : label is "soft_lutpair23";
begin
\seg[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(2),
      I1 => \slv_reg7_reg[25]\(4),
      I2 => \slv_reg7_reg[25]\(1),
      I3 => \slv_reg7_reg[25]\(0),
      I4 => \slv_reg7_reg[25]\(3),
      O => seg(0)
    );
\seg[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(2),
      I1 => \slv_reg7_reg[25]\(4),
      I2 => \slv_reg7_reg[25]\(1),
      I3 => \slv_reg7_reg[25]\(3),
      I4 => \slv_reg7_reg[25]\(0),
      O => seg(1)
    );
\seg[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(2),
      I1 => \slv_reg7_reg[25]\(4),
      I2 => \slv_reg7_reg[25]\(1),
      I3 => \slv_reg7_reg[25]\(0),
      I4 => \slv_reg7_reg[25]\(3),
      O => seg(2)
    );
\seg[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(2),
      I1 => \slv_reg7_reg[25]\(4),
      I2 => \slv_reg7_reg[25]\(1),
      I3 => \slv_reg7_reg[25]\(0),
      I4 => \slv_reg7_reg[25]\(3),
      O => seg(3)
    );
\seg[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(1),
      I1 => \slv_reg7_reg[25]\(0),
      I2 => \slv_reg7_reg[25]\(2),
      I3 => \slv_reg7_reg[25]\(4),
      I4 => \slv_reg7_reg[25]\(3),
      O => seg(4)
    );
\seg[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(1),
      I1 => \slv_reg7_reg[25]\(0),
      I2 => \slv_reg7_reg[25]\(2),
      I3 => \slv_reg7_reg[25]\(4),
      I4 => \slv_reg7_reg[25]\(3),
      O => seg(5)
    );
\seg[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(1),
      I1 => \slv_reg7_reg[25]\(2),
      I2 => \slv_reg7_reg[25]\(4),
      I3 => \slv_reg7_reg[25]\(0),
      I4 => \slv_reg7_reg[25]\(3),
      O => seg(6)
    );
\seg[7]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg7_reg[25]\(5),
      O => \seg[7]_i_1__4_n_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => Q(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => Q(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => Q(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => Q(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => Q(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => Q(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => Q(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__4_n_0\,
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reg7_reg[26]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_6 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_6;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_6 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[7]_i_1__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \seg[1]_i_1__5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \seg[2]_i_1__5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \seg[3]_i_1__5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \seg[4]_i_1__5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \seg[5]_i_1__5\ : label is "soft_lutpair26";
begin
\seg[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(2),
      I1 => \slv_reg7_reg[26]\(4),
      I2 => \slv_reg7_reg[26]\(1),
      I3 => \slv_reg7_reg[26]\(0),
      I4 => \slv_reg7_reg[26]\(3),
      O => seg(0)
    );
\seg[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(2),
      I1 => \slv_reg7_reg[26]\(4),
      I2 => \slv_reg7_reg[26]\(1),
      I3 => \slv_reg7_reg[26]\(3),
      I4 => \slv_reg7_reg[26]\(0),
      O => seg(1)
    );
\seg[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(2),
      I1 => \slv_reg7_reg[26]\(4),
      I2 => \slv_reg7_reg[26]\(1),
      I3 => \slv_reg7_reg[26]\(0),
      I4 => \slv_reg7_reg[26]\(3),
      O => seg(2)
    );
\seg[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(2),
      I1 => \slv_reg7_reg[26]\(4),
      I2 => \slv_reg7_reg[26]\(1),
      I3 => \slv_reg7_reg[26]\(0),
      I4 => \slv_reg7_reg[26]\(3),
      O => seg(3)
    );
\seg[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(1),
      I1 => \slv_reg7_reg[26]\(0),
      I2 => \slv_reg7_reg[26]\(2),
      I3 => \slv_reg7_reg[26]\(4),
      I4 => \slv_reg7_reg[26]\(3),
      O => seg(4)
    );
\seg[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(1),
      I1 => \slv_reg7_reg[26]\(0),
      I2 => \slv_reg7_reg[26]\(2),
      I3 => \slv_reg7_reg[26]\(4),
      I4 => \slv_reg7_reg[26]\(3),
      O => seg(5)
    );
\seg[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(1),
      I1 => \slv_reg7_reg[26]\(2),
      I2 => \slv_reg7_reg[26]\(4),
      I3 => \slv_reg7_reg[26]\(0),
      I4 => \slv_reg7_reg[26]\(3),
      O => seg(6)
    );
\seg[7]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg7_reg[26]\(5),
      O => \seg[7]_i_1__5_n_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => Q(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => Q(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => Q(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => Q(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => Q(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => Q(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => Q(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__5_n_0\,
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_Digit_7 is
  port (
    \seg_reg[0]_0\ : out STD_LOGIC;
    \seg_reg[1]_0\ : out STD_LOGIC;
    \seg_reg[2]_0\ : out STD_LOGIC;
    \seg_reg[3]_0\ : out STD_LOGIC;
    \seg_reg[4]_0\ : out STD_LOGIC;
    \seg_reg[5]_0\ : out STD_LOGIC;
    \seg_reg[6]_0\ : out STD_LOGIC;
    \seg_reg[7]_0\ : out STD_LOGIC;
    \slv_reg7_reg[27]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \seg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \seg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_Digit_7 : entity is "Digit";
end embsys_nexys4IO_0_1_Digit_7;

architecture STRUCTURE of embsys_nexys4IO_0_1_Digit_7 is
  signal seg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \seg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \seg_reg_n_0_[0]\ : STD_LOGIC;
  signal \seg_reg_n_0_[1]\ : STD_LOGIC;
  signal \seg_reg_n_0_[2]\ : STD_LOGIC;
  signal \seg_reg_n_0_[3]\ : STD_LOGIC;
  signal \seg_reg_n_0_[4]\ : STD_LOGIC;
  signal \seg_reg_n_0_[5]\ : STD_LOGIC;
  signal \seg_reg_n_0_[6]\ : STD_LOGIC;
  signal \seg_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \seg[0]_i_1__6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \seg[1]_i_1__6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \seg[2]_i_1__6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \seg[3]_i_1__6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \seg[4]_i_1__6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \seg[5]_i_1__6\ : label is "soft_lutpair29";
begin
\seg[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DE8CCDCA"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(2),
      I1 => \slv_reg7_reg[27]\(4),
      I2 => \slv_reg7_reg[27]\(1),
      I3 => \slv_reg7_reg[27]\(0),
      I4 => \slv_reg7_reg[27]\(3),
      O => seg(0)
    );
\seg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(0),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(0),
      O => \seg_reg[0]_0\
    );
\seg[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4CAAAEC"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(2),
      I1 => \slv_reg7_reg[27]\(4),
      I2 => \slv_reg7_reg[27]\(1),
      I3 => \slv_reg7_reg[27]\(3),
      I4 => \slv_reg7_reg[27]\(0),
      O => seg(1)
    );
\seg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(1),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(1),
      O => \seg_reg[1]_0\
    );
\seg[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4AACC9C"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(2),
      I1 => \slv_reg7_reg[27]\(4),
      I2 => \slv_reg7_reg[27]\(1),
      I3 => \slv_reg7_reg[27]\(0),
      I4 => \slv_reg7_reg[27]\(3),
      O => seg(2)
    );
\seg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(2),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(2),
      O => \seg_reg[2]_0\
    );
\seg[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0DCADCE"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(2),
      I1 => \slv_reg7_reg[27]\(4),
      I2 => \slv_reg7_reg[27]\(1),
      I3 => \slv_reg7_reg[27]\(0),
      I4 => \slv_reg7_reg[27]\(3),
      O => seg(3)
    );
\seg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(3),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(3),
      O => \seg_reg[3]_0\
    );
\seg[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E004EFDC"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(1),
      I1 => \slv_reg7_reg[27]\(0),
      I2 => \slv_reg7_reg[27]\(2),
      I3 => \slv_reg7_reg[27]\(4),
      I4 => \slv_reg7_reg[27]\(3),
      O => seg(4)
    );
\seg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(4),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(4),
      O => \seg_reg[4]_0\
    );
\seg[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B040BF8E"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(1),
      I1 => \slv_reg7_reg[27]\(0),
      I2 => \slv_reg7_reg[27]\(2),
      I3 => \slv_reg7_reg[27]\(4),
      I4 => \slv_reg7_reg[27]\(3),
      O => seg(5)
    );
\seg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(5),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(5),
      O => \seg_reg[5]_0\
    );
\seg[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B084F971"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(1),
      I1 => \slv_reg7_reg[27]\(2),
      I2 => \slv_reg7_reg[27]\(4),
      I3 => \slv_reg7_reg[27]\(0),
      I4 => \slv_reg7_reg[27]\(3),
      O => seg(6)
    );
\seg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(6),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(6),
      O => \seg_reg[6]_0\
    );
\seg[7]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg7_reg[27]\(5),
      O => \seg[7]_i_1__6_n_0\
    );
\seg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \seg_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \out\(1),
      I3 => \seg_reg[7]_1\(7),
      I4 => \out\(0),
      I5 => \seg_reg[7]_2\(7),
      O => \seg_reg[7]_0\
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(0),
      Q => \seg_reg_n_0_[0]\,
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(1),
      Q => \seg_reg_n_0_[1]\,
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(2),
      Q => \seg_reg_n_0_[2]\,
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(3),
      Q => \seg_reg_n_0_[3]\,
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(4),
      Q => \seg_reg_n_0_[4]\,
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(5),
      Q => \seg_reg_n_0_[5]\,
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => seg(6),
      Q => \seg_reg_n_0_[6]\,
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \seg[7]_i_1__6_n_0\,
      Q => \seg_reg_n_0_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_debounce is
  port (
    D : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_araddr_reg[4]\ : in STD_LOGIC;
    \slv_reg7_reg[0]\ : in STD_LOGIC;
    \slv_reg3_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \slv_reg2_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \slv_reg1_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \axi_araddr_reg[4]_0\ : in STD_LOGIC;
    \slv_reg7_reg[1]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_1\ : in STD_LOGIC;
    \slv_reg7_reg[2]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_2\ : in STD_LOGIC;
    \slv_reg7_reg[3]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_3\ : in STD_LOGIC;
    \slv_reg7_reg[4]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_4\ : in STD_LOGIC;
    \slv_reg7_reg[5]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_5\ : in STD_LOGIC;
    \slv_reg7_reg[6]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_6\ : in STD_LOGIC;
    \slv_reg7_reg[7]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_7\ : in STD_LOGIC;
    \slv_reg7_reg[8]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_8\ : in STD_LOGIC;
    \slv_reg7_reg[9]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_9\ : in STD_LOGIC;
    \slv_reg7_reg[10]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_10\ : in STD_LOGIC;
    \slv_reg7_reg[11]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_11\ : in STD_LOGIC;
    \slv_reg7_reg[12]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_12\ : in STD_LOGIC;
    \slv_reg7_reg[13]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_13\ : in STD_LOGIC;
    \slv_reg7_reg[14]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_14\ : in STD_LOGIC;
    \slv_reg7_reg[15]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_15\ : in STD_LOGIC;
    \slv_reg7_reg[16]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_16\ : in STD_LOGIC;
    \slv_reg7_reg[17]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_17\ : in STD_LOGIC;
    \slv_reg7_reg[18]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_18\ : in STD_LOGIC;
    \slv_reg7_reg[19]\ : in STD_LOGIC;
    \axi_araddr_reg[4]_19\ : in STD_LOGIC;
    \slv_reg7_reg[20]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    pbtn_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_debounce : entity is "debounce";
end embsys_nexys4IO_0_1_debounce;

architecture STRUCTURE of embsys_nexys4IO_0_1_debounce is
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal btnsw_in : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal db_count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \db_count[31]_i_10_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_7_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_8_n_0\ : STD_LOGIC;
  signal \db_count[31]_i_9_n_0\ : STD_LOGIC;
  signal \db_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \db_count_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \db_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \db_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \db_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \db_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \db_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \db_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \pbtn_db[1]_i_1_n_0\ : STD_LOGIC;
  signal \pbtn_db[2]_i_1_n_0\ : STD_LOGIC;
  signal \pbtn_db[3]_i_1_n_0\ : STD_LOGIC;
  signal \pbtn_db[4]_i_1_n_0\ : STD_LOGIC;
  signal \pbtn_db[5]_i_1_n_0\ : STD_LOGIC;
  signal shift_pb1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_pb2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_pb3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_pb4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_pb5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch100 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \shift_swtch10_reg_n_0_[3]\ : STD_LOGIC;
  signal shift_swtch11 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch12 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch13 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch14 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch15 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_swtch9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \swtch_db[0]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[10]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[11]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[12]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[13]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[14]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[15]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[1]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[2]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[3]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[4]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[5]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[6]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[7]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[8]_i_1_n_0\ : STD_LOGIC;
  signal \swtch_db[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_db_count_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_db_count_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \db_count[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \db_count[31]_i_4\ : label is "soft_lutpair0";
begin
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(0),
      I1 => \slv_reg2_reg[20]\(0),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(0),
      I4 => Q(0),
      I5 => btnsw_in(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(10),
      I1 => \slv_reg2_reg[20]\(10),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(10),
      I4 => Q(0),
      I5 => btnsw_in(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(11),
      I1 => \slv_reg2_reg[20]\(11),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(11),
      I4 => Q(0),
      I5 => btnsw_in(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(12),
      I1 => \slv_reg2_reg[20]\(12),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(12),
      I4 => Q(0),
      I5 => btnsw_in(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(13),
      I1 => \slv_reg2_reg[20]\(13),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(13),
      I4 => Q(0),
      I5 => btnsw_in(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(14),
      I1 => \slv_reg2_reg[20]\(14),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(14),
      I4 => Q(0),
      I5 => btnsw_in(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(15),
      I1 => \slv_reg2_reg[20]\(15),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(15),
      I4 => Q(0),
      I5 => btnsw_in(15),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(16),
      I1 => \slv_reg2_reg[20]\(16),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(16),
      I4 => Q(0),
      I5 => btnsw_in(16),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(17),
      I1 => \slv_reg2_reg[20]\(17),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(17),
      I4 => Q(0),
      I5 => btnsw_in(17),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(18),
      I1 => \slv_reg2_reg[20]\(18),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(18),
      I4 => Q(0),
      I5 => btnsw_in(18),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(19),
      I1 => \slv_reg2_reg[20]\(19),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(19),
      I4 => Q(0),
      I5 => btnsw_in(19),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(1),
      I1 => \slv_reg2_reg[20]\(1),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(1),
      I4 => Q(0),
      I5 => btnsw_in(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(20),
      I1 => \slv_reg2_reg[20]\(20),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(20),
      I4 => Q(0),
      I5 => btnsw_in(20),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(2),
      I1 => \slv_reg2_reg[20]\(2),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(2),
      I4 => Q(0),
      I5 => btnsw_in(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(3),
      I1 => \slv_reg2_reg[20]\(3),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(3),
      I4 => Q(0),
      I5 => btnsw_in(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(4),
      I1 => \slv_reg2_reg[20]\(4),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(4),
      I4 => Q(0),
      I5 => btnsw_in(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(5),
      I1 => \slv_reg2_reg[20]\(5),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(5),
      I4 => Q(0),
      I5 => btnsw_in(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(6),
      I1 => \slv_reg2_reg[20]\(6),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(6),
      I4 => Q(0),
      I5 => btnsw_in(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(7),
      I1 => \slv_reg2_reg[20]\(7),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(7),
      I4 => Q(0),
      I5 => btnsw_in(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(8),
      I1 => \slv_reg2_reg[20]\(8),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(8),
      I4 => Q(0),
      I5 => btnsw_in(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[20]\(9),
      I1 => \slv_reg2_reg[20]\(9),
      I2 => Q(1),
      I3 => \slv_reg1_reg[20]\(9),
      I4 => Q(0),
      I5 => btnsw_in(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]\,
      O => D(0),
      S => Q(3)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_4_n_0\,
      I1 => \slv_reg7_reg[0]\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_9\,
      O => D(10),
      S => Q(3)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_4_n_0\,
      I1 => \slv_reg7_reg[10]\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_10\,
      O => D(11),
      S => Q(3)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_4_n_0\,
      I1 => \slv_reg7_reg[11]\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_11\,
      O => D(12),
      S => Q(3)
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_4_n_0\,
      I1 => \slv_reg7_reg[12]\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_12\,
      O => D(13),
      S => Q(3)
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_4_n_0\,
      I1 => \slv_reg7_reg[13]\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_13\,
      O => D(14),
      S => Q(3)
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_4_n_0\,
      I1 => \slv_reg7_reg[14]\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_14\,
      O => D(15),
      S => Q(3)
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_4_n_0\,
      I1 => \slv_reg7_reg[15]\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[16]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_15\,
      O => D(16),
      S => Q(3)
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_4_n_0\,
      I1 => \slv_reg7_reg[16]\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[17]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_16\,
      O => D(17),
      S => Q(3)
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_4_n_0\,
      I1 => \slv_reg7_reg[17]\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[18]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_17\,
      O => D(18),
      S => Q(3)
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_4_n_0\,
      I1 => \slv_reg7_reg[18]\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[19]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_18\,
      O => D(19),
      S => Q(3)
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_4_n_0\,
      I1 => \slv_reg7_reg[19]\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_0\,
      O => D(1),
      S => Q(3)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_4_n_0\,
      I1 => \slv_reg7_reg[1]\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[20]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_19\,
      O => D(20),
      S => Q(3)
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_4_n_0\,
      I1 => \slv_reg7_reg[20]\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_1\,
      O => D(2),
      S => Q(3)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_4_n_0\,
      I1 => \slv_reg7_reg[2]\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_2\,
      O => D(3),
      S => Q(3)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_4_n_0\,
      I1 => \slv_reg7_reg[3]\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_3\,
      O => D(4),
      S => Q(3)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_4_n_0\,
      I1 => \slv_reg7_reg[4]\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_4\,
      O => D(5),
      S => Q(3)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_4_n_0\,
      I1 => \slv_reg7_reg[5]\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_5\,
      O => D(6),
      S => Q(3)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_4_n_0\,
      I1 => \slv_reg7_reg[6]\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_6\,
      O => D(7),
      S => Q(3)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_4_n_0\,
      I1 => \slv_reg7_reg[7]\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_7\,
      O => D(8),
      S => Q(3)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_4_n_0\,
      I1 => \slv_reg7_reg[8]\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => Q(2)
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_araddr_reg[4]_8\,
      O => D(9),
      S => Q(3)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_4_n_0\,
      I1 => \slv_reg7_reg[9]\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => Q(2)
    );
\db_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \db_count_reg_n_0_[0]\,
      O => db_count(0)
    );
\db_count[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \db_count[31]_i_3_n_0\,
      I1 => \db_count[31]_i_4_n_0\,
      I2 => \db_count[31]_i_5_n_0\,
      I3 => \db_count[31]_i_6_n_0\,
      O => \db_count[31]_i_1_n_0\
    );
\db_count[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \db_count_reg_n_0_[21]\,
      I1 => \db_count_reg_n_0_[20]\,
      I2 => \db_count_reg_n_0_[23]\,
      I3 => \db_count_reg_n_0_[22]\,
      O => \db_count[31]_i_10_n_0\
    );
\db_count[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \db_count_reg_n_0_[10]\,
      I1 => \db_count_reg_n_0_[11]\,
      I2 => \db_count_reg_n_0_[8]\,
      I3 => \db_count_reg_n_0_[9]\,
      I4 => \db_count[31]_i_7_n_0\,
      O => \db_count[31]_i_3_n_0\
    );
\db_count[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \db_count_reg_n_0_[2]\,
      I1 => \db_count_reg_n_0_[3]\,
      I2 => \db_count_reg_n_0_[0]\,
      I3 => \db_count_reg_n_0_[1]\,
      I4 => \db_count[31]_i_8_n_0\,
      O => \db_count[31]_i_4_n_0\
    );
\db_count[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \db_count_reg_n_0_[26]\,
      I1 => \db_count_reg_n_0_[27]\,
      I2 => \db_count_reg_n_0_[24]\,
      I3 => \db_count_reg_n_0_[25]\,
      I4 => \db_count[31]_i_9_n_0\,
      O => \db_count[31]_i_5_n_0\
    );
\db_count[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \db_count_reg_n_0_[19]\,
      I1 => \db_count_reg_n_0_[18]\,
      I2 => \db_count_reg_n_0_[16]\,
      I3 => \db_count_reg_n_0_[17]\,
      I4 => \db_count[31]_i_10_n_0\,
      O => \db_count[31]_i_6_n_0\
    );
\db_count[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \db_count_reg_n_0_[12]\,
      I1 => \db_count_reg_n_0_[13]\,
      I2 => \db_count_reg_n_0_[15]\,
      I3 => \db_count_reg_n_0_[14]\,
      O => \db_count[31]_i_7_n_0\
    );
\db_count[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \db_count_reg_n_0_[5]\,
      I1 => \db_count_reg_n_0_[4]\,
      I2 => \db_count_reg_n_0_[6]\,
      I3 => \db_count_reg_n_0_[7]\,
      O => \db_count[31]_i_8_n_0\
    );
\db_count[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \db_count_reg_n_0_[29]\,
      I1 => \db_count_reg_n_0_[28]\,
      I2 => \db_count_reg_n_0_[31]\,
      I3 => \db_count_reg_n_0_[30]\,
      O => \db_count[31]_i_9_n_0\
    );
\db_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => db_count(0),
      Q => \db_count_reg_n_0_[0]\,
      R => '0'
    );
\db_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(10),
      Q => \db_count_reg_n_0_[10]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(11),
      Q => \db_count_reg_n_0_[11]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(12),
      Q => \db_count_reg_n_0_[12]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[8]_i_1_n_0\,
      CO(3) => \db_count_reg[12]_i_1_n_0\,
      CO(2) => \db_count_reg[12]_i_1_n_1\,
      CO(1) => \db_count_reg[12]_i_1_n_2\,
      CO(0) => \db_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \db_count_reg_n_0_[12]\,
      S(2) => \db_count_reg_n_0_[11]\,
      S(1) => \db_count_reg_n_0_[10]\,
      S(0) => \db_count_reg_n_0_[9]\
    );
\db_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(13),
      Q => \db_count_reg_n_0_[13]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(14),
      Q => \db_count_reg_n_0_[14]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(15),
      Q => \db_count_reg_n_0_[15]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(16),
      Q => \db_count_reg_n_0_[16]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[12]_i_1_n_0\,
      CO(3) => \db_count_reg[16]_i_1_n_0\,
      CO(2) => \db_count_reg[16]_i_1_n_1\,
      CO(1) => \db_count_reg[16]_i_1_n_2\,
      CO(0) => \db_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \db_count_reg_n_0_[16]\,
      S(2) => \db_count_reg_n_0_[15]\,
      S(1) => \db_count_reg_n_0_[14]\,
      S(0) => \db_count_reg_n_0_[13]\
    );
\db_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(17),
      Q => \db_count_reg_n_0_[17]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(18),
      Q => \db_count_reg_n_0_[18]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(19),
      Q => \db_count_reg_n_0_[19]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(1),
      Q => \db_count_reg_n_0_[1]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(20),
      Q => \db_count_reg_n_0_[20]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[16]_i_1_n_0\,
      CO(3) => \db_count_reg[20]_i_1_n_0\,
      CO(2) => \db_count_reg[20]_i_1_n_1\,
      CO(1) => \db_count_reg[20]_i_1_n_2\,
      CO(0) => \db_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \db_count_reg_n_0_[20]\,
      S(2) => \db_count_reg_n_0_[19]\,
      S(1) => \db_count_reg_n_0_[18]\,
      S(0) => \db_count_reg_n_0_[17]\
    );
\db_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(21),
      Q => \db_count_reg_n_0_[21]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(22),
      Q => \db_count_reg_n_0_[22]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(23),
      Q => \db_count_reg_n_0_[23]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(24),
      Q => \db_count_reg_n_0_[24]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[20]_i_1_n_0\,
      CO(3) => \db_count_reg[24]_i_1_n_0\,
      CO(2) => \db_count_reg[24]_i_1_n_1\,
      CO(1) => \db_count_reg[24]_i_1_n_2\,
      CO(0) => \db_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \db_count_reg_n_0_[24]\,
      S(2) => \db_count_reg_n_0_[23]\,
      S(1) => \db_count_reg_n_0_[22]\,
      S(0) => \db_count_reg_n_0_[21]\
    );
\db_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(25),
      Q => \db_count_reg_n_0_[25]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(26),
      Q => \db_count_reg_n_0_[26]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(27),
      Q => \db_count_reg_n_0_[27]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(28),
      Q => \db_count_reg_n_0_[28]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[24]_i_1_n_0\,
      CO(3) => \db_count_reg[28]_i_1_n_0\,
      CO(2) => \db_count_reg[28]_i_1_n_1\,
      CO(1) => \db_count_reg[28]_i_1_n_2\,
      CO(0) => \db_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \db_count_reg_n_0_[28]\,
      S(2) => \db_count_reg_n_0_[27]\,
      S(1) => \db_count_reg_n_0_[26]\,
      S(0) => \db_count_reg_n_0_[25]\
    );
\db_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(29),
      Q => \db_count_reg_n_0_[29]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(2),
      Q => \db_count_reg_n_0_[2]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(30),
      Q => \db_count_reg_n_0_[30]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(31),
      Q => \db_count_reg_n_0_[31]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_db_count_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \db_count_reg[31]_i_2_n_2\,
      CO(0) => \db_count_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_db_count_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \db_count_reg_n_0_[31]\,
      S(1) => \db_count_reg_n_0_[30]\,
      S(0) => \db_count_reg_n_0_[29]\
    );
\db_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(3),
      Q => \db_count_reg_n_0_[3]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(4),
      Q => \db_count_reg_n_0_[4]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \db_count_reg[4]_i_1_n_0\,
      CO(2) => \db_count_reg[4]_i_1_n_1\,
      CO(1) => \db_count_reg[4]_i_1_n_2\,
      CO(0) => \db_count_reg[4]_i_1_n_3\,
      CYINIT => \db_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \db_count_reg_n_0_[4]\,
      S(2) => \db_count_reg_n_0_[3]\,
      S(1) => \db_count_reg_n_0_[2]\,
      S(0) => \db_count_reg_n_0_[1]\
    );
\db_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(5),
      Q => \db_count_reg_n_0_[5]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(6),
      Q => \db_count_reg_n_0_[6]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(7),
      Q => \db_count_reg_n_0_[7]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(8),
      Q => \db_count_reg_n_0_[8]\,
      R => \db_count[31]_i_1_n_0\
    );
\db_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \db_count_reg[4]_i_1_n_0\,
      CO(3) => \db_count_reg[8]_i_1_n_0\,
      CO(2) => \db_count_reg[8]_i_1_n_1\,
      CO(1) => \db_count_reg[8]_i_1_n_2\,
      CO(0) => \db_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \db_count_reg_n_0_[8]\,
      S(2) => \db_count_reg_n_0_[7]\,
      S(1) => \db_count_reg_n_0_[6]\,
      S(0) => \db_count_reg_n_0_[5]\
    );
\db_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => data0(9),
      Q => \db_count_reg_n_0_[9]\,
      R => \db_count[31]_i_1_n_0\
    );
\pbtn_db[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_pb1(3),
      I1 => shift_pb1(2),
      I2 => shift_pb1(1),
      I3 => shift_pb1(0),
      I4 => btnsw_in(16),
      O => \pbtn_db[1]_i_1_n_0\
    );
\pbtn_db[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_pb2(3),
      I1 => shift_pb2(2),
      I2 => shift_pb2(1),
      I3 => shift_pb2(0),
      I4 => btnsw_in(17),
      O => \pbtn_db[2]_i_1_n_0\
    );
\pbtn_db[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_pb3(3),
      I1 => shift_pb3(2),
      I2 => shift_pb3(1),
      I3 => shift_pb3(0),
      I4 => btnsw_in(18),
      O => \pbtn_db[3]_i_1_n_0\
    );
\pbtn_db[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_pb4(3),
      I1 => shift_pb4(2),
      I2 => shift_pb4(1),
      I3 => shift_pb4(0),
      I4 => btnsw_in(19),
      O => \pbtn_db[4]_i_1_n_0\
    );
\pbtn_db[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_pb5(3),
      I1 => shift_pb5(2),
      I2 => shift_pb5(1),
      I3 => shift_pb5(0),
      I4 => btnsw_in(20),
      O => \pbtn_db[5]_i_1_n_0\
    );
\pbtn_db_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pbtn_db[1]_i_1_n_0\,
      Q => btnsw_in(16),
      R => '0'
    );
\pbtn_db_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pbtn_db[2]_i_1_n_0\,
      Q => btnsw_in(17),
      R => '0'
    );
\pbtn_db_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pbtn_db[3]_i_1_n_0\,
      Q => btnsw_in(18),
      R => '0'
    );
\pbtn_db_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pbtn_db[4]_i_1_n_0\,
      Q => btnsw_in(19),
      R => '0'
    );
\pbtn_db_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pbtn_db[5]_i_1_n_0\,
      Q => btnsw_in(20),
      R => '0'
    );
\shift_pb1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => pbtn_in(0),
      Q => shift_pb1(0),
      R => '0'
    );
\shift_pb1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb1(0),
      Q => shift_pb1(1),
      R => '0'
    );
\shift_pb1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb1(1),
      Q => shift_pb1(2),
      R => '0'
    );
\shift_pb1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb1(2),
      Q => shift_pb1(3),
      R => '0'
    );
\shift_pb2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => pbtn_in(1),
      Q => shift_pb2(0),
      R => '0'
    );
\shift_pb2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb2(0),
      Q => shift_pb2(1),
      R => '0'
    );
\shift_pb2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb2(1),
      Q => shift_pb2(2),
      R => '0'
    );
\shift_pb2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb2(2),
      Q => shift_pb2(3),
      R => '0'
    );
\shift_pb3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => pbtn_in(2),
      Q => shift_pb3(0),
      R => '0'
    );
\shift_pb3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb3(0),
      Q => shift_pb3(1),
      R => '0'
    );
\shift_pb3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb3(1),
      Q => shift_pb3(2),
      R => '0'
    );
\shift_pb3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb3(2),
      Q => shift_pb3(3),
      R => '0'
    );
\shift_pb4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => pbtn_in(3),
      Q => shift_pb4(0),
      R => '0'
    );
\shift_pb4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb4(0),
      Q => shift_pb4(1),
      R => '0'
    );
\shift_pb4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb4(1),
      Q => shift_pb4(2),
      R => '0'
    );
\shift_pb4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb4(2),
      Q => shift_pb4(3),
      R => '0'
    );
\shift_pb5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => pbtn_in(4),
      Q => shift_pb5(0),
      R => '0'
    );
\shift_pb5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb5(0),
      Q => shift_pb5(1),
      R => '0'
    );
\shift_pb5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb5(1),
      Q => shift_pb5(2),
      R => '0'
    );
\shift_pb5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_pb5(2),
      Q => shift_pb5(3),
      R => '0'
    );
\shift_swtch0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(0),
      Q => shift_swtch0(0),
      R => '0'
    );
\shift_swtch0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch0(0),
      Q => shift_swtch0(1),
      R => '0'
    );
\shift_swtch0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch0(1),
      Q => shift_swtch0(2),
      R => '0'
    );
\shift_swtch0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch0(2),
      Q => shift_swtch0(3),
      R => '0'
    );
\shift_swtch10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(10),
      Q => shift_swtch100(1),
      R => '0'
    );
\shift_swtch10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch100(1),
      Q => shift_swtch100(2),
      R => '0'
    );
\shift_swtch10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch100(2),
      Q => shift_swtch100(3),
      R => '0'
    );
\shift_swtch10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch100(3),
      Q => \shift_swtch10_reg_n_0_[3]\,
      R => '0'
    );
\shift_swtch11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(11),
      Q => shift_swtch11(0),
      R => '0'
    );
\shift_swtch11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch11(0),
      Q => shift_swtch11(1),
      R => '0'
    );
\shift_swtch11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch11(1),
      Q => shift_swtch11(2),
      R => '0'
    );
\shift_swtch11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch11(2),
      Q => shift_swtch11(3),
      R => '0'
    );
\shift_swtch12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(12),
      Q => shift_swtch12(0),
      R => '0'
    );
\shift_swtch12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch12(0),
      Q => shift_swtch12(1),
      R => '0'
    );
\shift_swtch12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch12(1),
      Q => shift_swtch12(2),
      R => '0'
    );
\shift_swtch12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch12(2),
      Q => shift_swtch12(3),
      R => '0'
    );
\shift_swtch13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(13),
      Q => shift_swtch13(0),
      R => '0'
    );
\shift_swtch13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch13(0),
      Q => shift_swtch13(1),
      R => '0'
    );
\shift_swtch13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch13(1),
      Q => shift_swtch13(2),
      R => '0'
    );
\shift_swtch13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch13(2),
      Q => shift_swtch13(3),
      R => '0'
    );
\shift_swtch14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(14),
      Q => shift_swtch14(0),
      R => '0'
    );
\shift_swtch14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch14(0),
      Q => shift_swtch14(1),
      R => '0'
    );
\shift_swtch14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch14(1),
      Q => shift_swtch14(2),
      R => '0'
    );
\shift_swtch14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch14(2),
      Q => shift_swtch14(3),
      R => '0'
    );
\shift_swtch15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(15),
      Q => shift_swtch15(0),
      R => '0'
    );
\shift_swtch15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch15(0),
      Q => shift_swtch15(1),
      R => '0'
    );
\shift_swtch15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch15(1),
      Q => shift_swtch15(2),
      R => '0'
    );
\shift_swtch15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch15(2),
      Q => shift_swtch15(3),
      R => '0'
    );
\shift_swtch1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(1),
      Q => shift_swtch1(0),
      R => '0'
    );
\shift_swtch1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch1(0),
      Q => shift_swtch1(1),
      R => '0'
    );
\shift_swtch1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch1(1),
      Q => shift_swtch1(2),
      R => '0'
    );
\shift_swtch1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch1(2),
      Q => shift_swtch1(3),
      R => '0'
    );
\shift_swtch2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(2),
      Q => shift_swtch2(0),
      R => '0'
    );
\shift_swtch2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch2(0),
      Q => shift_swtch2(1),
      R => '0'
    );
\shift_swtch2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch2(1),
      Q => shift_swtch2(2),
      R => '0'
    );
\shift_swtch2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch2(2),
      Q => shift_swtch2(3),
      R => '0'
    );
\shift_swtch3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(3),
      Q => shift_swtch3(0),
      R => '0'
    );
\shift_swtch3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch3(0),
      Q => shift_swtch3(1),
      R => '0'
    );
\shift_swtch3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch3(1),
      Q => shift_swtch3(2),
      R => '0'
    );
\shift_swtch3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch3(2),
      Q => shift_swtch3(3),
      R => '0'
    );
\shift_swtch4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(4),
      Q => shift_swtch4(0),
      R => '0'
    );
\shift_swtch4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch4(0),
      Q => shift_swtch4(1),
      R => '0'
    );
\shift_swtch4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch4(1),
      Q => shift_swtch4(2),
      R => '0'
    );
\shift_swtch4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch4(2),
      Q => shift_swtch4(3),
      R => '0'
    );
\shift_swtch5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(5),
      Q => shift_swtch5(0),
      R => '0'
    );
\shift_swtch5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch5(0),
      Q => shift_swtch5(1),
      R => '0'
    );
\shift_swtch5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch5(1),
      Q => shift_swtch5(2),
      R => '0'
    );
\shift_swtch5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch5(2),
      Q => shift_swtch5(3),
      R => '0'
    );
\shift_swtch6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(6),
      Q => shift_swtch6(0),
      R => '0'
    );
\shift_swtch6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch6(0),
      Q => shift_swtch6(1),
      R => '0'
    );
\shift_swtch6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch6(1),
      Q => shift_swtch6(2),
      R => '0'
    );
\shift_swtch6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch6(2),
      Q => shift_swtch6(3),
      R => '0'
    );
\shift_swtch7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(7),
      Q => shift_swtch7(0),
      R => '0'
    );
\shift_swtch7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch7(0),
      Q => shift_swtch7(1),
      R => '0'
    );
\shift_swtch7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch7(1),
      Q => shift_swtch7(2),
      R => '0'
    );
\shift_swtch7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch7(2),
      Q => shift_swtch7(3),
      R => '0'
    );
\shift_swtch8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(8),
      Q => shift_swtch8(0),
      R => '0'
    );
\shift_swtch8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch8(0),
      Q => shift_swtch8(1),
      R => '0'
    );
\shift_swtch8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch8(1),
      Q => shift_swtch8(2),
      R => '0'
    );
\shift_swtch8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch8(2),
      Q => shift_swtch8(3),
      R => '0'
    );
\shift_swtch9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => sw(9),
      Q => shift_swtch9(0),
      R => '0'
    );
\shift_swtch9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch9(0),
      Q => shift_swtch9(1),
      R => '0'
    );
\shift_swtch9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch9(1),
      Q => shift_swtch9(2),
      R => '0'
    );
\shift_swtch9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \db_count[31]_i_1_n_0\,
      D => shift_swtch9(2),
      Q => shift_swtch9(3),
      R => '0'
    );
\swtch_db[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch0(3),
      I1 => shift_swtch0(2),
      I2 => shift_swtch0(1),
      I3 => shift_swtch0(0),
      I4 => btnsw_in(0),
      O => \swtch_db[0]_i_1_n_0\
    );
\swtch_db[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => \shift_swtch10_reg_n_0_[3]\,
      I1 => shift_swtch100(3),
      I2 => shift_swtch100(2),
      I3 => shift_swtch100(1),
      I4 => btnsw_in(10),
      O => \swtch_db[10]_i_1_n_0\
    );
\swtch_db[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch11(3),
      I1 => shift_swtch11(2),
      I2 => shift_swtch11(1),
      I3 => shift_swtch11(0),
      I4 => btnsw_in(11),
      O => \swtch_db[11]_i_1_n_0\
    );
\swtch_db[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch12(3),
      I1 => shift_swtch12(2),
      I2 => shift_swtch12(1),
      I3 => shift_swtch12(0),
      I4 => btnsw_in(12),
      O => \swtch_db[12]_i_1_n_0\
    );
\swtch_db[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch13(3),
      I1 => shift_swtch13(2),
      I2 => shift_swtch13(1),
      I3 => shift_swtch13(0),
      I4 => btnsw_in(13),
      O => \swtch_db[13]_i_1_n_0\
    );
\swtch_db[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch14(3),
      I1 => shift_swtch14(2),
      I2 => shift_swtch14(1),
      I3 => shift_swtch14(0),
      I4 => btnsw_in(14),
      O => \swtch_db[14]_i_1_n_0\
    );
\swtch_db[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch15(3),
      I1 => shift_swtch15(2),
      I2 => shift_swtch15(1),
      I3 => shift_swtch15(0),
      I4 => btnsw_in(15),
      O => \swtch_db[15]_i_1_n_0\
    );
\swtch_db[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch1(3),
      I1 => shift_swtch1(2),
      I2 => shift_swtch1(1),
      I3 => shift_swtch1(0),
      I4 => btnsw_in(1),
      O => \swtch_db[1]_i_1_n_0\
    );
\swtch_db[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch2(3),
      I1 => shift_swtch2(2),
      I2 => shift_swtch2(1),
      I3 => shift_swtch2(0),
      I4 => btnsw_in(2),
      O => \swtch_db[2]_i_1_n_0\
    );
\swtch_db[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch3(3),
      I1 => shift_swtch3(2),
      I2 => shift_swtch3(1),
      I3 => shift_swtch3(0),
      I4 => btnsw_in(3),
      O => \swtch_db[3]_i_1_n_0\
    );
\swtch_db[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch4(3),
      I1 => shift_swtch4(2),
      I2 => shift_swtch4(1),
      I3 => shift_swtch4(0),
      I4 => btnsw_in(4),
      O => \swtch_db[4]_i_1_n_0\
    );
\swtch_db[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch5(3),
      I1 => shift_swtch5(2),
      I2 => shift_swtch5(1),
      I3 => shift_swtch5(0),
      I4 => btnsw_in(5),
      O => \swtch_db[5]_i_1_n_0\
    );
\swtch_db[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch6(3),
      I1 => shift_swtch6(2),
      I2 => shift_swtch6(1),
      I3 => shift_swtch6(0),
      I4 => btnsw_in(6),
      O => \swtch_db[6]_i_1_n_0\
    );
\swtch_db[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch7(3),
      I1 => shift_swtch7(2),
      I2 => shift_swtch7(1),
      I3 => shift_swtch7(0),
      I4 => btnsw_in(7),
      O => \swtch_db[7]_i_1_n_0\
    );
\swtch_db[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch8(3),
      I1 => shift_swtch8(2),
      I2 => shift_swtch8(1),
      I3 => shift_swtch8(0),
      I4 => btnsw_in(8),
      O => \swtch_db[8]_i_1_n_0\
    );
\swtch_db[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => shift_swtch9(3),
      I1 => shift_swtch9(2),
      I2 => shift_swtch9(1),
      I3 => shift_swtch9(0),
      I4 => btnsw_in(9),
      O => \swtch_db[9]_i_1_n_0\
    );
\swtch_db_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[0]_i_1_n_0\,
      Q => btnsw_in(0),
      R => '0'
    );
\swtch_db_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[10]_i_1_n_0\,
      Q => btnsw_in(10),
      R => '0'
    );
\swtch_db_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[11]_i_1_n_0\,
      Q => btnsw_in(11),
      R => '0'
    );
\swtch_db_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[12]_i_1_n_0\,
      Q => btnsw_in(12),
      R => '0'
    );
\swtch_db_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[13]_i_1_n_0\,
      Q => btnsw_in(13),
      R => '0'
    );
\swtch_db_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[14]_i_1_n_0\,
      Q => btnsw_in(14),
      R => '0'
    );
\swtch_db_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[15]_i_1_n_0\,
      Q => btnsw_in(15),
      R => '0'
    );
\swtch_db_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[1]_i_1_n_0\,
      Q => btnsw_in(1),
      R => '0'
    );
\swtch_db_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[2]_i_1_n_0\,
      Q => btnsw_in(2),
      R => '0'
    );
\swtch_db_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[3]_i_1_n_0\,
      Q => btnsw_in(3),
      R => '0'
    );
\swtch_db_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[4]_i_1_n_0\,
      Q => btnsw_in(4),
      R => '0'
    );
\swtch_db_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[5]_i_1_n_0\,
      Q => btnsw_in(5),
      R => '0'
    );
\swtch_db_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[6]_i_1_n_0\,
      Q => btnsw_in(6),
      R => '0'
    );
\swtch_db_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[7]_i_1_n_0\,
      Q => btnsw_in(7),
      R => '0'
    );
\swtch_db_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[8]_i_1_n_0\,
      Q => btnsw_in(8),
      R => '0'
    );
\swtch_db_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \swtch_db[9]_i_1_n_0\,
      Q => btnsw_in(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_rgbpwm is
  port (
    RGB1_Blue : out STD_LOGIC;
    RGB1_Green : out STD_LOGIC;
    RGB1_Red : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_rgbpwm : entity is "rgbpwm";
end embsys_nexys4IO_0_1_rgbpwm;

architecture STRUCTURE of embsys_nexys4IO_0_1_rgbpwm is
  signal RGB1_Blue_INST_0_i_1_n_0 : STD_LOGIC;
  signal RGB1_Blue_INST_0_i_2_n_0 : STD_LOGIC;
  signal RGB1_Blue_INST_0_i_3_n_0 : STD_LOGIC;
  signal RGB1_Green_INST_0_i_1_n_0 : STD_LOGIC;
  signal RGB1_Green_INST_0_i_2_n_0 : STD_LOGIC;
  signal RGB1_Green_INST_0_i_3_n_0 : STD_LOGIC;
  signal RGB1_Red_INST_0_i_1_n_0 : STD_LOGIC;
  signal RGB1_Red_INST_0_i_2_n_0 : STD_LOGIC;
  signal RGB1_Red_INST_0_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \pwm_cntr_ary[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_cntr_ary[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_cntr_ary_reg[2]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][8]_i_1\ : label is "soft_lutpair2";
begin
RGB1_Blue_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220020"
    )
        port map (
      I0 => Q(0),
      I1 => \pwm_cntr_ary_reg[2]_0\(8),
      I2 => RGB1_Blue_INST_0_i_1_n_0,
      I3 => \pwm_cntr_ary_reg[2]_0\(7),
      I4 => \slv_reg2_reg[23]\(7),
      O => RGB1_Blue
    );
RGB1_Blue_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB1_Blue_INST_0_i_2_n_0,
      I1 => \pwm_cntr_ary_reg[2]_0\(5),
      I2 => \slv_reg2_reg[23]\(5),
      I3 => \pwm_cntr_ary_reg[2]_0\(6),
      I4 => \slv_reg2_reg[23]\(6),
      O => RGB1_Blue_INST_0_i_1_n_0
    );
RGB1_Blue_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB1_Blue_INST_0_i_3_n_0,
      I1 => \pwm_cntr_ary_reg[2]_0\(3),
      I2 => \slv_reg2_reg[23]\(3),
      I3 => \pwm_cntr_ary_reg[2]_0\(4),
      I4 => \slv_reg2_reg[23]\(4),
      O => RGB1_Blue_INST_0_i_2_n_0
    );
RGB1_Blue_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \slv_reg2_reg[23]\(0),
      I1 => \pwm_cntr_ary_reg[2]_0\(0),
      I2 => \pwm_cntr_ary_reg[2]_0\(1),
      I3 => \slv_reg2_reg[23]\(1),
      I4 => \pwm_cntr_ary_reg[2]_0\(2),
      I5 => \slv_reg2_reg[23]\(2),
      O => RGB1_Blue_INST_0_i_3_n_0
    );
RGB1_Green_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220020"
    )
        port map (
      I0 => Q(1),
      I1 => \pwm_cntr_ary_reg[2]_0\(8),
      I2 => RGB1_Green_INST_0_i_1_n_0,
      I3 => \pwm_cntr_ary_reg[2]_0\(7),
      I4 => \slv_reg2_reg[23]\(15),
      O => RGB1_Green
    );
RGB1_Green_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB1_Green_INST_0_i_2_n_0,
      I1 => \pwm_cntr_ary_reg[2]_0\(5),
      I2 => \slv_reg2_reg[23]\(13),
      I3 => \pwm_cntr_ary_reg[2]_0\(6),
      I4 => \slv_reg2_reg[23]\(14),
      O => RGB1_Green_INST_0_i_1_n_0
    );
RGB1_Green_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB1_Green_INST_0_i_3_n_0,
      I1 => \pwm_cntr_ary_reg[2]_0\(3),
      I2 => \slv_reg2_reg[23]\(11),
      I3 => \pwm_cntr_ary_reg[2]_0\(4),
      I4 => \slv_reg2_reg[23]\(12),
      O => RGB1_Green_INST_0_i_2_n_0
    );
RGB1_Green_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \slv_reg2_reg[23]\(8),
      I1 => \pwm_cntr_ary_reg[2]_0\(0),
      I2 => \pwm_cntr_ary_reg[2]_0\(1),
      I3 => \slv_reg2_reg[23]\(9),
      I4 => \pwm_cntr_ary_reg[2]_0\(2),
      I5 => \slv_reg2_reg[23]\(10),
      O => RGB1_Green_INST_0_i_3_n_0
    );
RGB1_Red_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220020"
    )
        port map (
      I0 => Q(2),
      I1 => \pwm_cntr_ary_reg[2]_0\(8),
      I2 => RGB1_Red_INST_0_i_1_n_0,
      I3 => \pwm_cntr_ary_reg[2]_0\(7),
      I4 => \slv_reg2_reg[23]\(23),
      O => RGB1_Red
    );
RGB1_Red_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB1_Red_INST_0_i_2_n_0,
      I1 => \pwm_cntr_ary_reg[2]_0\(5),
      I2 => \slv_reg2_reg[23]\(21),
      I3 => \pwm_cntr_ary_reg[2]_0\(6),
      I4 => \slv_reg2_reg[23]\(22),
      O => RGB1_Red_INST_0_i_1_n_0
    );
RGB1_Red_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB1_Red_INST_0_i_3_n_0,
      I1 => \pwm_cntr_ary_reg[2]_0\(3),
      I2 => \slv_reg2_reg[23]\(19),
      I3 => \pwm_cntr_ary_reg[2]_0\(4),
      I4 => \slv_reg2_reg[23]\(20),
      O => RGB1_Red_INST_0_i_2_n_0
    );
RGB1_Red_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \slv_reg2_reg[23]\(16),
      I1 => \pwm_cntr_ary_reg[2]_0\(0),
      I2 => \pwm_cntr_ary_reg[2]_0\(1),
      I3 => \slv_reg2_reg[23]\(17),
      I4 => \pwm_cntr_ary_reg[2]_0\(2),
      I5 => \slv_reg2_reg[23]\(18),
      O => RGB1_Red_INST_0_i_3_n_0
    );
\pwm_cntr_ary[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(0),
      O => \pwm_cntr_ary[2][0]_i_1_n_0\
    );
\pwm_cntr_ary[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(0),
      I1 => \pwm_cntr_ary_reg[2]_0\(1),
      O => p_0_in(1)
    );
\pwm_cntr_ary[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(0),
      I1 => \pwm_cntr_ary_reg[2]_0\(1),
      I2 => \pwm_cntr_ary_reg[2]_0\(2),
      O => p_0_in(2)
    );
\pwm_cntr_ary[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(1),
      I1 => \pwm_cntr_ary_reg[2]_0\(0),
      I2 => \pwm_cntr_ary_reg[2]_0\(2),
      I3 => \pwm_cntr_ary_reg[2]_0\(3),
      O => p_0_in(3)
    );
\pwm_cntr_ary[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(2),
      I1 => \pwm_cntr_ary_reg[2]_0\(0),
      I2 => \pwm_cntr_ary_reg[2]_0\(1),
      I3 => \pwm_cntr_ary_reg[2]_0\(3),
      I4 => \pwm_cntr_ary_reg[2]_0\(4),
      O => p_0_in(4)
    );
\pwm_cntr_ary[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(3),
      I1 => \pwm_cntr_ary_reg[2]_0\(1),
      I2 => \pwm_cntr_ary_reg[2]_0\(0),
      I3 => \pwm_cntr_ary_reg[2]_0\(2),
      I4 => \pwm_cntr_ary_reg[2]_0\(4),
      I5 => \pwm_cntr_ary_reg[2]_0\(5),
      O => p_0_in(5)
    );
\pwm_cntr_ary[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwm_cntr_ary[2][8]_i_2_n_0\,
      I1 => \pwm_cntr_ary_reg[2]_0\(6),
      O => p_0_in(6)
    );
\pwm_cntr_ary[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pwm_cntr_ary[2][8]_i_2_n_0\,
      I1 => \pwm_cntr_ary_reg[2]_0\(6),
      I2 => \pwm_cntr_ary_reg[2]_0\(7),
      O => p_0_in(7)
    );
\pwm_cntr_ary[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(6),
      I1 => \pwm_cntr_ary[2][8]_i_2_n_0\,
      I2 => \pwm_cntr_ary_reg[2]_0\(7),
      I3 => \pwm_cntr_ary_reg[2]_0\(8),
      O => p_0_in(8)
    );
\pwm_cntr_ary[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_0\(5),
      I1 => \pwm_cntr_ary_reg[2]_0\(3),
      I2 => \pwm_cntr_ary_reg[2]_0\(1),
      I3 => \pwm_cntr_ary_reg[2]_0\(0),
      I4 => \pwm_cntr_ary_reg[2]_0\(2),
      I5 => \pwm_cntr_ary_reg[2]_0\(4),
      O => \pwm_cntr_ary[2][8]_i_2_n_0\
    );
\pwm_cntr_ary_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \pwm_cntr_ary[2][0]_i_1_n_0\,
      Q => \pwm_cntr_ary_reg[2]_0\(0),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(1),
      Q => \pwm_cntr_ary_reg[2]_0\(1),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(2),
      Q => \pwm_cntr_ary_reg[2]_0\(2),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(3),
      Q => \pwm_cntr_ary_reg[2]_0\(3),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(4),
      Q => \pwm_cntr_ary_reg[2]_0\(4),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(5),
      Q => \pwm_cntr_ary_reg[2]_0\(5),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(6),
      Q => \pwm_cntr_ary_reg[2]_0\(6),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(7),
      Q => \pwm_cntr_ary_reg[2]_0\(7),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => p_0_in(8),
      Q => \pwm_cntr_ary_reg[2]_0\(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_rgbpwm_0 is
  port (
    RGB2_Blue : out STD_LOGIC;
    RGB2_Green : out STD_LOGIC;
    RGB2_Red : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg4_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_rgbpwm_0 : entity is "rgbpwm";
end embsys_nexys4IO_0_1_rgbpwm_0;

architecture STRUCTURE of embsys_nexys4IO_0_1_rgbpwm_0 is
  signal RGB2_Blue_INST_0_i_1_n_0 : STD_LOGIC;
  signal RGB2_Blue_INST_0_i_2_n_0 : STD_LOGIC;
  signal RGB2_Blue_INST_0_i_3_n_0 : STD_LOGIC;
  signal RGB2_Green_INST_0_i_1_n_0 : STD_LOGIC;
  signal RGB2_Green_INST_0_i_2_n_0 : STD_LOGIC;
  signal RGB2_Green_INST_0_i_3_n_0 : STD_LOGIC;
  signal RGB2_Red_INST_0_i_1_n_0 : STD_LOGIC;
  signal RGB2_Red_INST_0_i_2_n_0 : STD_LOGIC;
  signal RGB2_Red_INST_0_i_3_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \pwm_cntr_ary[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_cntr_ary[2][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_cntr_ary_reg[2]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][1]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][3]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][4]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][7]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pwm_cntr_ary[2][8]_i_1__0\ : label is "soft_lutpair5";
begin
RGB2_Blue_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220020"
    )
        port map (
      I0 => Q(0),
      I1 => \pwm_cntr_ary_reg[2]_1\(8),
      I2 => RGB2_Blue_INST_0_i_1_n_0,
      I3 => \pwm_cntr_ary_reg[2]_1\(7),
      I4 => \slv_reg4_reg[23]\(7),
      O => RGB2_Blue
    );
RGB2_Blue_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB2_Blue_INST_0_i_2_n_0,
      I1 => \pwm_cntr_ary_reg[2]_1\(5),
      I2 => \slv_reg4_reg[23]\(5),
      I3 => \pwm_cntr_ary_reg[2]_1\(6),
      I4 => \slv_reg4_reg[23]\(6),
      O => RGB2_Blue_INST_0_i_1_n_0
    );
RGB2_Blue_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB2_Blue_INST_0_i_3_n_0,
      I1 => \pwm_cntr_ary_reg[2]_1\(3),
      I2 => \slv_reg4_reg[23]\(3),
      I3 => \pwm_cntr_ary_reg[2]_1\(4),
      I4 => \slv_reg4_reg[23]\(4),
      O => RGB2_Blue_INST_0_i_2_n_0
    );
RGB2_Blue_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \slv_reg4_reg[23]\(0),
      I1 => \pwm_cntr_ary_reg[2]_1\(0),
      I2 => \pwm_cntr_ary_reg[2]_1\(1),
      I3 => \slv_reg4_reg[23]\(1),
      I4 => \pwm_cntr_ary_reg[2]_1\(2),
      I5 => \slv_reg4_reg[23]\(2),
      O => RGB2_Blue_INST_0_i_3_n_0
    );
RGB2_Green_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220020"
    )
        port map (
      I0 => Q(1),
      I1 => \pwm_cntr_ary_reg[2]_1\(8),
      I2 => RGB2_Green_INST_0_i_1_n_0,
      I3 => \pwm_cntr_ary_reg[2]_1\(7),
      I4 => \slv_reg4_reg[23]\(15),
      O => RGB2_Green
    );
RGB2_Green_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB2_Green_INST_0_i_2_n_0,
      I1 => \pwm_cntr_ary_reg[2]_1\(5),
      I2 => \slv_reg4_reg[23]\(13),
      I3 => \pwm_cntr_ary_reg[2]_1\(6),
      I4 => \slv_reg4_reg[23]\(14),
      O => RGB2_Green_INST_0_i_1_n_0
    );
RGB2_Green_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB2_Green_INST_0_i_3_n_0,
      I1 => \pwm_cntr_ary_reg[2]_1\(3),
      I2 => \slv_reg4_reg[23]\(11),
      I3 => \pwm_cntr_ary_reg[2]_1\(4),
      I4 => \slv_reg4_reg[23]\(12),
      O => RGB2_Green_INST_0_i_2_n_0
    );
RGB2_Green_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \slv_reg4_reg[23]\(8),
      I1 => \pwm_cntr_ary_reg[2]_1\(0),
      I2 => \pwm_cntr_ary_reg[2]_1\(1),
      I3 => \slv_reg4_reg[23]\(9),
      I4 => \pwm_cntr_ary_reg[2]_1\(2),
      I5 => \slv_reg4_reg[23]\(10),
      O => RGB2_Green_INST_0_i_3_n_0
    );
RGB2_Red_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220020"
    )
        port map (
      I0 => Q(2),
      I1 => \pwm_cntr_ary_reg[2]_1\(8),
      I2 => RGB2_Red_INST_0_i_1_n_0,
      I3 => \pwm_cntr_ary_reg[2]_1\(7),
      I4 => \slv_reg4_reg[23]\(23),
      O => RGB2_Red
    );
RGB2_Red_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB2_Red_INST_0_i_2_n_0,
      I1 => \pwm_cntr_ary_reg[2]_1\(5),
      I2 => \slv_reg4_reg[23]\(21),
      I3 => \pwm_cntr_ary_reg[2]_1\(6),
      I4 => \slv_reg4_reg[23]\(22),
      O => RGB2_Red_INST_0_i_1_n_0
    );
RGB2_Red_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => RGB2_Red_INST_0_i_3_n_0,
      I1 => \pwm_cntr_ary_reg[2]_1\(3),
      I2 => \slv_reg4_reg[23]\(19),
      I3 => \pwm_cntr_ary_reg[2]_1\(4),
      I4 => \slv_reg4_reg[23]\(20),
      O => RGB2_Red_INST_0_i_2_n_0
    );
RGB2_Red_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => \slv_reg4_reg[23]\(16),
      I1 => \pwm_cntr_ary_reg[2]_1\(0),
      I2 => \pwm_cntr_ary_reg[2]_1\(1),
      I3 => \slv_reg4_reg[23]\(17),
      I4 => \pwm_cntr_ary_reg[2]_1\(2),
      I5 => \slv_reg4_reg[23]\(18),
      O => RGB2_Red_INST_0_i_3_n_0
    );
\pwm_cntr_ary[2][0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(0),
      O => \pwm_cntr_ary[2][0]_i_1__0_n_0\
    );
\pwm_cntr_ary[2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(0),
      I1 => \pwm_cntr_ary_reg[2]_1\(1),
      O => \p_0_in__0\(1)
    );
\pwm_cntr_ary[2][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(0),
      I1 => \pwm_cntr_ary_reg[2]_1\(1),
      I2 => \pwm_cntr_ary_reg[2]_1\(2),
      O => \p_0_in__0\(2)
    );
\pwm_cntr_ary[2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(1),
      I1 => \pwm_cntr_ary_reg[2]_1\(0),
      I2 => \pwm_cntr_ary_reg[2]_1\(2),
      I3 => \pwm_cntr_ary_reg[2]_1\(3),
      O => \p_0_in__0\(3)
    );
\pwm_cntr_ary[2][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(2),
      I1 => \pwm_cntr_ary_reg[2]_1\(0),
      I2 => \pwm_cntr_ary_reg[2]_1\(1),
      I3 => \pwm_cntr_ary_reg[2]_1\(3),
      I4 => \pwm_cntr_ary_reg[2]_1\(4),
      O => \p_0_in__0\(4)
    );
\pwm_cntr_ary[2][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(3),
      I1 => \pwm_cntr_ary_reg[2]_1\(1),
      I2 => \pwm_cntr_ary_reg[2]_1\(0),
      I3 => \pwm_cntr_ary_reg[2]_1\(2),
      I4 => \pwm_cntr_ary_reg[2]_1\(4),
      I5 => \pwm_cntr_ary_reg[2]_1\(5),
      O => \p_0_in__0\(5)
    );
\pwm_cntr_ary[2][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwm_cntr_ary[2][8]_i_2__0_n_0\,
      I1 => \pwm_cntr_ary_reg[2]_1\(6),
      O => \p_0_in__0\(6)
    );
\pwm_cntr_ary[2][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pwm_cntr_ary[2][8]_i_2__0_n_0\,
      I1 => \pwm_cntr_ary_reg[2]_1\(6),
      I2 => \pwm_cntr_ary_reg[2]_1\(7),
      O => \p_0_in__0\(7)
    );
\pwm_cntr_ary[2][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(6),
      I1 => \pwm_cntr_ary[2][8]_i_2__0_n_0\,
      I2 => \pwm_cntr_ary_reg[2]_1\(7),
      I3 => \pwm_cntr_ary_reg[2]_1\(8),
      O => \p_0_in__0\(8)
    );
\pwm_cntr_ary[2][8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \pwm_cntr_ary_reg[2]_1\(5),
      I1 => \pwm_cntr_ary_reg[2]_1\(3),
      I2 => \pwm_cntr_ary_reg[2]_1\(1),
      I3 => \pwm_cntr_ary_reg[2]_1\(0),
      I4 => \pwm_cntr_ary_reg[2]_1\(2),
      I5 => \pwm_cntr_ary_reg[2]_1\(4),
      O => \pwm_cntr_ary[2][8]_i_2__0_n_0\
    );
\pwm_cntr_ary_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \pwm_cntr_ary[2][0]_i_1__0_n_0\,
      Q => \pwm_cntr_ary_reg[2]_1\(0),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \pwm_cntr_ary_reg[2]_1\(1),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \pwm_cntr_ary_reg[2]_1\(2),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \pwm_cntr_ary_reg[2]_1\(3),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \pwm_cntr_ary_reg[2]_1\(4),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \pwm_cntr_ary_reg[2]_1\(5),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \pwm_cntr_ary_reg[2]_1\(6),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \pwm_cntr_ary_reg[2]_1\(7),
      R => SR(0)
    );
\pwm_cntr_ary_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \pwm_cntr_ary_reg[2]_1\(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_sevensegment is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg7_reg[27]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_sevensegment : entity is "sevensegment";
end embsys_nexys4IO_0_1_sevensegment;

architecture STRUCTURE of embsys_nexys4IO_0_1_sevensegment is
  signal Digit0_n_0 : STD_LOGIC;
  signal Digit0_n_1 : STD_LOGIC;
  signal Digit0_n_2 : STD_LOGIC;
  signal Digit0_n_3 : STD_LOGIC;
  signal Digit0_n_4 : STD_LOGIC;
  signal Digit0_n_5 : STD_LOGIC;
  signal Digit0_n_6 : STD_LOGIC;
  signal Digit0_n_7 : STD_LOGIC;
  signal Digit1_n_0 : STD_LOGIC;
  signal Digit1_n_1 : STD_LOGIC;
  signal Digit1_n_2 : STD_LOGIC;
  signal Digit1_n_3 : STD_LOGIC;
  signal Digit1_n_4 : STD_LOGIC;
  signal Digit1_n_5 : STD_LOGIC;
  signal Digit1_n_6 : STD_LOGIC;
  signal Digit1_n_7 : STD_LOGIC;
  signal Digit2_n_0 : STD_LOGIC;
  signal Digit2_n_1 : STD_LOGIC;
  signal Digit2_n_2 : STD_LOGIC;
  signal Digit2_n_3 : STD_LOGIC;
  signal Digit2_n_4 : STD_LOGIC;
  signal Digit2_n_5 : STD_LOGIC;
  signal Digit2_n_6 : STD_LOGIC;
  signal Digit2_n_7 : STD_LOGIC;
  signal Digit3_n_0 : STD_LOGIC;
  signal Digit3_n_1 : STD_LOGIC;
  signal Digit3_n_2 : STD_LOGIC;
  signal Digit3_n_3 : STD_LOGIC;
  signal Digit3_n_4 : STD_LOGIC;
  signal Digit3_n_5 : STD_LOGIC;
  signal Digit3_n_6 : STD_LOGIC;
  signal Digit3_n_7 : STD_LOGIC;
  signal Digit4_n_0 : STD_LOGIC;
  signal Digit4_n_1 : STD_LOGIC;
  signal Digit4_n_2 : STD_LOGIC;
  signal Digit4_n_3 : STD_LOGIC;
  signal Digit4_n_4 : STD_LOGIC;
  signal Digit4_n_5 : STD_LOGIC;
  signal Digit4_n_6 : STD_LOGIC;
  signal Digit4_n_7 : STD_LOGIC;
  signal Digit5_n_0 : STD_LOGIC;
  signal Digit5_n_1 : STD_LOGIC;
  signal Digit5_n_2 : STD_LOGIC;
  signal Digit5_n_3 : STD_LOGIC;
  signal Digit5_n_4 : STD_LOGIC;
  signal Digit5_n_5 : STD_LOGIC;
  signal Digit5_n_6 : STD_LOGIC;
  signal Digit5_n_7 : STD_LOGIC;
  signal Digit6_n_0 : STD_LOGIC;
  signal Digit6_n_1 : STD_LOGIC;
  signal Digit6_n_2 : STD_LOGIC;
  signal Digit6_n_3 : STD_LOGIC;
  signal Digit6_n_4 : STD_LOGIC;
  signal Digit6_n_5 : STD_LOGIC;
  signal Digit6_n_6 : STD_LOGIC;
  signal Digit6_n_7 : STD_LOGIC;
  signal Digit7_n_0 : STD_LOGIC;
  signal Digit7_n_1 : STD_LOGIC;
  signal Digit7_n_2 : STD_LOGIC;
  signal Digit7_n_3 : STD_LOGIC;
  signal Digit7_n_4 : STD_LOGIC;
  signal Digit7_n_5 : STD_LOGIC;
  signal Digit7_n_6 : STD_LOGIC;
  signal Digit7_n_7 : STD_LOGIC;
  signal \FSM_sequential_an[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_an[2]_i_9_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \an__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \an__0\ : signal is "yes";
  signal clk_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_clk_cnt_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_cnt_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_an[2]_i_4\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_an_reg[0]\ : label is "digit1:000,digit2:001,digit3:010,digit4:011,digit5:100,digit6:101,digit7:110,digit8:111,";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_an_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_an_reg[1]\ : label is "digit1:000,digit2:001,digit3:010,digit4:011,digit5:100,digit6:101,digit7:110,digit8:111,";
  attribute KEEP of \FSM_sequential_an_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_an_reg[2]\ : label is "digit1:000,digit2:001,digit3:010,digit4:011,digit5:100,digit6:101,digit7:110,digit8:111,";
  attribute KEEP of \FSM_sequential_an_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \clk_cnt[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \clk_cnt[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \clk_cnt[12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \clk_cnt[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \clk_cnt[14]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \clk_cnt[15]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \clk_cnt[16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \clk_cnt[17]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \clk_cnt[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \clk_cnt[19]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \clk_cnt[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \clk_cnt[20]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \clk_cnt[21]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \clk_cnt[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \clk_cnt[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \clk_cnt[24]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \clk_cnt[25]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \clk_cnt[26]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \clk_cnt[27]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \clk_cnt[28]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \clk_cnt[29]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \clk_cnt[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \clk_cnt[30]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \clk_cnt[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \clk_cnt[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \clk_cnt[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \clk_cnt[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \clk_cnt[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \clk_cnt[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \clk_cnt[9]_i_1\ : label is "soft_lutpair33";
begin
  SR(0) <= \^sr\(0);
Digit0: entity work.embsys_nexys4IO_0_1_Digit
     port map (
      Q(5) => Q(20),
      Q(4 downto 0) => Q(4 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \seg_reg[7]_0\(7) => Digit0_n_0,
      \seg_reg[7]_0\(6) => Digit0_n_1,
      \seg_reg[7]_0\(5) => Digit0_n_2,
      \seg_reg[7]_0\(4) => Digit0_n_3,
      \seg_reg[7]_0\(3) => Digit0_n_4,
      \seg_reg[7]_0\(2) => Digit0_n_5,
      \seg_reg[7]_0\(1) => Digit0_n_6,
      \seg_reg[7]_0\(0) => Digit0_n_7
    );
Digit1: entity work.embsys_nexys4IO_0_1_Digit_1
     port map (
      Q(5) => Q(21),
      Q(4 downto 0) => Q(9 downto 5),
      s00_axi_aclk => s00_axi_aclk,
      \seg_reg[7]_0\(7) => Digit1_n_0,
      \seg_reg[7]_0\(6) => Digit1_n_1,
      \seg_reg[7]_0\(5) => Digit1_n_2,
      \seg_reg[7]_0\(4) => Digit1_n_3,
      \seg_reg[7]_0\(3) => Digit1_n_4,
      \seg_reg[7]_0\(2) => Digit1_n_5,
      \seg_reg[7]_0\(1) => Digit1_n_6,
      \seg_reg[7]_0\(0) => Digit1_n_7
    );
Digit2: entity work.embsys_nexys4IO_0_1_Digit_2
     port map (
      Q(5) => Q(22),
      Q(4 downto 0) => Q(14 downto 10),
      s00_axi_aclk => s00_axi_aclk,
      \seg_reg[7]_0\(7) => Digit2_n_0,
      \seg_reg[7]_0\(6) => Digit2_n_1,
      \seg_reg[7]_0\(5) => Digit2_n_2,
      \seg_reg[7]_0\(4) => Digit2_n_3,
      \seg_reg[7]_0\(3) => Digit2_n_4,
      \seg_reg[7]_0\(2) => Digit2_n_5,
      \seg_reg[7]_0\(1) => Digit2_n_6,
      \seg_reg[7]_0\(0) => Digit2_n_7
    );
Digit3: entity work.embsys_nexys4IO_0_1_Digit_3
     port map (
      D(7) => Digit3_n_0,
      D(6) => Digit3_n_1,
      D(5) => Digit3_n_2,
      D(4) => Digit3_n_3,
      D(3) => Digit3_n_4,
      D(2) => Digit3_n_5,
      D(1) => Digit3_n_6,
      D(0) => Digit3_n_7,
      Q(5) => Q(23),
      Q(4 downto 0) => Q(19 downto 15),
      \out\(2 downto 0) => \an__0\(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \seg_reg[0]_0\ => Digit7_n_0,
      \seg_reg[1]_0\ => Digit7_n_1,
      \seg_reg[2]_0\ => Digit7_n_2,
      \seg_reg[3]_0\ => Digit7_n_3,
      \seg_reg[4]_0\ => Digit7_n_4,
      \seg_reg[5]_0\ => Digit7_n_5,
      \seg_reg[6]_0\ => Digit7_n_6,
      \seg_reg[7]_0\(7) => Digit2_n_0,
      \seg_reg[7]_0\(6) => Digit2_n_1,
      \seg_reg[7]_0\(5) => Digit2_n_2,
      \seg_reg[7]_0\(4) => Digit2_n_3,
      \seg_reg[7]_0\(3) => Digit2_n_4,
      \seg_reg[7]_0\(2) => Digit2_n_5,
      \seg_reg[7]_0\(1) => Digit2_n_6,
      \seg_reg[7]_0\(0) => Digit2_n_7,
      \seg_reg[7]_1\(7) => Digit1_n_0,
      \seg_reg[7]_1\(6) => Digit1_n_1,
      \seg_reg[7]_1\(5) => Digit1_n_2,
      \seg_reg[7]_1\(4) => Digit1_n_3,
      \seg_reg[7]_1\(3) => Digit1_n_4,
      \seg_reg[7]_1\(2) => Digit1_n_5,
      \seg_reg[7]_1\(1) => Digit1_n_6,
      \seg_reg[7]_1\(0) => Digit1_n_7,
      \seg_reg[7]_2\(7) => Digit0_n_0,
      \seg_reg[7]_2\(6) => Digit0_n_1,
      \seg_reg[7]_2\(5) => Digit0_n_2,
      \seg_reg[7]_2\(4) => Digit0_n_3,
      \seg_reg[7]_2\(3) => Digit0_n_4,
      \seg_reg[7]_2\(2) => Digit0_n_5,
      \seg_reg[7]_2\(1) => Digit0_n_6,
      \seg_reg[7]_2\(0) => Digit0_n_7,
      \seg_reg[7]_3\ => Digit7_n_7
    );
Digit4: entity work.embsys_nexys4IO_0_1_Digit_4
     port map (
      Q(7) => Digit4_n_0,
      Q(6) => Digit4_n_1,
      Q(5) => Digit4_n_2,
      Q(4) => Digit4_n_3,
      Q(3) => Digit4_n_4,
      Q(2) => Digit4_n_5,
      Q(1) => Digit4_n_6,
      Q(0) => Digit4_n_7,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg7_reg[24]\(5) => \slv_reg7_reg[27]\(20),
      \slv_reg7_reg[24]\(4 downto 0) => \slv_reg7_reg[27]\(4 downto 0)
    );
Digit5: entity work.embsys_nexys4IO_0_1_Digit_5
     port map (
      Q(7) => Digit5_n_0,
      Q(6) => Digit5_n_1,
      Q(5) => Digit5_n_2,
      Q(4) => Digit5_n_3,
      Q(3) => Digit5_n_4,
      Q(2) => Digit5_n_5,
      Q(1) => Digit5_n_6,
      Q(0) => Digit5_n_7,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg7_reg[25]\(5) => \slv_reg7_reg[27]\(21),
      \slv_reg7_reg[25]\(4 downto 0) => \slv_reg7_reg[27]\(9 downto 5)
    );
Digit6: entity work.embsys_nexys4IO_0_1_Digit_6
     port map (
      Q(7) => Digit6_n_0,
      Q(6) => Digit6_n_1,
      Q(5) => Digit6_n_2,
      Q(4) => Digit6_n_3,
      Q(3) => Digit6_n_4,
      Q(2) => Digit6_n_5,
      Q(1) => Digit6_n_6,
      Q(0) => Digit6_n_7,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg7_reg[26]\(5) => \slv_reg7_reg[27]\(22),
      \slv_reg7_reg[26]\(4 downto 0) => \slv_reg7_reg[27]\(14 downto 10)
    );
Digit7: entity work.embsys_nexys4IO_0_1_Digit_7
     port map (
      Q(7) => Digit6_n_0,
      Q(6) => Digit6_n_1,
      Q(5) => Digit6_n_2,
      Q(4) => Digit6_n_3,
      Q(3) => Digit6_n_4,
      Q(2) => Digit6_n_5,
      Q(1) => Digit6_n_6,
      Q(0) => Digit6_n_7,
      \out\(1 downto 0) => \an__0\(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \seg_reg[0]_0\ => Digit7_n_0,
      \seg_reg[1]_0\ => Digit7_n_1,
      \seg_reg[2]_0\ => Digit7_n_2,
      \seg_reg[3]_0\ => Digit7_n_3,
      \seg_reg[4]_0\ => Digit7_n_4,
      \seg_reg[5]_0\ => Digit7_n_5,
      \seg_reg[6]_0\ => Digit7_n_6,
      \seg_reg[7]_0\ => Digit7_n_7,
      \seg_reg[7]_1\(7) => Digit5_n_0,
      \seg_reg[7]_1\(6) => Digit5_n_1,
      \seg_reg[7]_1\(5) => Digit5_n_2,
      \seg_reg[7]_1\(4) => Digit5_n_3,
      \seg_reg[7]_1\(3) => Digit5_n_4,
      \seg_reg[7]_1\(2) => Digit5_n_5,
      \seg_reg[7]_1\(1) => Digit5_n_6,
      \seg_reg[7]_1\(0) => Digit5_n_7,
      \seg_reg[7]_2\(7) => Digit4_n_0,
      \seg_reg[7]_2\(6) => Digit4_n_1,
      \seg_reg[7]_2\(5) => Digit4_n_2,
      \seg_reg[7]_2\(4) => Digit4_n_3,
      \seg_reg[7]_2\(3) => Digit4_n_4,
      \seg_reg[7]_2\(2) => Digit4_n_5,
      \seg_reg[7]_2\(1) => Digit4_n_6,
      \seg_reg[7]_2\(0) => Digit4_n_7,
      \slv_reg7_reg[27]\(5) => \slv_reg7_reg[27]\(23),
      \slv_reg7_reg[27]\(4 downto 0) => \slv_reg7_reg[27]\(19 downto 15)
    );
\FSM_sequential_an[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \an__0\(0),
      I1 => \FSM_sequential_an[2]_i_2_n_0\,
      I2 => \an__0\(0),
      O => \FSM_sequential_an[0]_i_1_n_0\
    );
\FSM_sequential_an[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \an__0\(0),
      I1 => \an__0\(1),
      I2 => \FSM_sequential_an[2]_i_2_n_0\,
      I3 => \an__0\(1),
      O => \FSM_sequential_an[1]_i_1_n_0\
    );
\FSM_sequential_an[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => \an__0\(1),
      I1 => \an__0\(0),
      I2 => \an__0\(2),
      I3 => \FSM_sequential_an[2]_i_2_n_0\,
      I4 => \an__0\(2),
      O => \FSM_sequential_an[2]_i_1_n_0\
    );
\FSM_sequential_an[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[21]\,
      I1 => \clk_cnt_reg_n_0_[20]\,
      I2 => \clk_cnt_reg_n_0_[23]\,
      I3 => \clk_cnt_reg_n_0_[22]\,
      O => \FSM_sequential_an[2]_i_10_n_0\
    );
\FSM_sequential_an[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_3_n_0\,
      I1 => \FSM_sequential_an[2]_i_4_n_0\,
      I2 => \FSM_sequential_an[2]_i_5_n_0\,
      I3 => \FSM_sequential_an[2]_i_6_n_0\,
      O => \FSM_sequential_an[2]_i_2_n_0\
    );
\FSM_sequential_an[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[10]\,
      I1 => \clk_cnt_reg_n_0_[11]\,
      I2 => \clk_cnt_reg_n_0_[9]\,
      I3 => \clk_cnt_reg_n_0_[8]\,
      I4 => \FSM_sequential_an[2]_i_7_n_0\,
      O => \FSM_sequential_an[2]_i_3_n_0\
    );
\FSM_sequential_an[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[2]\,
      I1 => \clk_cnt_reg_n_0_[3]\,
      I2 => \clk_cnt_reg_n_0_[0]\,
      I3 => \clk_cnt_reg_n_0_[1]\,
      I4 => \FSM_sequential_an[2]_i_8_n_0\,
      O => \FSM_sequential_an[2]_i_4_n_0\
    );
\FSM_sequential_an[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[26]\,
      I1 => \clk_cnt_reg_n_0_[27]\,
      I2 => \clk_cnt_reg_n_0_[24]\,
      I3 => \clk_cnt_reg_n_0_[25]\,
      I4 => \FSM_sequential_an[2]_i_9_n_0\,
      O => \FSM_sequential_an[2]_i_5_n_0\
    );
\FSM_sequential_an[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[18]\,
      I1 => \clk_cnt_reg_n_0_[19]\,
      I2 => \clk_cnt_reg_n_0_[16]\,
      I3 => \clk_cnt_reg_n_0_[17]\,
      I4 => \FSM_sequential_an[2]_i_10_n_0\,
      O => \FSM_sequential_an[2]_i_6_n_0\
    );
\FSM_sequential_an[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[13]\,
      I1 => \clk_cnt_reg_n_0_[12]\,
      I2 => \clk_cnt_reg_n_0_[15]\,
      I3 => \clk_cnt_reg_n_0_[14]\,
      O => \FSM_sequential_an[2]_i_7_n_0\
    );
\FSM_sequential_an[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[5]\,
      I1 => \clk_cnt_reg_n_0_[4]\,
      I2 => \clk_cnt_reg_n_0_[7]\,
      I3 => \clk_cnt_reg_n_0_[6]\,
      O => \FSM_sequential_an[2]_i_8_n_0\
    );
\FSM_sequential_an[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[29]\,
      I1 => \clk_cnt_reg_n_0_[28]\,
      I2 => \clk_cnt_reg_n_0_[31]\,
      I3 => \clk_cnt_reg_n_0_[30]\,
      O => \FSM_sequential_an[2]_i_9_n_0\
    );
\FSM_sequential_an_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_sequential_an[0]_i_1_n_0\,
      Q => \an__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_an_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_sequential_an[1]_i_1_n_0\,
      Q => \an__0\(1),
      R => \^sr\(0)
    );
\FSM_sequential_an_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_sequential_an[2]_i_1_n_0\,
      Q => \an__0\(2),
      R => \^sr\(0)
    );
\an[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \an__0\(1),
      I1 => \an__0\(2),
      I2 => \an__0\(0),
      O => an(0)
    );
\an[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \an__0\(1),
      I1 => \an__0\(2),
      I2 => \an__0\(0),
      O => an(1)
    );
\an[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \an__0\(2),
      I1 => \an__0\(0),
      I2 => \an__0\(1),
      O => an(2)
    );
\an[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \an__0\(1),
      I1 => \an__0\(0),
      I2 => \an__0\(2),
      O => an(3)
    );
\an[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \an__0\(1),
      I1 => \an__0\(0),
      I2 => \an__0\(2),
      O => an(4)
    );
\an[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \an__0\(2),
      I1 => \an__0\(0),
      I2 => \an__0\(1),
      O => an(5)
    );
\an[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \an__0\(1),
      I1 => \an__0\(2),
      I2 => \an__0\(0),
      O => an(6)
    );
\an[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \an__0\(2),
      I1 => \an__0\(0),
      I2 => \an__0\(1),
      O => an(7)
    );
\clk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[0]\,
      O => clk_cnt(0)
    );
\clk_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[12]_i_2_n_6\,
      O => clk_cnt(10)
    );
\clk_cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[12]_i_2_n_5\,
      O => clk_cnt(11)
    );
\clk_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[12]_i_2_n_4\,
      O => clk_cnt(12)
    );
\clk_cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[16]_i_2_n_7\,
      O => clk_cnt(13)
    );
\clk_cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[16]_i_2_n_6\,
      O => clk_cnt(14)
    );
\clk_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[16]_i_2_n_5\,
      O => clk_cnt(15)
    );
\clk_cnt[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[16]_i_2_n_4\,
      O => clk_cnt(16)
    );
\clk_cnt[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[20]_i_2_n_7\,
      O => clk_cnt(17)
    );
\clk_cnt[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[20]_i_2_n_6\,
      O => clk_cnt(18)
    );
\clk_cnt[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[20]_i_2_n_5\,
      O => clk_cnt(19)
    );
\clk_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[4]_i_2_n_7\,
      O => clk_cnt(1)
    );
\clk_cnt[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[20]_i_2_n_4\,
      O => clk_cnt(20)
    );
\clk_cnt[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[24]_i_2_n_7\,
      O => clk_cnt(21)
    );
\clk_cnt[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[24]_i_2_n_6\,
      O => clk_cnt(22)
    );
\clk_cnt[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[24]_i_2_n_5\,
      O => clk_cnt(23)
    );
\clk_cnt[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[24]_i_2_n_4\,
      O => clk_cnt(24)
    );
\clk_cnt[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[28]_i_2_n_7\,
      O => clk_cnt(25)
    );
\clk_cnt[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[28]_i_2_n_6\,
      O => clk_cnt(26)
    );
\clk_cnt[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[28]_i_2_n_5\,
      O => clk_cnt(27)
    );
\clk_cnt[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[28]_i_2_n_4\,
      O => clk_cnt(28)
    );
\clk_cnt[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[31]_i_2_n_7\,
      O => clk_cnt(29)
    );
\clk_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[4]_i_2_n_6\,
      O => clk_cnt(2)
    );
\clk_cnt[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[31]_i_2_n_6\,
      O => clk_cnt(30)
    );
\clk_cnt[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[31]_i_2_n_5\,
      O => clk_cnt(31)
    );
\clk_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[4]_i_2_n_5\,
      O => clk_cnt(3)
    );
\clk_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[4]_i_2_n_4\,
      O => clk_cnt(4)
    );
\clk_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[8]_i_2_n_7\,
      O => clk_cnt(5)
    );
\clk_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[8]_i_2_n_6\,
      O => clk_cnt(6)
    );
\clk_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[8]_i_2_n_5\,
      O => clk_cnt(7)
    );
\clk_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[8]_i_2_n_4\,
      O => clk_cnt(8)
    );
\clk_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_an[2]_i_2_n_0\,
      I1 => \clk_cnt_reg[12]_i_2_n_7\,
      O => clk_cnt(9)
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(0),
      Q => \clk_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(10),
      Q => \clk_cnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(11),
      Q => \clk_cnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(12),
      Q => \clk_cnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[8]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[12]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[12]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[12]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[12]_i_2_n_4\,
      O(2) => \clk_cnt_reg[12]_i_2_n_5\,
      O(1) => \clk_cnt_reg[12]_i_2_n_6\,
      O(0) => \clk_cnt_reg[12]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[12]\,
      S(2) => \clk_cnt_reg_n_0_[11]\,
      S(1) => \clk_cnt_reg_n_0_[10]\,
      S(0) => \clk_cnt_reg_n_0_[9]\
    );
\clk_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(13),
      Q => \clk_cnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(14),
      Q => \clk_cnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(15),
      Q => \clk_cnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(16),
      Q => \clk_cnt_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[12]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[16]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[16]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[16]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[16]_i_2_n_4\,
      O(2) => \clk_cnt_reg[16]_i_2_n_5\,
      O(1) => \clk_cnt_reg[16]_i_2_n_6\,
      O(0) => \clk_cnt_reg[16]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[16]\,
      S(2) => \clk_cnt_reg_n_0_[15]\,
      S(1) => \clk_cnt_reg_n_0_[14]\,
      S(0) => \clk_cnt_reg_n_0_[13]\
    );
\clk_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(17),
      Q => \clk_cnt_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(18),
      Q => \clk_cnt_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(19),
      Q => \clk_cnt_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(1),
      Q => \clk_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(20),
      Q => \clk_cnt_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[16]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[20]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[20]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[20]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[20]_i_2_n_4\,
      O(2) => \clk_cnt_reg[20]_i_2_n_5\,
      O(1) => \clk_cnt_reg[20]_i_2_n_6\,
      O(0) => \clk_cnt_reg[20]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[20]\,
      S(2) => \clk_cnt_reg_n_0_[19]\,
      S(1) => \clk_cnt_reg_n_0_[18]\,
      S(0) => \clk_cnt_reg_n_0_[17]\
    );
\clk_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(21),
      Q => \clk_cnt_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(22),
      Q => \clk_cnt_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(23),
      Q => \clk_cnt_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(24),
      Q => \clk_cnt_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[20]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[24]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[24]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[24]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[24]_i_2_n_4\,
      O(2) => \clk_cnt_reg[24]_i_2_n_5\,
      O(1) => \clk_cnt_reg[24]_i_2_n_6\,
      O(0) => \clk_cnt_reg[24]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[24]\,
      S(2) => \clk_cnt_reg_n_0_[23]\,
      S(1) => \clk_cnt_reg_n_0_[22]\,
      S(0) => \clk_cnt_reg_n_0_[21]\
    );
\clk_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(25),
      Q => \clk_cnt_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(26),
      Q => \clk_cnt_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(27),
      Q => \clk_cnt_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(28),
      Q => \clk_cnt_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[24]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[28]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[28]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[28]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[28]_i_2_n_4\,
      O(2) => \clk_cnt_reg[28]_i_2_n_5\,
      O(1) => \clk_cnt_reg[28]_i_2_n_6\,
      O(0) => \clk_cnt_reg[28]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[28]\,
      S(2) => \clk_cnt_reg_n_0_[27]\,
      S(1) => \clk_cnt_reg_n_0_[26]\,
      S(0) => \clk_cnt_reg_n_0_[25]\
    );
\clk_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(29),
      Q => \clk_cnt_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(2),
      Q => \clk_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(30),
      Q => \clk_cnt_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(31),
      Q => \clk_cnt_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_clk_cnt_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_cnt_reg[31]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_cnt_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \clk_cnt_reg[31]_i_2_n_5\,
      O(1) => \clk_cnt_reg[31]_i_2_n_6\,
      O(0) => \clk_cnt_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \clk_cnt_reg_n_0_[31]\,
      S(1) => \clk_cnt_reg_n_0_[30]\,
      S(0) => \clk_cnt_reg_n_0_[29]\
    );
\clk_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(3),
      Q => \clk_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(4),
      Q => \clk_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_reg[4]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[4]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[4]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[4]_i_2_n_3\,
      CYINIT => \clk_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[4]_i_2_n_4\,
      O(2) => \clk_cnt_reg[4]_i_2_n_5\,
      O(1) => \clk_cnt_reg[4]_i_2_n_6\,
      O(0) => \clk_cnt_reg[4]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[4]\,
      S(2) => \clk_cnt_reg_n_0_[3]\,
      S(1) => \clk_cnt_reg_n_0_[2]\,
      S(0) => \clk_cnt_reg_n_0_[1]\
    );
\clk_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(5),
      Q => \clk_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(6),
      Q => \clk_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(7),
      Q => \clk_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(8),
      Q => \clk_cnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\clk_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[4]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[8]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[8]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[8]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[8]_i_2_n_4\,
      O(2) => \clk_cnt_reg[8]_i_2_n_5\,
      O(1) => \clk_cnt_reg[8]_i_2_n_6\,
      O(0) => \clk_cnt_reg[8]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[8]\,
      S(2) => \clk_cnt_reg_n_0_[7]\,
      S(1) => \clk_cnt_reg_n_0_[6]\,
      S(0) => \clk_cnt_reg_n_0_[5]\
    );
\clk_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_cnt(9),
      Q => \clk_cnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\seg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_7,
      Q => dp(0),
      R => '0'
    );
\seg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_6,
      Q => dp(1),
      R => '0'
    );
\seg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_5,
      Q => dp(2),
      R => '0'
    );
\seg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_4,
      Q => dp(3),
      R => '0'
    );
\seg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_3,
      Q => dp(4),
      R => '0'
    );
\seg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_2,
      Q => dp(5),
      R => '0'
    );
\seg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_1,
      Q => dp(6),
      R => '0'
    );
\seg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Digit3_n_0,
      Q => dp(7),
      R => '0'
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_nexys4IO_v2_0_S00_AXI is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    led : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    an : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RGB1_Blue : out STD_LOGIC;
    RGB1_Green : out STD_LOGIC;
    RGB1_Red : out STD_LOGIC;
    RGB2_Blue : out STD_LOGIC;
    RGB2_Green : out STD_LOGIC;
    RGB2_Red : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    axi_arready_reg_0 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    pbtn_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Clock : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_nexys4IO_v2_0_S00_AXI : entity is "nexys4IO_v2_0_S00_AXI";
end embsys_nexys4IO_0_1_nexys4IO_v2_0_S00_AXI;

architecture STRUCTURE of embsys_nexys4IO_0_1_nexys4IO_v2_0_S00_AXI is
  signal SSB_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal decpts : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dig1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dig2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dig3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dig5 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dig6 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dig7 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^led\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rgb1_greendc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb1_reddc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb2_greendc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb2_reddc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[7]\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[5]\ : STD_LOGIC;
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
begin
  led(15 downto 0) <= \^led\(15 downto 0);
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
DB: entity work.embsys_nexys4IO_0_1_debounce
     port map (
      D(20 downto 0) => reg_data_out(20 downto 0),
      Q(3 downto 0) => sel0(3 downto 0),
      \axi_araddr_reg[4]\ => \axi_rdata_reg[0]_i_3_n_0\,
      \axi_araddr_reg[4]_0\ => \axi_rdata_reg[1]_i_3_n_0\,
      \axi_araddr_reg[4]_1\ => \axi_rdata_reg[2]_i_3_n_0\,
      \axi_araddr_reg[4]_10\ => \axi_rdata_reg[11]_i_3_n_0\,
      \axi_araddr_reg[4]_11\ => \axi_rdata_reg[12]_i_3_n_0\,
      \axi_araddr_reg[4]_12\ => \axi_rdata_reg[13]_i_3_n_0\,
      \axi_araddr_reg[4]_13\ => \axi_rdata_reg[14]_i_3_n_0\,
      \axi_araddr_reg[4]_14\ => \axi_rdata_reg[15]_i_3_n_0\,
      \axi_araddr_reg[4]_15\ => \axi_rdata_reg[16]_i_3_n_0\,
      \axi_araddr_reg[4]_16\ => \axi_rdata_reg[17]_i_3_n_0\,
      \axi_araddr_reg[4]_17\ => \axi_rdata_reg[18]_i_3_n_0\,
      \axi_araddr_reg[4]_18\ => \axi_rdata_reg[19]_i_3_n_0\,
      \axi_araddr_reg[4]_19\ => \axi_rdata_reg[20]_i_3_n_0\,
      \axi_araddr_reg[4]_2\ => \axi_rdata_reg[3]_i_3_n_0\,
      \axi_araddr_reg[4]_3\ => \axi_rdata_reg[4]_i_3_n_0\,
      \axi_araddr_reg[4]_4\ => \axi_rdata_reg[5]_i_3_n_0\,
      \axi_araddr_reg[4]_5\ => \axi_rdata_reg[6]_i_3_n_0\,
      \axi_araddr_reg[4]_6\ => \axi_rdata_reg[7]_i_3_n_0\,
      \axi_araddr_reg[4]_7\ => \axi_rdata_reg[8]_i_3_n_0\,
      \axi_araddr_reg[4]_8\ => \axi_rdata_reg[9]_i_3_n_0\,
      \axi_araddr_reg[4]_9\ => \axi_rdata_reg[10]_i_3_n_0\,
      pbtn_in(4 downto 0) => pbtn_in(4 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[20]\(20 downto 16) => slv_reg1(20 downto 16),
      \slv_reg1_reg[20]\(15 downto 0) => \^led\(15 downto 0),
      \slv_reg2_reg[20]\(20 downto 16) => rgb1_reddc(4 downto 0),
      \slv_reg2_reg[20]\(15 downto 8) => rgb1_greendc(7 downto 0),
      \slv_reg2_reg[20]\(7) => \slv_reg2_reg_n_0_[7]\,
      \slv_reg2_reg[20]\(6) => \slv_reg2_reg_n_0_[6]\,
      \slv_reg2_reg[20]\(5) => \slv_reg2_reg_n_0_[5]\,
      \slv_reg2_reg[20]\(4) => \slv_reg2_reg_n_0_[4]\,
      \slv_reg2_reg[20]\(3) => \slv_reg2_reg_n_0_[3]\,
      \slv_reg2_reg[20]\(2) => \slv_reg2_reg_n_0_[2]\,
      \slv_reg2_reg[20]\(1) => \slv_reg2_reg_n_0_[1]\,
      \slv_reg2_reg[20]\(0) => \slv_reg2_reg_n_0_[0]\,
      \slv_reg3_reg[20]\(20 downto 3) => slv_reg3(20 downto 3),
      \slv_reg3_reg[20]\(2 downto 0) => \slv_reg3__0\(2 downto 0),
      \slv_reg7_reg[0]\ => \axi_rdata[0]_i_5_n_0\,
      \slv_reg7_reg[10]\ => \axi_rdata[10]_i_5_n_0\,
      \slv_reg7_reg[11]\ => \axi_rdata[11]_i_5_n_0\,
      \slv_reg7_reg[12]\ => \axi_rdata[12]_i_5_n_0\,
      \slv_reg7_reg[13]\ => \axi_rdata[13]_i_5_n_0\,
      \slv_reg7_reg[14]\ => \axi_rdata[14]_i_5_n_0\,
      \slv_reg7_reg[15]\ => \axi_rdata[15]_i_5_n_0\,
      \slv_reg7_reg[16]\ => \axi_rdata[16]_i_5_n_0\,
      \slv_reg7_reg[17]\ => \axi_rdata[17]_i_5_n_0\,
      \slv_reg7_reg[18]\ => \axi_rdata[18]_i_5_n_0\,
      \slv_reg7_reg[19]\ => \axi_rdata[19]_i_5_n_0\,
      \slv_reg7_reg[1]\ => \axi_rdata[1]_i_5_n_0\,
      \slv_reg7_reg[20]\ => \axi_rdata[20]_i_5_n_0\,
      \slv_reg7_reg[2]\ => \axi_rdata[2]_i_5_n_0\,
      \slv_reg7_reg[3]\ => \axi_rdata[3]_i_5_n_0\,
      \slv_reg7_reg[4]\ => \axi_rdata[4]_i_5_n_0\,
      \slv_reg7_reg[5]\ => \axi_rdata[5]_i_5_n_0\,
      \slv_reg7_reg[6]\ => \axi_rdata[6]_i_5_n_0\,
      \slv_reg7_reg[7]\ => \axi_rdata[7]_i_5_n_0\,
      \slv_reg7_reg[8]\ => \axi_rdata[8]_i_5_n_0\,
      \slv_reg7_reg[9]\ => \axi_rdata[9]_i_5_n_0\,
      sw(15 downto 0) => sw(15 downto 0)
    );
RGB1B: entity work.embsys_nexys4IO_0_1_rgbpwm
     port map (
      Clock => Clock,
      Q(2 downto 0) => \slv_reg3__0\(2 downto 0),
      RGB1_Blue => RGB1_Blue,
      RGB1_Green => RGB1_Green,
      RGB1_Red => RGB1_Red,
      SR(0) => SSB_n_0,
      \slv_reg2_reg[23]\(23 downto 16) => rgb1_reddc(7 downto 0),
      \slv_reg2_reg[23]\(15 downto 8) => rgb1_greendc(7 downto 0),
      \slv_reg2_reg[23]\(7) => \slv_reg2_reg_n_0_[7]\,
      \slv_reg2_reg[23]\(6) => \slv_reg2_reg_n_0_[6]\,
      \slv_reg2_reg[23]\(5) => \slv_reg2_reg_n_0_[5]\,
      \slv_reg2_reg[23]\(4) => \slv_reg2_reg_n_0_[4]\,
      \slv_reg2_reg[23]\(3) => \slv_reg2_reg_n_0_[3]\,
      \slv_reg2_reg[23]\(2) => \slv_reg2_reg_n_0_[2]\,
      \slv_reg2_reg[23]\(1) => \slv_reg2_reg_n_0_[1]\,
      \slv_reg2_reg[23]\(0) => \slv_reg2_reg_n_0_[0]\
    );
RGB2B: entity work.embsys_nexys4IO_0_1_rgbpwm_0
     port map (
      Clock => Clock,
      Q(2 downto 0) => \slv_reg5__0\(2 downto 0),
      RGB2_Blue => RGB2_Blue,
      RGB2_Green => RGB2_Green,
      RGB2_Red => RGB2_Red,
      SR(0) => SSB_n_0,
      \slv_reg4_reg[23]\(23 downto 16) => rgb2_reddc(7 downto 0),
      \slv_reg4_reg[23]\(15 downto 8) => rgb2_greendc(7 downto 0),
      \slv_reg4_reg[23]\(7) => \slv_reg4_reg_n_0_[7]\,
      \slv_reg4_reg[23]\(6) => \slv_reg4_reg_n_0_[6]\,
      \slv_reg4_reg[23]\(5) => \slv_reg4_reg_n_0_[5]\,
      \slv_reg4_reg[23]\(4) => \slv_reg4_reg_n_0_[4]\,
      \slv_reg4_reg[23]\(3) => \slv_reg4_reg_n_0_[3]\,
      \slv_reg4_reg[23]\(2) => \slv_reg4_reg_n_0_[2]\,
      \slv_reg4_reg[23]\(1) => \slv_reg4_reg_n_0_[1]\,
      \slv_reg4_reg[23]\(0) => \slv_reg4_reg_n_0_[0]\
    );
SSB: entity work.embsys_nexys4IO_0_1_sevensegment
     port map (
      Q(23 downto 20) => decpts(3 downto 0),
      Q(19 downto 15) => dig3(4 downto 0),
      Q(14 downto 10) => dig2(4 downto 0),
      Q(9 downto 5) => dig1(4 downto 0),
      Q(4) => \slv_reg6_reg_n_0_[4]\,
      Q(3) => \slv_reg6_reg_n_0_[3]\,
      Q(2) => \slv_reg6_reg_n_0_[2]\,
      Q(1) => \slv_reg6_reg_n_0_[1]\,
      Q(0) => \slv_reg6_reg_n_0_[0]\,
      SR(0) => SSB_n_0,
      an(7 downto 0) => an(7 downto 0),
      dp(7 downto 0) => Q(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg7_reg[27]\(23 downto 20) => decpts(7 downto 4),
      \slv_reg7_reg[27]\(19 downto 15) => dig7(4 downto 0),
      \slv_reg7_reg[27]\(14 downto 10) => dig6(4 downto 0),
      \slv_reg7_reg[27]\(9 downto 5) => dig5(4 downto 0),
      \slv_reg7_reg[27]\(4) => \slv_reg7_reg_n_0_[4]\,
      \slv_reg7_reg[27]\(3) => \slv_reg7_reg_n_0_[3]\,
      \slv_reg7_reg[27]\(2) => \slv_reg7_reg_n_0_[2]\,
      \slv_reg7_reg[27]\(1) => \slv_reg7_reg_n_0_[1]\,
      \slv_reg7_reg[27]\(0) => \slv_reg7_reg_n_0_[0]\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => SSB_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => SSB_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => SSB_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      R => SSB_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => SSB_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in_0(0),
      R => SSB_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in_0(1),
      R => SSB_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in_0(2),
      R => SSB_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in_0(3),
      R => SSB_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => SSB_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_reg_0,
      Q => s00_axi_bvalid,
      R => SSB_n_0
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[0]\,
      I1 => \slv_reg6_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \slv_reg5__0\(0),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => sel0(1),
      I3 => slv_reg9(0),
      I4 => sel0(0),
      I5 => slv_reg8(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => sel0(1),
      I3 => slv_reg13(0),
      I4 => sel0(0),
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig5(4),
      I1 => dig1(4),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => rgb2_greendc(2),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => sel0(1),
      I3 => slv_reg9(10),
      I4 => sel0(0),
      I5 => slv_reg8(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(10),
      I1 => slv_reg14(10),
      I2 => sel0(1),
      I3 => slv_reg13(10),
      I4 => sel0(0),
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[11]\,
      I1 => \slv_reg6_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => rgb2_greendc(3),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => sel0(1),
      I3 => slv_reg9(11),
      I4 => sel0(0),
      I5 => slv_reg8(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(11),
      I1 => slv_reg14(11),
      I2 => sel0(1),
      I3 => slv_reg13(11),
      I4 => sel0(0),
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig6(0),
      I1 => dig2(0),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => rgb2_greendc(4),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => sel0(1),
      I3 => slv_reg9(12),
      I4 => sel0(0),
      I5 => slv_reg8(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(12),
      I1 => slv_reg14(12),
      I2 => sel0(1),
      I3 => slv_reg13(12),
      I4 => sel0(0),
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig6(1),
      I1 => dig2(1),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => rgb2_greendc(5),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => sel0(1),
      I3 => slv_reg9(13),
      I4 => sel0(0),
      I5 => slv_reg8(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(13),
      I1 => slv_reg14(13),
      I2 => sel0(1),
      I3 => slv_reg13(13),
      I4 => sel0(0),
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig6(2),
      I1 => dig2(2),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => rgb2_greendc(6),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => sel0(1),
      I3 => slv_reg9(14),
      I4 => sel0(0),
      I5 => slv_reg8(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(14),
      I1 => slv_reg14(14),
      I2 => sel0(1),
      I3 => slv_reg13(14),
      I4 => sel0(0),
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig6(3),
      I1 => dig2(3),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => rgb2_greendc(7),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => sel0(1),
      I3 => slv_reg9(15),
      I4 => sel0(0),
      I5 => slv_reg8(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(15),
      I1 => slv_reg14(15),
      I2 => sel0(1),
      I3 => slv_reg13(15),
      I4 => sel0(0),
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig6(4),
      I1 => dig2(4),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => rgb2_reddc(0),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => slv_reg9(16),
      I4 => sel0(0),
      I5 => slv_reg8(16),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[17]\,
      I1 => \slv_reg6_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => rgb2_reddc(1),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => slv_reg9(17),
      I4 => sel0(0),
      I5 => slv_reg8(17),
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig7(0),
      I1 => dig3(0),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => rgb2_reddc(2),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => slv_reg9(18),
      I4 => sel0(0),
      I5 => slv_reg8(18),
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig7(1),
      I1 => dig3(1),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => rgb2_reddc(3),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => slv_reg9(19),
      I4 => sel0(0),
      I5 => slv_reg8(19),
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[1]\,
      I1 => \slv_reg6_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => \slv_reg5__0\(1),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => sel0(1),
      I3 => slv_reg9(1),
      I4 => sel0(0),
      I5 => slv_reg8(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(1),
      I1 => slv_reg14(1),
      I2 => sel0(1),
      I3 => slv_reg13(1),
      I4 => sel0(0),
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig7(2),
      I1 => dig3(2),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => rgb2_reddc(4),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => slv_reg9(20),
      I4 => sel0(0),
      I5 => slv_reg8(20),
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => rgb1_reddc(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(21),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig7(3),
      I1 => dig3(3),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => rgb2_reddc(5),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => slv_reg9(21),
      I4 => sel0(0),
      I5 => slv_reg8(21),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => rgb1_reddc(6),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(22),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig7(4),
      I1 => dig3(4),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => rgb2_reddc(6),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => slv_reg9(22),
      I4 => sel0(0),
      I5 => slv_reg8(22),
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => rgb1_reddc(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(23),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[23]\,
      I1 => \slv_reg6_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => rgb2_reddc(7),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => slv_reg9(23),
      I4 => sel0(0),
      I5 => slv_reg8(23),
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(24),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => decpts(4),
      I1 => decpts(0),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => slv_reg9(24),
      I4 => sel0(0),
      I5 => slv_reg8(24),
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(25),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => decpts(5),
      I1 => decpts(1),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => slv_reg9(25),
      I4 => sel0(0),
      I5 => slv_reg8(25),
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(26),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => decpts(6),
      I1 => decpts(2),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => slv_reg9(26),
      I4 => sel0(0),
      I5 => slv_reg8(26),
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(27),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => decpts(7),
      I1 => decpts(3),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => slv_reg9(27),
      I4 => sel0(0),
      I5 => slv_reg8(27),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(28),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[28]\,
      I1 => \slv_reg6_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => slv_reg9(28),
      I4 => sel0(0),
      I5 => slv_reg8(28),
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(29),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[29]\,
      I1 => \slv_reg6_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => slv_reg9(29),
      I4 => sel0(0),
      I5 => slv_reg8(29),
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[2]\,
      I1 => \slv_reg6_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => \slv_reg5__0\(2),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => sel0(1),
      I3 => slv_reg9(2),
      I4 => sel0(0),
      I5 => slv_reg8(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(2),
      I1 => slv_reg14(2),
      I2 => sel0(1),
      I3 => slv_reg13(2),
      I4 => sel0(0),
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(30),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[30]\,
      I1 => \slv_reg6_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => slv_reg9(30),
      I4 => sel0(0),
      I5 => slv_reg8(30),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg1(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[31]\,
      I1 => \slv_reg6_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => slv_reg9(31),
      I4 => sel0(0),
      I5 => slv_reg8(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[3]\,
      I1 => \slv_reg6_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => sel0(1),
      I3 => slv_reg9(3),
      I4 => sel0(0),
      I5 => slv_reg8(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(3),
      I1 => slv_reg14(3),
      I2 => sel0(1),
      I3 => slv_reg13(3),
      I4 => sel0(0),
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[4]\,
      I1 => \slv_reg6_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => sel0(1),
      I3 => slv_reg9(4),
      I4 => sel0(0),
      I5 => slv_reg8(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(4),
      I1 => slv_reg14(4),
      I2 => sel0(1),
      I3 => slv_reg13(4),
      I4 => sel0(0),
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[5]\,
      I1 => \slv_reg6_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => sel0(1),
      I3 => slv_reg9(5),
      I4 => sel0(0),
      I5 => slv_reg8(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(5),
      I1 => slv_reg14(5),
      I2 => sel0(1),
      I3 => slv_reg13(5),
      I4 => sel0(0),
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig5(0),
      I1 => dig1(0),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => sel0(1),
      I3 => slv_reg9(6),
      I4 => sel0(0),
      I5 => slv_reg8(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(6),
      I1 => slv_reg14(6),
      I2 => sel0(1),
      I3 => slv_reg13(6),
      I4 => sel0(0),
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig5(1),
      I1 => dig1(1),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => sel0(1),
      I3 => slv_reg9(7),
      I4 => sel0(0),
      I5 => slv_reg8(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(7),
      I1 => slv_reg14(7),
      I2 => sel0(1),
      I3 => slv_reg13(7),
      I4 => sel0(0),
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig5(2),
      I1 => dig1(2),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => rgb2_greendc(0),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => sel0(1),
      I3 => slv_reg9(8),
      I4 => sel0(0),
      I5 => slv_reg8(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(8),
      I1 => slv_reg14(8),
      I2 => sel0(1),
      I3 => slv_reg13(8),
      I4 => sel0(0),
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dig5(3),
      I1 => dig1(3),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => rgb2_greendc(1),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => sel0(1),
      I3 => slv_reg9(9),
      I4 => sel0(0),
      I5 => slv_reg8(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(9),
      I1 => slv_reg14(9),
      I2 => sel0(1),
      I3 => slv_reg13(9),
      I4 => sel0(0),
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => SSB_n_0
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => SSB_n_0
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => SSB_n_0
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_6_n_0\,
      I1 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => SSB_n_0
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_6_n_0\,
      I1 => \axi_rdata[12]_i_7_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => SSB_n_0
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_6_n_0\,
      I1 => \axi_rdata[13]_i_7_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => SSB_n_0
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_6_n_0\,
      I1 => \axi_rdata[14]_i_7_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => SSB_n_0
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => \axi_rdata[15]_i_7_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => SSB_n_0
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_6_n_0\,
      I1 => \axi_rdata[16]_i_7_n_0\,
      O => \axi_rdata_reg[16]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => SSB_n_0
    );
\axi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_6_n_0\,
      I1 => \axi_rdata[17]_i_7_n_0\,
      O => \axi_rdata_reg[17]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => SSB_n_0
    );
\axi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_6_n_0\,
      I1 => \axi_rdata[18]_i_7_n_0\,
      O => \axi_rdata_reg[18]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => SSB_n_0
    );
\axi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_6_n_0\,
      I1 => \axi_rdata[19]_i_7_n_0\,
      O => \axi_rdata_reg[19]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => SSB_n_0
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => SSB_n_0
    );
\axi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_6_n_0\,
      I1 => \axi_rdata[20]_i_7_n_0\,
      O => \axi_rdata_reg[20]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => SSB_n_0
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[21]_i_2_n_0\,
      I1 => \axi_rdata_reg[21]_i_3_n_0\,
      O => reg_data_out(21),
      S => sel0(3)
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_4_n_0\,
      I1 => \axi_rdata[21]_i_5_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_6_n_0\,
      I1 => \axi_rdata[21]_i_7_n_0\,
      O => \axi_rdata_reg[21]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => SSB_n_0
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[22]_i_2_n_0\,
      I1 => \axi_rdata_reg[22]_i_3_n_0\,
      O => reg_data_out(22),
      S => sel0(3)
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_4_n_0\,
      I1 => \axi_rdata[22]_i_5_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_6_n_0\,
      I1 => \axi_rdata[22]_i_7_n_0\,
      O => \axi_rdata_reg[22]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => SSB_n_0
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[23]_i_2_n_0\,
      I1 => \axi_rdata_reg[23]_i_3_n_0\,
      O => reg_data_out(23),
      S => sel0(3)
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_4_n_0\,
      I1 => \axi_rdata[23]_i_5_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_6_n_0\,
      I1 => \axi_rdata[23]_i_7_n_0\,
      O => \axi_rdata_reg[23]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => SSB_n_0
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[24]_i_2_n_0\,
      I1 => \axi_rdata_reg[24]_i_3_n_0\,
      O => reg_data_out(24),
      S => sel0(3)
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_4_n_0\,
      I1 => \axi_rdata[24]_i_5_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_6_n_0\,
      I1 => \axi_rdata[24]_i_7_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => SSB_n_0
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[25]_i_2_n_0\,
      I1 => \axi_rdata_reg[25]_i_3_n_0\,
      O => reg_data_out(25),
      S => sel0(3)
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_4_n_0\,
      I1 => \axi_rdata[25]_i_5_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_6_n_0\,
      I1 => \axi_rdata[25]_i_7_n_0\,
      O => \axi_rdata_reg[25]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => SSB_n_0
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[26]_i_2_n_0\,
      I1 => \axi_rdata_reg[26]_i_3_n_0\,
      O => reg_data_out(26),
      S => sel0(3)
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[26]_i_5_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_6_n_0\,
      I1 => \axi_rdata[26]_i_7_n_0\,
      O => \axi_rdata_reg[26]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => SSB_n_0
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[27]_i_2_n_0\,
      I1 => \axi_rdata_reg[27]_i_3_n_0\,
      O => reg_data_out(27),
      S => sel0(3)
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_4_n_0\,
      I1 => \axi_rdata[27]_i_5_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_6_n_0\,
      I1 => \axi_rdata[27]_i_7_n_0\,
      O => \axi_rdata_reg[27]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => SSB_n_0
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[28]_i_2_n_0\,
      I1 => \axi_rdata_reg[28]_i_3_n_0\,
      O => reg_data_out(28),
      S => sel0(3)
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_4_n_0\,
      I1 => \axi_rdata[28]_i_5_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_6_n_0\,
      I1 => \axi_rdata[28]_i_7_n_0\,
      O => \axi_rdata_reg[28]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => SSB_n_0
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[29]_i_2_n_0\,
      I1 => \axi_rdata_reg[29]_i_3_n_0\,
      O => reg_data_out(29),
      S => sel0(3)
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_4_n_0\,
      I1 => \axi_rdata[29]_i_5_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_6_n_0\,
      I1 => \axi_rdata[29]_i_7_n_0\,
      O => \axi_rdata_reg[29]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => SSB_n_0
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => SSB_n_0
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[30]_i_2_n_0\,
      I1 => \axi_rdata_reg[30]_i_3_n_0\,
      O => reg_data_out(30),
      S => sel0(3)
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_4_n_0\,
      I1 => \axi_rdata[30]_i_5_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_6_n_0\,
      I1 => \axi_rdata[30]_i_7_n_0\,
      O => \axi_rdata_reg[30]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => SSB_n_0
    );
\axi_rdata_reg[31]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[31]_i_2_n_0\,
      I1 => \axi_rdata_reg[31]_i_3_n_0\,
      O => reg_data_out(31),
      S => sel0(3)
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_4_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      O => \axi_rdata_reg[31]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata_reg[31]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => SSB_n_0
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => SSB_n_0
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => SSB_n_0
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => SSB_n_0
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_6_n_0\,
      I1 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => SSB_n_0
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => SSB_n_0
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_6_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => SSB_n_0
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg_0,
      Q => \^s00_axi_rvalid\,
      R => SSB_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => SSB_n_0
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg10(0),
      R => SSB_n_0
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg10(10),
      R => SSB_n_0
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg10(11),
      R => SSB_n_0
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg10(12),
      R => SSB_n_0
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg10(13),
      R => SSB_n_0
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg10(14),
      R => SSB_n_0
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg10(15),
      R => SSB_n_0
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg10(16),
      R => SSB_n_0
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg10(17),
      R => SSB_n_0
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg10(18),
      R => SSB_n_0
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg10(19),
      R => SSB_n_0
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg10(1),
      R => SSB_n_0
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg10(20),
      R => SSB_n_0
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg10(21),
      R => SSB_n_0
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg10(22),
      R => SSB_n_0
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg10(23),
      R => SSB_n_0
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg10(24),
      R => SSB_n_0
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg10(25),
      R => SSB_n_0
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg10(26),
      R => SSB_n_0
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg10(27),
      R => SSB_n_0
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg10(28),
      R => SSB_n_0
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg10(29),
      R => SSB_n_0
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg10(2),
      R => SSB_n_0
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg10(30),
      R => SSB_n_0
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg10(31),
      R => SSB_n_0
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg10(3),
      R => SSB_n_0
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg10(4),
      R => SSB_n_0
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg10(5),
      R => SSB_n_0
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg10(6),
      R => SSB_n_0
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg10(7),
      R => SSB_n_0
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg10(8),
      R => SSB_n_0
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg10(9),
      R => SSB_n_0
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg11(0),
      R => SSB_n_0
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg11(10),
      R => SSB_n_0
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg11(11),
      R => SSB_n_0
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg11(12),
      R => SSB_n_0
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg11(13),
      R => SSB_n_0
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg11(14),
      R => SSB_n_0
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg11(15),
      R => SSB_n_0
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg11(16),
      R => SSB_n_0
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg11(17),
      R => SSB_n_0
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg11(18),
      R => SSB_n_0
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg11(19),
      R => SSB_n_0
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg11(1),
      R => SSB_n_0
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg11(20),
      R => SSB_n_0
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg11(21),
      R => SSB_n_0
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg11(22),
      R => SSB_n_0
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg11(23),
      R => SSB_n_0
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg11(24),
      R => SSB_n_0
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg11(25),
      R => SSB_n_0
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg11(26),
      R => SSB_n_0
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg11(27),
      R => SSB_n_0
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg11(28),
      R => SSB_n_0
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg11(29),
      R => SSB_n_0
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg11(2),
      R => SSB_n_0
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg11(30),
      R => SSB_n_0
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg11(31),
      R => SSB_n_0
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg11(3),
      R => SSB_n_0
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg11(4),
      R => SSB_n_0
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg11(5),
      R => SSB_n_0
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg11(6),
      R => SSB_n_0
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg11(7),
      R => SSB_n_0
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg11(8),
      R => SSB_n_0
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg11(9),
      R => SSB_n_0
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(1),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(1),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(1),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg12(0),
      R => SSB_n_0
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg12(10),
      R => SSB_n_0
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg12(11),
      R => SSB_n_0
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg12(12),
      R => SSB_n_0
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg12(13),
      R => SSB_n_0
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg12(14),
      R => SSB_n_0
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg12(15),
      R => SSB_n_0
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg12(16),
      R => SSB_n_0
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg12(17),
      R => SSB_n_0
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg12(18),
      R => SSB_n_0
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg12(19),
      R => SSB_n_0
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg12(1),
      R => SSB_n_0
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg12(20),
      R => SSB_n_0
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg12(21),
      R => SSB_n_0
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg12(22),
      R => SSB_n_0
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg12(23),
      R => SSB_n_0
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg12(24),
      R => SSB_n_0
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg12(25),
      R => SSB_n_0
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg12(26),
      R => SSB_n_0
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg12(27),
      R => SSB_n_0
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg12(28),
      R => SSB_n_0
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg12(29),
      R => SSB_n_0
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg12(2),
      R => SSB_n_0
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg12(30),
      R => SSB_n_0
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg12(31),
      R => SSB_n_0
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg12(3),
      R => SSB_n_0
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg12(4),
      R => SSB_n_0
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg12(5),
      R => SSB_n_0
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg12(6),
      R => SSB_n_0
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg12(7),
      R => SSB_n_0
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg12(8),
      R => SSB_n_0
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg12(9),
      R => SSB_n_0
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => s00_axi_wstrb(1),
      I5 => p_0_in_0(1),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => s00_axi_wstrb(2),
      I5 => p_0_in_0(1),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => s00_axi_wstrb(3),
      I5 => p_0_in_0(1),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => s00_axi_wstrb(0),
      I5 => p_0_in_0(1),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg13(0),
      R => SSB_n_0
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg13(10),
      R => SSB_n_0
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg13(11),
      R => SSB_n_0
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg13(12),
      R => SSB_n_0
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg13(13),
      R => SSB_n_0
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg13(14),
      R => SSB_n_0
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg13(15),
      R => SSB_n_0
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg13(16),
      R => SSB_n_0
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg13(17),
      R => SSB_n_0
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg13(18),
      R => SSB_n_0
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg13(19),
      R => SSB_n_0
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg13(1),
      R => SSB_n_0
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg13(20),
      R => SSB_n_0
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg13(21),
      R => SSB_n_0
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg13(22),
      R => SSB_n_0
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg13(23),
      R => SSB_n_0
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg13(24),
      R => SSB_n_0
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg13(25),
      R => SSB_n_0
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg13(26),
      R => SSB_n_0
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg13(27),
      R => SSB_n_0
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg13(28),
      R => SSB_n_0
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg13(29),
      R => SSB_n_0
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg13(2),
      R => SSB_n_0
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg13(30),
      R => SSB_n_0
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg13(31),
      R => SSB_n_0
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg13(3),
      R => SSB_n_0
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg13(4),
      R => SSB_n_0
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg13(5),
      R => SSB_n_0
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg13(6),
      R => SSB_n_0
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg13(7),
      R => SSB_n_0
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg13(8),
      R => SSB_n_0
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg13(9),
      R => SSB_n_0
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(0),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(0),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(0),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(0),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg14(0),
      R => SSB_n_0
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg14(10),
      R => SSB_n_0
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg14(11),
      R => SSB_n_0
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg14(12),
      R => SSB_n_0
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg14(13),
      R => SSB_n_0
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg14(14),
      R => SSB_n_0
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg14(15),
      R => SSB_n_0
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg14(16),
      R => SSB_n_0
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg14(17),
      R => SSB_n_0
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg14(18),
      R => SSB_n_0
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg14(19),
      R => SSB_n_0
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg14(1),
      R => SSB_n_0
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg14(20),
      R => SSB_n_0
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg14(21),
      R => SSB_n_0
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg14(22),
      R => SSB_n_0
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg14(23),
      R => SSB_n_0
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg14(24),
      R => SSB_n_0
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg14(25),
      R => SSB_n_0
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg14(26),
      R => SSB_n_0
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg14(27),
      R => SSB_n_0
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg14(28),
      R => SSB_n_0
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg14(29),
      R => SSB_n_0
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg14(2),
      R => SSB_n_0
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg14(30),
      R => SSB_n_0
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg14(31),
      R => SSB_n_0
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg14(3),
      R => SSB_n_0
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg14(4),
      R => SSB_n_0
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg14(5),
      R => SSB_n_0
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg14(6),
      R => SSB_n_0
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg14(7),
      R => SSB_n_0
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg14(8),
      R => SSB_n_0
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg14(9),
      R => SSB_n_0
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg15(0),
      R => SSB_n_0
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg15(10),
      R => SSB_n_0
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg15(11),
      R => SSB_n_0
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg15(12),
      R => SSB_n_0
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg15(13),
      R => SSB_n_0
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg15(14),
      R => SSB_n_0
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg15(15),
      R => SSB_n_0
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg15(16),
      R => SSB_n_0
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg15(17),
      R => SSB_n_0
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg15(18),
      R => SSB_n_0
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg15(19),
      R => SSB_n_0
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg15(1),
      R => SSB_n_0
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg15(20),
      R => SSB_n_0
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg15(21),
      R => SSB_n_0
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg15(22),
      R => SSB_n_0
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg15(23),
      R => SSB_n_0
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg15(24),
      R => SSB_n_0
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg15(25),
      R => SSB_n_0
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg15(26),
      R => SSB_n_0
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg15(27),
      R => SSB_n_0
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg15(28),
      R => SSB_n_0
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg15(29),
      R => SSB_n_0
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg15(2),
      R => SSB_n_0
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg15(30),
      R => SSB_n_0
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg15(31),
      R => SSB_n_0
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg15(3),
      R => SSB_n_0
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg15(4),
      R => SSB_n_0
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg15(5),
      R => SSB_n_0
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg15(6),
      R => SSB_n_0
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg15(7),
      R => SSB_n_0
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg15(8),
      R => SSB_n_0
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg15(9),
      R => SSB_n_0
    );
\slv_reg1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(0),
      O => p_1_in(15)
    );
\slv_reg1[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(0),
      O => p_1_in(23)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(0),
      O => p_1_in(31)
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(0),
      O => p_1_in(7)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => \^led\(0),
      R => SSB_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \^led\(10),
      R => SSB_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \^led\(11),
      R => SSB_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => \^led\(12),
      R => SSB_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => \^led\(13),
      R => SSB_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => \^led\(14),
      R => SSB_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => \^led\(15),
      R => SSB_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => SSB_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => SSB_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => SSB_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => SSB_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => \^led\(1),
      R => SSB_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => SSB_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => SSB_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => SSB_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => SSB_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => SSB_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => SSB_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => SSB_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => SSB_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => SSB_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => SSB_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => \^led\(2),
      R => SSB_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => SSB_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => SSB_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => \^led\(3),
      R => SSB_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => \^led\(4),
      R => SSB_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => \^led\(5),
      R => SSB_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => \^led\(6),
      R => SSB_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => \^led\(7),
      R => SSB_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => \^led\(8),
      R => SSB_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \^led\(9),
      R => SSB_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg2_reg_n_0_[0]\,
      R => SSB_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => rgb1_greendc(2),
      R => SSB_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => rgb1_greendc(3),
      R => SSB_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => rgb1_greendc(4),
      R => SSB_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => rgb1_greendc(5),
      R => SSB_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => rgb1_greendc(6),
      R => SSB_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => rgb1_greendc(7),
      R => SSB_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => rgb1_reddc(0),
      R => SSB_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => rgb1_reddc(1),
      R => SSB_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => rgb1_reddc(2),
      R => SSB_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => rgb1_reddc(3),
      R => SSB_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg2_reg_n_0_[1]\,
      R => SSB_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => rgb1_reddc(4),
      R => SSB_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => rgb1_reddc(5),
      R => SSB_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => rgb1_reddc(6),
      R => SSB_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => rgb1_reddc(7),
      R => SSB_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => SSB_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => SSB_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => SSB_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => SSB_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => SSB_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => SSB_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg2_reg_n_0_[2]\,
      R => SSB_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => SSB_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => SSB_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg2_reg_n_0_[3]\,
      R => SSB_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => SSB_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => SSB_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => SSB_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => SSB_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => rgb1_greendc(0),
      R => SSB_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => rgb1_greendc(1),
      R => SSB_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg3__0\(0),
      R => SSB_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => SSB_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => SSB_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => SSB_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => SSB_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => SSB_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => SSB_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => SSB_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => SSB_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => SSB_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => SSB_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg3__0\(1),
      R => SSB_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => SSB_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => SSB_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => SSB_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => SSB_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => SSB_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => SSB_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => SSB_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => SSB_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => SSB_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => SSB_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3__0\(2),
      R => SSB_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => SSB_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => SSB_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => SSB_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => SSB_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => SSB_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => SSB_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => SSB_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => SSB_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => SSB_n_0
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg_n_0_[0]\,
      R => SSB_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => rgb2_greendc(2),
      R => SSB_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => rgb2_greendc(3),
      R => SSB_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => rgb2_greendc(4),
      R => SSB_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => rgb2_greendc(5),
      R => SSB_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => rgb2_greendc(6),
      R => SSB_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => rgb2_greendc(7),
      R => SSB_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => rgb2_reddc(0),
      R => SSB_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => rgb2_reddc(1),
      R => SSB_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => rgb2_reddc(2),
      R => SSB_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => rgb2_reddc(3),
      R => SSB_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg4_reg_n_0_[1]\,
      R => SSB_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => rgb2_reddc(4),
      R => SSB_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => rgb2_reddc(5),
      R => SSB_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => rgb2_reddc(6),
      R => SSB_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => rgb2_reddc(7),
      R => SSB_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg4_reg_n_0_[24]\,
      R => SSB_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg4_reg_n_0_[25]\,
      R => SSB_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg4_reg_n_0_[26]\,
      R => SSB_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg4_reg_n_0_[27]\,
      R => SSB_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg4_reg_n_0_[28]\,
      R => SSB_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg4_reg_n_0_[29]\,
      R => SSB_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg4_reg_n_0_[2]\,
      R => SSB_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg4_reg_n_0_[30]\,
      R => SSB_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg4_reg_n_0_[31]\,
      R => SSB_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg4_reg_n_0_[3]\,
      R => SSB_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg4_reg_n_0_[4]\,
      R => SSB_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg4_reg_n_0_[5]\,
      R => SSB_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg4_reg_n_0_[6]\,
      R => SSB_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg4_reg_n_0_[7]\,
      R => SSB_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => rgb2_greendc(0),
      R => SSB_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => rgb2_greendc(1),
      R => SSB_n_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg5__0\(0),
      R => SSB_n_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg5(10),
      R => SSB_n_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg5(11),
      R => SSB_n_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg5(12),
      R => SSB_n_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg5(13),
      R => SSB_n_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg5(14),
      R => SSB_n_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg5(15),
      R => SSB_n_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg5(16),
      R => SSB_n_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg5(17),
      R => SSB_n_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg5(18),
      R => SSB_n_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg5(19),
      R => SSB_n_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg5__0\(1),
      R => SSB_n_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg5(20),
      R => SSB_n_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg5(21),
      R => SSB_n_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg5(22),
      R => SSB_n_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg5(23),
      R => SSB_n_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg5(24),
      R => SSB_n_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg5(25),
      R => SSB_n_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg5(26),
      R => SSB_n_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg5(27),
      R => SSB_n_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg5(28),
      R => SSB_n_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg5(29),
      R => SSB_n_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg5__0\(2),
      R => SSB_n_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg5(30),
      R => SSB_n_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg5(31),
      R => SSB_n_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg5(3),
      R => SSB_n_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg5(4),
      R => SSB_n_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg5(5),
      R => SSB_n_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg5(6),
      R => SSB_n_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg5(7),
      R => SSB_n_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg5(8),
      R => SSB_n_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg5(9),
      R => SSB_n_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(3),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg6_reg_n_0_[0]\,
      R => SSB_n_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => dig1(4),
      R => SSB_n_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg6_reg_n_0_[11]\,
      R => SSB_n_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => dig2(0),
      R => SSB_n_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => dig2(1),
      R => SSB_n_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => dig2(2),
      R => SSB_n_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => dig2(3),
      R => SSB_n_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => dig2(4),
      R => SSB_n_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg6_reg_n_0_[17]\,
      R => SSB_n_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => dig3(0),
      R => SSB_n_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => dig3(1),
      R => SSB_n_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg6_reg_n_0_[1]\,
      R => SSB_n_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => dig3(2),
      R => SSB_n_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => dig3(3),
      R => SSB_n_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => dig3(4),
      R => SSB_n_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg6_reg_n_0_[23]\,
      R => SSB_n_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => decpts(0),
      R => SSB_n_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => decpts(1),
      R => SSB_n_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => decpts(2),
      R => SSB_n_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => decpts(3),
      R => SSB_n_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => SSB_n_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => SSB_n_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg6_reg_n_0_[2]\,
      R => SSB_n_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => SSB_n_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => SSB_n_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg6_reg_n_0_[3]\,
      R => SSB_n_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg6_reg_n_0_[4]\,
      R => SSB_n_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg6_reg_n_0_[5]\,
      R => SSB_n_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => dig1(0),
      R => SSB_n_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => dig1(1),
      R => SSB_n_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => dig1(2),
      R => SSB_n_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => dig1(3),
      R => SSB_n_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg7_reg_n_0_[0]\,
      R => SSB_n_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => dig5(4),
      R => SSB_n_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg7_reg_n_0_[11]\,
      R => SSB_n_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => dig6(0),
      R => SSB_n_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => dig6(1),
      R => SSB_n_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => dig6(2),
      R => SSB_n_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => dig6(3),
      R => SSB_n_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => dig6(4),
      R => SSB_n_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg7_reg_n_0_[17]\,
      R => SSB_n_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => dig7(0),
      R => SSB_n_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => dig7(1),
      R => SSB_n_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg7_reg_n_0_[1]\,
      R => SSB_n_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => dig7(2),
      R => SSB_n_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => dig7(3),
      R => SSB_n_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => dig7(4),
      R => SSB_n_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg7_reg_n_0_[23]\,
      R => SSB_n_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => decpts(4),
      R => SSB_n_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => decpts(5),
      R => SSB_n_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => decpts(6),
      R => SSB_n_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => decpts(7),
      R => SSB_n_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg7_reg_n_0_[28]\,
      R => SSB_n_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg7_reg_n_0_[29]\,
      R => SSB_n_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg7_reg_n_0_[2]\,
      R => SSB_n_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg7_reg_n_0_[30]\,
      R => SSB_n_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg7_reg_n_0_[31]\,
      R => SSB_n_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg7_reg_n_0_[3]\,
      R => SSB_n_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg7_reg_n_0_[4]\,
      R => SSB_n_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg7_reg_n_0_[5]\,
      R => SSB_n_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => dig5(0),
      R => SSB_n_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => dig5(1),
      R => SSB_n_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => dig5(2),
      R => SSB_n_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => dig5(3),
      R => SSB_n_0
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg8(0),
      R => SSB_n_0
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg8(10),
      R => SSB_n_0
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg8(11),
      R => SSB_n_0
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg8(12),
      R => SSB_n_0
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg8(13),
      R => SSB_n_0
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg8(14),
      R => SSB_n_0
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg8(15),
      R => SSB_n_0
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg8(16),
      R => SSB_n_0
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg8(17),
      R => SSB_n_0
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg8(18),
      R => SSB_n_0
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg8(19),
      R => SSB_n_0
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg8(1),
      R => SSB_n_0
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg8(20),
      R => SSB_n_0
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg8(21),
      R => SSB_n_0
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg8(22),
      R => SSB_n_0
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg8(23),
      R => SSB_n_0
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg8(24),
      R => SSB_n_0
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg8(25),
      R => SSB_n_0
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg8(26),
      R => SSB_n_0
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg8(27),
      R => SSB_n_0
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg8(28),
      R => SSB_n_0
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg8(29),
      R => SSB_n_0
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg8(2),
      R => SSB_n_0
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg8(30),
      R => SSB_n_0
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg8(31),
      R => SSB_n_0
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg8(3),
      R => SSB_n_0
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg8(4),
      R => SSB_n_0
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg8(5),
      R => SSB_n_0
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg8(6),
      R => SSB_n_0
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg8(7),
      R => SSB_n_0
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg8(8),
      R => SSB_n_0
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg8(9),
      R => SSB_n_0
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg9(0),
      R => SSB_n_0
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg9(10),
      R => SSB_n_0
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg9(11),
      R => SSB_n_0
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg9(12),
      R => SSB_n_0
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg9(13),
      R => SSB_n_0
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg9(14),
      R => SSB_n_0
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg9(15),
      R => SSB_n_0
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg9(16),
      R => SSB_n_0
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg9(17),
      R => SSB_n_0
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg9(18),
      R => SSB_n_0
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg9(19),
      R => SSB_n_0
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg9(1),
      R => SSB_n_0
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg9(20),
      R => SSB_n_0
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg9(21),
      R => SSB_n_0
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg9(22),
      R => SSB_n_0
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg9(23),
      R => SSB_n_0
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg9(24),
      R => SSB_n_0
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg9(25),
      R => SSB_n_0
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg9(26),
      R => SSB_n_0
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg9(27),
      R => SSB_n_0
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg9(28),
      R => SSB_n_0
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg9(29),
      R => SSB_n_0
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg9(2),
      R => SSB_n_0
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg9(30),
      R => SSB_n_0
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg9(31),
      R => SSB_n_0
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg9(3),
      R => SSB_n_0
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg9(4),
      R => SSB_n_0
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg9(5),
      R => SSB_n_0
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg9(6),
      R => SSB_n_0
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg9(7),
      R => SSB_n_0
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg9(8),
      R => SSB_n_0
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg9(9),
      R => SSB_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1_nexys4IO_v2_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    an : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    led : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RGB1_Blue : out STD_LOGIC;
    RGB1_Green : out STD_LOGIC;
    RGB1_Red : out STD_LOGIC;
    RGB2_Blue : out STD_LOGIC;
    RGB2_Green : out STD_LOGIC;
    RGB2_Red : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    btnR : in STD_LOGIC;
    btnL : in STD_LOGIC;
    btnD : in STD_LOGIC;
    btnU : in STD_LOGIC;
    btnC : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Clock : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of embsys_nexys4IO_0_1_nexys4IO_v2_0 : entity is "nexys4IO_v2_0";
end embsys_nexys4IO_0_1_nexys4IO_v2_0;

architecture STRUCTURE of embsys_nexys4IO_0_1_nexys4IO_v2_0 is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => s00_axi_rready,
      I3 => \^s00_axi_rvalid\,
      O => axi_rvalid_i_1_n_0
    );
nexys4IO_v2_0_S00_AXI_inst: entity work.embsys_nexys4IO_0_1_nexys4IO_v2_0_S00_AXI
     port map (
      Clock => Clock,
      Q(7 downto 0) => Q(7 downto 0),
      RGB1_Blue => RGB1_Blue,
      RGB1_Green => RGB1_Green,
      RGB1_Red => RGB1_Red,
      RGB2_Blue => RGB2_Blue,
      RGB2_Green => RGB2_Green,
      RGB2_Red => RGB2_Red,
      an(7 downto 0) => an(7 downto 0),
      axi_arready_reg_0 => axi_rvalid_i_1_n_0,
      axi_awready_reg_0 => axi_bvalid_i_1_n_0,
      led(15 downto 0) => led(15 downto 0),
      pbtn_in(4) => btnC,
      pbtn_in(3) => btnU,
      pbtn_in(2) => btnD,
      pbtn_in(1) => btnL,
      pbtn_in(0) => btnR,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => \^s_axi_arready\,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awready => \^s_axi_awready\,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => \^s_axi_wready\,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sw(15 downto 0) => sw(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity embsys_nexys4IO_0_1 is
  port (
    btnU : in STD_LOGIC;
    btnD : in STD_LOGIC;
    btnR : in STD_LOGIC;
    btnL : in STD_LOGIC;
    btnC : in STD_LOGIC;
    Clock : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    led : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RGB1_Red : out STD_LOGIC;
    RGB1_Green : out STD_LOGIC;
    RGB1_Blue : out STD_LOGIC;
    RGB2_Red : out STD_LOGIC;
    RGB2_Green : out STD_LOGIC;
    RGB2_Blue : out STD_LOGIC;
    seg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    dp : out STD_LOGIC;
    an : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of embsys_nexys4IO_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of embsys_nexys4IO_0_1 : entity is "embsys_nexys4IO_0_1,nexys4IO_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of embsys_nexys4IO_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of embsys_nexys4IO_0_1 : entity is "nexys4IO_v2_0,Vivado 2018.2";
end embsys_nexys4IO_0_1;

architecture STRUCTURE of embsys_nexys4IO_0_1 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.embsys_nexys4IO_0_1_nexys4IO_v2_0
     port map (
      Clock => Clock,
      Q(7) => dp,
      Q(6 downto 0) => seg(6 downto 0),
      RGB1_Blue => RGB1_Blue,
      RGB1_Green => RGB1_Green,
      RGB1_Red => RGB1_Red,
      RGB2_Blue => RGB2_Blue,
      RGB2_Green => RGB2_Green,
      RGB2_Red => RGB2_Red,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      an(7 downto 0) => an(7 downto 0),
      btnC => btnC,
      btnD => btnD,
      btnL => btnL,
      btnR => btnR,
      btnU => btnU,
      led(15 downto 0) => led(15 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sw(15 downto 0) => sw(15 downto 0)
    );
end STRUCTURE;
