

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Thu Dec 12 12:28:02 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  13905|  110465|  13905|  110465|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+--------+-------------+-----------+-----------+--------+----------+
        |                         |     Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |   max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+--------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  13904|  110464| 1738 ~ 6904 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   1736|    6902|  248 ~ 493  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    245|     490|           35|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |     32|      32|           16|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     12|      12|            6|          -|          -|       2|    no    |
        +-------------------------+-------+--------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond3)
	3  / (exitcond3)
6 --> 
	7  / (!exitcond2)
	15  / (exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	6  / (exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	9  / true
15 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer = alloca i16"   --->   Operation 16 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 17 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 18 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)"   --->   Operation 19 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 20 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 21 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_width_cast3 = sext i5 %output_width_read to i6"   --->   Operation 22 'sext' 'output_width_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_height_cast2 = sext i5 %output_height_read to i6"   --->   Operation 23 'sext' 'output_height_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 24 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str10, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [layers_c/max_pooling2d.cpp:12]   --->   Operation 25 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [layers_c/max_pooling2d.cpp:13]   --->   Operation 26 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/max_pooling2d.cpp:26]   --->   Operation 27 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i7 %input_width_cast to i14"   --->   Operation 28 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i6 %output_height_cast2 to i8" [layers_c/max_pooling2d.cpp:32]   --->   Operation 29 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i6 %output_width_cast3 to i12"   --->   Operation 30 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:18]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 32 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:26]   --->   Operation 33 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:32]   --->   Operation 34 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%next_mul3 = add i8 %phi_mul2, %tmp_70_cast" [layers_c/max_pooling2d.cpp:32]   --->   Operation 35 'add' 'next_mul3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 36 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/max_pooling2d.cpp:18]   --->   Operation 37 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "%exitcond5 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/max_pooling2d.cpp:18]   --->   Operation 38 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%out_d_3 = add i5 %out_d, 1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 40 'add' 'out_d_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader9.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader9" [layers_c/max_pooling2d.cpp:19]   --->   Operation 42 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 43 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ %out_h_3, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 44 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%out_h_cast = zext i4 %out_h to i5" [layers_c/max_pooling2d.cpp:19]   --->   Operation 45 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %out_h_cast, %output_height_read" [layers_c/max_pooling2d.cpp:19]   --->   Operation 46 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 47 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%out_h_3 = add i4 %out_h, 1" [layers_c/max_pooling2d.cpp:19]   --->   Operation 48 'add' 'out_h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader" [layers_c/max_pooling2d.cpp:19]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_75_cast1 = zext i4 %out_h to i8" [layers_c/max_pooling2d.cpp:26]   --->   Operation 50 'zext' 'tmp_75_cast1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %tmp_75_cast1, %phi_mul2" [layers_c/max_pooling2d.cpp:26]   --->   Operation 51 'add' 'tmp2' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:26]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i5 %tmp_s to i9" [layers_c/max_pooling2d.cpp:26]   --->   Operation 54 'zext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i12" [layers_c/max_pooling2d.cpp:26]   --->   Operation 55 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (4.17ns)   --->   "%tmp3 = mul i12 %tmp_71_cast, %tmp2_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 56 'mul' 'tmp3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader8" [layers_c/max_pooling2d.cpp:20]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_3, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 58 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%out_w_cast = zext i4 %out_w to i5" [layers_c/max_pooling2d.cpp:20]   --->   Operation 59 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_w_cast, %output_width_read" [layers_c/max_pooling2d.cpp:20]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 61 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%out_w_3 = add i4 %out_w, 1" [layers_c/max_pooling2d.cpp:20]   --->   Operation 62 'add' 'out_w_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:20]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_78_cast1 = zext i4 %out_w to i12" [layers_c/max_pooling2d.cpp:26]   --->   Operation 64 'zext' 'tmp_78_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:26]   --->   Operation 65 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i5 %tmp_51 to i14" [layers_c/max_pooling2d.cpp:26]   --->   Operation 66 'zext' 'tmp_79_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:22]   --->   Operation 67 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 68 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader7.preheader ], [ %in_h_1, %.preheader7.loopexit ]"   --->   Operation 69 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:22]   --->   Operation 70 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 71 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 72 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:22]   --->   Operation 73 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i2 %in_h to i9" [layers_c/max_pooling2d.cpp:22]   --->   Operation 75 'zext' 'tmp_82_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %phi_mul, %tmp_82_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 76 'add' 'tmp4' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.54ns)   --->   "%tmp_53 = add i12 %tmp3, %tmp_78_cast1" [layers_c/max_pooling2d.cpp:32]   --->   Operation 77 'add' 'tmp_53' <Predicate = (exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 78 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp4, %tmp_76_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 78 'add' 'tmp' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.35>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_cast_36 = zext i9 %tmp to i14" [layers_c/max_pooling2d.cpp:26]   --->   Operation 79 'zext' 'tmp_cast_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast_36, %tmp_69_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 80 'mul' 'tmp1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:24]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.81>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 82 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 83 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 84 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 85 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:24]   --->   Operation 86 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader7.loopexit, label %1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i2 %in_w to i14" [layers_c/max_pooling2d.cpp:26]   --->   Operation 88 'zext' 'tmp_83_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.81ns)   --->   "%tmp5 = add i14 %tmp1, %tmp_83_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 89 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 90 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.81>
ST_10 : Operation 91 [1/1] (1.81ns)   --->   "%tmp_56 = add i14 %tmp5, %tmp_79_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 91 'add' 'tmp_56' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_57 = zext i14 %tmp_56 to i64" [layers_c/max_pooling2d.cpp:26]   --->   Operation 92 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_57" [layers_c/max_pooling2d.cpp:26]   --->   Operation 93 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (1.68ns)   --->   "%tmp_62 = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:26]   --->   Operation 94 'load' 'tmp_62' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 95 [1/2] (1.68ns)   --->   "%tmp_62 = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:26]   --->   Operation 95 'load' 'tmp_62' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 2.42>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%buffer_load_1 = load i16* %buffer" [layers_c/max_pooling2d.cpp:27]   --->   Operation 96 'load' 'buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (2.42ns)   --->   "%tmp_60 = icmp slt i16 %buffer_load_1, %tmp_62" [layers_c/max_pooling2d.cpp:27]   --->   Operation 97 'icmp' 'tmp_60' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.97>
ST_14 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%tmp_58 = or i1 %tmp_55, %tmp_52" [layers_c/max_pooling2d.cpp:27]   --->   Operation 98 'or' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%tmp_59 = xor i1 %tmp_58, true" [layers_c/max_pooling2d.cpp:27]   --->   Operation 99 'xor' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%or_cond6 = or i1 %tmp_60, %tmp_59" [layers_c/max_pooling2d.cpp:27]   --->   Operation 100 'or' 'or_cond6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%buffer_5 = select i1 %or_cond6, i16 %tmp_62, i16 %buffer_load_1" [layers_c/max_pooling2d.cpp:27]   --->   Operation 101 'select' 'buffer_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "store i16 %buffer_5, i16* %buffer" [layers_c/max_pooling2d.cpp:27]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.68>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%buffer_load = load i16* %buffer" [layers_c/max_pooling2d.cpp:32]   --->   Operation 104 'load' 'buffer_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_54 = zext i12 %tmp_53 to i64" [layers_c/max_pooling2d.cpp:32]   --->   Operation 105 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_54" [layers_c/max_pooling2d.cpp:32]   --->   Operation 106 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.68ns)   --->   "store i16 %buffer_load, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:32]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader8" [layers_c/max_pooling2d.cpp:20]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer              (alloca           ) [ 0011111111111111]
output_width_read   (read             ) [ 0011111111111111]
output_height_read  (read             ) [ 0011111111111111]
output_depth_read   (read             ) [ 0011111111111111]
input_width_read    (read             ) [ 0000000000000000]
input_height_read   (read             ) [ 0000000000000000]
output_width_cast3  (sext             ) [ 0000000000000000]
output_height_cast2 (sext             ) [ 0000000000000000]
input_width_cast    (sext             ) [ 0000000000000000]
StgValue_25         (specresourcelimit) [ 0000000000000000]
StgValue_26         (specresourcelimit) [ 0000000000000000]
tmp_cast            (zext             ) [ 0011111111111111]
tmp_69_cast         (zext             ) [ 0011111111111111]
tmp_70_cast         (zext             ) [ 0011111111111111]
tmp_71_cast         (zext             ) [ 0011111111111111]
StgValue_31         (br               ) [ 0111111111111111]
out_d               (phi              ) [ 0010000000000000]
phi_mul             (phi              ) [ 0010111111111111]
phi_mul2            (phi              ) [ 0011111111111111]
next_mul3           (add              ) [ 0111111111111111]
next_mul            (add              ) [ 0111111111111111]
out_d_cast          (zext             ) [ 0000000000000000]
exitcond5           (icmp             ) [ 0011111111111111]
empty               (speclooptripcount) [ 0000000000000000]
out_d_3             (add              ) [ 0111111111111111]
StgValue_41         (br               ) [ 0000000000000000]
StgValue_42         (br               ) [ 0011111111111111]
StgValue_43         (ret              ) [ 0000000000000000]
out_h               (phi              ) [ 0001100000000000]
out_h_cast          (zext             ) [ 0000000000000000]
exitcond4           (icmp             ) [ 0011111111111111]
empty_33            (speclooptripcount) [ 0000000000000000]
out_h_3             (add              ) [ 0011111111111111]
StgValue_49         (br               ) [ 0000000000000000]
tmp_75_cast1        (zext             ) [ 0000000000000000]
tmp2                (add              ) [ 0000100000000000]
StgValue_52         (br               ) [ 0111111111111111]
tmp_s               (bitconcatenate   ) [ 0000000000000000]
tmp_76_cast         (zext             ) [ 0000011111111111]
tmp2_cast           (zext             ) [ 0000000000000000]
tmp3                (mul              ) [ 0000011111111111]
StgValue_57         (br               ) [ 0011111111111111]
out_w               (phi              ) [ 0000010000000000]
out_w_cast          (zext             ) [ 0000000000000000]
exitcond3           (icmp             ) [ 0011111111111111]
empty_34            (speclooptripcount) [ 0000000000000000]
out_w_3             (add              ) [ 0011111111111111]
StgValue_63         (br               ) [ 0000000000000000]
tmp_78_cast1        (zext             ) [ 0000001111111110]
tmp_51              (bitconcatenate   ) [ 0000000000000000]
tmp_79_cast         (zext             ) [ 0000001111111110]
StgValue_67         (br               ) [ 0011111111111111]
StgValue_68         (br               ) [ 0011111111111111]
in_h                (phi              ) [ 0000001000000000]
tmp_52              (trunc            ) [ 0000000111111110]
exitcond2           (icmp             ) [ 0011111111111111]
empty_35            (speclooptripcount) [ 0000000000000000]
in_h_1              (add              ) [ 0011111111111111]
StgValue_74         (br               ) [ 0000000000000000]
tmp_82_cast         (zext             ) [ 0000000000000000]
tmp4                (add              ) [ 0000000100000000]
tmp_53              (add              ) [ 0000000000000001]
tmp                 (add              ) [ 0000000010000000]
tmp_cast_36         (zext             ) [ 0000000000000000]
tmp1                (mul              ) [ 0000000001111110]
StgValue_81         (br               ) [ 0011111111111111]
in_w                (phi              ) [ 0000000001000000]
tmp_55              (trunc            ) [ 0000000000111110]
exitcond            (icmp             ) [ 0011111111111111]
empty_37            (speclooptripcount) [ 0000000000000000]
in_w_1              (add              ) [ 0011111111111111]
StgValue_87         (br               ) [ 0000000000000000]
tmp_83_cast         (zext             ) [ 0000000000000000]
tmp5                (add              ) [ 0000000000100000]
StgValue_90         (br               ) [ 0011111111111111]
tmp_56              (add              ) [ 0000000000010000]
tmp_57              (zext             ) [ 0000000000000000]
input_addr          (getelementptr    ) [ 0000000000001000]
tmp_62              (load             ) [ 0000000000000110]
buffer_load_1       (load             ) [ 0000000000000010]
tmp_60              (icmp             ) [ 0000000000000010]
tmp_58              (or               ) [ 0000000000000000]
tmp_59              (xor              ) [ 0000000000000000]
or_cond6            (or               ) [ 0000000000000000]
buffer_5            (select           ) [ 0000000000000000]
StgValue_102        (store            ) [ 0000000000000000]
StgValue_103        (br               ) [ 0011111111111111]
buffer_load         (load             ) [ 0000000000000000]
tmp_54              (zext             ) [ 0000000000000000]
output_addr         (getelementptr    ) [ 0000000000000000]
StgValue_107        (store            ) [ 0000000000000000]
StgValue_108        (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="buffer_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_depth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_62/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="output_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/15 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_107_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/15 "/>
</bind>
</comp>

<comp id="130" class="1005" name="out_d_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_d_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_mul_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="1"/>
<pin id="143" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_h_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_h_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="out_w_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="out_w_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="in_h_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_h_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h/6 "/>
</bind>
</comp>

<comp id="199" class="1005" name="in_w_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="1"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="in_w_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="6"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load_1/13 buffer_load/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="output_width_cast3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_width_cast3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="output_height_cast2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_height_cast2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="input_width_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_69_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_70_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_71_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="next_mul3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="1"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="next_mul_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="1"/>
<pin id="250" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_d_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="1"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_d_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="out_h_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="2"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_h_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_3/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_75_cast1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_76_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp2_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="3"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="out_w_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="4"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="out_w_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_3/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_78_cast1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_cast1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_51_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_79_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_52_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="in_h_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_1/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_82_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="4"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_53_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="2"/>
<pin id="371" dir="0" index="1" bw="4" slack="1"/>
<pin id="372" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="1"/>
<pin id="375" dir="0" index="1" bw="5" slack="3"/>
<pin id="376" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_cast_36_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="1"/>
<pin id="379" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_36/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="7"/>
<pin id="383" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_55_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="in_w_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_1/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_83_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="1"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_56_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="1"/>
<pin id="412" dir="0" index="1" bw="5" slack="5"/>
<pin id="413" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_57_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_60_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/13 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_58_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="5"/>
<pin id="425" dir="0" index="1" bw="1" slack="8"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/14 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_59_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_cond6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/14 "/>
</bind>
</comp>

<comp id="438" class="1004" name="buffer_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="2"/>
<pin id="441" dir="0" index="2" bw="16" slack="1"/>
<pin id="442" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_5/14 "/>
</bind>
</comp>

<comp id="444" class="1004" name="StgValue_102_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="13"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/14 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_54_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/15 "/>
</bind>
</comp>

<comp id="453" class="1005" name="buffer_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="6"/>
<pin id="455" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="459" class="1005" name="output_width_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="4"/>
<pin id="461" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="output_height_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="2"/>
<pin id="466" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="output_depth_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="1"/>
<pin id="471" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_cast_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_69_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="7"/>
<pin id="481" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="tmp_69_cast "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_70_cast_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_cast "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_71_cast_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="3"/>
<pin id="491" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_71_cast "/>
</bind>
</comp>

<comp id="494" class="1005" name="next_mul3_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="499" class="1005" name="next_mul_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="507" class="1005" name="out_d_3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="out_h_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_76_cast_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="3"/>
<pin id="527" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_76_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="2"/>
<pin id="532" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="out_w_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_78_cast1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_cast1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_79_cast_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="5"/>
<pin id="550" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_79_cast "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_52_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="8"/>
<pin id="555" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="561" class="1005" name="in_h_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="0"/>
<pin id="563" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp4_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_53_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="1"/>
<pin id="573" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="1"/>
<pin id="578" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="1"/>
<pin id="583" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_55_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="5"/>
<pin id="588" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="594" class="1005" name="in_w_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="1"/>
<pin id="601" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_56_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="1"/>
<pin id="606" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="609" class="1005" name="input_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="1"/>
<pin id="611" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_62_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="620" class="1005" name="buffer_load_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="1"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_60_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="217"><net_src comp="74" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="80" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="92" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="98" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="218" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="214" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="157" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="145" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="134" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="134" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="169" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="169" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="169" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="153" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="165" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="181" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="181" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="181" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="181" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="192" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="192" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="192" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="192" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="141" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="203" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="203" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="203" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="203" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="422"><net_src comp="210" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="456"><net_src comp="70" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="462"><net_src comp="74" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="467"><net_src comp="80" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="472"><net_src comp="86" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="477"><net_src comp="226" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="482"><net_src comp="230" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="487"><net_src comp="234" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="492"><net_src comp="238" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="497"><net_src comp="242" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="502"><net_src comp="247" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="510"><net_src comp="261" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="518"><net_src comp="276" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="523"><net_src comp="286" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="528"><net_src comp="300" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="533"><net_src comp="307" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="541"><net_src comp="321" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="546"><net_src comp="327" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="551"><net_src comp="339" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="556"><net_src comp="343" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="564"><net_src comp="353" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="569"><net_src comp="363" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="574"><net_src comp="369" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="579"><net_src comp="373" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="584"><net_src comp="380" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="589"><net_src comp="385" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="597"><net_src comp="395" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="602"><net_src comp="405" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="607"><net_src comp="410" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="612"><net_src comp="104" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="617"><net_src comp="111" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="623"><net_src comp="210" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="628"><net_src comp="418" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="433" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {15 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {11 12 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		tmp_69_cast : 1
		tmp_70_cast : 1
		tmp_71_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond5 : 2
		out_d_3 : 1
		StgValue_41 : 3
	State 3
		out_h_cast : 1
		exitcond4 : 2
		out_h_3 : 1
		StgValue_49 : 3
		tmp_75_cast1 : 1
		tmp2 : 2
	State 4
		tmp_76_cast : 1
		tmp3 : 1
	State 5
		out_w_cast : 1
		exitcond3 : 2
		out_w_3 : 1
		StgValue_63 : 3
		tmp_78_cast1 : 1
		tmp_51 : 1
		tmp_79_cast : 2
	State 6
		tmp_52 : 1
		exitcond2 : 1
		in_h_1 : 1
		StgValue_74 : 2
		tmp_82_cast : 1
		tmp4 : 2
	State 7
	State 8
		tmp1 : 1
	State 9
		tmp_55 : 1
		exitcond : 1
		in_w_1 : 1
		StgValue_87 : 2
		tmp_83_cast : 1
		tmp5 : 2
	State 10
	State 11
		input_addr : 1
		tmp_62 : 2
	State 12
	State 13
		tmp_60 : 1
	State 14
		StgValue_102 : 1
	State 15
		output_addr : 1
		StgValue_107 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_242       |    0    |    0    |    15   |
|          |        next_mul_fu_247        |    0    |    0    |    15   |
|          |         out_d_3_fu_261        |    0    |    0    |    15   |
|          |         out_h_3_fu_276        |    0    |    0    |    13   |
|          |          tmp2_fu_286          |    0    |    0    |    15   |
|          |         out_w_3_fu_321        |    0    |    0    |    13   |
|    add   |         in_h_1_fu_353         |    0    |    0    |    10   |
|          |          tmp4_fu_363          |    0    |    0    |    15   |
|          |         tmp_53_fu_369         |    0    |    0    |    12   |
|          |           tmp_fu_373          |    0    |    0    |    15   |
|          |         in_w_1_fu_395         |    0    |    0    |    10   |
|          |          tmp5_fu_405          |    0    |    0    |    19   |
|          |         tmp_56_fu_410         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp3_fu_307          |    0    |    0    |    41   |
|          |          tmp1_fu_380          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond5_fu_256       |    0    |    0    |    11   |
|          |        exitcond4_fu_271       |    0    |    0    |    11   |
|   icmp   |        exitcond3_fu_316       |    0    |    0    |    11   |
|          |        exitcond2_fu_347       |    0    |    0    |    8    |
|          |        exitcond_fu_389        |    0    |    0    |    8    |
|          |         tmp_60_fu_418         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        buffer_5_fu_438        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         tmp_58_fu_423         |    0    |    0    |    2    |
|          |        or_cond6_fu_433        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |         tmp_59_fu_427         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_74 |    0    |    0    |    0    |
|          | output_height_read_read_fu_80 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_86 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_92  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_98 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   output_width_cast3_fu_214   |    0    |    0    |    0    |
|   sext   |   output_height_cast2_fu_218  |    0    |    0    |    0    |
|          |    input_width_cast_fu_222    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_226        |    0    |    0    |    0    |
|          |       tmp_69_cast_fu_230      |    0    |    0    |    0    |
|          |       tmp_70_cast_fu_234      |    0    |    0    |    0    |
|          |       tmp_71_cast_fu_238      |    0    |    0    |    0    |
|          |       out_d_cast_fu_252       |    0    |    0    |    0    |
|          |       out_h_cast_fu_267       |    0    |    0    |    0    |
|          |      tmp_75_cast1_fu_282      |    0    |    0    |    0    |
|          |       tmp_76_cast_fu_300      |    0    |    0    |    0    |
|   zext   |        tmp2_cast_fu_304       |    0    |    0    |    0    |
|          |       out_w_cast_fu_312       |    0    |    0    |    0    |
|          |      tmp_78_cast1_fu_327      |    0    |    0    |    0    |
|          |       tmp_79_cast_fu_339      |    0    |    0    |    0    |
|          |       tmp_82_cast_fu_359      |    0    |    0    |    0    |
|          |       tmp_cast_36_fu_377      |    0    |    0    |    0    |
|          |       tmp_83_cast_fu_401      |    0    |    0    |    0    |
|          |         tmp_57_fu_414         |    0    |    0    |    0    |
|          |         tmp_54_fu_449         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_292         |    0    |    0    |    0    |
|          |         tmp_51_fu_331         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_52_fu_343         |    0    |    0    |    0    |
|          |         tmp_55_fu_385         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   362   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   buffer_load_1_reg_620  |   16   |
|      buffer_reg_453      |   16   |
|      in_h_1_reg_561      |    2   |
|       in_h_reg_188       |    2   |
|      in_w_1_reg_594      |    2   |
|       in_w_reg_199       |    2   |
|    input_addr_reg_609    |   14   |
|     next_mul3_reg_494    |    8   |
|     next_mul_reg_499     |    9   |
|      out_d_3_reg_507     |    5   |
|       out_d_reg_130      |    5   |
|      out_h_3_reg_515     |    4   |
|       out_h_reg_165      |    4   |
|      out_w_3_reg_538     |    4   |
|       out_w_reg_177      |    4   |
| output_depth_read_reg_469|    6   |
|output_height_read_reg_464|    5   |
| output_width_read_reg_459|    5   |
|     phi_mul2_reg_153     |    8   |
|      phi_mul_reg_141     |    9   |
|       tmp1_reg_581       |   14   |
|       tmp2_reg_520       |    8   |
|       tmp3_reg_530       |   12   |
|       tmp4_reg_566       |    9   |
|       tmp5_reg_599       |   14   |
|      tmp_52_reg_553      |    1   |
|      tmp_53_reg_571      |   12   |
|      tmp_55_reg_586      |    1   |
|      tmp_56_reg_604      |   14   |
|      tmp_60_reg_625      |    1   |
|      tmp_62_reg_614      |   16   |
|    tmp_69_cast_reg_479   |   14   |
|    tmp_70_cast_reg_484   |    8   |
|    tmp_71_cast_reg_489   |   12   |
|    tmp_76_cast_reg_525   |    9   |
|   tmp_78_cast1_reg_543   |   12   |
|    tmp_79_cast_reg_548   |   14   |
|     tmp_cast_reg_474     |    9   |
|        tmp_reg_576       |    9   |
+--------------------------+--------+
|           Total          |   319  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_141  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_153 |  p0  |   2  |   8  |   16   ||    9    |
|   out_h_reg_165   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   362  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   319  |   398  |
+-----------+--------+--------+--------+--------+
