$date
	Tue Jan  9 20:02:52 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module myFlipFlop $end
$var wire 1 ! D $end
$var wire 1 " clk $end
$var wire 1 # qBar $end
$var wire 1 $ rst $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
x!
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
1$
#11
x#
x%
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
1!
#21
0#
1%
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
0!
#31
1#
0%
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
