{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716933304051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716933304052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 22:55:03 2024 " "Processing started: Tue May 28 22:55:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716933304052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933304052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933304052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716933304242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716933304242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleTurnFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SingleTurnFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleTurnFSM-Behavioral " "Found design unit 1: SingleTurnFSM-Behavioral" {  } { { "SingleTurnFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/SingleTurnFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309814 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleTurnFSM " "Found entity 1: SingleTurnFSM" {  } { { "SingleTurnFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/SingleTurnFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CounterNBits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CounterNBits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterNBits-Behavioral " "Found design unit 1: CounterNBits-Behavioral" {  } { { "CounterNBits.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/CounterNBits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309814 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterNBits " "Found entity 1: CounterNBits" {  } { { "CounterNBits.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/CounterNBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CounterNBits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CounterNBits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterNBits_tb-Stimulus " "Found design unit 1: CounterNBits_tb-Stimulus" {  } { { "CounterNBits_tb.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/CounterNBits_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterNBits_tb " "Found entity 1: CounterNBits_tb" {  } { { "CounterNBits_tb.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/CounterNBits_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionGame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReactionGame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionGame-Structural " "Found design unit 1: ReactionGame-Structural" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ReactionGame.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionGame " "Found entity 1: ReactionGame" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ReactionGame.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_schematic " "Found entity 1: toplevel_schematic" {  } { { "toplevel_schematic.bdf" "" { Schematic "/home/penacho/LSD/LSD-final-project/Fase4/toplevel_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerAuxFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerAuxFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TimerAuxFSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin2BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Bin2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin2BCD_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD_tb-Stimulus " "Found design unit 1: Bin2BCD_tb-Stimulus" {  } { { "Bin2BCD_tb.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Bin2BCD_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD_tb " "Found entity 1: Bin2BCD_tb" {  } { { "Bin2BCD_tb.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Bin2BCD_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionGame_Demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReactionGame_Demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionGame_Demo-Structural " "Found design unit 1: ReactionGame_Demo-Structural" {  } { { "ReactionGame_Demo.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ReactionGame_Demo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionGame_Demo " "Found entity 1: ReactionGame_Demo" {  } { { "ReactionGame_Demo.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ReactionGame_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demo_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demo_schematic " "Found entity 1: demo_schematic" {  } { { "demo_schematic.bdf" "" { Schematic "/home/penacho/LSD/LSD-final-project/Fase4/demo_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ScoreCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ScoreCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScoreCounter-Behavioral " "Found design unit 1: ScoreCounter-Behavioral" {  } { { "ScoreCounter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ScoreCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScoreCounter " "Found entity 1: ScoreCounter" {  } { { "ScoreCounter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ScoreCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ScoreDisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ScoreDisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScoreDisplay-Structural " "Found design unit 1: ScoreDisplay-Structural" {  } { { "ScoreDisplay.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ScoreDisplay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScoreDisplay " "Found entity 1: ScoreDisplay" {  } { { "ScoreDisplay.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ScoreDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ScoreUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ScoreUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScoreUnit-Structural " "Found design unit 1: ScoreUnit-Structural" {  } { { "ScoreUnit.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ScoreUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScoreUnit " "Found entity 1: ScoreUnit" {  } { { "ScoreUnit.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/ScoreUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TargetScoreSetter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TargetScoreSetter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TargetScoreSetter-Structural " "Found design unit 1: TargetScoreSetter-Structural" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309818 ""} { "Info" "ISGN_ENTITY_NAME" "1 TargetScoreSetter " "Found entity 1: TargetScoreSetter" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716933309818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933309818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TargetScoreSetter " "Elaborating entity \"TargetScoreSetter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716933309852 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "target TargetScoreSetter.vhd(9) " "VHDL Signal Declaration warning at TargetScoreSetter.vhd(9): used implicit default value for signal \"target\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716933309853 "|TargetScoreSetter"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_short_click TargetScoreSetter.vhd(14) " "VHDL Signal Declaration warning at TargetScoreSetter.vhd(14): used implicit default value for signal \"s_short_click\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716933309853 "|TargetScoreSetter"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_long_click TargetScoreSetter.vhd(15) " "VHDL Signal Declaration warning at TargetScoreSetter.vhd(15): used implicit default value for signal \"s_long_click\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716933309853 "|TargetScoreSetter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_target TargetScoreSetter.vhd(16) " "Verilog HDL or VHDL warning at TargetScoreSetter.vhd(16): object \"s_target\" assigned a value but never read" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716933309853 "|TargetScoreSetter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterNBits CounterNBits:target_counter A:behavioral " "Elaborating entity \"CounterNBits\" using architecture \"A:behavioral\" for hierarchy \"CounterNBits:target_counter\"" {  } { { "TargetScoreSetter.vhd" "target_counter" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716933309856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "target\[0\] GND " "Pin \"target\[0\]\" is stuck at GND" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716933310186 "|TargetScoreSetter|target[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target\[1\] GND " "Pin \"target\[1\]\" is stuck at GND" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716933310186 "|TargetScoreSetter|target[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target\[2\] GND " "Pin \"target\[2\]\" is stuck at GND" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716933310186 "|TargetScoreSetter|target[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target\[3\] GND " "Pin \"target\[3\]\" is stuck at GND" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716933310186 "|TargetScoreSetter|target[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target\[4\] GND " "Pin \"target\[4\]\" is stuck at GND" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716933310186 "|TargetScoreSetter|target[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target\[5\] GND " "Pin \"target\[5\]\" is stuck at GND" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716933310186 "|TargetScoreSetter|target[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716933310186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716933310289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716933310289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716933310317 "|TargetScoreSetter|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716933310317 "|TargetScoreSetter|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "click " "No output dependent on input pin \"click\"" {  } { { "TargetScoreSetter.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase4/TargetScoreSetter.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716933310317 "|TargetScoreSetter|click"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716933310317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716933310318 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716933310318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716933310318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716933310327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 22:55:10 2024 " "Processing ended: Tue May 28 22:55:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716933310327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716933310327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716933310327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716933310327 ""}
