// Seed: 4031248217
module module_0 (
    output tri id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6
);
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri id_6,
    output supply1 id_7,
    input tri1 id_8
    , id_21,
    input tri1 id_9,
    input uwire id_10
    , id_22,
    output tri0 id_11,
    output tri id_12,
    input tri id_13,
    output tri id_14
    , id_23,
    output supply0 id_15,
    input tri id_16,
    input wor id_17,
    input tri0 id_18,
    output tri id_19
);
  wire id_24;
  wire id_25;
  always @(1 or negedge id_8) begin
    id_22 <= 1 == "";
  end
  module_0(
      id_0, id_6, id_18, id_8, id_10, id_18, id_0
  );
endmodule
