Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 28 19:04:18 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.101        0.000                      0                  140        0.261        0.000                      0                  140        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.101        0.000                      0                  140        0.261        0.000                      0                  140        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 2.037ns (52.670%)  route 1.830ns (47.330%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.635     5.156    d1/CLK
    SLICE_X0Y11          FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.716     6.292    d1/counter[2]
    SLICE_X1Y11          LUT1 (Prop_lut1_I0_O)        0.299     6.591 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.591    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.141    d1/counter_next0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    d1/counter_next0_carry__0_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.369    d1/counter_next0_carry__1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.608 r  d1/counter_next0_carry__2/O[2]
                         net (fo=1, routed)           1.114     8.722    d1/counter_next0[15]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.302     9.024 r  d1/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.024    d1/counter_next[15]
    SLICE_X0Y14          FDPE                                         r  d1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.514    14.855    d1/CLK
    SLICE_X0Y14          FDPE                                         r  d1/counter_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDPE (Setup_fdpe_C_D)        0.031    15.125    d1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 d3/counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 2.199ns (57.512%)  route 1.625ns (42.488%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.630     5.151    d3/CLK
    SLICE_X6Y13          FDPE                                         r  d3/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  d3/counter_reg[6]/Q
                         net (fo=3, routed)           0.824     6.453    d3/counter_reg_n_0_[6]
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.296     6.749 r  d3/counter_next0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.749    d3/counter_next0_carry__0_i_3__1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.299 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    d3/counter_next0_carry__0_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.413    d3/counter_next0_carry__1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.527    d3/counter_next0_carry__2_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.840 r  d3/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.801     8.641    d3/counter_next0_carry__3_n_4
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.334     8.975 r  d3/counter[20]_i_1__1/O
                         net (fo=1, routed)           0.000     8.975    d3/counter[20]_i_1__1_n_0
    SLICE_X5Y14          FDPE                                         r  d3/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512    14.853    d3/CLK
    SLICE_X5Y14          FDPE                                         r  d3/counter_reg[20]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDPE (Setup_fdpe_C_D)        0.075    15.166    d3/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 2.275ns (59.704%)  route 1.535ns (40.296%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.635     5.156    d1/CLK
    SLICE_X0Y11          FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.716     6.292    d1/counter[2]
    SLICE_X1Y11          LUT1 (Prop_lut1_I0_O)        0.299     6.591 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.591    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.141    d1/counter_next0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    d1/counter_next0_carry__0_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.369    d1/counter_next0_carry__1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.483    d1/counter_next0_carry__2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  d1/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.819     8.636    d1/counter_next0[18]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.331     8.967 r  d1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.967    d1/counter_next[18]
    SLICE_X0Y14          FDPE                                         r  d1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.514    14.855    d1/CLK
    SLICE_X0Y14          FDPE                                         r  d1/counter_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDPE (Setup_fdpe_C_D)        0.075    15.169    d1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.275ns (59.814%)  route 1.528ns (40.186%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d4/CLK
    SLICE_X0Y5           FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.716     6.295    d4/counter_reg_n_0_[2]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.299     6.594 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.594    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.144 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.144    d4/counter_next0_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.258    d4/counter_next0_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    d4/counter_next0_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.486    d4/counter_next0_carry__2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  d4/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.812     8.632    d4/counter_next0_carry__3_n_6
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.331     8.963 r  d4/counter[18]_i_1__2/O
                         net (fo=1, routed)           0.000     8.963    d4/counter[18]_i_1__2_n_0
    SLICE_X0Y7           FDPE                                         r  d4/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d4/CLK
    SLICE_X0Y7           FDPE                                         r  d4/counter_reg[18]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDPE (Setup_fdpe_C_D)        0.075    15.173    d4/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 2.133ns (57.637%)  route 1.568ns (42.363%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.635     5.156    d1/CLK
    SLICE_X0Y11          FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.716     6.292    d1/counter[2]
    SLICE_X1Y11          LUT1 (Prop_lut1_I0_O)        0.299     6.591 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.591    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.141    d1/counter_next0_carry_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    d1/counter_next0_carry__0_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.369    d1/counter_next0_carry__1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  d1/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.851     8.554    d1/counter_next0[14]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.303     8.857 r  d1/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.857    d1/counter_next[14]
    SLICE_X0Y14          FDPE                                         r  d1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.514    14.855    d1/CLK
    SLICE_X0Y14          FDPE                                         r  d1/counter_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDPE (Setup_fdpe_C_D)        0.031    15.125    d1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 d3/counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 2.099ns (55.876%)  route 1.658ns (44.124%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.630     5.151    d3/CLK
    SLICE_X6Y13          FDPE                                         r  d3/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  d3/counter_reg[6]/Q
                         net (fo=3, routed)           0.824     6.453    d3/counter_reg_n_0_[6]
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.296     6.749 r  d3/counter_next0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.749    d3/counter_next0_carry__0_i_3__1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.299 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    d3/counter_next0_carry__0_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.413    d3/counter_next0_carry__1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.527    d3/counter_next0_carry__2_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  d3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.834     8.583    d3/counter_next0_carry__3_n_7
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.325     8.908 r  d3/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     8.908    d3/counter[17]_i_1__1_n_0
    SLICE_X6Y14          FDPE                                         r  d3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512    14.853    d3/CLK
    SLICE_X6Y14          FDPE                                         r  d3/counter_reg[17]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y14          FDPE (Setup_fdpe_C_D)        0.118    15.209    d3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 2.159ns (58.299%)  route 1.544ns (41.701%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d4/CLK
    SLICE_X0Y5           FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.716     6.295    d4/counter_reg_n_0_[2]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.299     6.594 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.594    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.144 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.144    d4/counter_next0_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.258    d4/counter_next0_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    d4/counter_next0_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.486    d4/counter_next0_carry__2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.708 r  d4/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.828     8.536    d4/counter_next0_carry__3_n_7
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.327     8.863 r  d4/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.863    d4/counter[17]_i_1__2_n_0
    SLICE_X0Y8           FDPE                                         r  d4/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d4/CLK
    SLICE_X0Y8           FDPE                                         r  d4/counter_reg[17]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDPE (Setup_fdpe_C_D)        0.075    15.173    d4/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 2.179ns (58.906%)  route 1.520ns (41.094%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d4/CLK
    SLICE_X0Y5           FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.716     6.295    d4/counter_reg_n_0_[2]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.299     6.594 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.594    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.144 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.144    d4/counter_next0_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.258    d4/counter_next0_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    d4/counter_next0_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.486    d4/counter_next0_carry__2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.725 r  d4/counter_next0_carry__3/O[2]
                         net (fo=1, routed)           0.804     8.528    d4/counter_next0_carry__3_n_5
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.330     8.858 r  d4/counter[19]_i_1__2/O
                         net (fo=1, routed)           0.000     8.858    d4/counter[19]_i_1__2_n_0
    SLICE_X0Y7           FDPE                                         r  d4/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d4/CLK
    SLICE_X0Y7           FDPE                                         r  d4/counter_reg[19]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDPE (Setup_fdpe_C_D)        0.075    15.173    d4/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 d2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 2.111ns (57.879%)  route 1.536ns (42.121%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.568     5.089    d2/CLK
    SLICE_X9Y8           FDPE                                         r  d2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDPE (Prop_fdpe_C_Q)         0.419     5.508 f  d2/counter_reg[2]/Q
                         net (fo=3, routed)           0.555     6.064    d2/counter_reg_n_0_[2]
    SLICE_X8Y8           LUT1 (Prop_lut1_I0_O)        0.296     6.360 r  d2/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.360    d2/counter_next0_carry_i_3__0_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.893 r  d2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.893    d2/counter_next0_carry_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  d2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.010    d2/counter_next0_carry__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  d2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.127    d2/counter_next0_carry__1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.450 r  d2/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.981     8.431    d2/counter_next0_carry__2_n_6
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.306     8.737 r  d2/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.737    d2/counter[14]_i_1__0_n_0
    SLICE_X9Y10          FDPE                                         r  d2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.448    14.789    d2/CLK
    SLICE_X9Y10          FDPE                                         r  d2/counter_reg[14]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X9Y10          FDPE (Setup_fdpe_C_D)        0.029    15.057    d2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 d3/counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 2.119ns (57.779%)  route 1.548ns (42.221%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.630     5.151    d3/CLK
    SLICE_X6Y13          FDPE                                         r  d3/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDPE (Prop_fdpe_C_Q)         0.478     5.629 f  d3/counter_reg[6]/Q
                         net (fo=3, routed)           0.824     6.453    d3/counter_reg_n_0_[6]
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.296     6.749 r  d3/counter_next0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.749    d3/counter_next0_carry__0_i_3__1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.299 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    d3/counter_next0_carry__0_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.413    d3/counter_next0_carry__1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.527    d3/counter_next0_carry__2_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.766 r  d3/counter_next0_carry__3/O[2]
                         net (fo=1, routed)           0.725     8.491    d3/counter_next0_carry__3_n_5
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.328     8.819 r  d3/counter[19]_i_1__1/O
                         net (fo=1, routed)           0.000     8.819    d3/counter[19]_i_1__1_n_0
    SLICE_X5Y13          FDPE                                         r  d3/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.512    14.853    d3/CLK
    SLICE_X5Y13          FDPE                                         r  d3/counter_reg[19]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDPE (Setup_fdpe_C_D)        0.075    15.166    d3/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  6.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.592     1.475    count/CLK
    SLICE_X3Y12          FDRE                                         r  count/Q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count/Q_reg_reg[23]/Q
                         net (fo=2, routed)           0.117     1.733    count/Q_reg_reg[23]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count/Q_reg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    count/Q_reg_reg[20]_i_1__0_n_4
    SLICE_X3Y12          FDRE                                         r  count/Q_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.862     1.989    count/CLK
    SLICE_X3Y12          FDRE                                         r  count/Q_reg_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    count/Q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.594     1.477    count/CLK
    SLICE_X3Y9           FDRE                                         r  count/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.117     1.735    count/Q_reg_reg[11]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  count/Q_reg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    count/Q_reg_reg[8]_i_1__0_n_4
    SLICE_X3Y9           FDRE                                         r  count/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.865     1.992    count/CLK
    SLICE_X3Y9           FDRE                                         r  count/Q_reg_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    count/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.565     1.448    d2/CLK
    SLICE_X9Y8           FDPE                                         r  d2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.589 f  d2/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.757    d2/counter_reg_n_0_[0]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  d2/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    d2/counter[0]_i_1__0_n_0
    SLICE_X9Y8           FDPE                                         r  d2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.835     1.962    d2/CLK
    SLICE_X9Y8           FDPE                                         r  d2/counter_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y8           FDPE (Hold_fdpe_C_D)         0.091     1.539    d2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.593     1.476    count/CLK
    SLICE_X3Y10          FDRE                                         r  count/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.119     1.736    count/Q_reg_reg[15]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count/Q_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.844    count/Q_reg_reg[12]_i_1__0_n_4
    SLICE_X3Y10          FDRE                                         r  count/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.864     1.991    count/CLK
    SLICE_X3Y10          FDRE                                         r  count/Q_reg_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    count/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d4/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.595     1.478    d4/CLK
    SLICE_X2Y5           FDPE                                         r  d4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.642 f  d4/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.817    d4/counter_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  d4/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.862    d4/counter[0]_i_1__2_n_0
    SLICE_X2Y5           FDPE                                         r  d4/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.866     1.993    d4/CLK
    SLICE_X2Y5           FDPE                                         r  d4/counter_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y5           FDPE (Hold_fdpe_C_D)         0.120     1.598    d4/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.593     1.476    count/CLK
    SLICE_X3Y11          FDRE                                         r  count/Q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count/Q_reg_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    count/Q_reg_reg[19]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  count/Q_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.845    count/Q_reg_reg[16]_i_1__0_n_4
    SLICE_X3Y11          FDRE                                         r  count/Q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.864     1.991    count/CLK
    SLICE_X3Y11          FDRE                                         r  count/Q_reg_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    count/Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.594     1.477    count/CLK
    SLICE_X3Y7           FDRE                                         r  count/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.738    count/Q_reg_reg[3]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  count/Q_reg_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.846    count/Q_reg_reg[0]_i_1__0_n_4
    SLICE_X3Y7           FDRE                                         r  count/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.865     1.992    count/CLK
    SLICE_X3Y7           FDRE                                         r  count/Q_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    count/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.594     1.477    count/CLK
    SLICE_X3Y8           FDRE                                         r  count/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    count/Q_reg_reg[7]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  count/Q_reg_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.846    count/Q_reg_reg[4]_i_1__0_n_4
    SLICE_X3Y8           FDRE                                         r  count/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.865     1.992    count/CLK
    SLICE_X3Y8           FDRE                                         r  count/Q_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    count/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count1/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.592     1.475    count1/CLK
    SLICE_X6Y9           FDRE                                         r  count1/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  count1/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.126     1.765    count1/Q_reg_reg[10]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  count1/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    count1/Q_reg_reg[8]_i_1_n_5
    SLICE_X6Y9           FDRE                                         r  count1/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.863     1.990    count1/CLK
    SLICE_X6Y9           FDRE                                         r  count1/Q_reg_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.134     1.609    count1/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count1/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.591     1.474    count1/CLK
    SLICE_X6Y10          FDRE                                         r  count1/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count1/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.127     1.765    count1/Q_reg_reg[14]
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  count1/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    count1/Q_reg_reg[12]_i_1_n_5
    SLICE_X6Y10          FDRE                                         r  count1/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.862     1.989    count1/CLK
    SLICE_X6Y10          FDRE                                         r  count1/Q_reg_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.134     1.608    count1/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     count/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    count/Q_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    count/Q_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    count/Q_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     count/Q_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    count/Q_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    count/Q_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    count/Q_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    count/Q_reg_reg[23]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    d2/counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    d2/counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    d2/counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    d2/counter_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    d2/counter_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    d2/counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    d2/counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    d2/counter_reg[18]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    d2/counter_reg[19]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    d2/counter_reg[20]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    d1/counter_reg[17]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    d1/counter_reg[20]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     d2/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    d3/counter_reg[14]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    d3/counter_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    d3/counter_reg[16]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    d3/counter_reg[17]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    d3/counter_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    d3/counter_reg[19]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    d3/counter_reg[20]/C



