# verilog-carry-lookahead-adder
Its my midterm project for Logic Circuit Course
