

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Tue Nov 25 16:31:25 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     195|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     334|    -|
|Register         |        -|     -|      48|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      48|     529|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln304_fu_1589_p2   |         +|   0|  0|  39|          32|           1|
    |and_ln166_fu_2083_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln194_fu_2005_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln205_fu_1965_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln216_fu_1925_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln227_fu_1885_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln238_fu_1845_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln286_fu_1697_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln297_fu_1657_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln317_fu_2117_p2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_127       |       and|   0|  0|   2|           1|           1|
    |ap_condition_133       |       and|   0|  0|   2|           1|           1|
    |ap_condition_146       |       and|   0|  0|   2|           1|           1|
    |ap_condition_158       |       and|   0|  0|   2|           1|           1|
    |ap_condition_171       |       and|   0|  0|   2|           1|           1|
    |ap_condition_183       |       and|   0|  0|   2|           1|           1|
    |ap_condition_196       |       and|   0|  0|   2|           1|           1|
    |ap_condition_208       |       and|   0|  0|   2|           1|           1|
    |ap_condition_221       |       and|   0|  0|   2|           1|           1|
    |ap_condition_233       |       and|   0|  0|   2|           1|           1|
    |ap_condition_246       |       and|   0|  0|   2|           1|           1|
    |ap_condition_258       |       and|   0|  0|   2|           1|           1|
    |ap_condition_271       |       and|   0|  0|   2|           1|           1|
    |ap_condition_283       |       and|   0|  0|   2|           1|           1|
    |ap_condition_296       |       and|   0|  0|   2|           1|           1|
    |ap_condition_308       |       and|   0|  0|   2|           1|           1|
    |ap_condition_325       |       and|   0|  0|   2|           1|           1|
    |ap_condition_342       |       and|   0|  0|   2|           1|           1|
    |ap_condition_348       |       and|   0|  0|   2|           1|           1|
    |ap_condition_360       |       and|   0|  0|   2|           1|           1|
    |ap_condition_379       |       and|   0|  0|   2|           1|           1|
    |ap_condition_390       |       and|   0|  0|   2|           1|           1|
    |ap_condition_402       |       and|   0|  0|   2|           1|           1|
    |ap_condition_410       |       and|   0|  0|   2|           1|           1|
    |ap_condition_795       |       and|   0|  0|   2|           1|           1|
    |ap_condition_801       |       and|   0|  0|   2|           1|           1|
    |grp_fu_1432_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln304_fu_1605_p2  |      icmp|   0|  0|  38|          31|           1|
    |ap_condition_107       |        or|   0|  0|   2|           1|           1|
    |or_ln190_fu_1993_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln201_fu_1953_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln212_fu_1913_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln223_fu_1873_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln234_fu_1833_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln248_fu_1799_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln258_fu_1733_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln268_fu_1763_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln282_fu_1685_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln293_fu_1645_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln314_fu_2105_p2    |        or|   0|  0|   2|           1|           1|
    |xor_ln190_fu_1987_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln201_fu_1947_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln212_fu_1907_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln223_fu_1867_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln234_fu_1827_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln248_fu_1793_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln258_fu_1727_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln268_fu_1757_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln282_fu_1679_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln293_fu_1639_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln314_fu_2099_p2   |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 195|         122|          72|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_axis_in_ready_new_0_phi_fu_341_p80  |  14|          3|    1|          3|
    |ap_phi_mux_compute_op_new_2_phi_fu_593_p80     |  65|         12|    5|         60|
    |ap_phi_mux_compute_start_new_2_phi_fu_467_p80  |  14|          3|    1|          3|
    |ap_phi_mux_done_new_0_phi_fu_844_p80           |  14|          3|    1|          3|
    |ap_phi_mux_empty_6_phi_fu_1309_p80             |  20|          4|    1|          4|
    |ap_phi_mux_empty_phi_fu_1095_p80               |  14|          3|   32|         96|
    |ap_phi_mux_phi_ln135_phi_fu_1183_p80           |  14|          3|    1|          3|
    |ap_phi_mux_storemerge52_phi_fu_970_p80         |  65|         14|    4|         56|
    |ap_phi_mux_stream_start_new_0_phi_fu_718_p80   |  14|          3|    1|          3|
    |ffn_stage                                      |  26|          5|    2|         10|
    |layer_idx                                      |   9|          2|   32|         64|
    |st                                             |  65|         15|    4|         60|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 334|         70|   85|        365|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |attn_started     |   1|   0|    1|          0|
    |concat_started   |   1|   0|    1|          0|
    |ffn_stage        |   2|   0|    2|          0|
    |ffn_started      |   1|   0|    1|          0|
    |layer_idx        |  32|   0|   32|          0|
    |ln0_started      |   1|   0|    1|          0|
    |ln1_started      |   1|   0|    1|          0|
    |outproj_started  |   1|   0|    1|          0|
    |resid0_started   |   1|   0|    1|          0|
    |resid1_started   |   1|   0|    1|          0|
    |st               |   4|   0|    4|          0|
    |stream_started   |   1|   0|    1|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  48|   0|   48|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|cntrl_start             |   in|    1|     ap_none|      cntrl_start|        scalar|
|cntrl_reset_n           |   in|    1|     ap_none|    cntrl_reset_n|        scalar|
|cntrl_layer_idx         |  out|   32|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_layer_idx_ap_vld  |  out|    1|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_busy              |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_busy_ap_vld       |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_start_out         |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|cntrl_start_out_ap_vld  |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|axis_in_valid           |   in|    1|     ap_none|    axis_in_valid|        scalar|
|axis_in_last            |   in|    1|     ap_none|     axis_in_last|        scalar|
|axis_in_ready           |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|axis_in_ready_ap_vld    |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|wl_ready                |   in|    1|     ap_none|         wl_ready|        scalar|
|wl_start                |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_start_ap_vld         |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_addr_sel             |  out|   32|      ap_vld|      wl_addr_sel|       pointer|
|wl_addr_sel_ap_vld      |  out|    1|      ap_vld|      wl_addr_sel|       pointer|
|wl_layer                |  out|   32|      ap_vld|         wl_layer|       pointer|
|wl_layer_ap_vld         |  out|    1|      ap_vld|         wl_layer|       pointer|
|wl_head                 |  out|   32|      ap_vld|          wl_head|       pointer|
|wl_head_ap_vld          |  out|    1|      ap_vld|          wl_head|       pointer|
|wl_tile                 |  out|   32|      ap_vld|          wl_tile|       pointer|
|wl_tile_ap_vld          |  out|    1|      ap_vld|          wl_tile|       pointer|
|dma_done                |   in|    1|     ap_none|         dma_done|        scalar|
|compute_ready           |   in|    1|     ap_none|    compute_ready|        scalar|
|compute_done            |   in|    1|     ap_none|     compute_done|        scalar|
|requant_ready           |   in|    1|     ap_none|    requant_ready|        scalar|
|requant_done            |   in|    1|     ap_none|     requant_done|        scalar|
|compute_start           |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_start_ap_vld    |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_op              |  out|   32|      ap_vld|       compute_op|       pointer|
|compute_op_ap_vld       |  out|    1|      ap_vld|       compute_op|       pointer|
|requant_start           |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_start_ap_vld    |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_op              |  out|   32|      ap_vld|       requant_op|       pointer|
|requant_op_ap_vld       |  out|    1|      ap_vld|       requant_op|       pointer|
|stream_ready            |   in|    1|     ap_none|     stream_ready|        scalar|
|stream_start            |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_start_ap_vld     |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_done             |   in|    1|     ap_none|      stream_done|        scalar|
|done                    |  out|    1|      ap_vld|             done|       pointer|
|done_ap_vld             |  out|    1|      ap_vld|             done|       pointer|
|STATE                   |  out|   32|      ap_vld|            STATE|       pointer|
|STATE_ap_vld            |  out|    1|      ap_vld|            STATE|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

