
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016c0 <.init>:
  4016c0:	stp	x29, x30, [sp, #-16]!
  4016c4:	mov	x29, sp
  4016c8:	bl	401bd0 <wcrtomb@plt+0x60>
  4016cc:	ldp	x29, x30, [sp], #16
  4016d0:	ret

Disassembly of section .plt:

00000000004016e0 <mbrtowc@plt-0x20>:
  4016e0:	stp	x16, x30, [sp, #-16]!
  4016e4:	adrp	x16, 427000 <error@@Base+0x24e40>
  4016e8:	ldr	x17, [x16, #4088]
  4016ec:	add	x16, x16, #0xff8
  4016f0:	br	x17
  4016f4:	nop
  4016f8:	nop
  4016fc:	nop

0000000000401700 <mbrtowc@plt>:
  401700:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401704:	ldr	x17, [x16]
  401708:	add	x16, x16, #0x0
  40170c:	br	x17

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401714:	ldr	x17, [x16, #8]
  401718:	add	x16, x16, #0x8
  40171c:	br	x17

0000000000401720 <memmove@plt>:
  401720:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401724:	ldr	x17, [x16, #16]
  401728:	add	x16, x16, #0x10
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401734:	ldr	x17, [x16, #24]
  401738:	add	x16, x16, #0x18
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401744:	ldr	x17, [x16, #32]
  401748:	add	x16, x16, #0x20
  40174c:	br	x17

0000000000401750 <fputs@plt>:
  401750:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401754:	ldr	x17, [x16, #40]
  401758:	add	x16, x16, #0x28
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401764:	ldr	x17, [x16, #48]
  401768:	add	x16, x16, #0x30
  40176c:	br	x17

0000000000401770 <perror@plt>:
  401770:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401774:	ldr	x17, [x16, #56]
  401778:	add	x16, x16, #0x38
  40177c:	br	x17

0000000000401780 <wctype@plt>:
  401780:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401784:	ldr	x17, [x16, #64]
  401788:	add	x16, x16, #0x40
  40178c:	br	x17

0000000000401790 <remove@plt>:
  401790:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401794:	ldr	x17, [x16, #72]
  401798:	add	x16, x16, #0x48
  40179c:	br	x17

00000000004017a0 <sprintf@plt>:
  4017a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #80]
  4017a8:	add	x16, x16, #0x50
  4017ac:	br	x17

00000000004017b0 <putc@plt>:
  4017b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #88]
  4017b8:	add	x16, x16, #0x58
  4017bc:	br	x17

00000000004017c0 <iswcntrl@plt>:
  4017c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #96]
  4017c8:	add	x16, x16, #0x60
  4017cc:	br	x17

00000000004017d0 <qsort@plt>:
  4017d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #104]
  4017d8:	add	x16, x16, #0x68
  4017dc:	br	x17

00000000004017e0 <__ctype_tolower_loc@plt>:
  4017e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #112]
  4017e8:	add	x16, x16, #0x70
  4017ec:	br	x17

00000000004017f0 <snprintf@plt>:
  4017f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #120]
  4017f8:	add	x16, x16, #0x78
  4017fc:	br	x17

0000000000401800 <fclose@plt>:
  401800:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401804:	ldr	x17, [x16, #128]
  401808:	add	x16, x16, #0x80
  40180c:	br	x17

0000000000401810 <nl_langinfo@plt>:
  401810:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401814:	ldr	x17, [x16, #136]
  401818:	add	x16, x16, #0x88
  40181c:	br	x17

0000000000401820 <fopen@plt>:
  401820:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401824:	ldr	x17, [x16, #144]
  401828:	add	x16, x16, #0x90
  40182c:	br	x17

0000000000401830 <iswctype@plt>:
  401830:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16, #152]
  401838:	add	x16, x16, #0x98
  40183c:	br	x17

0000000000401840 <malloc@plt>:
  401840:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #160]
  401848:	add	x16, x16, #0xa0
  40184c:	br	x17

0000000000401850 <wcwidth@plt>:
  401850:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #168]
  401858:	add	x16, x16, #0xa8
  40185c:	br	x17

0000000000401860 <open@plt>:
  401860:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #176]
  401868:	add	x16, x16, #0xb0
  40186c:	br	x17

0000000000401870 <popen@plt>:
  401870:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #184]
  401878:	add	x16, x16, #0xb8
  40187c:	br	x17

0000000000401880 <strncmp@plt>:
  401880:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #192]
  401888:	add	x16, x16, #0xc0
  40188c:	br	x17

0000000000401890 <bindtextdomain@plt>:
  401890:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #200]
  401898:	add	x16, x16, #0xc8
  40189c:	br	x17

00000000004018a0 <__libc_start_main@plt>:
  4018a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #208]
  4018a8:	add	x16, x16, #0xd0
  4018ac:	br	x17

00000000004018b0 <memset@plt>:
  4018b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #216]
  4018b8:	add	x16, x16, #0xd8
  4018bc:	br	x17

00000000004018c0 <calloc@plt>:
  4018c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #224]
  4018c8:	add	x16, x16, #0xe0
  4018cc:	br	x17

00000000004018d0 <realloc@plt>:
  4018d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #232]
  4018d8:	add	x16, x16, #0xe8
  4018dc:	br	x17

00000000004018e0 <__ctype_toupper_loc@plt>:
  4018e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #240]
  4018e8:	add	x16, x16, #0xf0
  4018ec:	br	x17

00000000004018f0 <argz_add@plt>:
  4018f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #248]
  4018f8:	add	x16, x16, #0xf8
  4018fc:	br	x17

0000000000401900 <strdup@plt>:
  401900:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #256]
  401908:	add	x16, x16, #0x100
  40190c:	br	x17

0000000000401910 <strerror@plt>:
  401910:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #264]
  401918:	add	x16, x16, #0x108
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #272]
  401928:	add	x16, x16, #0x110
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #280]
  401938:	add	x16, x16, #0x118
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #288]
  401948:	add	x16, x16, #0x120
  40194c:	br	x17

0000000000401950 <btowc@plt>:
  401950:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #296]
  401958:	add	x16, x16, #0x128
  40195c:	br	x17

0000000000401960 <fseek@plt>:
  401960:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #304]
  401968:	add	x16, x16, #0x130
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #312]
  401978:	add	x16, x16, #0x138
  40197c:	br	x17

0000000000401980 <mbsinit@plt>:
  401980:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #320]
  401988:	add	x16, x16, #0x140
  40198c:	br	x17

0000000000401990 <feof@plt>:
  401990:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #328]
  401998:	add	x16, x16, #0x148
  40199c:	br	x17

00000000004019a0 <puts@plt>:
  4019a0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #336]
  4019a8:	add	x16, x16, #0x150
  4019ac:	br	x17

00000000004019b0 <memcmp@plt>:
  4019b0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #344]
  4019b8:	add	x16, x16, #0x158
  4019bc:	br	x17

00000000004019c0 <textdomain@plt>:
  4019c0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #352]
  4019c8:	add	x16, x16, #0x160
  4019cc:	br	x17

00000000004019d0 <getopt_long@plt>:
  4019d0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #360]
  4019d8:	add	x16, x16, #0x168
  4019dc:	br	x17

00000000004019e0 <argz_count@plt>:
  4019e0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #368]
  4019e8:	add	x16, x16, #0x170
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #376]
  4019f8:	add	x16, x16, #0x178
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #384]
  401a08:	add	x16, x16, #0x180
  401a0c:	br	x17

0000000000401a10 <fread@plt>:
  401a10:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #392]
  401a18:	add	x16, x16, #0x188
  401a1c:	br	x17

0000000000401a20 <free@plt>:
  401a20:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #400]
  401a28:	add	x16, x16, #0x190
  401a2c:	br	x17

0000000000401a30 <__ctype_get_mb_cur_max@plt>:
  401a30:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #408]
  401a38:	add	x16, x16, #0x198
  401a3c:	br	x17

0000000000401a40 <freopen@plt>:
  401a40:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #416]
  401a48:	add	x16, x16, #0x1a0
  401a4c:	br	x17

0000000000401a50 <strchr@plt>:
  401a50:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #424]
  401a58:	add	x16, x16, #0x1a8
  401a5c:	br	x17

0000000000401a60 <fwrite@plt>:
  401a60:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #432]
  401a68:	add	x16, x16, #0x1b0
  401a6c:	br	x17

0000000000401a70 <strcpy@plt>:
  401a70:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #440]
  401a78:	add	x16, x16, #0x1b8
  401a7c:	br	x17

0000000000401a80 <strncat@plt>:
  401a80:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #448]
  401a88:	add	x16, x16, #0x1c0
  401a8c:	br	x17

0000000000401a90 <memchr@plt>:
  401a90:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #456]
  401a98:	add	x16, x16, #0x1c8
  401a9c:	br	x17

0000000000401aa0 <iswalnum@plt>:
  401aa0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #464]
  401aa8:	add	x16, x16, #0x1d0
  401aac:	br	x17

0000000000401ab0 <strstr@plt>:
  401ab0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #472]
  401ab8:	add	x16, x16, #0x1d8
  401abc:	br	x17

0000000000401ac0 <dcgettext@plt>:
  401ac0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #480]
  401ac8:	add	x16, x16, #0x1e0
  401acc:	br	x17

0000000000401ad0 <pclose@plt>:
  401ad0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #488]
  401ad8:	add	x16, x16, #0x1e8
  401adc:	br	x17

0000000000401ae0 <towupper@plt>:
  401ae0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #496]
  401ae8:	add	x16, x16, #0x1f0
  401aec:	br	x17

0000000000401af0 <vfprintf@plt>:
  401af0:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #504]
  401af8:	add	x16, x16, #0x1f8
  401afc:	br	x17

0000000000401b00 <printf@plt>:
  401b00:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #512]
  401b08:	add	x16, x16, #0x200
  401b0c:	br	x17

0000000000401b10 <__assert_fail@plt>:
  401b10:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #520]
  401b18:	add	x16, x16, #0x208
  401b1c:	br	x17

0000000000401b20 <__errno_location@plt>:
  401b20:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #528]
  401b28:	add	x16, x16, #0x210
  401b2c:	br	x17

0000000000401b30 <getenv@plt>:
  401b30:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #536]
  401b38:	add	x16, x16, #0x218
  401b3c:	br	x17

0000000000401b40 <towlower@plt>:
  401b40:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #544]
  401b48:	add	x16, x16, #0x220
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #552]
  401b58:	add	x16, x16, #0x228
  401b5c:	br	x17

0000000000401b60 <setlocale@plt>:
  401b60:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #560]
  401b68:	add	x16, x16, #0x230
  401b6c:	br	x17

0000000000401b70 <wcrtomb@plt>:
  401b70:	adrp	x16, 428000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #568]
  401b78:	add	x16, x16, #0x238
  401b7c:	br	x17

Disassembly of section .text:

0000000000401b80 <error@@Base-0x640>:
  401b80:	mov	x29, #0x0                   	// #0
  401b84:	mov	x30, #0x0                   	// #0
  401b88:	mov	x5, x0
  401b8c:	ldr	x1, [sp]
  401b90:	add	x2, sp, #0x8
  401b94:	mov	x6, sp
  401b98:	movz	x0, #0x0, lsl #48
  401b9c:	movk	x0, #0x0, lsl #32
  401ba0:	movk	x0, #0x40, lsl #16
  401ba4:	movk	x0, #0x3914
  401ba8:	movz	x3, #0x0, lsl #48
  401bac:	movk	x3, #0x0, lsl #32
  401bb0:	movk	x3, #0x41, lsl #16
  401bb4:	movk	x3, #0x3358
  401bb8:	movz	x4, #0x0, lsl #48
  401bbc:	movk	x4, #0x0, lsl #32
  401bc0:	movk	x4, #0x41, lsl #16
  401bc4:	movk	x4, #0x33d8
  401bc8:	bl	4018a0 <__libc_start_main@plt>
  401bcc:	bl	401970 <abort@plt>
  401bd0:	adrp	x0, 427000 <error@@Base+0x24e40>
  401bd4:	ldr	x0, [x0, #4064]
  401bd8:	cbz	x0, 401be0 <wcrtomb@plt+0x70>
  401bdc:	b	401940 <__gmon_start__@plt>
  401be0:	ret
  401be4:	adrp	x0, 428000 <error@@Base+0x25e40>
  401be8:	add	x0, x0, #0x668
  401bec:	adrp	x1, 428000 <error@@Base+0x25e40>
  401bf0:	add	x1, x1, #0x668
  401bf4:	cmp	x0, x1
  401bf8:	b.eq	401c2c <wcrtomb@plt+0xbc>  // b.none
  401bfc:	stp	x29, x30, [sp, #-32]!
  401c00:	mov	x29, sp
  401c04:	adrp	x0, 413000 <error@@Base+0x10e40>
  401c08:	ldr	x0, [x0, #1016]
  401c0c:	str	x0, [sp, #24]
  401c10:	mov	x1, x0
  401c14:	cbz	x1, 401c24 <wcrtomb@plt+0xb4>
  401c18:	adrp	x0, 428000 <error@@Base+0x25e40>
  401c1c:	add	x0, x0, #0x668
  401c20:	blr	x1
  401c24:	ldp	x29, x30, [sp], #32
  401c28:	ret
  401c2c:	ret
  401c30:	adrp	x0, 428000 <error@@Base+0x25e40>
  401c34:	add	x0, x0, #0x668
  401c38:	adrp	x1, 428000 <error@@Base+0x25e40>
  401c3c:	add	x1, x1, #0x668
  401c40:	sub	x0, x0, x1
  401c44:	lsr	x1, x0, #63
  401c48:	add	x0, x1, x0, asr #3
  401c4c:	cmp	xzr, x0, asr #1
  401c50:	b.eq	401c88 <wcrtomb@plt+0x118>  // b.none
  401c54:	stp	x29, x30, [sp, #-32]!
  401c58:	mov	x29, sp
  401c5c:	asr	x1, x0, #1
  401c60:	adrp	x0, 413000 <error@@Base+0x10e40>
  401c64:	ldr	x0, [x0, #1024]
  401c68:	str	x0, [sp, #24]
  401c6c:	mov	x2, x0
  401c70:	cbz	x2, 401c80 <wcrtomb@plt+0x110>
  401c74:	adrp	x0, 428000 <error@@Base+0x25e40>
  401c78:	add	x0, x0, #0x668
  401c7c:	blr	x2
  401c80:	ldp	x29, x30, [sp], #32
  401c84:	ret
  401c88:	ret
  401c8c:	adrp	x0, 428000 <error@@Base+0x25e40>
  401c90:	ldrb	w0, [x0, #1672]
  401c94:	cbnz	w0, 401cb8 <wcrtomb@plt+0x148>
  401c98:	stp	x29, x30, [sp, #-16]!
  401c9c:	mov	x29, sp
  401ca0:	bl	401be4 <wcrtomb@plt+0x74>
  401ca4:	adrp	x0, 428000 <error@@Base+0x25e40>
  401ca8:	mov	w1, #0x1                   	// #1
  401cac:	strb	w1, [x0, #1672]
  401cb0:	ldp	x29, x30, [sp], #16
  401cb4:	ret
  401cb8:	ret
  401cbc:	stp	x29, x30, [sp, #-16]!
  401cc0:	mov	x29, sp
  401cc4:	bl	401c30 <wcrtomb@plt+0xc0>
  401cc8:	ldp	x29, x30, [sp], #16
  401ccc:	ret
  401cd0:	cmp	w3, w1
  401cd4:	csel	w5, w3, w1, le
  401cd8:	cmp	w5, #0x0
  401cdc:	b.le	401d34 <wcrtomb@plt+0x1c4>
  401ce0:	mov	x1, #0x0                   	// #0
  401ce4:	b	401d00 <wcrtomb@plt+0x190>
  401ce8:	ldrb	w3, [x2, x1]
  401cec:	cmp	w3, #0x3a
  401cf0:	b.ne	401d3c <wcrtomb@plt+0x1cc>  // b.any
  401cf4:	add	x1, x1, #0x1
  401cf8:	cmp	w5, w1
  401cfc:	b.le	401d2c <wcrtomb@plt+0x1bc>
  401d00:	ldrb	w3, [x0, x1]
  401d04:	cmp	w3, #0x3a
  401d08:	b.eq	401ce8 <wcrtomb@plt+0x178>  // b.none
  401d0c:	ldrb	w4, [x2, x1]
  401d10:	cmp	w4, #0x3a
  401d14:	b.eq	401d44 <wcrtomb@plt+0x1d4>  // b.none
  401d18:	cmp	w3, w4
  401d1c:	b.cc	401d4c <wcrtomb@plt+0x1dc>  // b.lo, b.ul, b.last
  401d20:	b.ls	401cf4 <wcrtomb@plt+0x184>  // b.plast
  401d24:	mov	w0, #0x0                   	// #0
  401d28:	b	401d50 <wcrtomb@plt+0x1e0>
  401d2c:	mov	w0, #0x0                   	// #0
  401d30:	b	401d50 <wcrtomb@plt+0x1e0>
  401d34:	mov	w0, #0x0                   	// #0
  401d38:	b	401d50 <wcrtomb@plt+0x1e0>
  401d3c:	mov	w0, #0x1                   	// #1
  401d40:	b	401d50 <wcrtomb@plt+0x1e0>
  401d44:	mov	w0, #0x0                   	// #0
  401d48:	b	401d50 <wcrtomb@plt+0x1e0>
  401d4c:	mov	w0, #0x1                   	// #1
  401d50:	ret
  401d54:	stp	x29, x30, [sp, #-80]!
  401d58:	mov	x29, sp
  401d5c:	stp	x19, x20, [sp, #16]
  401d60:	stp	x21, x22, [sp, #32]
  401d64:	stp	x23, x24, [sp, #48]
  401d68:	stp	x25, x26, [sp, #64]
  401d6c:	mov	x21, x0
  401d70:	and	w22, w1, #0xff
  401d74:	mov	x19, x2
  401d78:	mov	x0, x2
  401d7c:	bl	401740 <strlen@plt>
  401d80:	mov	x23, x0
  401d84:	adrp	x0, 428000 <error@@Base+0x25e40>
  401d88:	ldr	w0, [x0, #1680]
  401d8c:	cbnz	w0, 401dc8 <wcrtomb@plt+0x258>
  401d90:	ldrb	w1, [x21]
  401d94:	cmp	w1, #0x2f
  401d98:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401d9c:	ccmp	w22, w1, #0x4, ne  // ne = any
  401da0:	b.eq	401dec <wcrtomb@plt+0x27c>  // b.none
  401da4:	mov	x3, x21
  401da8:	ldrb	w1, [x3, #1]!
  401dac:	cmp	w1, #0x2f
  401db0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401db4:	ccmp	w1, w22, #0x4, ne  // ne = any
  401db8:	b.ne	401da8 <wcrtomb@plt+0x238>  // b.any
  401dbc:	cmp	w1, #0x0
  401dc0:	ccmp	w22, w1, #0x4, ne  // ne = any
  401dc4:	csinc	x21, x21, x3, eq  // eq = none
  401dc8:	and	x26, x23, #0xffffffff
  401dcc:	mov	x2, x26
  401dd0:	mov	x1, x19
  401dd4:	mov	x0, x21
  401dd8:	bl	405d6c <error@@Base+0x3bac>
  401ddc:	mov	w25, w0
  401de0:	cbz	w0, 401e4c <wcrtomb@plt+0x2dc>
  401de4:	mov	w25, #0x0                   	// #0
  401de8:	b	401e30 <wcrtomb@plt+0x2c0>
  401dec:	mov	x3, x21
  401df0:	b	401dbc <wcrtomb@plt+0x24c>
  401df4:	ldr	x20, [x24, #8]!
  401df8:	cbz	x20, 401e30 <wcrtomb@plt+0x2c0>
  401dfc:	mov	x0, x20
  401e00:	bl	401740 <strlen@plt>
  401e04:	mov	x19, x0
  401e08:	mov	w2, w0
  401e0c:	mov	x1, x20
  401e10:	mov	x0, x26
  401e14:	bl	405d6c <error@@Base+0x3bac>
  401e18:	cbnz	w0, 401df4 <wcrtomb@plt+0x284>
  401e1c:	add	w19, w23, w19
  401e20:	ldrb	w0, [x21, w19, uxtw]
  401e24:	cmp	w0, w22
  401e28:	b.ne	401df4 <wcrtomb@plt+0x284>  // b.any
  401e2c:	mov	w25, #0x1                   	// #1
  401e30:	mov	w0, w25
  401e34:	ldp	x19, x20, [sp, #16]
  401e38:	ldp	x21, x22, [sp, #32]
  401e3c:	ldp	x23, x24, [sp, #48]
  401e40:	ldp	x25, x26, [sp, #64]
  401e44:	ldp	x29, x30, [sp], #80
  401e48:	ret
  401e4c:	adrp	x24, 414000 <error@@Base+0x11e40>
  401e50:	add	x24, x24, #0xd30
  401e54:	adrp	x20, 414000 <error@@Base+0x11e40>
  401e58:	add	x20, x20, #0x638
  401e5c:	add	x26, x21, x26
  401e60:	b	401dfc <wcrtomb@plt+0x28c>
  401e64:	stp	x29, x30, [sp, #-16]!
  401e68:	mov	x29, sp
  401e6c:	ldr	x1, [x1]
  401e70:	ldr	x0, [x0]
  401e74:	ldr	x1, [x1, #8]
  401e78:	ldr	x0, [x0, #8]
  401e7c:	bl	4019f0 <strcmp@plt>
  401e80:	ldp	x29, x30, [sp], #16
  401e84:	ret
  401e88:	stp	x29, x30, [sp, #-64]!
  401e8c:	mov	x29, sp
  401e90:	stp	x19, x20, [sp, #16]
  401e94:	stp	x21, x22, [sp, #32]
  401e98:	str	x23, [sp, #48]
  401e9c:	ldr	x0, [x0]
  401ea0:	ldr	x22, [x0, #8]
  401ea4:	ldr	x0, [x1]
  401ea8:	ldr	x23, [x0, #8]
  401eac:	mov	w1, #0x3a                  	// #58
  401eb0:	mov	x0, x22
  401eb4:	bl	401a50 <strchr@plt>
  401eb8:	mov	x21, x0
  401ebc:	mov	w1, #0x3a                  	// #58
  401ec0:	mov	x0, x23
  401ec4:	bl	401a50 <strchr@plt>
  401ec8:	mov	x20, x0
  401ecc:	sub	w19, w21, w22
  401ed0:	cbz	x21, 401f08 <wcrtomb@plt+0x398>
  401ed4:	sub	w0, w20, w23
  401ed8:	cbz	x20, 401f18 <wcrtomb@plt+0x3a8>
  401edc:	cmp	w19, w0
  401ee0:	csel	w2, w19, w0, le
  401ee4:	sxtw	x2, w2
  401ee8:	mov	x1, x23
  401eec:	mov	x0, x22
  401ef0:	bl	405d6c <error@@Base+0x3bac>
  401ef4:	ldp	x19, x20, [sp, #16]
  401ef8:	ldp	x21, x22, [sp, #32]
  401efc:	ldr	x23, [sp, #48]
  401f00:	ldp	x29, x30, [sp], #64
  401f04:	ret
  401f08:	mov	x0, x22
  401f0c:	bl	401740 <strlen@plt>
  401f10:	mov	w19, w0
  401f14:	b	401ed4 <wcrtomb@plt+0x364>
  401f18:	mov	x0, x23
  401f1c:	bl	401740 <strlen@plt>
  401f20:	b	401edc <wcrtomb@plt+0x36c>
  401f24:	stp	x29, x30, [sp, #-96]!
  401f28:	mov	x29, sp
  401f2c:	stp	x19, x20, [sp, #16]
  401f30:	stp	x21, x22, [sp, #32]
  401f34:	stp	x23, x24, [sp, #48]
  401f38:	stp	x25, x26, [sp, #64]
  401f3c:	mov	x23, x0
  401f40:	mov	x25, x1
  401f44:	mov	x24, x2
  401f48:	mov	x21, x3
  401f4c:	mov	x22, x4
  401f50:	mov	w1, #0x2e                  	// #46
  401f54:	bl	401a50 <strchr@plt>
  401f58:	mov	x19, x0
  401f5c:	mov	w20, #0x2e                  	// #46
  401f60:	cbz	x0, 401f90 <wcrtomb@plt+0x420>
  401f64:	ldrb	w4, [x19, #1]
  401f68:	sub	w3, w4, #0x9
  401f6c:	and	w3, w3, #0xff
  401f70:	cmp	w4, #0x20
  401f74:	ccmp	w3, #0x1, #0x0, ne  // ne = any
  401f78:	b.ls	401fb8 <wcrtomb@plt+0x448>  // b.plast
  401f7c:	mov	w1, w20
  401f80:	add	x0, x19, #0x1
  401f84:	bl	401a50 <strchr@plt>
  401f88:	mov	x19, x0
  401f8c:	cbnz	x0, 401f64 <wcrtomb@plt+0x3f4>
  401f90:	mov	x0, x23
  401f94:	bl	401740 <strlen@plt>
  401f98:	mov	x19, x0
  401f9c:	cbz	x0, 402114 <wcrtomb@plt+0x5a4>
  401fa0:	mov	x0, x23
  401fa4:	bl	401900 <strdup@plt>
  401fa8:	str	x0, [x25]
  401fac:	add	x19, x19, #0x1
  401fb0:	str	x19, [x24]
  401fb4:	b	402114 <wcrtomb@plt+0x5a4>
  401fb8:	str	x27, [sp, #80]
  401fbc:	sub	x0, x19, x23
  401fc0:	add	x1, x0, #0x1
  401fc4:	str	x1, [x24]
  401fc8:	add	x0, x0, #0x2
  401fcc:	bl	406520 <error@@Base+0x4360>
  401fd0:	str	x0, [x25]
  401fd4:	strb	wzr, [x0]
  401fd8:	ldr	x2, [x24]
  401fdc:	mov	x1, x23
  401fe0:	bl	401a80 <strncat@plt>
  401fe4:	add	x19, x19, #0x1
  401fe8:	mov	x0, x23
  401fec:	bl	401740 <strlen@plt>
  401ff0:	bl	406520 <error@@Base+0x4360>
  401ff4:	str	x0, [x21]
  401ff8:	strb	wzr, [x0]
  401ffc:	mov	w23, #0xa                   	// #10
  402000:	mov	w25, #0x20                  	// #32
  402004:	adrp	x24, 413000 <error@@Base+0x10e40>
  402008:	add	x24, x24, #0x408
  40200c:	b	4020c4 <wcrtomb@plt+0x554>
  402010:	cbz	w1, 4020c4 <wcrtomb@plt+0x554>
  402014:	mov	w1, w23
  402018:	mov	x0, x19
  40201c:	bl	401a50 <strchr@plt>
  402020:	mov	x26, x0
  402024:	cbz	x0, 4020a4 <wcrtomb@plt+0x534>
  402028:	sub	x27, x0, x19
  40202c:	mov	x2, x27
  402030:	mov	x1, x19
  402034:	ldr	x0, [x21]
  402038:	bl	401a80 <strncat@plt>
  40203c:	add	x19, x26, #0x1
  402040:	cmp	x27, #0x1
  402044:	b.ls	4020c4 <wcrtomb@plt+0x554>  // b.plast
  402048:	ldrb	w0, [x26, #1]
  40204c:	cbz	w0, 4020c4 <wcrtomb@plt+0x554>
  402050:	ldurb	w0, [x26, #-1]
  402054:	cmp	w0, #0x2e
  402058:	b.eq	402080 <wcrtomb@plt+0x510>  // b.none
  40205c:	and	x0, x0, #0xff
  402060:	ldr	x1, [x20]
  402064:	ldrh	w0, [x1, x0, lsl #1]
  402068:	tbnz	w0, #13, 4020c4 <wcrtomb@plt+0x554>
  40206c:	ldr	x20, [x21]
  402070:	mov	x0, x20
  402074:	bl	401740 <strlen@plt>
  402078:	strh	w25, [x20, x0]
  40207c:	b	4020c4 <wcrtomb@plt+0x554>
  402080:	ldr	x20, [x21]
  402084:	mov	x0, x20
  402088:	bl	401740 <strlen@plt>
  40208c:	add	x1, x20, x0
  402090:	ldrh	w2, [x24]
  402094:	strh	w2, [x20, x0]
  402098:	ldrb	w0, [x24, #2]
  40209c:	strb	w0, [x1, #2]
  4020a0:	b	4020c4 <wcrtomb@plt+0x554>
  4020a4:	mov	x0, x19
  4020a8:	bl	401740 <strlen@plt>
  4020ac:	mov	x20, x0
  4020b0:	mov	x2, x0
  4020b4:	mov	x1, x19
  4020b8:	ldr	x0, [x21]
  4020bc:	bl	401a80 <strncat@plt>
  4020c0:	add	x19, x19, x20
  4020c4:	ldrb	w0, [x19]
  4020c8:	cbz	w0, 4020f0 <wcrtomb@plt+0x580>
  4020cc:	bl	401a00 <__ctype_b_loc@plt>
  4020d0:	mov	x20, x0
  4020d4:	ldr	x0, [x0]
  4020d8:	ldrb	w1, [x19]
  4020dc:	and	x2, x1, #0xff
  4020e0:	ldrh	w2, [x0, x2, lsl #1]
  4020e4:	tbz	w2, #13, 402010 <wcrtomb@plt+0x4a0>
  4020e8:	add	x19, x19, #0x1
  4020ec:	b	4020d8 <wcrtomb@plt+0x568>
  4020f0:	ldr	x19, [x21]
  4020f4:	mov	x0, x19
  4020f8:	bl	401740 <strlen@plt>
  4020fc:	mov	w1, #0xa                   	// #10
  402100:	strh	w1, [x19, x0]
  402104:	ldr	x0, [x21]
  402108:	bl	401740 <strlen@plt>
  40210c:	str	x0, [x22]
  402110:	ldr	x27, [sp, #80]
  402114:	ldp	x19, x20, [sp, #16]
  402118:	ldp	x21, x22, [sp, #32]
  40211c:	ldp	x23, x24, [sp, #48]
  402120:	ldp	x25, x26, [sp, #64]
  402124:	ldp	x29, x30, [sp], #96
  402128:	ret
  40212c:	stp	x29, x30, [sp, #-80]!
  402130:	mov	x29, sp
  402134:	stp	x19, x20, [sp, #16]
  402138:	str	x21, [sp, #32]
  40213c:	mov	x21, x0
  402140:	mov	x20, x1
  402144:	mov	x19, x2
  402148:	adrp	x2, 413000 <error@@Base+0x10e40>
  40214c:	add	x2, x2, #0x410
  402150:	adrp	x1, 413000 <error@@Base+0x10e40>
  402154:	add	x1, x1, #0x420
  402158:	adrp	x0, 428000 <error@@Base+0x25e40>
  40215c:	ldr	x0, [x0, #1640]
  402160:	bl	401b50 <fprintf@plt>
  402164:	cbz	x20, 402180 <wcrtomb@plt+0x610>
  402168:	mov	x2, x20
  40216c:	adrp	x1, 413000 <error@@Base+0x10e40>
  402170:	add	x1, x1, #0x420
  402174:	adrp	x0, 428000 <error@@Base+0x25e40>
  402178:	ldr	x0, [x0, #1640]
  40217c:	bl	401b50 <fprintf@plt>
  402180:	ldp	x0, x1, [x19]
  402184:	stp	x0, x1, [sp, #48]
  402188:	ldp	x0, x1, [x19, #16]
  40218c:	stp	x0, x1, [sp, #64]
  402190:	adrp	x19, 428000 <error@@Base+0x25e40>
  402194:	add	x2, sp, #0x30
  402198:	mov	x1, x21
  40219c:	ldr	x0, [x19, #1640]
  4021a0:	bl	401af0 <vfprintf@plt>
  4021a4:	ldr	x1, [x19, #1640]
  4021a8:	mov	w0, #0xa                   	// #10
  4021ac:	bl	4017b0 <putc@plt>
  4021b0:	ldp	x19, x20, [sp, #16]
  4021b4:	ldr	x21, [sp, #32]
  4021b8:	ldp	x29, x30, [sp], #80
  4021bc:	ret

00000000004021c0 <error@@Base>:
  4021c0:	stp	x29, x30, [sp, #-272]!
  4021c4:	mov	x29, sp
  4021c8:	str	x1, [sp, #216]
  4021cc:	str	x2, [sp, #224]
  4021d0:	str	x3, [sp, #232]
  4021d4:	str	x4, [sp, #240]
  4021d8:	str	x5, [sp, #248]
  4021dc:	str	x6, [sp, #256]
  4021e0:	str	x7, [sp, #264]
  4021e4:	str	q0, [sp, #80]
  4021e8:	str	q1, [sp, #96]
  4021ec:	str	q2, [sp, #112]
  4021f0:	str	q3, [sp, #128]
  4021f4:	str	q4, [sp, #144]
  4021f8:	str	q5, [sp, #160]
  4021fc:	str	q6, [sp, #176]
  402200:	str	q7, [sp, #192]
  402204:	add	x1, sp, #0x110
  402208:	str	x1, [sp, #48]
  40220c:	str	x1, [sp, #56]
  402210:	add	x1, sp, #0xd0
  402214:	str	x1, [sp, #64]
  402218:	mov	w1, #0xffffffc8            	// #-56
  40221c:	str	w1, [sp, #72]
  402220:	mov	w1, #0xffffff80            	// #-128
  402224:	str	w1, [sp, #76]
  402228:	ldp	x2, x3, [sp, #48]
  40222c:	stp	x2, x3, [sp, #16]
  402230:	ldp	x2, x3, [sp, #64]
  402234:	stp	x2, x3, [sp, #32]
  402238:	add	x2, sp, #0x10
  40223c:	mov	x1, #0x0                   	// #0
  402240:	bl	40212c <wcrtomb@plt+0x5bc>
  402244:	ldp	x29, x30, [sp], #272
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-272]!
  402250:	mov	x29, sp
  402254:	str	x1, [sp, #216]
  402258:	str	x2, [sp, #224]
  40225c:	str	x3, [sp, #232]
  402260:	str	x4, [sp, #240]
  402264:	str	x5, [sp, #248]
  402268:	str	x6, [sp, #256]
  40226c:	str	x7, [sp, #264]
  402270:	str	q0, [sp, #80]
  402274:	str	q1, [sp, #96]
  402278:	str	q2, [sp, #112]
  40227c:	str	q3, [sp, #128]
  402280:	str	q4, [sp, #144]
  402284:	str	q5, [sp, #160]
  402288:	str	q6, [sp, #176]
  40228c:	str	q7, [sp, #192]
  402290:	add	x1, sp, #0x110
  402294:	str	x1, [sp, #48]
  402298:	str	x1, [sp, #56]
  40229c:	add	x1, sp, #0xd0
  4022a0:	str	x1, [sp, #64]
  4022a4:	mov	w1, #0xffffffc8            	// #-56
  4022a8:	str	w1, [sp, #72]
  4022ac:	mov	w1, #0xffffff80            	// #-128
  4022b0:	str	w1, [sp, #76]
  4022b4:	ldp	x2, x3, [sp, #48]
  4022b8:	stp	x2, x3, [sp, #16]
  4022bc:	ldp	x2, x3, [sp, #64]
  4022c0:	stp	x2, x3, [sp, #32]
  4022c4:	add	x2, sp, #0x10
  4022c8:	adrp	x1, 413000 <error@@Base+0x10e40>
  4022cc:	add	x1, x1, #0x428
  4022d0:	bl	40212c <wcrtomb@plt+0x5bc>
  4022d4:	ldp	x29, x30, [sp], #272
  4022d8:	ret
  4022dc:	stp	x29, x30, [sp, #-272]!
  4022e0:	mov	x29, sp
  4022e4:	str	x1, [sp, #216]
  4022e8:	str	x2, [sp, #224]
  4022ec:	str	x3, [sp, #232]
  4022f0:	str	x4, [sp, #240]
  4022f4:	str	x5, [sp, #248]
  4022f8:	str	x6, [sp, #256]
  4022fc:	str	x7, [sp, #264]
  402300:	str	q0, [sp, #80]
  402304:	str	q1, [sp, #96]
  402308:	str	q2, [sp, #112]
  40230c:	str	q3, [sp, #128]
  402310:	str	q4, [sp, #144]
  402314:	str	q5, [sp, #160]
  402318:	str	q6, [sp, #176]
  40231c:	str	q7, [sp, #192]
  402320:	add	x1, sp, #0x110
  402324:	str	x1, [sp, #48]
  402328:	str	x1, [sp, #56]
  40232c:	add	x1, sp, #0xd0
  402330:	str	x1, [sp, #64]
  402334:	mov	w1, #0xffffffc8            	// #-56
  402338:	str	w1, [sp, #72]
  40233c:	mov	w1, #0xffffff80            	// #-128
  402340:	str	w1, [sp, #76]
  402344:	ldp	x2, x3, [sp, #48]
  402348:	stp	x2, x3, [sp, #16]
  40234c:	ldp	x2, x3, [sp, #64]
  402350:	stp	x2, x3, [sp, #32]
  402354:	add	x2, sp, #0x10
  402358:	mov	x1, #0x0                   	// #0
  40235c:	bl	40212c <wcrtomb@plt+0x5bc>
  402360:	mov	w0, #0x1                   	// #1
  402364:	bl	401760 <exit@plt>
  402368:	stp	x29, x30, [sp, #-80]!
  40236c:	mov	x29, sp
  402370:	stp	x19, x20, [sp, #16]
  402374:	stp	x21, x22, [sp, #32]
  402378:	stp	x23, x24, [sp, #48]
  40237c:	str	x25, [sp, #64]
  402380:	mov	x25, x0
  402384:	mov	x24, x1
  402388:	mov	x23, x2
  40238c:	bl	401740 <strlen@plt>
  402390:	mov	x21, x0
  402394:	mov	x0, x24
  402398:	bl	401740 <strlen@plt>
  40239c:	mov	x19, x0
  4023a0:	mov	x0, x23
  4023a4:	bl	401740 <strlen@plt>
  4023a8:	mov	x22, x0
  4023ac:	add	w3, w19, w21
  4023b0:	add	w3, w3, w0
  4023b4:	add	w3, w3, #0x1
  4023b8:	sxtw	x0, w3
  4023bc:	bl	406520 <error@@Base+0x4360>
  4023c0:	mov	x20, x0
  4023c4:	mov	x1, x25
  4023c8:	bl	401a70 <strcpy@plt>
  4023cc:	sxtw	x25, w21
  4023d0:	mov	x1, x24
  4023d4:	add	x0, x20, w21, sxtw
  4023d8:	bl	401a70 <strcpy@plt>
  4023dc:	add	x19, x25, w19, sxtw
  4023e0:	add	x19, x20, x19
  4023e4:	mov	x1, x23
  4023e8:	mov	x0, x19
  4023ec:	bl	401a70 <strcpy@plt>
  4023f0:	strb	wzr, [x19, w22, sxtw]
  4023f4:	mov	x0, x20
  4023f8:	ldp	x19, x20, [sp, #16]
  4023fc:	ldp	x21, x22, [sp, #32]
  402400:	ldp	x23, x24, [sp, #48]
  402404:	ldr	x25, [sp, #64]
  402408:	ldp	x29, x30, [sp], #80
  40240c:	ret
  402410:	stp	x29, x30, [sp, #-32]!
  402414:	mov	x29, sp
  402418:	stp	x19, x20, [sp, #16]
  40241c:	mov	x20, x0
  402420:	mov	w19, w1
  402424:	add	w0, w1, #0x1
  402428:	sxtw	x0, w0
  40242c:	bl	406520 <error@@Base+0x4360>
  402430:	cmp	w19, #0x0
  402434:	b.le	402450 <error@@Base+0x290>
  402438:	mov	x2, #0x0                   	// #0
  40243c:	ldrb	w3, [x20, x2]
  402440:	strb	w3, [x0, x2]
  402444:	add	x2, x2, #0x1
  402448:	cmp	w19, w2
  40244c:	b.gt	40243c <error@@Base+0x27c>
  402450:	strb	wzr, [x0, w19, sxtw]
  402454:	ldp	x19, x20, [sp, #16]
  402458:	ldp	x29, x30, [sp], #32
  40245c:	ret
  402460:	stp	x29, x30, [sp, #-48]!
  402464:	mov	x29, sp
  402468:	stp	x19, x20, [sp, #16]
  40246c:	mov	x20, x0
  402470:	bl	401b20 <__errno_location@plt>
  402474:	mov	x19, x0
  402478:	ldr	w0, [x0]
  40247c:	cbnz	w0, 4024a0 <error@@Base+0x2e0>
  402480:	str	x21, [sp, #32]
  402484:	mov	w2, #0x5                   	// #5
  402488:	adrp	x1, 413000 <error@@Base+0x10e40>
  40248c:	add	x1, x1, #0x430
  402490:	mov	x0, #0x0                   	// #0
  402494:	bl	401ac0 <dcgettext@plt>
  402498:	mov	x1, x20
  40249c:	bl	4022dc <error@@Base+0x11c>
  4024a0:	str	x21, [sp, #32]
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	adrp	x1, 413000 <error@@Base+0x10e40>
  4024ac:	add	x1, x1, #0x440
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	bl	401ac0 <dcgettext@plt>
  4024b8:	mov	x21, x0
  4024bc:	ldr	w0, [x19]
  4024c0:	bl	401910 <strerror@plt>
  4024c4:	mov	x2, x20
  4024c8:	mov	x1, x0
  4024cc:	mov	x0, x21
  4024d0:	bl	4022dc <error@@Base+0x11c>
  4024d4:	adrp	x1, 428000 <error@@Base+0x25e40>
  4024d8:	ldr	w1, [x1, #1684]
  4024dc:	cbz	w1, 4024e4 <error@@Base+0x324>
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-48]!
  4024e8:	mov	x29, sp
  4024ec:	stp	x19, x20, [sp, #16]
  4024f0:	mov	x20, x0
  4024f4:	bl	401860 <open@plt>
  4024f8:	mov	w19, w0
  4024fc:	tbz	w0, #31, 40251c <error@@Base+0x35c>
  402500:	stp	x21, x22, [sp, #32]
  402504:	bl	401b20 <__errno_location@plt>
  402508:	mov	x21, x0
  40250c:	ldr	w0, [x0]
  402510:	cmp	w0, #0x2
  402514:	b.eq	402530 <error@@Base+0x370>  // b.none
  402518:	ldp	x21, x22, [sp, #32]
  40251c:	mov	w0, w19
  402520:	bl	401920 <close@plt>
  402524:	ldp	x19, x20, [sp, #16]
  402528:	ldp	x29, x30, [sp], #48
  40252c:	ret
  402530:	bl	401910 <strerror@plt>
  402534:	mov	x22, x0
  402538:	adrp	x1, 413000 <error@@Base+0x10e40>
  40253c:	add	x1, x1, #0x450
  402540:	mov	x0, x20
  402544:	bl	401820 <fopen@plt>
  402548:	mov	x19, x0
  40254c:	cbz	x0, 4025a0 <error@@Base+0x3e0>
  402550:	mov	w2, #0x5                   	// #5
  402554:	adrp	x1, 413000 <error@@Base+0x10e40>
  402558:	add	x1, x1, #0x458
  40255c:	mov	x0, #0x0                   	// #0
  402560:	bl	401ac0 <dcgettext@plt>
  402564:	adrp	x4, 413000 <error@@Base+0x10e40>
  402568:	add	x4, x4, #0x660
  40256c:	adrp	x3, 413000 <error@@Base+0x10e40>
  402570:	add	x3, x3, #0x668
  402574:	mov	w2, #0x1f                  	// #31
  402578:	mov	x1, x0
  40257c:	mov	x0, x19
  402580:	bl	401b50 <fprintf@plt>
  402584:	mov	x0, x19
  402588:	bl	401800 <fclose@plt>
  40258c:	tbnz	w0, #31, 402598 <error@@Base+0x3d8>
  402590:	ldp	x21, x22, [sp, #32]
  402594:	b	402524 <error@@Base+0x364>
  402598:	mov	x0, x20
  40259c:	bl	402460 <error@@Base+0x2a0>
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	adrp	x1, 413000 <error@@Base+0x10e40>
  4025a8:	add	x1, x1, #0x680
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	bl	401ac0 <dcgettext@plt>
  4025b4:	mov	x19, x0
  4025b8:	ldr	w0, [x21]
  4025bc:	bl	401910 <strerror@plt>
  4025c0:	mov	x3, x0
  4025c4:	mov	x2, x22
  4025c8:	mov	x1, x20
  4025cc:	mov	x0, x19
  4025d0:	bl	4022dc <error@@Base+0x11c>
  4025d4:	stp	x29, x30, [sp, #-16]!
  4025d8:	mov	x29, sp
  4025dc:	ldrb	w1, [x0]
  4025e0:	cmp	w1, #0x2a
  4025e4:	cinc	x0, x0, eq  // eq = none
  4025e8:	ldrb	w1, [x0]
  4025ec:	cmp	w1, #0x20
  4025f0:	b.ne	402600 <error@@Base+0x440>  // b.any
  4025f4:	ldrb	w1, [x0, #1]!
  4025f8:	cmp	w1, #0x20
  4025fc:	b.eq	4025f4 <error@@Base+0x434>  // b.none
  402600:	ldrb	w1, [x0]
  402604:	cmp	w1, #0x3a
  402608:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40260c:	b.eq	402634 <error@@Base+0x474>  // b.none
  402610:	mov	x1, x0
  402614:	ldrb	w2, [x1, #1]!
  402618:	cmp	w2, #0x3a
  40261c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402620:	b.ne	402614 <error@@Base+0x454>  // b.any
  402624:	sub	w1, w1, w0
  402628:	bl	402410 <error@@Base+0x250>
  40262c:	ldp	x29, x30, [sp], #16
  402630:	ret
  402634:	mov	x1, x0
  402638:	b	402624 <error@@Base+0x464>
  40263c:	ldrb	w1, [x0]
  402640:	cmp	w1, #0x2a
  402644:	cinc	x0, x0, eq  // eq = none
  402648:	ldrb	w1, [x0]
  40264c:	cmp	w1, #0x20
  402650:	b.ne	402660 <error@@Base+0x4a0>  // b.any
  402654:	ldrb	w1, [x0, #1]!
  402658:	cmp	w1, #0x20
  40265c:	b.eq	402654 <error@@Base+0x494>  // b.none
  402660:	ldrb	w1, [x0]
  402664:	cmp	w1, #0x0
  402668:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  40266c:	mov	w2, #0x3a                  	// #58
  402670:	ccmp	w1, w2, #0x4, ne  // ne = any
  402674:	b.eq	40268c <error@@Base+0x4cc>  // b.none
  402678:	ldrb	w1, [x0, #1]!
  40267c:	cmp	w1, #0x0
  402680:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  402684:	ccmp	w1, w2, #0x4, ne  // ne = any
  402688:	b.ne	402678 <error@@Base+0x4b8>  // b.any
  40268c:	cmp	w1, #0x3a
  402690:	cinc	x0, x0, eq  // eq = none
  402694:	ldrb	w1, [x0]
  402698:	cmp	w1, #0x28
  40269c:	b.eq	4026b8 <error@@Base+0x4f8>  // b.none
  4026a0:	cmp	w1, #0x20
  4026a4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4026a8:	b.ne	402728 <error@@Base+0x568>  // b.any
  4026ac:	ldrb	w1, [x0, #1]!
  4026b0:	cmp	w1, #0x28
  4026b4:	b.ne	4026a0 <error@@Base+0x4e0>  // b.any
  4026b8:	add	x4, x0, #0x1
  4026bc:	ldrb	w2, [x0, #1]
  4026c0:	cmp	w2, #0x0
  4026c4:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4026c8:	mov	w0, #0x29                  	// #41
  4026cc:	ccmp	w2, w0, #0x4, ne  // ne = any
  4026d0:	b.eq	402704 <error@@Base+0x544>  // b.none
  4026d4:	mov	x1, x4
  4026d8:	mov	w3, w0
  4026dc:	ldrb	w2, [x1, #1]!
  4026e0:	cmp	w2, #0x0
  4026e4:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4026e8:	ccmp	w2, w3, #0x4, ne  // ne = any
  4026ec:	b.ne	4026dc <error@@Base+0x51c>  // b.any
  4026f0:	adrp	x3, 413000 <error@@Base+0x10e40>
  4026f4:	add	x0, x3, #0x6b8
  4026f8:	cmp	w2, #0x29
  4026fc:	b.eq	40270c <error@@Base+0x54c>  // b.none
  402700:	ret
  402704:	mov	x1, x4
  402708:	b	4026f0 <error@@Base+0x530>
  40270c:	stp	x29, x30, [sp, #-16]!
  402710:	mov	x29, sp
  402714:	sub	w1, w1, w4
  402718:	mov	x0, x4
  40271c:	bl	402410 <error@@Base+0x250>
  402720:	ldp	x29, x30, [sp], #16
  402724:	ret
  402728:	adrp	x0, 413000 <error@@Base+0x10e40>
  40272c:	add	x0, x0, #0x6b8
  402730:	ret
  402734:	stp	x29, x30, [sp, #-32]!
  402738:	mov	x29, sp
  40273c:	str	x19, [sp, #16]
  402740:	adrp	x0, 428000 <error@@Base+0x25e40>
  402744:	ldr	x19, [x0, #1640]
  402748:	mov	w2, #0x5                   	// #5
  40274c:	adrp	x1, 413000 <error@@Base+0x10e40>
  402750:	add	x1, x1, #0x6c0
  402754:	mov	x0, #0x0                   	// #0
  402758:	bl	401ac0 <dcgettext@plt>
  40275c:	adrp	x2, 413000 <error@@Base+0x10e40>
  402760:	add	x2, x2, #0x410
  402764:	mov	x1, x0
  402768:	mov	x0, x19
  40276c:	bl	401b50 <fprintf@plt>
  402770:	mov	w0, #0x1                   	// #1
  402774:	bl	401760 <exit@plt>
  402778:	stp	x29, x30, [sp, #-32]!
  40277c:	mov	x29, sp
  402780:	str	x19, [sp, #16]
  402784:	mov	w2, #0x5                   	// #5
  402788:	adrp	x1, 413000 <error@@Base+0x10e40>
  40278c:	add	x1, x1, #0x6f8
  402790:	mov	x0, #0x0                   	// #0
  402794:	bl	401ac0 <dcgettext@plt>
  402798:	adrp	x1, 413000 <error@@Base+0x10e40>
  40279c:	add	x1, x1, #0x410
  4027a0:	bl	401b00 <printf@plt>
  4027a4:	adrp	x19, 414000 <error@@Base+0x11e40>
  4027a8:	add	x19, x19, #0x638
  4027ac:	mov	x0, x19
  4027b0:	bl	4019a0 <puts@plt>
  4027b4:	mov	w2, #0x5                   	// #5
  4027b8:	adrp	x1, 413000 <error@@Base+0x10e40>
  4027bc:	add	x1, x1, #0x728
  4027c0:	mov	x0, #0x0                   	// #0
  4027c4:	bl	401ac0 <dcgettext@plt>
  4027c8:	bl	4019a0 <puts@plt>
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	adrp	x1, 413000 <error@@Base+0x10e40>
  4027d4:	add	x1, x1, #0x770
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	bl	401ac0 <dcgettext@plt>
  4027e0:	bl	4019a0 <puts@plt>
  4027e4:	mov	x0, x19
  4027e8:	bl	4019a0 <puts@plt>
  4027ec:	mov	w2, #0x5                   	// #5
  4027f0:	adrp	x1, 413000 <error@@Base+0x10e40>
  4027f4:	add	x1, x1, #0x7f0
  4027f8:	mov	x0, #0x0                   	// #0
  4027fc:	bl	401ac0 <dcgettext@plt>
  402800:	bl	4019a0 <puts@plt>
  402804:	mov	w2, #0x5                   	// #5
  402808:	adrp	x1, 413000 <error@@Base+0x10e40>
  40280c:	add	x1, x1, #0x8f8
  402810:	mov	x0, #0x0                   	// #0
  402814:	bl	401ac0 <dcgettext@plt>
  402818:	bl	4019a0 <puts@plt>
  40281c:	mov	w2, #0x5                   	// #5
  402820:	adrp	x1, 413000 <error@@Base+0x10e40>
  402824:	add	x1, x1, #0xb90
  402828:	mov	x0, #0x0                   	// #0
  40282c:	bl	401ac0 <dcgettext@plt>
  402830:	bl	4019a0 <puts@plt>
  402834:	mov	w2, #0x5                   	// #5
  402838:	adrp	x1, 413000 <error@@Base+0x10e40>
  40283c:	add	x1, x1, #0xd88
  402840:	mov	x0, #0x0                   	// #0
  402844:	bl	401ac0 <dcgettext@plt>
  402848:	bl	4019a0 <puts@plt>
  40284c:	mov	w2, #0x5                   	// #5
  402850:	adrp	x1, 413000 <error@@Base+0x10e40>
  402854:	add	x1, x1, #0xee8
  402858:	mov	x0, #0x0                   	// #0
  40285c:	bl	401ac0 <dcgettext@plt>
  402860:	bl	4019a0 <puts@plt>
  402864:	mov	w2, #0x5                   	// #5
  402868:	adrp	x1, 414000 <error@@Base+0x11e40>
  40286c:	add	x1, x1, #0x48
  402870:	mov	x0, #0x0                   	// #0
  402874:	bl	401ac0 <dcgettext@plt>
  402878:	bl	4019a0 <puts@plt>
  40287c:	mov	w2, #0x5                   	// #5
  402880:	adrp	x1, 414000 <error@@Base+0x11e40>
  402884:	add	x1, x1, #0x3e8
  402888:	mov	x0, #0x0                   	// #0
  40288c:	bl	401ac0 <dcgettext@plt>
  402890:	bl	4019a0 <puts@plt>
  402894:	mov	x0, x19
  402898:	bl	4019a0 <puts@plt>
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	adrp	x1, 414000 <error@@Base+0x11e40>
  4028a4:	add	x1, x1, #0x480
  4028a8:	mov	x0, #0x0                   	// #0
  4028ac:	bl	401ac0 <dcgettext@plt>
  4028b0:	bl	4019a0 <puts@plt>
  4028b4:	ldr	x19, [sp, #16]
  4028b8:	ldp	x29, x30, [sp], #32
  4028bc:	ret
  4028c0:	stp	x29, x30, [sp, #-96]!
  4028c4:	mov	x29, sp
  4028c8:	stp	x19, x20, [sp, #16]
  4028cc:	stp	x21, x22, [sp, #32]
  4028d0:	str	x23, [sp, #48]
  4028d4:	mov	x21, x0
  4028d8:	mov	x23, x1
  4028dc:	mov	x22, x3
  4028e0:	cmp	x2, #0x0
  4028e4:	add	x0, sp, #0x58
  4028e8:	csel	x20, x0, x2, eq  // eq = none
  4028ec:	str	x21, [x20]
  4028f0:	adrp	x1, 414000 <error@@Base+0x11e40>
  4028f4:	add	x1, x1, #0x520
  4028f8:	mov	x0, x21
  4028fc:	bl	401820 <fopen@plt>
  402900:	mov	x19, x0
  402904:	cbz	x0, 402aa4 <error@@Base+0x8e4>
  402908:	mov	x3, x19
  40290c:	mov	x2, #0x1                   	// #1
  402910:	mov	x1, #0xd                   	// #13
  402914:	add	x0, sp, #0x40
  402918:	bl	401a10 <fread@plt>
  40291c:	cmp	w0, #0x1
  402920:	b.eq	402990 <error@@Base+0x7d0>  // b.none
  402924:	cbnz	w0, 402be8 <error@@Base+0xa28>
  402928:	mov	x0, x19
  40292c:	bl	401990 <feof@plt>
  402930:	cmp	x23, #0x0
  402934:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402938:	b.eq	402be8 <error@@Base+0xa28>  // b.none
  40293c:	mov	x0, x19
  402940:	bl	401800 <fclose@plt>
  402944:	mov	x19, #0x0                   	// #0
  402948:	cbnz	w0, 402bf4 <error@@Base+0xa34>
  40294c:	mov	x0, x21
  402950:	bl	401790 <remove@plt>
  402954:	cbnz	w0, 402d38 <error@@Base+0xb78>
  402958:	mov	x0, x21
  40295c:	blr	x23
  402960:	adrp	x1, 414000 <error@@Base+0x11e40>
  402964:	add	x1, x1, #0x520
  402968:	ldr	x0, [x20]
  40296c:	bl	401820 <fopen@plt>
  402970:	mov	x19, x0
  402974:	cbz	x0, 402bf4 <error@@Base+0xa34>
  402978:	mov	x3, x0
  40297c:	mov	x2, #0x1                   	// #1
  402980:	mov	x1, #0xd                   	// #13
  402984:	add	x0, sp, #0x40
  402988:	bl	401a10 <fread@plt>
  40298c:	cbz	w0, 402d40 <error@@Base+0xb80>
  402990:	cmp	x22, #0x0
  402994:	add	x0, sp, #0x50
  402998:	csel	x22, x0, x22, eq  // eq = none
  40299c:	ldrb	w1, [sp, #64]
  4029a0:	cmp	w1, #0x1f
  4029a4:	b.eq	402c0c <error@@Base+0xa4c>  // b.none
  4029a8:	cmp	w1, #0xfd
  4029ac:	b.eq	402c28 <error@@Base+0xa68>  // b.none
  4029b0:	cmp	w1, #0x42
  4029b4:	b.eq	402c70 <error@@Base+0xab0>  // b.none
  4029b8:	cmp	w1, #0x4c
  4029bc:	b.eq	402cb4 <error@@Base+0xaf4>  // b.none
  4029c0:	ldrb	w4, [sp, #73]
  4029c4:	ldrb	w3, [sp, #74]
  4029c8:	ldrb	w2, [sp, #75]
  4029cc:	ldrb	w6, [sp, #76]
  4029d0:	orr	w5, w2, w6
  4029d4:	orr	w0, w4, w3
  4029d8:	orr	w5, w5, w0
  4029dc:	cbz	w5, 402d28 <error@@Base+0xb68>
  4029e0:	ldrb	w5, [sp, #69]
  4029e4:	ldrb	w0, [sp, #70]
  4029e8:	ldrb	w7, [sp, #71]
  4029ec:	and	w0, w0, w7
  4029f0:	and	w4, w4, w5
  4029f4:	and	w0, w0, w4
  4029f8:	ldrb	w4, [sp, #72]
  4029fc:	and	w3, w3, w4
  402a00:	and	w0, w0, w3
  402a04:	and	w2, w2, w6
  402a08:	and	w0, w0, w2
  402a0c:	cmp	w0, #0xff
  402a10:	b.eq	402d28 <error@@Base+0xb68>  // b.none
  402a14:	cmp	w1, #0xff
  402a18:	b.eq	402cf4 <error@@Base+0xb34>  // b.none
  402a1c:	str	xzr, [x22]
  402a20:	mov	w2, #0x0                   	// #0
  402a24:	mov	x1, #0x0                   	// #0
  402a28:	mov	x0, x19
  402a2c:	bl	401960 <fseek@plt>
  402a30:	tbnz	w0, #31, 402d48 <error@@Base+0xb88>
  402a34:	ldr	x0, [x22]
  402a38:	cbz	x0, 402bf4 <error@@Base+0xa34>
  402a3c:	adrp	x2, 414000 <error@@Base+0x11e40>
  402a40:	add	x2, x2, #0x638
  402a44:	adrp	x1, 414000 <error@@Base+0x11e40>
  402a48:	add	x1, x1, #0x580
  402a4c:	bl	402368 <error@@Base+0x1a8>
  402a50:	mov	x21, x0
  402a54:	mov	x0, x19
  402a58:	bl	401800 <fclose@plt>
  402a5c:	mov	x19, #0x0                   	// #0
  402a60:	tbnz	w0, #31, 402bf4 <error@@Base+0xa34>
  402a64:	adrp	x0, 428000 <error@@Base+0x25e40>
  402a68:	ldr	x2, [x0, #1664]
  402a6c:	adrp	x1, 414000 <error@@Base+0x11e40>
  402a70:	add	x1, x1, #0x520
  402a74:	ldr	x0, [x20]
  402a78:	bl	401a40 <freopen@plt>
  402a7c:	mov	x19, x0
  402a80:	cbz	x0, 402bf4 <error@@Base+0xa34>
  402a84:	adrp	x1, 414000 <error@@Base+0x11e40>
  402a88:	add	x1, x1, #0x520
  402a8c:	mov	x0, x21
  402a90:	bl	401870 <popen@plt>
  402a94:	mov	x19, x0
  402a98:	cbnz	x0, 402bf4 <error@@Base+0xa34>
  402a9c:	str	x21, [x20]
  402aa0:	b	402bf4 <error@@Base+0xa34>
  402aa4:	adrp	x2, 414000 <error@@Base+0x11e40>
  402aa8:	add	x2, x2, #0x638
  402aac:	adrp	x1, 414000 <error@@Base+0x11e40>
  402ab0:	add	x1, x1, #0x528
  402ab4:	mov	x0, x21
  402ab8:	bl	402368 <error@@Base+0x1a8>
  402abc:	str	x0, [x20]
  402ac0:	adrp	x1, 414000 <error@@Base+0x11e40>
  402ac4:	add	x1, x1, #0x520
  402ac8:	bl	401820 <fopen@plt>
  402acc:	mov	x19, x0
  402ad0:	cbnz	x0, 402908 <error@@Base+0x748>
  402ad4:	ldr	x0, [x20]
  402ad8:	bl	401a20 <free@plt>
  402adc:	adrp	x2, 414000 <error@@Base+0x11e40>
  402ae0:	add	x2, x2, #0x638
  402ae4:	adrp	x1, 414000 <error@@Base+0x11e40>
  402ae8:	add	x1, x1, #0x530
  402aec:	mov	x0, x21
  402af0:	bl	402368 <error@@Base+0x1a8>
  402af4:	str	x0, [x20]
  402af8:	adrp	x1, 414000 <error@@Base+0x11e40>
  402afc:	add	x1, x1, #0x520
  402b00:	bl	401820 <fopen@plt>
  402b04:	mov	x19, x0
  402b08:	cbnz	x0, 402908 <error@@Base+0x748>
  402b0c:	ldr	x0, [x20]
  402b10:	bl	401a20 <free@plt>
  402b14:	adrp	x2, 414000 <error@@Base+0x11e40>
  402b18:	add	x2, x2, #0x638
  402b1c:	adrp	x1, 414000 <error@@Base+0x11e40>
  402b20:	add	x1, x1, #0x538
  402b24:	mov	x0, x21
  402b28:	bl	402368 <error@@Base+0x1a8>
  402b2c:	str	x0, [x20]
  402b30:	adrp	x1, 414000 <error@@Base+0x11e40>
  402b34:	add	x1, x1, #0x520
  402b38:	bl	401820 <fopen@plt>
  402b3c:	mov	x19, x0
  402b40:	cbnz	x0, 402908 <error@@Base+0x748>
  402b44:	ldr	x0, [x20]
  402b48:	bl	401a20 <free@plt>
  402b4c:	adrp	x2, 414000 <error@@Base+0x11e40>
  402b50:	add	x2, x2, #0x638
  402b54:	adrp	x1, 414000 <error@@Base+0x11e40>
  402b58:	add	x1, x1, #0x540
  402b5c:	mov	x0, x21
  402b60:	bl	402368 <error@@Base+0x1a8>
  402b64:	str	x0, [x20]
  402b68:	adrp	x1, 414000 <error@@Base+0x11e40>
  402b6c:	add	x1, x1, #0x520
  402b70:	bl	401820 <fopen@plt>
  402b74:	mov	x19, x0
  402b78:	cbnz	x0, 402908 <error@@Base+0x748>
  402b7c:	ldr	x0, [x20]
  402b80:	bl	401a20 <free@plt>
  402b84:	adrp	x2, 414000 <error@@Base+0x11e40>
  402b88:	add	x2, x2, #0x638
  402b8c:	adrp	x1, 414000 <error@@Base+0x11e40>
  402b90:	add	x1, x1, #0x548
  402b94:	mov	x0, x21
  402b98:	bl	402368 <error@@Base+0x1a8>
  402b9c:	str	x0, [x20]
  402ba0:	adrp	x1, 414000 <error@@Base+0x11e40>
  402ba4:	add	x1, x1, #0x520
  402ba8:	bl	401820 <fopen@plt>
  402bac:	mov	x19, x0
  402bb0:	cbnz	x0, 402908 <error@@Base+0x748>
  402bb4:	ldr	x0, [x20]
  402bb8:	bl	401a20 <free@plt>
  402bbc:	str	x21, [x20]
  402bc0:	cbz	x23, 402bf4 <error@@Base+0xa34>
  402bc4:	mov	x0, x21
  402bc8:	blr	x23
  402bcc:	adrp	x1, 414000 <error@@Base+0x11e40>
  402bd0:	add	x1, x1, #0x520
  402bd4:	ldr	x0, [x20]
  402bd8:	bl	401820 <fopen@plt>
  402bdc:	mov	x19, x0
  402be0:	cbnz	x0, 402908 <error@@Base+0x748>
  402be4:	b	402bf4 <error@@Base+0xa34>
  402be8:	bl	401b20 <__errno_location@plt>
  402bec:	str	wzr, [x0]
  402bf0:	mov	x19, #0x0                   	// #0
  402bf4:	mov	x0, x19
  402bf8:	ldp	x19, x20, [sp, #16]
  402bfc:	ldp	x21, x22, [sp, #32]
  402c00:	ldr	x23, [sp, #48]
  402c04:	ldp	x29, x30, [sp], #96
  402c08:	ret
  402c0c:	ldrb	w0, [sp, #65]
  402c10:	cmp	w0, #0x8b
  402c14:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c18:	adrp	x0, 414000 <error@@Base+0x11e40>
  402c1c:	add	x0, x0, #0x550
  402c20:	str	x0, [x22]
  402c24:	b	402a20 <error@@Base+0x860>
  402c28:	ldrb	w0, [sp, #65]
  402c2c:	cmp	w0, #0x37
  402c30:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c34:	ldrb	w0, [sp, #66]
  402c38:	cmp	w0, #0x7a
  402c3c:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c40:	ldrb	w0, [sp, #67]
  402c44:	cmp	w0, #0x58
  402c48:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c4c:	ldrb	w0, [sp, #68]
  402c50:	cmp	w0, #0x5a
  402c54:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c58:	ldrb	w0, [sp, #69]
  402c5c:	cbnz	w0, 4029c0 <error@@Base+0x800>
  402c60:	adrp	x0, 414000 <error@@Base+0x11e40>
  402c64:	add	x0, x0, #0x558
  402c68:	str	x0, [x22]
  402c6c:	b	402a20 <error@@Base+0x860>
  402c70:	ldrb	w0, [sp, #65]
  402c74:	cmp	w0, #0x5a
  402c78:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c7c:	ldrb	w0, [sp, #66]
  402c80:	cmp	w0, #0x68
  402c84:	b.eq	402ca4 <error@@Base+0xae4>  // b.none
  402c88:	ldrb	w0, [sp, #66]
  402c8c:	cmp	w0, #0x30
  402c90:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402c94:	adrp	x0, 414000 <error@@Base+0x11e40>
  402c98:	add	x0, x0, #0x568
  402c9c:	str	x0, [x22]
  402ca0:	b	402a20 <error@@Base+0x860>
  402ca4:	adrp	x0, 414000 <error@@Base+0x11e40>
  402ca8:	add	x0, x0, #0x560
  402cac:	str	x0, [x22]
  402cb0:	b	402a20 <error@@Base+0x860>
  402cb4:	ldrb	w0, [sp, #65]
  402cb8:	cmp	w0, #0x5a
  402cbc:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402cc0:	ldrb	w0, [sp, #66]
  402cc4:	cmp	w0, #0x49
  402cc8:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402ccc:	ldrb	w0, [sp, #67]
  402cd0:	cmp	w0, #0x50
  402cd4:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402cd8:	ldrb	w0, [sp, #68]
  402cdc:	cmp	w0, #0x1
  402ce0:	b.ne	4029c0 <error@@Base+0x800>  // b.any
  402ce4:	adrp	x0, 414000 <error@@Base+0x11e40>
  402ce8:	add	x0, x0, #0x570
  402cec:	str	x0, [x22]
  402cf0:	b	402a20 <error@@Base+0x860>
  402cf4:	ldrb	w0, [sp, #65]
  402cf8:	cmp	w0, #0x4c
  402cfc:	b.ne	402a1c <error@@Base+0x85c>  // b.any
  402d00:	ldrb	w0, [sp, #66]
  402d04:	cmp	w0, #0x5a
  402d08:	b.ne	402a1c <error@@Base+0x85c>  // b.any
  402d0c:	ldrb	w0, [sp, #67]
  402d10:	cmp	w0, #0x4d
  402d14:	b.ne	402a1c <error@@Base+0x85c>  // b.any
  402d18:	ldrb	w0, [sp, #68]
  402d1c:	cmp	w0, #0x41
  402d20:	ccmp	w5, #0x0, #0x0, eq  // eq = none
  402d24:	b.ne	402a1c <error@@Base+0x85c>  // b.any
  402d28:	adrp	x0, 414000 <error@@Base+0x11e40>
  402d2c:	add	x0, x0, #0x578
  402d30:	str	x0, [x22]
  402d34:	b	402a20 <error@@Base+0x860>
  402d38:	mov	x19, #0x0                   	// #0
  402d3c:	b	402bf4 <error@@Base+0xa34>
  402d40:	mov	x19, #0x0                   	// #0
  402d44:	b	402bf4 <error@@Base+0xa34>
  402d48:	mov	x19, #0x0                   	// #0
  402d4c:	b	402bf4 <error@@Base+0xa34>
  402d50:	stp	x29, x30, [sp, #-64]!
  402d54:	mov	x29, sp
  402d58:	stp	x19, x20, [sp, #16]
  402d5c:	stp	x21, x22, [sp, #32]
  402d60:	stp	x23, x24, [sp, #48]
  402d64:	mov	x19, x0
  402d68:	mov	x24, x1
  402d6c:	mov	x20, x2
  402d70:	mov	x22, x3
  402d74:	mov	x23, x4
  402d78:	mov	x0, #0x2000                	// #8192
  402d7c:	bl	406520 <error@@Base+0x4360>
  402d80:	mov	x21, x0
  402d84:	mov	x3, x23
  402d88:	mov	x2, x22
  402d8c:	mov	x1, x20
  402d90:	mov	x0, x19
  402d94:	bl	4028c0 <error@@Base+0x700>
  402d98:	mov	x22, x0
  402d9c:	cbz	x0, 402e14 <error@@Base+0xc54>
  402da0:	mov	w20, #0x2000                	// #8192
  402da4:	mov	w19, #0x0                   	// #0
  402da8:	mov	x23, #0x1                   	// #1
  402dac:	b	402dc4 <error@@Base+0xc04>
  402db0:	add	w20, w20, #0x10, lsl #12
  402db4:	sxtw	x1, w20
  402db8:	mov	x0, x21
  402dbc:	bl	40659c <error@@Base+0x43dc>
  402dc0:	mov	x21, x0
  402dc4:	sub	w2, w20, w19
  402dc8:	mov	x3, x22
  402dcc:	sxtw	x2, w2
  402dd0:	mov	x1, x23
  402dd4:	add	x0, x21, w19, sxtw
  402dd8:	bl	401a10 <fread@plt>
  402ddc:	tbnz	w0, #31, 402e1c <error@@Base+0xc5c>
  402de0:	cbz	w0, 402df4 <error@@Base+0xc34>
  402de4:	add	w19, w19, w0
  402de8:	cmp	w20, w19
  402dec:	b.ne	402dc4 <error@@Base+0xc04>  // b.any
  402df0:	b	402db0 <error@@Base+0xbf0>
  402df4:	adrp	x0, 428000 <error@@Base+0x25e40>
  402df8:	ldr	x0, [x0, #1664]
  402dfc:	cmp	x0, x22
  402e00:	b.eq	402e0c <error@@Base+0xc4c>  // b.none
  402e04:	mov	x0, x22
  402e08:	bl	401ad0 <pclose@plt>
  402e0c:	str	w19, [x24]
  402e10:	b	402e20 <error@@Base+0xc60>
  402e14:	mov	x21, x0
  402e18:	b	402e20 <error@@Base+0xc60>
  402e1c:	mov	x21, #0x0                   	// #0
  402e20:	mov	x0, x21
  402e24:	ldp	x19, x20, [sp, #16]
  402e28:	ldp	x21, x22, [sp, #32]
  402e2c:	ldp	x23, x24, [sp, #48]
  402e30:	ldp	x29, x30, [sp], #64
  402e34:	ret
  402e38:	stp	x29, x30, [sp, #-160]!
  402e3c:	mov	x29, sp
  402e40:	stp	x23, x24, [sp, #48]
  402e44:	stp	x27, x28, [sp, #80]
  402e48:	str	x2, [sp, #136]
  402e4c:	str	x3, [sp, #144]
  402e50:	ldr	x24, [x2]
  402e54:	cbnz	w4, 4030d0 <error@@Base+0xf10>
  402e58:	ldr	x2, [x3]
  402e5c:	cbz	x2, 4030d0 <error@@Base+0xf10>
  402e60:	str	w4, [sp, #124]
  402e64:	cbz	x24, 4030ac <error@@Base+0xeec>
  402e68:	ldr	w0, [sp, #124]
  402e6c:	ldp	x23, x24, [sp, #48]
  402e70:	ldp	x27, x28, [sp, #80]
  402e74:	ldp	x29, x30, [sp], #160
  402e78:	ret
  402e7c:	mov	x2, #0x11                  	// #17
  402e80:	ldr	x1, [x19]
  402e84:	adrp	x0, 414000 <error@@Base+0x11e40>
  402e88:	add	x0, x0, #0x588
  402e8c:	bl	401880 <strncmp@plt>
  402e90:	mov	w20, w0
  402e94:	cbnz	w0, 402efc <error@@Base+0xd3c>
  402e98:	mov	x0, #0x18                  	// #24
  402e9c:	bl	406520 <error@@Base+0x4360>
  402ea0:	mov	x26, x0
  402ea4:	ldr	w1, [x19, #8]
  402ea8:	ldr	x0, [x19]
  402eac:	sub	w1, w1, #0x11
  402eb0:	add	x0, x0, #0x11
  402eb4:	bl	402410 <error@@Base+0x250>
  402eb8:	str	x0, [x26, #8]
  402ebc:	ldr	x2, [sp, #136]
  402ec0:	ldr	x0, [x2]
  402ec4:	str	x0, [x26]
  402ec8:	mov	w1, #0x1                   	// #1
  402ecc:	str	w1, [x26, #16]
  402ed0:	ldr	w1, [sp, #152]
  402ed4:	cmp	w1, #0x0
  402ed8:	ldr	x1, [sp, #112]
  402edc:	csel	x0, x1, x0, eq  // eq = none
  402ee0:	str	x0, [sp, #112]
  402ee4:	str	x26, [x2]
  402ee8:	str	w20, [sp, #152]
  402eec:	add	x19, x19, #0x28
  402ef0:	cmp	x19, x23
  402ef4:	b.eq	403058 <error@@Base+0xe98>  // b.none
  402ef8:	cbz	x24, 402e7c <error@@Base+0xcbc>
  402efc:	cbnz	w27, 402eec <error@@Base+0xd2c>
  402f00:	mov	x28, x19
  402f04:	ldr	x20, [x19]
  402f08:	ldr	w22, [x19, #8]
  402f0c:	sxtw	x25, w22
  402f10:	mov	x2, x25
  402f14:	mov	x1, x20
  402f18:	ldr	x0, [sp, #104]
  402f1c:	bl	401880 <strncmp@plt>
  402f20:	cmp	w0, #0x0
  402f24:	ccmp	w22, #0x14, #0x0, eq  // eq = none
  402f28:	b.eq	402ff0 <error@@Base+0xe30>  // b.none
  402f2c:	cbz	x21, 402eec <error@@Base+0xd2c>
  402f30:	mov	x2, #0x2                   	// #2
  402f34:	mov	x1, x20
  402f38:	ldr	x0, [sp, #128]
  402f3c:	bl	401880 <strncmp@plt>
  402f40:	cmp	w0, #0x0
  402f44:	ccmp	x20, x21, #0x0, eq  // eq = none
  402f48:	b.hi	402f6c <error@@Base+0xdac>  // b.pmore
  402f4c:	mov	x2, x25
  402f50:	mov	x1, x20
  402f54:	adrp	x0, 414000 <error@@Base+0x11e40>
  402f58:	add	x0, x0, #0x610
  402f5c:	bl	401880 <strncmp@plt>
  402f60:	cmp	w0, #0x0
  402f64:	ccmp	w22, #0x12, #0x0, eq  // eq = none
  402f68:	b.ne	402eec <error@@Base+0xd2c>  // b.any
  402f6c:	mov	x0, #0x38                  	// #56
  402f70:	bl	406520 <error@@Base+0x4360>
  402f74:	mov	x20, x0
  402f78:	ldr	x1, [x28]
  402f7c:	sub	w1, w1, w21
  402f80:	mov	x0, x21
  402f84:	bl	402410 <error@@Base+0x250>
  402f88:	str	x0, [x20, #8]
  402f8c:	ldr	x0, [x28]
  402f90:	sub	x21, x0, x21
  402f94:	str	x21, [x20, #16]
  402f98:	str	x26, [x20, #24]
  402f9c:	ldr	x0, [sp, #112]
  402fa0:	str	x0, [x20, #32]
  402fa4:	str	wzr, [x20, #48]
  402fa8:	ldr	x1, [sp, #144]
  402fac:	ldr	x0, [x1]
  402fb0:	str	x0, [x20]
  402fb4:	str	x20, [x1]
  402fb8:	ldr	w0, [sp, #124]
  402fbc:	add	w0, w0, #0x1
  402fc0:	str	w0, [sp, #124]
  402fc4:	ldr	x21, [x28]
  402fc8:	ldr	w20, [x28, #8]
  402fcc:	sxtw	x2, w20
  402fd0:	mov	x1, x21
  402fd4:	adrp	x0, 414000 <error@@Base+0x11e40>
  402fd8:	add	x0, x0, #0x610
  402fdc:	bl	401880 <strncmp@plt>
  402fe0:	cmp	w0, #0x0
  402fe4:	ccmp	w20, #0x12, #0x0, eq  // eq = none
  402fe8:	csel	x21, x21, xzr, ne  // ne = any
  402fec:	b	402eec <error@@Base+0xd2c>
  402ff0:	ldr	x0, [sp, #136]
  402ff4:	ldr	x0, [x0]
  402ff8:	cbz	x0, 403010 <error@@Base+0xe50>
  402ffc:	cbnz	x21, 403040 <error@@Base+0xe80>
  403000:	ldr	x21, [x28, #40]
  403004:	mov	w0, #0x1                   	// #1
  403008:	str	w0, [sp, #152]
  40300c:	b	402eec <error@@Base+0xd2c>
  403010:	mov	x0, #0x18                  	// #24
  403014:	bl	406520 <error@@Base+0x4360>
  403018:	mov	x26, x0
  40301c:	ldr	x0, [sp, #136]
  403020:	str	x26, [x0]
  403024:	adrp	x0, 414000 <error@@Base+0x11e40>
  403028:	add	x0, x0, #0x5b8
  40302c:	str	x0, [x26, #8]
  403030:	str	xzr, [x26]
  403034:	mov	w0, #0x1                   	// #1
  403038:	str	w0, [x26, #16]
  40303c:	b	402ffc <error@@Base+0xe3c>
  403040:	mov	w2, #0x5                   	// #5
  403044:	adrp	x1, 414000 <error@@Base+0x11e40>
  403048:	add	x1, x1, #0x5c8
  40304c:	mov	x0, #0x0                   	// #0
  403050:	bl	401ac0 <dcgettext@plt>
  403054:	bl	4022dc <error@@Base+0x11c>
  403058:	cbnz	x21, 403094 <error@@Base+0xed4>
  40305c:	ldr	w0, [sp, #156]
  403060:	cbz	w0, 403138 <error@@Base+0xf78>
  403064:	ldp	x19, x20, [sp, #16]
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldr	x0, [sp, #144]
  403070:	ldr	x0, [x0]
  403074:	cbz	x0, 403148 <error@@Base+0xf88>
  403078:	str	x26, [x0, #24]
  40307c:	ldr	x1, [sp, #112]
  403080:	str	x1, [x0, #32]
  403084:	ldr	x0, [x0]
  403088:	cbnz	x0, 403078 <error@@Base+0xeb8>
  40308c:	ldp	x25, x26, [sp, #64]
  403090:	b	402e68 <error@@Base+0xca8>
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 414000 <error@@Base+0x11e40>
  40309c:	add	x1, x1, #0x5c8
  4030a0:	mov	x0, #0x0                   	// #0
  4030a4:	bl	401ac0 <dcgettext@plt>
  4030a8:	bl	4022dc <error@@Base+0x11c>
  4030ac:	stp	x25, x26, [sp, #64]
  4030b0:	mov	w27, #0x1                   	// #1
  4030b4:	str	w27, [sp, #156]
  4030b8:	cmp	w1, #0x0
  4030bc:	b.gt	4030e4 <error@@Base+0xf24>
  4030c0:	str	x24, [sp, #112]
  4030c4:	mov	x26, x24
  4030c8:	str	w4, [sp, #124]
  4030cc:	b	40306c <error@@Base+0xeac>
  4030d0:	mov	w27, #0x0                   	// #0
  4030d4:	str	wzr, [sp, #156]
  4030d8:	cmp	w1, #0x0
  4030dc:	b.le	403130 <error@@Base+0xf70>
  4030e0:	stp	x25, x26, [sp, #64]
  4030e4:	stp	x19, x20, [sp, #16]
  4030e8:	stp	x21, x22, [sp, #32]
  4030ec:	mov	x19, x0
  4030f0:	sub	w1, w1, #0x1
  4030f4:	add	x1, x1, x1, lsl #2
  4030f8:	add	x0, x0, #0x28
  4030fc:	add	x23, x0, x1, lsl #3
  403100:	mov	x26, x24
  403104:	mov	x21, #0x0                   	// #0
  403108:	str	wzr, [sp, #152]
  40310c:	str	xzr, [sp, #112]
  403110:	str	wzr, [sp, #124]
  403114:	adrp	x0, 414000 <error@@Base+0x11e40>
  403118:	add	x0, x0, #0x5a0
  40311c:	str	x0, [sp, #104]
  403120:	adrp	x0, 414000 <error@@Base+0x11e40>
  403124:	add	x0, x0, #0x608
  403128:	str	x0, [sp, #128]
  40312c:	b	402ef8 <error@@Base+0xd38>
  403130:	str	wzr, [sp, #124]
  403134:	b	402e68 <error@@Base+0xca8>
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldp	x21, x22, [sp, #32]
  403140:	ldp	x25, x26, [sp, #64]
  403144:	b	402e68 <error@@Base+0xca8>
  403148:	ldp	x25, x26, [sp, #64]
  40314c:	b	402e68 <error@@Base+0xca8>
  403150:	stp	x29, x30, [sp, #-96]!
  403154:	mov	x29, sp
  403158:	stp	x23, x24, [sp, #48]
  40315c:	cmp	w1, #0x0
  403160:	b.le	4032b0 <error@@Base+0x10f0>
  403164:	stp	x19, x20, [sp, #16]
  403168:	stp	x21, x22, [sp, #32]
  40316c:	stp	x25, x26, [sp, #64]
  403170:	stp	x27, x28, [sp, #80]
  403174:	mov	w22, w1
  403178:	mov	x23, x2
  40317c:	mov	x19, x0
  403180:	mov	w20, #0x0                   	// #0
  403184:	mov	w24, #0x0                   	// #0
  403188:	mov	w26, #0x3a                  	// #58
  40318c:	mov	w25, #0x1                   	// #1
  403190:	mov	w27, w25
  403194:	mov	w28, #0x29                  	// #41
  403198:	b	403218 <error@@Base+0x1058>
  40319c:	add	x0, x1, #0x1
  4031a0:	ldrb	w1, [x1, #1]
  4031a4:	cmp	w1, #0x20
  4031a8:	b.ne	4031b8 <error@@Base+0xff8>  // b.any
  4031ac:	ldrb	w1, [x0, #1]!
  4031b0:	cmp	w1, #0x20
  4031b4:	b.eq	4031ac <error@@Base+0xfec>  // b.none
  4031b8:	ldrb	w1, [x0]
  4031bc:	cmp	w1, #0x3a
  4031c0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4031c4:	b.eq	40324c <error@@Base+0x108c>  // b.none
  4031c8:	mov	x1, x0
  4031cc:	ldrb	w2, [x1, #1]!
  4031d0:	cmp	w2, #0x3a
  4031d4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4031d8:	b.ne	4031cc <error@@Base+0x100c>  // b.any
  4031dc:	ldrb	w2, [x1, #1]
  4031e0:	cmp	w2, #0x3a
  4031e4:	b.eq	403254 <error@@Base+0x1094>  // b.none
  4031e8:	add	x0, x1, #0x1
  4031ec:	cmp	w2, #0x20
  4031f0:	b.ne	403200 <error@@Base+0x1040>  // b.any
  4031f4:	ldrb	w2, [x0, #1]!
  4031f8:	cmp	w2, #0x20
  4031fc:	b.eq	4031f4 <error@@Base+0x1034>  // b.none
  403200:	cmp	w2, #0x28
  403204:	b.eq	403270 <error@@Base+0x10b0>  // b.none
  403208:	add	w20, w20, #0x1
  40320c:	add	x19, x19, #0x28
  403210:	cmp	w22, w20
  403214:	b.eq	403290 <error@@Base+0x10d0>  // b.none
  403218:	mov	x21, x19
  40321c:	ldr	x1, [x19]
  403220:	ldrb	w0, [x1]
  403224:	cmp	w0, #0x2a
  403228:	b.eq	40319c <error@@Base+0xfdc>  // b.none
  40322c:	cmp	w20, #0x0
  403230:	b.le	403208 <error@@Base+0x1048>
  403234:	cmp	w0, #0x20
  403238:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40323c:	b.ne	403208 <error@@Base+0x1048>  // b.any
  403240:	ldur	w0, [x19, #-4]
  403244:	str	w0, [x19, #36]
  403248:	b	403208 <error@@Base+0x1048>
  40324c:	mov	x1, x0
  403250:	b	4031dc <error@@Base+0x101c>
  403254:	mov	x2, x23
  403258:	mov	w1, w26
  40325c:	bl	401d54 <wcrtomb@plt+0x1e4>
  403260:	cbz	w0, 403208 <error@@Base+0x1048>
  403264:	str	w25, [x21, #36]
  403268:	mov	w24, w27
  40326c:	b	403208 <error@@Base+0x1048>
  403270:	mov	x2, x23
  403274:	mov	w1, w28
  403278:	add	x0, x0, #0x1
  40327c:	bl	401d54 <wcrtomb@plt+0x1e4>
  403280:	cbz	w0, 403208 <error@@Base+0x1048>
  403284:	str	w25, [x21, #36]
  403288:	mov	w24, w27
  40328c:	b	403208 <error@@Base+0x1048>
  403290:	ldp	x19, x20, [sp, #16]
  403294:	ldp	x21, x22, [sp, #32]
  403298:	ldp	x25, x26, [sp, #64]
  40329c:	ldp	x27, x28, [sp, #80]
  4032a0:	mov	w0, w24
  4032a4:	ldp	x23, x24, [sp, #48]
  4032a8:	ldp	x29, x30, [sp], #96
  4032ac:	ret
  4032b0:	mov	w24, #0x0                   	// #0
  4032b4:	b	4032a0 <error@@Base+0x10e0>
  4032b8:	cbz	x0, 4033a0 <error@@Base+0x11e0>
  4032bc:	stp	x29, x30, [sp, #-80]!
  4032c0:	mov	x29, sp
  4032c4:	stp	x19, x20, [sp, #16]
  4032c8:	stp	x21, x22, [sp, #32]
  4032cc:	stp	x23, x24, [sp, #48]
  4032d0:	str	x25, [sp, #64]
  4032d4:	mov	x19, x0
  4032d8:	mov	x22, x1
  4032dc:	adrp	x23, 414000 <error@@Base+0x11e40>
  4032e0:	add	x23, x23, #0x628
  4032e4:	adrp	x24, 414000 <error@@Base+0x11e40>
  4032e8:	add	x24, x24, #0x630
  4032ec:	b	403310 <error@@Base+0x1150>
  4032f0:	str	x20, [x19, #8]
  4032f4:	mov	x0, x20
  4032f8:	bl	401740 <strlen@plt>
  4032fc:	str	x0, [x19, #16]
  403300:	str	wzr, [x19, #40]
  403304:	str	wzr, [x19, #48]
  403308:	ldr	x19, [x19]
  40330c:	cbz	x19, 403388 <error@@Base+0x11c8>
  403310:	ldr	w0, [x19, #48]
  403314:	cbz	w0, 403308 <error@@Base+0x1148>
  403318:	mov	x0, x22
  40331c:	bl	401740 <strlen@plt>
  403320:	mov	x21, x0
  403324:	mov	x1, x23
  403328:	ldr	x0, [x19, #8]
  40332c:	bl	401ab0 <strstr@plt>
  403330:	mov	x20, x0
  403334:	cbz	x0, 403388 <error@@Base+0x11c8>
  403338:	strb	wzr, [x20], #6
  40333c:	add	x21, x21, #0x7
  403340:	mov	x0, x21
  403344:	bl	406520 <error@@Base+0x4360>
  403348:	mov	x25, x0
  40334c:	mov	x3, x22
  403350:	mov	x2, x24
  403354:	mov	x1, x21
  403358:	bl	4017f0 <snprintf@plt>
  40335c:	mov	x2, x20
  403360:	mov	x1, x25
  403364:	ldr	x0, [x19, #8]
  403368:	bl	402368 <error@@Base+0x1a8>
  40336c:	mov	x20, x0
  403370:	mov	x0, x25
  403374:	bl	401a20 <free@plt>
  403378:	ldr	x0, [x19, #8]
  40337c:	cbz	x0, 4032f0 <error@@Base+0x1130>
  403380:	bl	401a20 <free@plt>
  403384:	b	4032f0 <error@@Base+0x1130>
  403388:	ldp	x19, x20, [sp, #16]
  40338c:	ldp	x21, x22, [sp, #32]
  403390:	ldp	x23, x24, [sp, #48]
  403394:	ldr	x25, [sp, #64]
  403398:	ldp	x29, x30, [sp], #80
  40339c:	ret
  4033a0:	ret
  4033a4:	cbz	x0, 403538 <error@@Base+0x1378>
  4033a8:	stp	x29, x30, [sp, #-80]!
  4033ac:	mov	x29, sp
  4033b0:	stp	x19, x20, [sp, #16]
  4033b4:	stp	x21, x22, [sp, #32]
  4033b8:	stp	x23, x24, [sp, #48]
  4033bc:	stp	x25, x26, [sp, #64]
  4033c0:	mov	x19, x0
  4033c4:	mov	x21, x1
  4033c8:	adrp	x23, 414000 <error@@Base+0x11e40>
  4033cc:	add	x23, x23, #0x640
  4033d0:	adrp	x22, 413000 <error@@Base+0x10e40>
  4033d4:	add	x22, x22, #0x6f0
  4033d8:	mov	w24, #0x1                   	// #1
  4033dc:	b	403428 <error@@Base+0x1268>
  4033e0:	adrp	x2, 414000 <error@@Base+0x11e40>
  4033e4:	add	x2, x2, #0x638
  4033e8:	cmp	w0, #0xa
  4033ec:	csel	x2, x22, x2, ne  // ne = any
  4033f0:	mov	x0, x21
  4033f4:	bl	402368 <error@@Base+0x1a8>
  4033f8:	mov	x20, x0
  4033fc:	ldr	x0, [x19, #8]
  403400:	cbz	x0, 403408 <error@@Base+0x1248>
  403404:	bl	401a20 <free@plt>
  403408:	str	x20, [x19, #8]
  40340c:	mov	x0, x20
  403410:	bl	401740 <strlen@plt>
  403414:	str	x0, [x19, #16]
  403418:	str	wzr, [x19, #40]
  40341c:	str	wzr, [x19, #48]
  403420:	ldr	x19, [x19]
  403424:	cbz	x19, 403520 <error@@Base+0x1360>
  403428:	ldr	w0, [x19, #40]
  40342c:	cbz	w0, 403420 <error@@Base+0x1260>
  403430:	ldr	x1, [x19, #8]
  403434:	cbz	x1, 4034b8 <error@@Base+0x12f8>
  403438:	ldr	x0, [x19, #16]
  40343c:	add	x0, x1, x0
  403440:	ldurb	w0, [x0, #-1]
  403444:	cmp	w0, #0xa
  403448:	cset	w20, ne  // ne = any
  40344c:	ldrb	w2, [x21]
  403450:	cmp	w2, #0x2a
  403454:	b.eq	4033e0 <error@@Base+0x1220>  // b.none
  403458:	mov	x0, x21
  40345c:	bl	401740 <strlen@plt>
  403460:	lsl	x26, x0, #1
  403464:	add	x26, x26, #0x9
  403468:	mov	x0, x26
  40346c:	bl	406520 <error@@Base+0x4360>
  403470:	mov	x25, x0
  403474:	mov	x4, x21
  403478:	mov	x3, x21
  40347c:	mov	x2, x23
  403480:	mov	x1, x26
  403484:	bl	4017f0 <snprintf@plt>
  403488:	ldr	x1, [x19, #8]
  40348c:	cbz	x1, 403514 <error@@Base+0x1354>
  403490:	adrp	x2, 414000 <error@@Base+0x11e40>
  403494:	add	x2, x2, #0x638
  403498:	cmp	w20, #0x0
  40349c:	csel	x2, x22, x2, ne  // ne = any
  4034a0:	mov	x0, x25
  4034a4:	bl	402368 <error@@Base+0x1a8>
  4034a8:	mov	x20, x0
  4034ac:	mov	x0, x25
  4034b0:	bl	401a20 <free@plt>
  4034b4:	b	4033fc <error@@Base+0x123c>
  4034b8:	ldrb	w0, [x21]
  4034bc:	cmp	w0, #0x2a
  4034c0:	b.ne	4034d4 <error@@Base+0x1314>  // b.any
  4034c4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4034c8:	add	x1, x1, #0x638
  4034cc:	mov	x2, x22
  4034d0:	b	4033f0 <error@@Base+0x1230>
  4034d4:	mov	x0, x21
  4034d8:	bl	401740 <strlen@plt>
  4034dc:	lsl	x20, x0, #1
  4034e0:	add	x20, x20, #0x9
  4034e4:	mov	x0, x20
  4034e8:	bl	406520 <error@@Base+0x4360>
  4034ec:	mov	x25, x0
  4034f0:	mov	x4, x21
  4034f4:	mov	x3, x21
  4034f8:	mov	x2, x23
  4034fc:	mov	x1, x20
  403500:	bl	4017f0 <snprintf@plt>
  403504:	ldr	x1, [x19, #8]
  403508:	mov	x2, x22
  40350c:	mov	w20, w24
  403510:	cbnz	x1, 4034a0 <error@@Base+0x12e0>
  403514:	adrp	x1, 414000 <error@@Base+0x11e40>
  403518:	add	x1, x1, #0x638
  40351c:	b	403490 <error@@Base+0x12d0>
  403520:	ldp	x19, x20, [sp, #16]
  403524:	ldp	x21, x22, [sp, #32]
  403528:	ldp	x23, x24, [sp, #48]
  40352c:	ldp	x25, x26, [sp, #64]
  403530:	ldp	x29, x30, [sp], #80
  403534:	ret
  403538:	ret
  40353c:	cbz	x0, 403604 <error@@Base+0x1444>
  403540:	stp	x29, x30, [sp, #-64]!
  403544:	mov	x29, sp
  403548:	stp	x19, x20, [sp, #16]
  40354c:	stp	x21, x22, [sp, #32]
  403550:	str	x23, [sp, #48]
  403554:	mov	x19, x0
  403558:	mov	x21, x1
  40355c:	adrp	x23, 413000 <error@@Base+0x10e40>
  403560:	add	x23, x23, #0x6f0
  403564:	adrp	x22, 414000 <error@@Base+0x11e40>
  403568:	add	x22, x22, #0x638
  40356c:	b	40358c <error@@Base+0x13cc>
  403570:	bl	401a20 <free@plt>
  403574:	str	x20, [x19, #8]
  403578:	mov	x0, x20
  40357c:	bl	401740 <strlen@plt>
  403580:	str	x0, [x19, #16]
  403584:	ldr	x19, [x19]
  403588:	cbz	x19, 4035f0 <error@@Base+0x1430>
  40358c:	ldr	w0, [x19, #44]
  403590:	cbz	w0, 403584 <error@@Base+0x13c4>
  403594:	mov	x0, x21
  403598:	bl	401740 <strlen@plt>
  40359c:	cmp	x0, #0x1
  4035a0:	b.ls	4035d8 <error@@Base+0x1418>  // b.plast
  4035a4:	add	x0, x21, x0
  4035a8:	ldurb	w1, [x0, #-1]
  4035ac:	ldr	x0, [x19, #8]
  4035b0:	cmp	x0, #0x0
  4035b4:	csel	x0, x22, x0, eq  // eq = none
  4035b8:	cmp	w1, #0xa
  4035bc:	csel	x2, x23, x22, ne  // ne = any
  4035c0:	mov	x1, x21
  4035c4:	bl	402368 <error@@Base+0x1a8>
  4035c8:	mov	x20, x0
  4035cc:	ldr	x0, [x19, #8]
  4035d0:	cbnz	x0, 403570 <error@@Base+0x13b0>
  4035d4:	b	403574 <error@@Base+0x13b4>
  4035d8:	ldr	x0, [x19, #8]
  4035dc:	mov	x2, x23
  4035e0:	cbnz	x0, 4035c0 <error@@Base+0x1400>
  4035e4:	mov	x0, x22
  4035e8:	mov	x2, x23
  4035ec:	b	4035c0 <error@@Base+0x1400>
  4035f0:	ldp	x19, x20, [sp, #16]
  4035f4:	ldp	x21, x22, [sp, #32]
  4035f8:	ldr	x23, [sp, #48]
  4035fc:	ldp	x29, x30, [sp], #64
  403600:	ret
  403604:	ret
  403608:	stp	x29, x30, [sp, #-80]!
  40360c:	mov	x29, sp
  403610:	stp	x19, x20, [sp, #16]
  403614:	stp	x21, x22, [sp, #32]
  403618:	stp	x23, x24, [sp, #48]
  40361c:	str	x25, [sp, #64]
  403620:	mov	x24, x0
  403624:	mov	w22, w1
  403628:	mov	x25, x2
  40362c:	mov	x0, #0x5000                	// #20480
  403630:	bl	406520 <error@@Base+0x4360>
  403634:	cmp	w22, #0x0
  403638:	b.le	403760 <error@@Base+0x15a0>
  40363c:	mov	x19, x24
  403640:	add	x21, x24, #0x1
  403644:	sub	w1, w22, #0x1
  403648:	add	x21, x21, x1
  40364c:	mov	w20, #0x0                   	// #0
  403650:	mov	w23, #0x1ff                 	// #511
  403654:	mov	w1, #0x1                   	// #1
  403658:	b	403698 <error@@Base+0x14d8>
  40365c:	add	w1, w23, #0x1
  403660:	lsl	w1, w1, #1
  403664:	sub	w23, w1, #0x1
  403668:	sbfiz	x2, x1, #2, #32
  40366c:	add	x1, x2, w1, sxtw
  403670:	lsl	x1, x1, #3
  403674:	bl	40659c <error@@Base+0x43dc>
  403678:	b	4036a4 <error@@Base+0x14e4>
  40367c:	add	w20, w20, #0x1
  403680:	ldrb	w1, [x19], #1
  403684:	cmp	w1, #0xa
  403688:	cset	w2, eq  // eq = none
  40368c:	mov	w1, w2
  403690:	cmp	x19, x21
  403694:	b.eq	4036ec <error@@Base+0x152c>  // b.none
  403698:	cbz	w1, 403680 <error@@Base+0x14c0>
  40369c:	cmp	w23, w20
  4036a0:	b.eq	40365c <error@@Base+0x149c>  // b.none
  4036a4:	sbfiz	x4, x20, #2, #32
  4036a8:	add	x4, x4, w20, sxtw
  4036ac:	lsl	x1, x4, #3
  4036b0:	add	x3, x0, x1
  4036b4:	str	x19, [x0, x4, lsl #3]
  4036b8:	str	xzr, [x3, #16]
  4036bc:	str	xzr, [x3, #24]
  4036c0:	str	wzr, [x3, #32]
  4036c4:	str	wzr, [x3, #36]
  4036c8:	cmp	w20, #0x0
  4036cc:	b.le	40367c <error@@Base+0x14bc>
  4036d0:	sub	x1, x1, #0x28
  4036d4:	add	x2, x0, x1
  4036d8:	ldr	x1, [x0, x1]
  4036dc:	sub	x1, x19, x1
  4036e0:	sub	w1, w1, #0x1
  4036e4:	str	w1, [x2, #8]
  4036e8:	b	40367c <error@@Base+0x14bc>
  4036ec:	cmp	w20, #0x0
  4036f0:	b.le	40371c <error@@Base+0x155c>
  4036f4:	sbfiz	x1, x20, #2, #32
  4036f8:	add	x1, x1, w20, sxtw
  4036fc:	lsl	x1, x1, #3
  403700:	sub	x1, x1, #0x28
  403704:	add	x3, x0, x1
  403708:	add	x22, x24, w22, sxtw
  40370c:	ldr	x24, [x0, x1]
  403710:	sub	x22, x22, x24
  403714:	sub	w2, w22, w2
  403718:	str	w2, [x3, #8]
  40371c:	sbfiz	x1, x20, #2, #32
  403720:	add	x1, x1, w20, sxtw
  403724:	lsl	x1, x1, #3
  403728:	add	x2, x0, x1
  40372c:	str	xzr, [x0, x1]
  403730:	str	xzr, [x2, #16]
  403734:	str	xzr, [x2, #24]
  403738:	str	wzr, [x2, #32]
  40373c:	str	wzr, [x2, #36]
  403740:	str	wzr, [x2, #8]
  403744:	str	w20, [x25]
  403748:	ldp	x19, x20, [sp, #16]
  40374c:	ldp	x21, x22, [sp, #32]
  403750:	ldp	x23, x24, [sp, #48]
  403754:	ldr	x25, [sp, #64]
  403758:	ldp	x29, x30, [sp], #80
  40375c:	ret
  403760:	mov	w20, #0x0                   	// #0
  403764:	b	40371c <error@@Base+0x155c>
  403768:	stp	x29, x30, [sp, #-96]!
  40376c:	mov	x29, sp
  403770:	stp	x21, x22, [sp, #32]
  403774:	stp	x23, x24, [sp, #48]
  403778:	stp	x25, x26, [sp, #64]
  40377c:	mov	x23, x0
  403780:	mov	w25, w3
  403784:	sbfiz	x22, x1, #2, #32
  403788:	add	x1, x22, w1, sxtw
  40378c:	add	x22, x2, x1, lsl #3
  403790:	ldr	x0, [x22, #16]
  403794:	cbz	x0, 403884 <error@@Base+0x16c4>
  403798:	cmp	w3, #0x0
  40379c:	b.le	4038d0 <error@@Base+0x1710>
  4037a0:	stp	x19, x20, [sp, #16]
  4037a4:	stp	x27, x28, [sp, #80]
  4037a8:	ldr	x28, [x22, #16]
  4037ac:	mov	x19, #0x0                   	// #0
  4037b0:	mov	w24, w19
  4037b4:	ldr	x21, [x28, x19, lsl #3]
  4037b8:	cbz	x21, 4038e4 <error@@Base+0x1724>
  4037bc:	ldr	x26, [x23, #8]
  4037c0:	mov	x0, x26
  4037c4:	bl	401740 <strlen@plt>
  4037c8:	mov	x20, x0
  4037cc:	ldr	x21, [x21, #8]
  4037d0:	mov	x0, x21
  4037d4:	bl	401740 <strlen@plt>
  4037d8:	mov	w3, w0
  4037dc:	mov	x2, x21
  4037e0:	mov	w1, w20
  4037e4:	mov	x0, x26
  4037e8:	bl	401cd0 <wcrtomb@plt+0x160>
  4037ec:	cbnz	w0, 4038fc <error@@Base+0x173c>
  4037f0:	add	w24, w19, #0x1
  4037f4:	add	x19, x19, #0x1
  4037f8:	cmp	w25, w19
  4037fc:	b.gt	4037b0 <error@@Base+0x15f0>
  403800:	ldp	x19, x20, [sp, #16]
  403804:	ldp	x27, x28, [sp, #80]
  403808:	cmp	w25, w24
  40380c:	b.eq	4038d8 <error@@Base+0x1718>  // b.none
  403810:	sbfiz	x4, x24, #3, #32
  403814:	ldr	x0, [x22, #16]
  403818:	ldr	x0, [x0, w24, sxtw #3]
  40381c:	cbz	x0, 403868 <error@@Base+0x16a8>
  403820:	sub	w1, w25, #0x1
  403824:	cmp	w1, w24
  403828:	b.le	403868 <error@@Base+0x16a8>
  40382c:	sbfiz	x1, x1, #3, #32
  403830:	sub	x1, x1, #0x8
  403834:	sxtw	x2, w25
  403838:	sub	w25, w25, #0x2
  40383c:	sub	w24, w25, w24
  403840:	sub	x2, x2, x24
  403844:	lsl	x2, x2, #3
  403848:	sub	x2, x2, #0x18
  40384c:	ldr	x3, [x22, #16]
  403850:	ldr	x0, [x3, x1]
  403854:	add	x3, x3, x1
  403858:	str	x0, [x3, #8]
  40385c:	sub	x1, x1, #0x8
  403860:	cmp	x1, x2
  403864:	b.ne	40384c <error@@Base+0x168c>  // b.any
  403868:	ldr	x0, [x22, #16]
  40386c:	str	x23, [x0, x4]
  403870:	ldp	x21, x22, [sp, #32]
  403874:	ldp	x23, x24, [sp, #48]
  403878:	ldp	x25, x26, [sp, #64]
  40387c:	ldp	x29, x30, [sp], #96
  403880:	ret
  403884:	sbfiz	x0, x3, #3, #32
  403888:	bl	406520 <error@@Base+0x4360>
  40388c:	str	x0, [x22, #16]
  403890:	cmp	w25, #0x0
  403894:	b.le	4038c8 <error@@Base+0x1708>
  403898:	stp	x19, x20, [sp, #16]
  40389c:	stp	x27, x28, [sp, #80]
  4038a0:	sub	w2, w25, #0x1
  4038a4:	add	x2, x2, #0x1
  4038a8:	lsl	x2, x2, #3
  4038ac:	mov	x0, #0x0                   	// #0
  4038b0:	ldr	x1, [x22, #16]
  4038b4:	str	xzr, [x1, x0]
  4038b8:	add	x0, x0, #0x8
  4038bc:	cmp	x0, x2
  4038c0:	b.ne	4038b0 <error@@Base+0x16f0>  // b.any
  4038c4:	b	4037a8 <error@@Base+0x15e8>
  4038c8:	mov	w24, #0x0                   	// #0
  4038cc:	b	403808 <error@@Base+0x1648>
  4038d0:	mov	w24, #0x0                   	// #0
  4038d4:	b	403808 <error@@Base+0x1648>
  4038d8:	stp	x19, x20, [sp, #16]
  4038dc:	stp	x27, x28, [sp, #80]
  4038e0:	bl	401970 <abort@plt>
  4038e4:	cmp	w25, w19
  4038e8:	b.eq	4038e0 <error@@Base+0x1720>  // b.none
  4038ec:	sbfiz	x4, x24, #3, #32
  4038f0:	ldp	x19, x20, [sp, #16]
  4038f4:	ldp	x27, x28, [sp, #80]
  4038f8:	b	403868 <error@@Base+0x16a8>
  4038fc:	cmp	w25, w19
  403900:	b.eq	4038e0 <error@@Base+0x1720>  // b.none
  403904:	sbfiz	x4, x24, #3, #32
  403908:	ldp	x19, x20, [sp, #16]
  40390c:	ldp	x27, x28, [sp, #80]
  403910:	b	403820 <error@@Base+0x1660>
  403914:	stp	x29, x30, [sp, #-272]!
  403918:	mov	x29, sp
  40391c:	stp	x19, x20, [sp, #16]
  403920:	stp	x21, x22, [sp, #32]
  403924:	mov	w20, w0
  403928:	mov	x21, x1
  40392c:	str	wzr, [sp, #252]
  403930:	str	wzr, [sp, #248]
  403934:	str	xzr, [sp, #240]
  403938:	str	xzr, [sp, #232]
  40393c:	adrp	x1, 414000 <error@@Base+0x11e40>
  403940:	add	x1, x1, #0x638
  403944:	mov	w0, #0x6                   	// #6
  403948:	bl	401b60 <setlocale@plt>
  40394c:	adrp	x19, 414000 <error@@Base+0x11e40>
  403950:	add	x19, x19, #0x668
  403954:	adrp	x1, 414000 <error@@Base+0x11e40>
  403958:	add	x1, x1, #0x650
  40395c:	mov	x0, x19
  403960:	bl	401890 <bindtextdomain@plt>
  403964:	mov	x0, x19
  403968:	bl	4019c0 <textdomain@plt>
  40396c:	adrp	x0, 428000 <error@@Base+0x25e40>
  403970:	ldr	x2, [x0, #1664]
  403974:	adrp	x1, 414000 <error@@Base+0x11e40>
  403978:	add	x1, x1, #0x520
  40397c:	adrp	x0, 414000 <error@@Base+0x11e40>
  403980:	add	x0, x0, #0x670
  403984:	bl	401a40 <freopen@plt>
  403988:	cbz	x0, 4039c4 <error@@Base+0x1804>
  40398c:	stp	x23, x24, [sp, #48]
  403990:	stp	x25, x26, [sp, #64]
  403994:	stp	x27, x28, [sp, #80]
  403998:	str	xzr, [sp, #208]
  40399c:	str	xzr, [sp, #216]
  4039a0:	cmp	w20, #0x0
  4039a4:	b.le	4039e4 <error@@Base+0x1824>
  4039a8:	mov	w23, #0x0                   	// #0
  4039ac:	mov	w19, #0x0                   	// #0
  4039b0:	adrp	x24, 414000 <error@@Base+0x11e40>
  4039b4:	add	x24, x24, #0x680
  4039b8:	adrp	x25, 414000 <error@@Base+0x11e40>
  4039bc:	add	x25, x25, #0x520
  4039c0:	b	403a10 <error@@Base+0x1850>
  4039c4:	stp	x23, x24, [sp, #48]
  4039c8:	stp	x25, x26, [sp, #64]
  4039cc:	stp	x27, x28, [sp, #80]
  4039d0:	adrp	x0, 414000 <error@@Base+0x11e40>
  4039d4:	add	x0, x0, #0x670
  4039d8:	bl	402460 <error@@Base+0x2a0>
  4039dc:	bl	401800 <fclose@plt>
  4039e0:	cbnz	w23, 403b1c <error@@Base+0x195c>
  4039e4:	ldr	x0, [sp, #208]
  4039e8:	bl	401a20 <free@plt>
  4039ec:	b	4055c0 <error@@Base+0x3400>
  4039f0:	mov	x2, x26
  4039f4:	add	x1, sp, #0xd8
  4039f8:	add	x0, sp, #0xd0
  4039fc:	bl	4018f0 <argz_add@plt>
  403a00:	cbnz	w0, 4055c0 <error@@Base+0x3400>
  403a04:	add	w19, w19, #0x1
  403a08:	cmp	w19, w20
  403a0c:	b.ge	4039e0 <error@@Base+0x1820>  // b.tcont
  403a10:	sbfiz	x22, x19, #3, #32
  403a14:	ldr	x26, [x21, w19, sxtw #3]
  403a18:	mov	x1, x24
  403a1c:	mov	x0, x26
  403a20:	bl	4019f0 <strcmp@plt>
  403a24:	cbnz	w0, 4039f0 <error@@Base+0x1830>
  403a28:	add	w0, w19, #0x1
  403a2c:	cmp	w0, w20
  403a30:	b.ge	4055c0 <error@@Base+0x3400>  // b.tcont
  403a34:	add	x0, x21, x22
  403a38:	ldr	x26, [x0, #8]
  403a3c:	add	w19, w19, #0x2
  403a40:	cmp	w19, w20
  403a44:	b.ge	4055c0 <error@@Base+0x3400>  // b.tcont
  403a48:	ldr	x22, [x0, #16]
  403a4c:	ldrb	w0, [x22]
  403a50:	cmp	w0, #0x2d
  403a54:	b.eq	4039e0 <error@@Base+0x1820>  // b.none
  403a58:	mov	x1, x25
  403a5c:	mov	x0, x22
  403a60:	bl	401820 <fopen@plt>
  403a64:	cbnz	x0, 4039dc <error@@Base+0x181c>
  403a68:	mov	x0, x26
  403a6c:	bl	401740 <strlen@plt>
  403a70:	add	x0, x0, #0x9
  403a74:	bl	406520 <error@@Base+0x4360>
  403a78:	mov	x23, x0
  403a7c:	mov	x2, x26
  403a80:	adrp	x1, 414000 <error@@Base+0x11e40>
  403a84:	add	x1, x1, #0x690
  403a88:	bl	4017a0 <sprintf@plt>
  403a8c:	cmn	w0, #0x1
  403a90:	b.eq	40558c <error@@Base+0x33cc>  // b.none
  403a94:	mov	x2, x23
  403a98:	add	x1, sp, #0xd8
  403a9c:	add	x0, sp, #0xd0
  403aa0:	bl	4018f0 <argz_add@plt>
  403aa4:	mov	w26, w0
  403aa8:	mov	x0, x23
  403aac:	bl	401a20 <free@plt>
  403ab0:	mov	x0, x22
  403ab4:	bl	401740 <strlen@plt>
  403ab8:	add	x0, x0, #0xb
  403abc:	bl	406520 <error@@Base+0x4360>
  403ac0:	mov	x23, x0
  403ac4:	mov	x2, x22
  403ac8:	adrp	x1, 414000 <error@@Base+0x11e40>
  403acc:	add	x1, x1, #0x6a0
  403ad0:	bl	4017a0 <sprintf@plt>
  403ad4:	cmn	w0, #0x1
  403ad8:	b.eq	4055b8 <error@@Base+0x33f8>  // b.none
  403adc:	cbnz	w26, 4055b8 <error@@Base+0x33f8>
  403ae0:	mov	x2, x23
  403ae4:	add	x1, sp, #0xd8
  403ae8:	add	x0, sp, #0xd0
  403aec:	bl	4018f0 <argz_add@plt>
  403af0:	mov	w22, w0
  403af4:	mov	x0, x23
  403af8:	bl	401a20 <free@plt>
  403afc:	cbnz	w22, 4055c0 <error@@Base+0x3400>
  403b00:	adrp	x2, 414000 <error@@Base+0x11e40>
  403b04:	add	x2, x2, #0x6b0
  403b08:	add	x1, sp, #0xd8
  403b0c:	add	x0, sp, #0xd0
  403b10:	bl	4018f0 <argz_add@plt>
  403b14:	mov	w23, #0x1                   	// #1
  403b18:	b	403a00 <error@@Base+0x1840>
  403b1c:	ldr	x1, [sp, #216]
  403b20:	ldr	x0, [sp, #208]
  403b24:	bl	4019e0 <argz_count@plt>
  403b28:	mov	w20, w0
  403b2c:	add	w0, w0, #0x1
  403b30:	sbfiz	x19, x0, #3, #32
  403b34:	mov	x0, x19
  403b38:	bl	406520 <error@@Base+0x4360>
  403b3c:	mov	x21, x0
  403b40:	mov	x25, x0
  403b44:	mov	x24, #0x0                   	// #0
  403b48:	ldr	x22, [sp, #208]
  403b4c:	ldr	x0, [sp, #216]
  403b50:	cbz	x24, 403b8c <error@@Base+0x19cc>
  403b54:	add	x23, x22, x0
  403b58:	cmp	x24, x23
  403b5c:	b.cs	403b94 <error@@Base+0x19d4>  // b.hs, b.nlast
  403b60:	mov	x0, x24
  403b64:	bl	401740 <strlen@plt>
  403b68:	add	x22, x0, #0x1
  403b6c:	add	x22, x24, x22
  403b70:	cmp	x23, x22
  403b74:	b.ls	403b94 <error@@Base+0x19d4>  // b.plast
  403b78:	mov	x0, x22
  403b7c:	bl	406780 <error@@Base+0x45c0>
  403b80:	str	x0, [x25], #8
  403b84:	mov	x24, x22
  403b88:	b	403b48 <error@@Base+0x1988>
  403b8c:	cbz	x0, 403b94 <error@@Base+0x19d4>
  403b90:	cbnz	x22, 403b78 <error@@Base+0x19b8>
  403b94:	add	x19, x21, x19
  403b98:	stur	xzr, [x19, #-8]
  403b9c:	b	4039e4 <error@@Base+0x1824>
  403ba0:	adrp	x0, 428000 <error@@Base+0x25e40>
  403ba4:	ldr	w0, [x0, #1656]
  403ba8:	cmp	w0, w20
  403bac:	b.ge	404214 <error@@Base+0x2054>  // b.tcont
  403bb0:	adrp	x23, 414000 <error@@Base+0x11e40>
  403bb4:	add	x23, x23, #0x8d0
  403bb8:	mov	w24, #0x5                   	// #5
  403bbc:	adrp	x19, 428000 <error@@Base+0x25e40>
  403bc0:	add	x19, x19, #0x678
  403bc4:	ldr	x27, [sp, #104]
  403bc8:	b	4041e8 <error@@Base+0x2028>
  403bcc:	mov	w25, #0x1                   	// #1
  403bd0:	b	405608 <error@@Base+0x3448>
  403bd4:	bl	401970 <abort@plt>
  403bd8:	str	wzr, [x23, #1024]
  403bdc:	b	405608 <error@@Base+0x3448>
  403be0:	str	wzr, [x23, #1028]
  403be4:	b	405608 <error@@Base+0x3448>
  403be8:	str	xzr, [sp, #216]
  403bec:	mov	w2, #0x0                   	// #0
  403bf0:	add	x1, sp, #0xd8
  403bf4:	adrp	x0, 428000 <error@@Base+0x25e40>
  403bf8:	ldr	x0, [x0, #1648]
  403bfc:	bl	401730 <strtoul@plt>
  403c00:	ldr	x1, [sp, #216]
  403c04:	cbz	x1, 403c30 <error@@Base+0x1a70>
  403c08:	adrp	x2, 428000 <error@@Base+0x25e40>
  403c0c:	ldr	x2, [x2, #1648]
  403c10:	cmp	x1, x2
  403c14:	b.eq	403c30 <error@@Base+0x1a70>  // b.none
  403c18:	ldrb	w1, [x1]
  403c1c:	cbnz	w1, 403c30 <error@@Base+0x1a70>
  403c20:	str	w0, [sp, #128]
  403c24:	cmp	w0, #0x0
  403c28:	b.gt	405608 <error@@Base+0x3448>
  403c2c:	bl	402734 <error@@Base+0x574>
  403c30:	bl	402734 <error@@Base+0x574>
  403c34:	adrp	x0, 428000 <error@@Base+0x25e40>
  403c38:	ldr	x0, [x0, #1648]
  403c3c:	bl	401740 <strlen@plt>
  403c40:	mov	x27, x0
  403c44:	ldr	x0, [sp, #96]
  403c48:	cbz	x0, 403cbc <error@@Base+0x1afc>
  403c4c:	ldr	x28, [sp, #96]
  403c50:	str	wzr, [x28, #44]
  403c54:	ldr	x22, [x28, #8]
  403c58:	cbz	x22, 403cfc <error@@Base+0x1b3c>
  403c5c:	mov	w1, #0xa                   	// #10
  403c60:	mov	x0, x22
  403c64:	bl	401930 <strrchr@plt>
  403c68:	cbz	x0, 403c78 <error@@Base+0x1ab8>
  403c6c:	strb	wzr, [x0]
  403c70:	ldr	x22, [x28, #8]
  403c74:	cbz	x22, 403d08 <error@@Base+0x1b48>
  403c78:	adrp	x0, 428000 <error@@Base+0x25e40>
  403c7c:	ldr	x1, [x0, #1648]
  403c80:	add	x27, x1, x27
  403c84:	ldurb	w3, [x27, #-1]
  403c88:	adrp	x0, 413000 <error@@Base+0x10e40>
  403c8c:	add	x0, x0, #0x6f0
  403c90:	adrp	x2, 414000 <error@@Base+0x11e40>
  403c94:	add	x2, x2, #0x638
  403c98:	cmp	w3, #0xa
  403c9c:	csel	x2, x2, x0, eq  // eq = none
  403ca0:	mov	x0, x22
  403ca4:	bl	402368 <error@@Base+0x1a8>
  403ca8:	ldr	x22, [sp, #96]
  403cac:	str	x0, [x22, #8]
  403cb0:	bl	401740 <strlen@plt>
  403cb4:	str	x0, [x22, #16]
  403cb8:	b	405608 <error@@Base+0x3448>
  403cbc:	mov	x0, #0x38                  	// #56
  403cc0:	bl	406520 <error@@Base+0x4360>
  403cc4:	mov	x1, x0
  403cc8:	str	x0, [sp, #96]
  403ccc:	str	xzr, [x0, #8]
  403cd0:	str	xzr, [x0, #16]
  403cd4:	str	xzr, [x0, #24]
  403cd8:	str	xzr, [x0, #32]
  403cdc:	mov	w0, #0x1                   	// #1
  403ce0:	str	w0, [x1, #40]
  403ce4:	str	w0, [x1, #48]
  403ce8:	str	xzr, [x1]
  403cec:	ldr	w0, [sp, #120]
  403cf0:	add	w0, w0, #0x1
  403cf4:	str	w0, [sp, #120]
  403cf8:	b	403c4c <error@@Base+0x1a8c>
  403cfc:	adrp	x22, 414000 <error@@Base+0x11e40>
  403d00:	add	x22, x22, #0x598
  403d04:	b	403c78 <error@@Base+0x1ab8>
  403d08:	adrp	x22, 414000 <error@@Base+0x11e40>
  403d0c:	add	x22, x22, #0x598
  403d10:	b	403c78 <error@@Base+0x1ab8>
  403d14:	str	xzr, [sp, #216]
  403d18:	mov	w2, #0x0                   	// #0
  403d1c:	add	x1, sp, #0xd8
  403d20:	adrp	x0, 428000 <error@@Base+0x25e40>
  403d24:	ldr	x0, [x0, #1648]
  403d28:	bl	401730 <strtoul@plt>
  403d2c:	ldr	x1, [sp, #216]
  403d30:	cbz	x1, 403d5c <error@@Base+0x1b9c>
  403d34:	adrp	x2, 428000 <error@@Base+0x25e40>
  403d38:	ldr	x2, [x2, #1648]
  403d3c:	cmp	x1, x2
  403d40:	b.eq	403d5c <error@@Base+0x1b9c>  // b.none
  403d44:	ldrb	w1, [x1]
  403d48:	cbnz	w1, 403d5c <error@@Base+0x1b9c>
  403d4c:	str	w0, [sp, #124]
  403d50:	cmp	w0, #0x0
  403d54:	b.gt	405608 <error@@Base+0x3448>
  403d58:	bl	402734 <error@@Base+0x574>
  403d5c:	bl	402734 <error@@Base+0x574>
  403d60:	cbnz	x26, 403d70 <error@@Base+0x1bb0>
  403d64:	adrp	x0, 428000 <error@@Base+0x25e40>
  403d68:	ldr	x26, [x0, #1648]
  403d6c:	b	405608 <error@@Base+0x3448>
  403d70:	adrp	x0, 428000 <error@@Base+0x25e40>
  403d74:	ldr	x19, [x0, #1640]
  403d78:	mov	w2, #0x5                   	// #5
  403d7c:	adrp	x1, 414000 <error@@Base+0x11e40>
  403d80:	add	x1, x1, #0x6e0
  403d84:	mov	x0, #0x0                   	// #0
  403d88:	bl	401ac0 <dcgettext@plt>
  403d8c:	mov	x3, x26
  403d90:	adrp	x2, 413000 <error@@Base+0x10e40>
  403d94:	add	x2, x2, #0x410
  403d98:	mov	x1, x0
  403d9c:	mov	x0, x19
  403da0:	bl	401b50 <fprintf@plt>
  403da4:	bl	402734 <error@@Base+0x574>
  403da8:	cbnz	x26, 403dd0 <error@@Base+0x1c10>
  403dac:	adrp	x2, 414000 <error@@Base+0x11e40>
  403db0:	add	x2, x2, #0x700
  403db4:	adrp	x1, 414000 <error@@Base+0x11e40>
  403db8:	add	x1, x1, #0x638
  403dbc:	adrp	x0, 428000 <error@@Base+0x25e40>
  403dc0:	ldr	x0, [x0, #1648]
  403dc4:	bl	402368 <error@@Base+0x1a8>
  403dc8:	mov	x26, x0
  403dcc:	b	405608 <error@@Base+0x3448>
  403dd0:	adrp	x0, 428000 <error@@Base+0x25e40>
  403dd4:	ldr	x19, [x0, #1640]
  403dd8:	mov	w2, #0x5                   	// #5
  403ddc:	adrp	x1, 414000 <error@@Base+0x11e40>
  403de0:	add	x1, x1, #0x6e0
  403de4:	mov	x0, #0x0                   	// #0
  403de8:	bl	401ac0 <dcgettext@plt>
  403dec:	mov	x3, x26
  403df0:	adrp	x2, 413000 <error@@Base+0x10e40>
  403df4:	add	x2, x2, #0x410
  403df8:	mov	x1, x0
  403dfc:	mov	x0, x19
  403e00:	bl	401b50 <fprintf@plt>
  403e04:	bl	402734 <error@@Base+0x574>
  403e08:	mov	x0, #0x38                  	// #56
  403e0c:	bl	406520 <error@@Base+0x4360>
  403e10:	mov	x22, x0
  403e14:	adrp	x0, 428000 <error@@Base+0x25e40>
  403e18:	ldr	x0, [x0, #1648]
  403e1c:	ldrb	w1, [x0]
  403e20:	cmp	w1, #0x2a
  403e24:	b.eq	403e94 <error@@Base+0x1cd4>  // b.none
  403e28:	bl	401740 <strlen@plt>
  403e2c:	add	x27, x0, #0x9
  403e30:	mov	x0, x27
  403e34:	bl	406520 <error@@Base+0x4360>
  403e38:	str	x0, [x22, #8]
  403e3c:	adrp	x1, 428000 <error@@Base+0x25e40>
  403e40:	ldr	x3, [x1, #1648]
  403e44:	adrp	x2, 414000 <error@@Base+0x11e40>
  403e48:	add	x2, x2, #0x708
  403e4c:	mov	x1, x27
  403e50:	bl	4017f0 <snprintf@plt>
  403e54:	mov	w0, #0x1                   	// #1
  403e58:	str	w0, [x22, #48]
  403e5c:	sub	x27, x27, #0x1
  403e60:	str	x27, [x22, #16]
  403e64:	str	xzr, [x22, #24]
  403e68:	str	xzr, [x22, #32]
  403e6c:	ldr	x0, [sp, #96]
  403e70:	str	x0, [x22]
  403e74:	str	wzr, [x22, #40]
  403e78:	mov	w0, #0x1                   	// #1
  403e7c:	str	w0, [x22, #44]
  403e80:	ldr	w0, [sp, #120]
  403e84:	add	w0, w0, #0x1
  403e88:	str	w0, [sp, #120]
  403e8c:	str	x22, [sp, #96]
  403e90:	b	405608 <error@@Base+0x3448>
  403e94:	bl	401740 <strlen@plt>
  403e98:	add	x27, x0, #0x2
  403e9c:	mov	x0, x27
  403ea0:	bl	406520 <error@@Base+0x4360>
  403ea4:	str	x0, [x22, #8]
  403ea8:	adrp	x1, 428000 <error@@Base+0x25e40>
  403eac:	ldr	x3, [x1, #1648]
  403eb0:	adrp	x2, 414000 <error@@Base+0x11e40>
  403eb4:	add	x2, x2, #0x718
  403eb8:	mov	x1, x27
  403ebc:	bl	4017f0 <snprintf@plt>
  403ec0:	str	wzr, [x22, #48]
  403ec4:	b	403e5c <error@@Base+0x1c9c>
  403ec8:	mov	x0, #0x38                  	// #56
  403ecc:	bl	406520 <error@@Base+0x4360>
  403ed0:	mov	x27, x0
  403ed4:	adrp	x0, 428000 <error@@Base+0x25e40>
  403ed8:	ldr	x28, [x0, #1648]
  403edc:	mov	x0, x28
  403ee0:	bl	401740 <strlen@plt>
  403ee4:	str	x0, [sp, #152]
  403ee8:	ldrb	w1, [x28]
  403eec:	cbz	w1, 403f00 <error@@Base+0x1d40>
  403ef0:	add	x1, x28, w0, sxtw
  403ef4:	ldurb	w1, [x1, #-1]
  403ef8:	cmp	w1, #0xa
  403efc:	b.eq	403f28 <error@@Base+0x1d68>  // b.none
  403f00:	adrp	x2, 414000 <error@@Base+0x11e40>
  403f04:	add	x2, x2, #0x638
  403f08:	adrp	x1, 413000 <error@@Base+0x10e40>
  403f0c:	add	x1, x1, #0x6f0
  403f10:	mov	x0, x28
  403f14:	bl	402368 <error@@Base+0x1a8>
  403f18:	adrp	x1, 428000 <error@@Base+0x25e40>
  403f1c:	str	x0, [x1, #1648]
  403f20:	ldr	w0, [sp, #152]
  403f24:	add	w0, w0, #0x1
  403f28:	adrp	x1, 428000 <error@@Base+0x25e40>
  403f2c:	ldr	x1, [x1, #1648]
  403f30:	str	x1, [x27, #8]
  403f34:	sxtw	x0, w0
  403f38:	str	x0, [x27, #16]
  403f3c:	str	xzr, [x27, #24]
  403f40:	str	xzr, [x27, #32]
  403f44:	str	wzr, [x27, #40]
  403f48:	str	wzr, [x27, #48]
  403f4c:	str	wzr, [x27, #44]
  403f50:	cmp	w22, #0x65
  403f54:	b.eq	403f68 <error@@Base+0x1da8>  // b.none
  403f58:	ldr	x0, [sp, #144]
  403f5c:	str	x0, [x27]
  403f60:	str	x27, [sp, #144]
  403f64:	b	405608 <error@@Base+0x3448>
  403f68:	ldr	x0, [sp, #96]
  403f6c:	str	x0, [x27]
  403f70:	ldr	w0, [sp, #120]
  403f74:	add	w0, w0, #0x1
  403f78:	str	w0, [sp, #120]
  403f7c:	str	x27, [sp, #96]
  403f80:	b	405608 <error@@Base+0x3448>
  403f84:	bl	402778 <error@@Base+0x5b8>
  403f88:	mov	w0, #0x0                   	// #0
  403f8c:	bl	401760 <exit@plt>
  403f90:	ldr	x0, [sp, #104]
  403f94:	cbnz	x0, 403fa8 <error@@Base+0x1de8>
  403f98:	adrp	x0, 428000 <error@@Base+0x25e40>
  403f9c:	ldr	x0, [x0, #1648]
  403fa0:	str	x0, [sp, #104]
  403fa4:	b	405608 <error@@Base+0x3448>
  403fa8:	adrp	x0, 428000 <error@@Base+0x25e40>
  403fac:	ldr	x19, [x0, #1640]
  403fb0:	mov	w2, #0x5                   	// #5
  403fb4:	adrp	x1, 414000 <error@@Base+0x11e40>
  403fb8:	add	x1, x1, #0x720
  403fbc:	mov	x0, #0x0                   	// #0
  403fc0:	bl	401ac0 <dcgettext@plt>
  403fc4:	adrp	x2, 413000 <error@@Base+0x10e40>
  403fc8:	add	x2, x2, #0x410
  403fcc:	mov	x1, x0
  403fd0:	mov	x0, x19
  403fd4:	bl	401b50 <fprintf@plt>
  403fd8:	bl	402734 <error@@Base+0x574>
  403fdc:	str	wzr, [x23, #1032]
  403fe0:	b	405608 <error@@Base+0x3448>
  403fe4:	adrp	x0, 428000 <error@@Base+0x25e40>
  403fe8:	mov	w1, #0x1                   	// #1
  403fec:	str	w1, [x0, #1688]
  403ff0:	b	405608 <error@@Base+0x3448>
  403ff4:	adrp	x0, 428000 <error@@Base+0x25e40>
  403ff8:	mov	w1, #0x1                   	// #1
  403ffc:	str	w1, [x0, #1684]
  404000:	b	405608 <error@@Base+0x3448>
  404004:	mov	w0, #0x1                   	// #1
  404008:	str	w0, [sp, #132]
  40400c:	b	405608 <error@@Base+0x3448>
  404010:	mov	w0, #0x1                   	// #1
  404014:	str	w0, [sp, #112]
  404018:	b	405608 <error@@Base+0x3448>
  40401c:	adrp	x0, 428000 <error@@Base+0x25e40>
  404020:	ldr	x0, [x0, #1696]
  404024:	cbz	x0, 40404c <error@@Base+0x1e8c>
  404028:	mov	w2, #0x5                   	// #5
  40402c:	adrp	x1, 414000 <error@@Base+0x11e40>
  404030:	add	x1, x1, #0x748
  404034:	mov	x0, #0x0                   	// #0
  404038:	bl	401ac0 <dcgettext@plt>
  40403c:	adrp	x1, 428000 <error@@Base+0x25e40>
  404040:	ldr	x1, [x1, #1648]
  404044:	bl	40224c <error@@Base+0x8c>
  404048:	b	405608 <error@@Base+0x3448>
  40404c:	mov	x0, #0x40                  	// #64
  404050:	bl	406520 <error@@Base+0x4360>
  404054:	adrp	x1, 428000 <error@@Base+0x25e40>
  404058:	str	x0, [x1, #1696]
  40405c:	mov	w2, #0xa                   	// #10
  404060:	adrp	x1, 428000 <error@@Base+0x25e40>
  404064:	ldr	x1, [x1, #1648]
  404068:	bl	412ec4 <error@@Base+0x10d04>
  40406c:	mov	w22, w0
  404070:	cbz	w0, 405608 <error@@Base+0x3448>
  404074:	adrp	x20, 428000 <error@@Base+0x25e40>
  404078:	add	x20, x20, #0x690
  40407c:	mov	x3, #0x0                   	// #0
  404080:	mov	x2, #0x0                   	// #0
  404084:	ldr	x1, [x20, #16]
  404088:	bl	412fb8 <error@@Base+0x10df8>
  40408c:	sxtw	x21, w0
  404090:	mov	x0, x21
  404094:	bl	406520 <error@@Base+0x4360>
  404098:	mov	x19, x0
  40409c:	mov	x3, x21
  4040a0:	mov	x2, x0
  4040a4:	ldr	x1, [x20, #16]
  4040a8:	mov	w0, w22
  4040ac:	bl	412fb8 <error@@Base+0x10df8>
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4040b8:	add	x1, x1, #0x780
  4040bc:	mov	x0, #0x0                   	// #0
  4040c0:	bl	401ac0 <dcgettext@plt>
  4040c4:	mov	x2, x19
  4040c8:	adrp	x1, 428000 <error@@Base+0x25e40>
  4040cc:	ldr	x1, [x1, #1648]
  4040d0:	bl	4022dc <error@@Base+0x11c>
  4040d4:	adrp	x0, 428000 <error@@Base+0x25e40>
  4040d8:	ldr	x1, [x0, #1648]
  4040dc:	adrp	x0, 428000 <error@@Base+0x25e40>
  4040e0:	str	x1, [x0, #1704]
  4040e4:	b	405608 <error@@Base+0x3448>
  4040e8:	mov	x0, #0x18                  	// #24
  4040ec:	bl	406520 <error@@Base+0x4360>
  4040f0:	adrp	x1, 428000 <error@@Base+0x25e40>
  4040f4:	ldr	x1, [x1, #1648]
  4040f8:	str	x1, [x0, #8]
  4040fc:	ldr	x1, [sp, #240]
  404100:	str	x1, [x0]
  404104:	mov	w1, #0x1                   	// #1
  404108:	str	w1, [x0, #16]
  40410c:	str	x0, [sp, #240]
  404110:	b	405608 <error@@Base+0x3448>
  404114:	adrp	x2, 414000 <error@@Base+0x11e40>
  404118:	add	x2, x2, #0x7a8
  40411c:	adrp	x1, 414000 <error@@Base+0x11e40>
  404120:	add	x1, x1, #0x668
  404124:	adrp	x0, 414000 <error@@Base+0x11e40>
  404128:	add	x0, x0, #0x7b0
  40412c:	bl	401b00 <printf@plt>
  404130:	adrp	x0, 414000 <error@@Base+0x11e40>
  404134:	add	x0, x0, #0x638
  404138:	bl	4019a0 <puts@plt>
  40413c:	mov	w2, #0x5                   	// #5
  404140:	adrp	x1, 414000 <error@@Base+0x11e40>
  404144:	add	x1, x1, #0x7d0
  404148:	mov	x0, #0x0                   	// #0
  40414c:	bl	401ac0 <dcgettext@plt>
  404150:	adrp	x1, 414000 <error@@Base+0x11e40>
  404154:	add	x1, x1, #0x8c8
  404158:	bl	401b00 <printf@plt>
  40415c:	mov	w0, #0x0                   	// #0
  404160:	bl	401760 <exit@plt>
  404164:	str	xzr, [sp, #216]
  404168:	mov	w2, #0x0                   	// #0
  40416c:	add	x1, sp, #0xd8
  404170:	adrp	x0, 428000 <error@@Base+0x25e40>
  404174:	ldr	x0, [x0, #1648]
  404178:	bl	401730 <strtoul@plt>
  40417c:	ldr	x1, [sp, #216]
  404180:	cbz	x1, 4041ac <error@@Base+0x1fec>
  404184:	adrp	x2, 428000 <error@@Base+0x25e40>
  404188:	ldr	x2, [x2, #1648]
  40418c:	cmp	x1, x2
  404190:	b.eq	4041ac <error@@Base+0x1fec>  // b.none
  404194:	ldrb	w1, [x1]
  404198:	cbnz	w1, 4041ac <error@@Base+0x1fec>
  40419c:	str	w0, [sp, #136]
  4041a0:	cmp	w0, #0x0
  4041a4:	b.gt	405608 <error@@Base+0x3448>
  4041a8:	bl	402734 <error@@Base+0x574>
  4041ac:	bl	402734 <error@@Base+0x574>
  4041b0:	mov	w0, #0x1                   	// #1
  4041b4:	adrp	x1, 428000 <error@@Base+0x25e40>
  4041b8:	str	w0, [x1, #1680]
  4041bc:	str	w0, [sp, #112]
  4041c0:	b	405608 <error@@Base+0x3448>
  4041c4:	bl	402734 <error@@Base+0x574>
  4041c8:	ldr	x27, [x21, w0, sxtw #3]
  4041cc:	b	4041d4 <error@@Base+0x2014>
  4041d0:	ldr	x26, [x21, w0, sxtw #3]
  4041d4:	ldr	w0, [x19]
  4041d8:	add	w0, w0, #0x1
  4041dc:	str	w0, [x19]
  4041e0:	cmp	w0, w20
  4041e4:	b.ge	404210 <error@@Base+0x2050>  // b.tcont
  4041e8:	cbz	x27, 4041c8 <error@@Base+0x2008>
  4041ec:	cbz	x26, 4041d0 <error@@Base+0x2010>
  4041f0:	mov	w2, w24
  4041f4:	mov	x1, x23
  4041f8:	mov	x0, #0x0                   	// #0
  4041fc:	bl	401ac0 <dcgettext@plt>
  404200:	ldrsw	x1, [x19]
  404204:	ldr	x1, [x21, x1, lsl #3]
  404208:	bl	4021c0 <error@@Base>
  40420c:	b	4041d4 <error@@Base+0x2014>
  404210:	str	x27, [sp, #104]
  404214:	ldr	x0, [sp, #104]
  404218:	cbz	x0, 4042a0 <error@@Base+0x20e0>
  40421c:	cbz	x26, 4042b4 <error@@Base+0x20f4>
  404220:	cbnz	w25, 4042cc <error@@Base+0x210c>
  404224:	ldr	w0, [sp, #112]
  404228:	cbnz	w0, 4042e8 <error@@Base+0x2128>
  40422c:	add	x4, sp, #0x100
  404230:	add	x3, sp, #0x108
  404234:	adrp	x2, 402000 <wcrtomb@plt+0x490>
  404238:	add	x2, x2, #0x4d4
  40423c:	add	x1, sp, #0xe4
  404240:	mov	x0, x26
  404244:	bl	402d50 <error@@Base+0xb90>
  404248:	cbz	x0, 4042e0 <error@@Base+0x2120>
  40424c:	add	x2, sp, #0xe0
  404250:	ldr	w1, [sp, #228]
  404254:	bl	403608 <error@@Base+0x1448>
  404258:	mov	x28, x0
  40425c:	ldr	w1, [sp, #224]
  404260:	str	w1, [sp, #160]
  404264:	str	x0, [sp, #144]
  404268:	mov	x24, x0
  40426c:	mov	x23, #0x0                   	// #0
  404270:	mov	w26, #0x0                   	// #0
  404274:	mov	w20, #0x0                   	// #0
  404278:	adrp	x27, 414000 <error@@Base+0x11e40>
  40427c:	add	x27, x27, #0x9a8
  404280:	adrp	x0, 413000 <error@@Base+0x10e40>
  404284:	add	x0, x0, #0x660
  404288:	str	w25, [sp, #152]
  40428c:	mov	w25, w1
  404290:	str	w22, [sp, #176]
  404294:	str	x28, [sp, #168]
  404298:	mov	x28, x0
  40429c:	b	404484 <error@@Base+0x22c4>
  4042a0:	mov	w2, #0x5                   	// #5
  4042a4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4042a8:	add	x1, x1, #0x8f8
  4042ac:	bl	401ac0 <dcgettext@plt>
  4042b0:	bl	4022dc <error@@Base+0x11c>
  4042b4:	mov	w2, #0x5                   	// #5
  4042b8:	adrp	x1, 414000 <error@@Base+0x11e40>
  4042bc:	add	x1, x1, #0x938
  4042c0:	mov	x0, #0x0                   	// #0
  4042c4:	bl	401ac0 <dcgettext@plt>
  4042c8:	bl	4022dc <error@@Base+0x11c>
  4042cc:	mov	x1, x26
  4042d0:	adrp	x0, 414000 <error@@Base+0x11e40>
  4042d4:	add	x0, x0, #0x970
  4042d8:	bl	401b00 <printf@plt>
  4042dc:	b	404224 <error@@Base+0x2064>
  4042e0:	ldr	x0, [sp, #264]
  4042e4:	bl	402460 <error@@Base+0x2a0>
  4042e8:	add	x4, sp, #0x100
  4042ec:	add	x3, sp, #0x108
  4042f0:	mov	x2, #0x0                   	// #0
  4042f4:	add	x1, sp, #0xe4
  4042f8:	mov	x0, x26
  4042fc:	bl	402d50 <error@@Base+0xb90>
  404300:	cbnz	x0, 40424c <error@@Base+0x208c>
  404304:	mov	w2, #0x5                   	// #5
  404308:	adrp	x1, 414000 <error@@Base+0x11e40>
  40430c:	add	x1, x1, #0x990
  404310:	bl	401ac0 <dcgettext@plt>
  404314:	ldr	x1, [sp, #264]
  404318:	bl	40224c <error@@Base+0x8c>
  40431c:	mov	w0, #0x0                   	// #0
  404320:	bl	401760 <exit@plt>
  404324:	mov	x22, x24
  404328:	ldr	w0, [x24, #8]
  40432c:	cmp	w0, #0x0
  404330:	b.le	404490 <error@@Base+0x22d0>
  404334:	mov	w19, #0x0                   	// #0
  404338:	b	4043a4 <error@@Base+0x21e4>
  40433c:	ldrb	w2, [x20, w21, sxtw]
  404340:	sub	w1, w2, #0x9
  404344:	and	w1, w1, #0xff
  404348:	cmp	w2, #0x2c
  40434c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404350:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  404354:	b.ls	4043fc <error@@Base+0x223c>  // b.plast
  404358:	add	w2, w21, #0x1
  40435c:	sxtw	x2, w2
  404360:	mov	w1, w2
  404364:	ldrb	w4, [x20, x2]
  404368:	add	x2, x2, #0x1
  40436c:	sub	w3, w4, #0x9
  404370:	and	w3, w3, #0xff
  404374:	cmp	w4, #0x2c
  404378:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40437c:	ccmp	w3, #0x1, #0x0, ne  // ne = any
  404380:	b.hi	404360 <error@@Base+0x21a0>  // b.pmore
  404384:	sub	w1, w1, w21
  404388:	bl	402410 <error@@Base+0x250>
  40438c:	str	x0, [x23, #8]
  404390:	mov	w19, w21
  404394:	add	w19, w19, #0x1
  404398:	ldr	w0, [x22, #8]
  40439c:	cmp	w19, w0
  4043a0:	b.ge	404490 <error@@Base+0x22d0>  // b.tcont
  4043a4:	ldr	x20, [x22]
  4043a8:	mov	x2, #0x5                   	// #5
  4043ac:	add	x1, x20, w19, sxtw
  4043b0:	mov	x0, x27
  4043b4:	bl	401880 <strncmp@plt>
  4043b8:	cbnz	w0, 404394 <error@@Base+0x21d4>
  4043bc:	add	w21, w19, #0x5
  4043c0:	add	x0, x20, w21, sxtw
  4043c4:	ldrb	w1, [x20, w21, sxtw]
  4043c8:	cmp	w1, #0x20
  4043cc:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4043d0:	b.ne	40433c <error@@Base+0x217c>  // b.any
  4043d4:	add	w1, w19, #0x6
  4043d8:	sxtw	x1, w1
  4043dc:	mov	w21, w1
  4043e0:	add	x0, x20, x1
  4043e4:	ldrb	w2, [x20, x1]
  4043e8:	add	x1, x1, #0x1
  4043ec:	cmp	w2, #0x20
  4043f0:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  4043f4:	b.eq	4043dc <error@@Base+0x221c>  // b.none
  4043f8:	b	40433c <error@@Base+0x217c>
  4043fc:	mov	w1, w21
  404400:	b	404384 <error@@Base+0x21c4>
  404404:	mov	x0, #0x30                  	// #48
  404408:	bl	406520 <error@@Base+0x4360>
  40440c:	str	x23, [x0]
  404410:	str	xzr, [x0, #8]
  404414:	str	w26, [x0, #16]
  404418:	str	wzr, [x0, #20]
  40441c:	str	xzr, [x0, #24]
  404420:	str	xzr, [x0, #32]
  404424:	str	xzr, [x0, #40]
  404428:	cbz	x23, 40443c <error@@Base+0x227c>
  40442c:	str	w26, [x23, #20]
  404430:	ldr	x1, [x23, #40]
  404434:	cbz	x1, 40443c <error@@Base+0x227c>
  404438:	str	w26, [x1, #20]
  40443c:	mov	x23, x0
  404440:	mov	w20, #0x1                   	// #1
  404444:	b	4044ac <error@@Base+0x22ec>
  404448:	ldr	x0, [x19, #40]
  40444c:	str	x0, [x23, #24]
  404450:	ldr	x0, [x23, #24]
  404454:	cbz	x0, 40447c <error@@Base+0x22bc>
  404458:	ldr	x0, [x19]
  40445c:	ldrb	w1, [x0]
  404460:	sub	w0, w1, #0x9
  404464:	and	w0, w0, #0xff
  404468:	cmp	w1, #0x20
  40446c:	mov	w2, #0x2a                  	// #42
  404470:	ccmp	w1, w2, #0x4, ne  // ne = any
  404474:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  404478:	b.hi	4044c4 <error@@Base+0x2304>  // b.pmore
  40447c:	add	w26, w26, #0x1
  404480:	add	x24, x24, #0x28
  404484:	cmp	w25, w26
  404488:	b.le	404520 <error@@Base+0x2360>
  40448c:	cbnz	w20, 404324 <error@@Base+0x2164>
  404490:	mov	x19, x24
  404494:	ldr	x0, [x24]
  404498:	ldrb	w0, [x0]
  40449c:	cmp	w0, #0x1f
  4044a0:	b.eq	404404 <error@@Base+0x2244>  // b.none
  4044a4:	cbz	x23, 404518 <error@@Base+0x2358>
  4044a8:	mov	w20, #0x0                   	// #0
  4044ac:	mov	x2, #0x7                   	// #7
  4044b0:	ldr	x1, [x19]
  4044b4:	mov	x0, x28
  4044b8:	bl	401880 <strncmp@plt>
  4044bc:	cbnz	w0, 404450 <error@@Base+0x2290>
  4044c0:	b	404448 <error@@Base+0x2288>
  4044c4:	mov	x0, #0x18                  	// #24
  4044c8:	bl	406520 <error@@Base+0x4360>
  4044cc:	mov	x21, x0
  4044d0:	add	w0, w26, #0x1
  4044d4:	str	w0, [x21, #16]
  4044d8:	str	xzr, [x21]
  4044dc:	str	wzr, [x21, #20]
  4044e0:	ldr	w1, [x19, #8]
  4044e4:	ldr	x0, [x19]
  4044e8:	bl	402410 <error@@Base+0x250>
  4044ec:	str	x0, [x21, #8]
  4044f0:	ldr	x0, [x23, #32]
  4044f4:	cbz	x0, 404510 <error@@Base+0x2350>
  4044f8:	ldr	x0, [x23, #40]
  4044fc:	str	x21, [x0]
  404500:	ldr	x0, [x23, #40]
  404504:	str	w26, [x0, #20]
  404508:	str	x21, [x23, #40]
  40450c:	b	40447c <error@@Base+0x22bc>
  404510:	str	x21, [x23, #32]
  404514:	b	404508 <error@@Base+0x2348>
  404518:	mov	w20, #0x0                   	// #0
  40451c:	b	40447c <error@@Base+0x22bc>
  404520:	ldr	w25, [sp, #152]
  404524:	ldr	w22, [sp, #176]
  404528:	ldr	x28, [sp, #168]
  40452c:	str	x23, [sp, #152]
  404530:	cbz	x23, 404548 <error@@Base+0x2388>
  404534:	ldr	w1, [sp, #160]
  404538:	str	w1, [x23, #20]
  40453c:	ldr	x0, [x23, #40]
  404540:	cbz	x0, 404548 <error@@Base+0x2388>
  404544:	str	w1, [x0, #20]
  404548:	ldr	w0, [sp, #112]
  40454c:	cbnz	w0, 4045cc <error@@Base+0x240c>
  404550:	adrp	x0, 428000 <error@@Base+0x25e40>
  404554:	ldr	x0, [x0, #1696]
  404558:	cbz	x0, 4045cc <error@@Base+0x240c>
  40455c:	ldr	x21, [sp, #152]
  404560:	adrp	x20, 428000 <error@@Base+0x25e40>
  404564:	add	x20, x20, #0x690
  404568:	mov	x23, #0x18                  	// #24
  40456c:	b	4045bc <error@@Base+0x23fc>
  404570:	mov	x0, x23
  404574:	bl	406520 <error@@Base+0x4360>
  404578:	ldr	x1, [x19, #8]
  40457c:	str	x1, [x0, #8]
  404580:	ldr	x1, [sp, #240]
  404584:	str	x1, [x0]
  404588:	str	wzr, [x0, #16]
  40458c:	str	x0, [sp, #240]
  404590:	ldr	x19, [x19]
  404594:	cbz	x19, 4045b8 <error@@Base+0x23f8>
  404598:	mov	w4, #0x0                   	// #0
  40459c:	mov	x3, #0x0                   	// #0
  4045a0:	mov	x2, #0x0                   	// #0
  4045a4:	ldr	x1, [x19, #8]
  4045a8:	ldr	x0, [x20, #16]
  4045ac:	bl	413090 <error@@Base+0x10ed0>
  4045b0:	cbnz	w0, 404590 <error@@Base+0x23d0>
  4045b4:	b	404570 <error@@Base+0x23b0>
  4045b8:	ldr	x21, [x21]
  4045bc:	cbz	x21, 4045cc <error@@Base+0x240c>
  4045c0:	ldr	x19, [x21, #32]
  4045c4:	cbnz	x19, 404598 <error@@Base+0x23d8>
  4045c8:	b	4045b8 <error@@Base+0x23f8>
  4045cc:	adrp	x0, 428000 <error@@Base+0x25e40>
  4045d0:	ldr	w0, [x0, #1680]
  4045d4:	cbnz	w0, 404724 <error@@Base+0x2564>
  4045d8:	ldr	x19, [sp, #104]
  4045dc:	mov	x0, x19
  4045e0:	bl	401740 <strlen@plt>
  4045e4:	mov	x2, x19
  4045e8:	add	x0, x19, x0
  4045ec:	cmp	x0, x2
  4045f0:	b.ls	404608 <error@@Base+0x2448>  // b.plast
  4045f4:	ldurb	w1, [x0, #-1]
  4045f8:	cmp	w1, #0x2f
  4045fc:	b.eq	404608 <error@@Base+0x2448>  // b.none
  404600:	sub	x0, x0, #0x1
  404604:	b	4045ec <error@@Base+0x242c>
  404608:	bl	406780 <error@@Base+0x45c0>
  40460c:	mov	x19, x0
  404610:	bl	401740 <strlen@plt>
  404614:	mov	x21, x0
  404618:	mov	w20, w0
  40461c:	cmp	w0, #0x3
  404620:	b.ls	4046c4 <error@@Base+0x2504>  // b.plast
  404624:	and	x23, x0, #0xffffffff
  404628:	sub	x23, x23, #0x3
  40462c:	add	x23, x19, x23
  404630:	adrp	x1, 414000 <error@@Base+0x11e40>
  404634:	add	x1, x1, #0x528
  404638:	mov	x0, x23
  40463c:	bl	4019f0 <strcmp@plt>
  404640:	cbnz	w0, 40467c <error@@Base+0x24bc>
  404644:	sub	w20, w21, #0x3
  404648:	strb	wzr, [x19, w20, uxtw]
  40464c:	cmp	w20, #0x5
  404650:	b.ls	4046f4 <error@@Base+0x2534>  // b.plast
  404654:	mov	w0, w20
  404658:	sub	x0, x0, #0x5
  40465c:	adrp	x1, 414000 <error@@Base+0x11e40>
  404660:	add	x1, x1, #0x9b0
  404664:	add	x0, x19, x0
  404668:	bl	4019f0 <strcmp@plt>
  40466c:	cbnz	w0, 4046fc <error@@Base+0x253c>
  404670:	sub	w20, w20, #0x5
  404674:	strb	wzr, [x19, x20]
  404678:	b	404730 <error@@Base+0x2570>
  40467c:	adrp	x1, 414000 <error@@Base+0x11e40>
  404680:	add	x1, x1, #0x530
  404684:	mov	x0, x23
  404688:	bl	4019f0 <strcmp@plt>
  40468c:	cbnz	w0, 40555c <error@@Base+0x339c>
  404690:	sub	w20, w21, #0x3
  404694:	strb	wzr, [x19, w20, uxtw]
  404698:	b	40464c <error@@Base+0x248c>
  40469c:	and	x0, x21, #0xffffffff
  4046a0:	sub	x0, x0, #0x3
  4046a4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4046a8:	add	x1, x1, #0x540
  4046ac:	add	x0, x19, x0
  4046b0:	bl	4019f0 <strcmp@plt>
  4046b4:	cbnz	w0, 4046c4 <error@@Base+0x2504>
  4046b8:	sub	w20, w21, #0x3
  4046bc:	strb	wzr, [x19, w20, uxtw]
  4046c0:	b	40464c <error@@Base+0x248c>
  4046c4:	cmp	w21, #0x5
  4046c8:	b.ls	4046f4 <error@@Base+0x2534>  // b.plast
  4046cc:	and	x0, x21, #0xffffffff
  4046d0:	sub	x0, x0, #0x5
  4046d4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4046d8:	add	x1, x1, #0x548
  4046dc:	add	x0, x19, x0
  4046e0:	bl	4019f0 <strcmp@plt>
  4046e4:	cbnz	w0, 404654 <error@@Base+0x2494>
  4046e8:	sub	w20, w21, #0x5
  4046ec:	strb	wzr, [x19, w20, uxtw]
  4046f0:	b	40464c <error@@Base+0x248c>
  4046f4:	cmp	w20, #0x4
  4046f8:	b.ls	404730 <error@@Base+0x2570>  // b.plast
  4046fc:	mov	w0, w20
  404700:	sub	x0, x0, #0x4
  404704:	adrp	x1, 414000 <error@@Base+0x11e40>
  404708:	add	x1, x1, #0x9b8
  40470c:	add	x0, x19, x0
  404710:	bl	4019f0 <strcmp@plt>
  404714:	cbnz	w0, 404730 <error@@Base+0x2570>
  404718:	sub	w20, w20, #0x4
  40471c:	strb	wzr, [x19, x20]
  404720:	b	404730 <error@@Base+0x2570>
  404724:	ldr	x0, [sp, #104]
  404728:	bl	406780 <error@@Base+0x45c0>
  40472c:	mov	x19, x0
  404730:	adrp	x0, 428000 <error@@Base+0x25e40>
  404734:	ldr	w0, [x0, #1680]
  404738:	cbnz	w0, 40481c <error@@Base+0x265c>
  40473c:	cbnz	w25, 404800 <error@@Base+0x2640>
  404740:	mov	x4, #0x0                   	// #0
  404744:	add	x3, sp, #0xd8
  404748:	mov	x2, #0x0                   	// #0
  40474c:	add	x1, sp, #0xfc
  404750:	ldr	x0, [sp, #104]
  404754:	bl	402d50 <error@@Base+0xb90>
  404758:	cbz	x0, 404814 <error@@Base+0x2654>
  40475c:	add	x2, sp, #0xf8
  404760:	ldr	w1, [sp, #252]
  404764:	bl	403608 <error@@Base+0x1448>
  404768:	ldr	w20, [sp, #112]
  40476c:	mov	w4, w20
  404770:	add	x3, sp, #0xe8
  404774:	add	x2, sp, #0xf0
  404778:	ldr	w1, [sp, #248]
  40477c:	bl	402e38 <error@@Base+0xc78>
  404780:	cbnz	w20, 40553c <error@@Base+0x337c>
  404784:	ldr	x1, [sp, #96]
  404788:	cbz	x1, 404824 <error@@Base+0x2664>
  40478c:	ldr	x0, [sp, #232]
  404790:	cbz	x0, 40489c <error@@Base+0x26dc>
  404794:	str	xzr, [sp, #192]
  404798:	str	xzr, [sp, #200]
  40479c:	str	xzr, [sp, #208]
  4047a0:	str	xzr, [sp, #216]
  4047a4:	add	x4, sp, #0xc8
  4047a8:	add	x3, sp, #0xc0
  4047ac:	add	x2, sp, #0xd8
  4047b0:	add	x1, sp, #0xd0
  4047b4:	ldr	x0, [x0, #8]
  4047b8:	bl	401f24 <wcrtomb@plt+0x3b4>
  4047bc:	ldr	x1, [sp, #208]
  4047c0:	cbz	x1, 4047e4 <error@@Base+0x2624>
  4047c4:	ldrb	w0, [x1]
  4047c8:	cmp	w0, #0x2a
  4047cc:	b.eq	4048ac <error@@Base+0x26ec>  // b.none
  4047d0:	mov	x1, x19
  4047d4:	ldr	x0, [sp, #96]
  4047d8:	bl	4033a4 <error@@Base+0x11e4>
  4047dc:	ldr	x0, [sp, #208]
  4047e0:	bl	401a20 <free@plt>
  4047e4:	ldr	x1, [sp, #192]
  4047e8:	cbz	x1, 404830 <error@@Base+0x2670>
  4047ec:	ldr	x0, [sp, #96]
  4047f0:	bl	40353c <error@@Base+0x137c>
  4047f4:	ldr	x0, [sp, #192]
  4047f8:	bl	401a20 <free@plt>
  4047fc:	b	404830 <error@@Base+0x2670>
  404800:	ldr	x1, [sp, #104]
  404804:	adrp	x0, 414000 <error@@Base+0x11e40>
  404808:	add	x0, x0, #0x9c0
  40480c:	bl	401b00 <printf@plt>
  404810:	b	404740 <error@@Base+0x2580>
  404814:	ldr	x0, [sp, #216]
  404818:	bl	402460 <error@@Base+0x2a0>
  40481c:	mov	x0, #0x0                   	// #0
  404820:	b	404768 <error@@Base+0x25a8>
  404824:	ldr	x1, [sp, #232]
  404828:	str	x1, [sp, #96]
  40482c:	str	w0, [sp, #120]
  404830:	mov	x1, x19
  404834:	ldr	x0, [sp, #96]
  404838:	bl	4032b8 <error@@Base+0x10f8>
  40483c:	adrp	x0, 428000 <error@@Base+0x25e40>
  404840:	ldr	w0, [x0, #1624]
  404844:	cbnz	w0, 4048b8 <error@@Base+0x26f8>
  404848:	ldr	x0, [sp, #240]
  40484c:	cbz	x0, 404c24 <error@@Base+0x2a64>
  404850:	ldr	x0, [sp, #96]
  404854:	cbz	x0, 404c5c <error@@Base+0x2a9c>
  404858:	ldr	w0, [sp, #120]
  40485c:	cmp	w0, #0x0
  404860:	b.le	404870 <error@@Base+0x26b0>
  404864:	ldr	x0, [sp, #96]
  404868:	ldr	x0, [x0, #24]
  40486c:	cbz	x0, 404c8c <error@@Base+0x2acc>
  404870:	ldr	w1, [sp, #112]
  404874:	mov	w0, w1
  404878:	ldr	x2, [sp, #152]
  40487c:	str	x2, [sp, #112]
  404880:	mov	w26, #0x1                   	// #1
  404884:	mov	w19, #0x0                   	// #0
  404888:	cbnz	w1, 4054fc <error@@Base+0x333c>
  40488c:	str	w25, [sp, #124]
  404890:	ldr	w27, [sp, #120]
  404894:	str	w22, [sp, #104]
  404898:	b	404ec0 <error@@Base+0x2d00>
  40489c:	mov	x1, x19
  4048a0:	ldr	x0, [sp, #96]
  4048a4:	bl	4033a4 <error@@Base+0x11e4>
  4048a8:	b	404830 <error@@Base+0x2670>
  4048ac:	ldr	x0, [sp, #96]
  4048b0:	bl	4033a4 <error@@Base+0x11e4>
  4048b4:	b	4047dc <error@@Base+0x261c>
  4048b8:	adrp	x0, 414000 <error@@Base+0x11e40>
  4048bc:	add	x0, x0, #0x9e0
  4048c0:	bl	401b30 <getenv@plt>
  4048c4:	cbnz	x0, 404848 <error@@Base+0x2688>
  4048c8:	ldr	w1, [sp, #136]
  4048cc:	cmn	w1, #0x1
  4048d0:	mov	w0, #0x4f                  	// #79
  4048d4:	csel	w0, w1, w0, ne  // ne = any
  4048d8:	sxtw	x0, w0
  4048dc:	str	x0, [sp, #136]
  4048e0:	ldr	x24, [sp, #96]
  4048e4:	adrp	x0, 428000 <error@@Base+0x25e40>
  4048e8:	add	x27, x0, #0x690
  4048ec:	str	w25, [sp, #168]
  4048f0:	str	w22, [sp, #180]
  4048f4:	str	x28, [sp, #184]
  4048f8:	b	404b18 <error@@Base+0x2958>
  4048fc:	ldr	x19, [x24, #24]
  404900:	adrp	x20, 414000 <error@@Base+0x11e40>
  404904:	add	x20, x20, #0x9f8
  404908:	cbz	x19, 404960 <error@@Base+0x27a0>
  40490c:	ldr	x0, [x24, #32]
  404910:	cmp	x19, x0
  404914:	b.eq	404960 <error@@Base+0x27a0>  // b.none
  404918:	mov	x1, x20
  40491c:	ldr	x0, [x19, #8]
  404920:	bl	4019f0 <strcmp@plt>
  404924:	cbz	w0, 404930 <error@@Base+0x2770>
  404928:	ldr	x19, [x19]
  40492c:	b	404908 <error@@Base+0x2748>
  404930:	ldr	w0, [sp, #124]
  404934:	cmn	w0, #0x1
  404938:	b.eq	404948 <error@@Base+0x2788>  // b.none
  40493c:	ldr	w21, [sp, #124]
  404940:	mov	w19, #0x33                  	// #51
  404944:	b	404980 <error@@Base+0x27c0>
  404948:	ldr	w0, [sp, #128]
  40494c:	cmn	w0, #0x1
  404950:	mov	w19, #0x33                  	// #51
  404954:	csel	w19, w0, w19, ne  // ne = any
  404958:	mov	w21, #0x31                  	// #49
  40495c:	b	404980 <error@@Base+0x27c0>
  404960:	ldr	w0, [sp, #124]
  404964:	cmn	w0, #0x1
  404968:	b.eq	404978 <error@@Base+0x27b8>  // b.none
  40496c:	ldr	w21, [sp, #124]
  404970:	mov	w19, #0x23                  	// #35
  404974:	b	404b68 <error@@Base+0x29a8>
  404978:	ldr	w19, [sp, #128]
  40497c:	mov	w21, #0x21                  	// #33
  404980:	cmn	w19, #0x1
  404984:	b.ne	404b68 <error@@Base+0x29a8>  // b.any
  404988:	mov	w19, #0x23                  	// #35
  40498c:	b	404b68 <error@@Base+0x29a8>
  404990:	mov	x0, x20
  404994:	bl	401740 <strlen@plt>
  404998:	strh	w26, [x20, x0]
  40499c:	add	w23, w23, #0x1
  4049a0:	cmp	w23, w22
  4049a4:	b.lt	404990 <error@@Base+0x27d0>  // b.tstop
  4049a8:	mov	w22, w22
  4049ac:	cmp	w21, #0x0
  4049b0:	csel	x22, x22, xzr, gt
  4049b4:	b	4049e8 <error@@Base+0x2828>
  4049b8:	mov	x0, x20
  4049bc:	bl	401740 <strlen@plt>
  4049c0:	strh	w26, [x20, x0]
  4049c4:	add	x1, x22, x23
  4049c8:	cmp	x21, x23
  4049cc:	cset	w0, ls  // ls = plast
  4049d0:	cmp	x25, #0x2
  4049d4:	cset	w2, ls  // ls = plast
  4049d8:	orr	w0, w0, w2
  4049dc:	add	x23, x23, #0x1
  4049e0:	cbz	w0, 4049b8 <error@@Base+0x27f8>
  4049e4:	mov	x22, x1
  4049e8:	mov	x28, #0x0                   	// #0
  4049ec:	mov	x21, #0x0                   	// #0
  4049f0:	sub	w0, w19, #0x1
  4049f4:	str	w0, [sp, #176]
  4049f8:	b	4052d8 <error@@Base+0x3118>
  4049fc:	mov	x23, #0x0                   	// #0
  404a00:	mvn	x0, x22
  404a04:	add	x21, x0, w21, sxtw
  404a08:	mov	w26, #0x20                  	// #32
  404a0c:	b	4049c4 <error@@Base+0x2804>
  404a10:	str	x19, [x27, #32]
  404a14:	add	x1, x21, #0x2
  404a18:	ldr	x0, [x27, #40]
  404a1c:	bl	40659c <error@@Base+0x43dc>
  404a20:	str	x0, [x27, #40]
  404a24:	b	4052fc <error@@Base+0x313c>
  404a28:	ldr	x1, [x27, #40]
  404a2c:	mov	w0, #0xa                   	// #10
  404a30:	strb	w0, [x1, x21]
  404a34:	mov	x2, x19
  404a38:	mov	x0, x20
  404a3c:	bl	401a80 <strncat@plt>
  404a40:	mov	x21, #0x0                   	// #0
  404a44:	mov	x22, #0x0                   	// #0
  404a48:	b	4052d4 <error@@Base+0x3114>
  404a4c:	cbz	x22, 404ae8 <error@@Base+0x2928>
  404a50:	sub	x22, x22, #0x1
  404a54:	b	405324 <error@@Base+0x3164>
  404a58:	sub	x22, x21, x19
  404a5c:	mov	x2, x22
  404a60:	add	x1, x23, x19
  404a64:	mov	x0, x23
  404a68:	bl	401720 <memmove@plt>
  404a6c:	mov	x21, #0x0                   	// #0
  404a70:	mov	x19, #0x0                   	// #0
  404a74:	b	404a9c <error@@Base+0x28dc>
  404a78:	cmp	x19, #0x0
  404a7c:	cset	x0, ne  // ne = any
  404a80:	sub	x19, x19, x0
  404a84:	b	404a98 <error@@Base+0x28d8>
  404a88:	and	x0, x19, #0xfffffffffffffff8
  404a8c:	add	x0, x0, #0x8
  404a90:	cmp	w1, #0x9
  404a94:	csinc	x19, x0, x19, eq  // eq = none
  404a98:	add	x21, x21, #0x1
  404a9c:	cmp	x22, x21
  404aa0:	b.eq	404adc <error@@Base+0x291c>  // b.none
  404aa4:	ldrb	w1, [x23, x21]
  404aa8:	cmp	w1, #0x8
  404aac:	b.eq	404a78 <error@@Base+0x28b8>  // b.none
  404ab0:	cmp	w1, #0xd
  404ab4:	b.ne	404a88 <error@@Base+0x28c8>  // b.any
  404ab8:	mov	x19, #0x0                   	// #0
  404abc:	b	404a98 <error@@Base+0x28d8>
  404ac0:	mov	w0, #0xa                   	// #10
  404ac4:	strb	w0, [x23, x21]
  404ac8:	add	x2, x21, #0x1
  404acc:	mov	x1, x23
  404ad0:	mov	x0, x20
  404ad4:	bl	401a80 <strncat@plt>
  404ad8:	mov	x21, x19
  404adc:	mov	x22, x19
  404ae0:	b	405304 <error@@Base+0x3144>
  404ae4:	mov	x22, #0x0                   	// #0
  404ae8:	ldr	x0, [x27, #40]
  404aec:	strb	w26, [x0, x21]
  404af0:	add	x21, x21, #0x1
  404af4:	b	4052d4 <error@@Base+0x3114>
  404af8:	cmp	x25, #0x2
  404afc:	b.ls	404bec <error@@Base+0x2a2c>  // b.plast
  404b00:	cbnz	x21, 404c00 <error@@Base+0x2a40>
  404b04:	str	x20, [x24, #8]
  404b08:	mov	x0, x20
  404b0c:	bl	401740 <strlen@plt>
  404b10:	str	x0, [x24, #16]
  404b14:	ldr	x24, [x24]
  404b18:	cbz	x24, 404c14 <error@@Base+0x2a54>
  404b1c:	str	xzr, [sp, #192]
  404b20:	str	xzr, [sp, #200]
  404b24:	str	xzr, [sp, #208]
  404b28:	str	xzr, [sp, #216]
  404b2c:	add	x4, sp, #0xd8
  404b30:	add	x3, sp, #0xc8
  404b34:	add	x2, sp, #0xd0
  404b38:	add	x1, sp, #0xc0
  404b3c:	ldr	x0, [x24, #8]
  404b40:	bl	401f24 <wcrtomb@plt+0x3b4>
  404b44:	ldr	x0, [x24, #8]
  404b48:	bl	401a20 <free@plt>
  404b4c:	ldr	w0, [sp, #124]
  404b50:	cmn	w0, #0x1
  404b54:	ldr	w0, [sp, #128]
  404b58:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  404b5c:	b.eq	4048fc <error@@Base+0x273c>  // b.none
  404b60:	ldr	w19, [sp, #128]
  404b64:	ldr	w21, [sp, #124]
  404b68:	ldr	x23, [sp, #192]
  404b6c:	ldr	x0, [sp, #200]
  404b70:	str	x0, [sp, #160]
  404b74:	cmp	x0, #0x0
  404b78:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  404b7c:	b.eq	404b14 <error@@Base+0x2954>  // b.none
  404b80:	ldr	x22, [sp, #208]
  404b84:	ldr	x25, [sp, #216]
  404b88:	ldr	x2, [sp, #136]
  404b8c:	add	x0, x25, x2
  404b90:	sub	x1, x2, w19, sxtw
  404b94:	udiv	x0, x0, x1
  404b98:	mul	x0, x0, x2
  404b9c:	add	x0, x2, x0, lsl #1
  404ba0:	bl	406520 <error@@Base+0x4360>
  404ba4:	mov	x20, x0
  404ba8:	strb	wzr, [x0]
  404bac:	mov	x2, x22
  404bb0:	mov	x1, x23
  404bb4:	bl	401a80 <strncat@plt>
  404bb8:	sub	w0, w21, #0x2
  404bbc:	cmp	x22, w0, sxtw
  404bc0:	b.ls	4049fc <error@@Base+0x283c>  // b.plast
  404bc4:	cmp	x25, #0x1
  404bc8:	b.ls	4049e8 <error@@Base+0x2828>  // b.plast
  404bcc:	mov	x0, x20
  404bd0:	bl	401740 <strlen@plt>
  404bd4:	mov	w1, #0xa                   	// #10
  404bd8:	strh	w1, [x20, x0]
  404bdc:	ldr	w23, [sp, #112]
  404be0:	sub	w22, w21, #0x1
  404be4:	mov	w26, #0x20                  	// #32
  404be8:	b	4049a0 <error@@Base+0x27e0>
  404bec:	mov	x0, x20
  404bf0:	bl	401740 <strlen@plt>
  404bf4:	mov	w1, #0xa                   	// #10
  404bf8:	strh	w1, [x20, x0]
  404bfc:	b	404b00 <error@@Base+0x2940>
  404c00:	mov	x2, x21
  404c04:	ldr	x1, [x27, #40]
  404c08:	mov	x0, x20
  404c0c:	bl	401a80 <strncat@plt>
  404c10:	b	404b04 <error@@Base+0x2944>
  404c14:	ldr	w25, [sp, #168]
  404c18:	ldr	w22, [sp, #180]
  404c1c:	ldr	x28, [sp, #184]
  404c20:	b	404848 <error@@Base+0x2688>
  404c24:	mov	x0, #0x18                  	// #24
  404c28:	bl	406520 <error@@Base+0x4360>
  404c2c:	str	x0, [sp, #240]
  404c30:	adrp	x1, 428000 <error@@Base+0x25e40>
  404c34:	ldr	x1, [x1, #1704]
  404c38:	cbz	x1, 404c50 <error@@Base+0x2a90>
  404c3c:	str	x1, [x0, #8]
  404c40:	str	xzr, [x0]
  404c44:	mov	w1, #0x1                   	// #1
  404c48:	str	w1, [x0, #16]
  404c4c:	b	404850 <error@@Base+0x2690>
  404c50:	adrp	x1, 414000 <error@@Base+0x11e40>
  404c54:	add	x1, x1, #0x5b8
  404c58:	b	404c3c <error@@Base+0x2a7c>
  404c5c:	ldr	w0, [sp, #132]
  404c60:	cbz	w0, 404c6c <error@@Base+0x2aac>
  404c64:	mov	w0, #0x0                   	// #0
  404c68:	bl	401760 <exit@plt>
  404c6c:	mov	w2, #0x5                   	// #5
  404c70:	adrp	x1, 414000 <error@@Base+0x11e40>
  404c74:	add	x1, x1, #0xa10
  404c78:	mov	x0, #0x0                   	// #0
  404c7c:	bl	401ac0 <dcgettext@plt>
  404c80:	ldr	x1, [sp, #104]
  404c84:	bl	40224c <error@@Base+0x8c>
  404c88:	b	404c64 <error@@Base+0x2aa4>
  404c8c:	ldr	x1, [sp, #240]
  404c90:	ldr	x0, [sp, #96]
  404c94:	str	x1, [x0, #24]
  404c98:	ldr	x0, [x0]
  404c9c:	cbnz	x0, 404c94 <error@@Base+0x2ad4>
  404ca0:	b	404870 <error@@Base+0x26b0>
  404ca4:	adrp	x0, 428000 <error@@Base+0x25e40>
  404ca8:	ldr	w19, [x0, #1680]
  404cac:	cbnz	w19, 404870 <error@@Base+0x26b0>
  404cb0:	ldr	x20, [sp, #96]
  404cb4:	b	404cbc <error@@Base+0x2afc>
  404cb8:	ldr	x20, [x20]
  404cbc:	cbz	x20, 404cf4 <error@@Base+0x2b34>
  404cc0:	ldr	x0, [x20, #24]
  404cc4:	cbz	x0, 404cb8 <error@@Base+0x2af8>
  404cc8:	ldr	x0, [x20, #8]
  404ccc:	bl	4025d4 <error@@Base+0x414>
  404cd0:	mov	x21, x0
  404cd4:	mov	x2, x0
  404cd8:	ldr	w1, [sp, #224]
  404cdc:	mov	x0, x28
  404ce0:	bl	403150 <error@@Base+0xf90>
  404ce4:	mov	w19, w0
  404ce8:	mov	x0, x21
  404cec:	bl	401a20 <free@plt>
  404cf0:	b	404cb8 <error@@Base+0x2af8>
  404cf4:	cbnz	w19, 405554 <error@@Base+0x3394>
  404cf8:	ldr	x20, [sp, #96]
  404cfc:	b	404d04 <error@@Base+0x2b44>
  404d00:	ldr	x20, [x20]
  404d04:	cbz	x20, 404d28 <error@@Base+0x2b68>
  404d08:	ldr	x0, [x20, #24]
  404d0c:	cbnz	x0, 404d00 <error@@Base+0x2b40>
  404d10:	ldr	x2, [x20, #8]
  404d14:	ldr	w1, [sp, #224]
  404d18:	mov	x0, x28
  404d1c:	bl	403150 <error@@Base+0xf90>
  404d20:	mov	w19, w0
  404d24:	b	404d00 <error@@Base+0x2b40>
  404d28:	ldr	w0, [sp, #112]
  404d2c:	cmp	w19, #0x0
  404d30:	csel	w9, w0, wzr, ne  // ne = any
  404d34:	cbz	w9, 4054fc <error@@Base+0x333c>
  404d38:	adrp	x0, 428000 <error@@Base+0x25e40>
  404d3c:	ldr	w0, [x0, #1688]
  404d40:	cbnz	w0, 4054f8 <error@@Base+0x3338>
  404d44:	mov	x7, #0x28                  	// #40
  404d48:	mov	w6, #0x1                   	// #1
  404d4c:	ldr	x0, [sp, #144]
  404d50:	sub	x8, x0, #0x48
  404d54:	ldr	x10, [sp, #152]
  404d58:	b	404db8 <error@@Base+0x2bf8>
  404d5c:	sub	x0, x0, #0x28
  404d60:	cmp	x0, x2
  404d64:	b.eq	40535c <error@@Base+0x319c>  // b.none
  404d68:	ldr	w1, [x0, #28]
  404d6c:	cbnz	w1, 404d5c <error@@Base+0x2b9c>
  404d70:	ldr	w1, [x0]
  404d74:	cbz	w1, 404d5c <error@@Base+0x2b9c>
  404d78:	ldr	x4, [x4]
  404d7c:	cbz	x4, 404db4 <error@@Base+0x2bf4>
  404d80:	ldr	w3, [x4, #20]
  404d84:	ldr	w5, [x4, #16]
  404d88:	cmp	w3, w5
  404d8c:	b.le	405358 <error@@Base+0x3198>
  404d90:	sxtw	x1, w3
  404d94:	mul	x1, x1, x7
  404d98:	sub	x0, x1, #0x20
  404d9c:	add	x0, x28, x0
  404da0:	sub	w2, w3, #0x1
  404da4:	sub	w2, w2, w5
  404da8:	msub	x2, x2, x7, x1
  404dac:	add	x2, x2, x8
  404db0:	b	404d68 <error@@Base+0x2ba8>
  404db4:	ldr	x10, [x10]
  404db8:	cbz	x10, 4054f8 <error@@Base+0x3338>
  404dbc:	ldr	x4, [x10, #32]
  404dc0:	b	404d7c <error@@Base+0x2bbc>
  404dc4:	ldrb	w4, [x2, x0]
  404dc8:	cmp	w4, w1
  404dcc:	b.ne	404df4 <error@@Base+0x2c34>  // b.any
  404dd0:	add	x0, x0, #0x1
  404dd4:	cmp	w3, w0
  404dd8:	b.le	405380 <error@@Base+0x31c0>
  404ddc:	ldrb	w1, [x6, x0]
  404de0:	cmp	w1, #0x3a
  404de4:	b.ne	404dc4 <error@@Base+0x2c04>  // b.any
  404de8:	ldrb	w0, [x2, x0]
  404dec:	cmp	w0, #0x3a
  404df0:	b.eq	405380 <error@@Base+0x31c0>  // b.none
  404df4:	ldr	w3, [x5, #8]
  404df8:	ldr	w1, [x22, #16]
  404dfc:	ldr	x0, [x22, #8]
  404e00:	bl	401cd0 <wcrtomb@plt+0x160>
  404e04:	cmp	w0, #0x0
  404e08:	csel	w23, w23, w20, eq  // eq = none
  404e0c:	sub	w1, w20, #0x1
  404e10:	sub	x19, x19, #0x28
  404e14:	ldr	w0, [x21, #16]
  404e18:	cmp	w0, w20
  404e1c:	b.gt	404e5c <error@@Base+0x2c9c>
  404e20:	mov	w20, w1
  404e24:	mov	x5, x19
  404e28:	ldr	x2, [x19]
  404e2c:	ldrb	w0, [x2]
  404e30:	cmp	w0, #0x2a
  404e34:	b.ne	404e0c <error@@Base+0x2c4c>  // b.any
  404e38:	ldr	x6, [x22, #8]
  404e3c:	ldr	x0, [x22, #16]
  404e40:	ldr	w3, [x19, #8]
  404e44:	cmp	w3, w0
  404e48:	csel	w3, w3, w0, lt  // lt = tstop
  404e4c:	cmp	w3, #0x0
  404e50:	b.le	405380 <error@@Base+0x31c0>
  404e54:	mov	x0, #0x0                   	// #0
  404e58:	b	404ddc <error@@Base+0x2c1c>
  404e5c:	tbnz	w23, #31, 404e74 <error@@Base+0x2cb4>
  404e60:	mov	w3, w27
  404e64:	mov	x2, x28
  404e68:	mov	w1, w23
  404e6c:	mov	x0, x22
  404e70:	bl	403768 <error@@Base+0x15a8>
  404e74:	ldr	x22, [x22]
  404e78:	cbz	x22, 405424 <error@@Base+0x3264>
  404e7c:	ldr	x19, [x22, #24]
  404e80:	cbz	x19, 404e74 <error@@Base+0x2cb4>
  404e84:	ldr	x20, [x22, #32]
  404e88:	cmp	x20, x19
  404e8c:	b.eq	404e74 <error@@Base+0x2cb4>  // b.none
  404e90:	ldr	x1, [x21, #8]
  404e94:	ldr	x0, [x19, #8]
  404e98:	bl	4019f0 <strcmp@plt>
  404e9c:	cbz	w0, 4053e0 <error@@Base+0x3220>
  404ea0:	ldr	x19, [x19]
  404ea4:	cbnz	x19, 404e88 <error@@Base+0x2cc8>
  404ea8:	b	404e74 <error@@Base+0x2cb4>
  404eac:	ldr	w23, [sp, #104]
  404eb0:	b	404e74 <error@@Base+0x2cb4>
  404eb4:	ldr	x0, [sp, #112]
  404eb8:	ldr	x0, [x0]
  404ebc:	str	x0, [sp, #112]
  404ec0:	ldr	x0, [sp, #112]
  404ec4:	cbz	x0, 404ed8 <error@@Base+0x2d18>
  404ec8:	ldr	x0, [sp, #112]
  404ecc:	ldr	x21, [x0, #32]
  404ed0:	cbnz	x21, 40542c <error@@Base+0x326c>
  404ed4:	b	404eb4 <error@@Base+0x2cf4>
  404ed8:	ldr	w25, [sp, #124]
  404edc:	adrp	x19, 414000 <error@@Base+0x11e40>
  404ee0:	add	x19, x19, #0xa30
  404ee4:	mov	x21, x0
  404ee8:	ldr	x20, [sp, #152]
  404eec:	b	404ef4 <error@@Base+0x2d34>
  404ef0:	ldr	x20, [x20]
  404ef4:	cbz	x20, 404f14 <error@@Base+0x2d54>
  404ef8:	ldr	x0, [x20, #8]
  404efc:	cbz	x0, 404ef0 <error@@Base+0x2d30>
  404f00:	mov	x1, x19
  404f04:	bl	4019f0 <strcmp@plt>
  404f08:	cmp	w0, #0x0
  404f0c:	csel	x21, x21, x20, ne  // ne = any
  404f10:	b	404ef0 <error@@Base+0x2d30>
  404f14:	mov	x24, x21
  404f18:	mov	x26, x20
  404f1c:	cbz	x21, 405510 <error@@Base+0x3350>
  404f20:	ldr	x20, [sp, #240]
  404f24:	adrp	x23, 428000 <error@@Base+0x25e40>
  404f28:	add	x23, x23, #0x250
  404f2c:	mov	x21, #0x28                  	// #40
  404f30:	b	404f88 <error@@Base+0x2dc8>
  404f34:	cbz	x22, 404f44 <error@@Base+0x2d84>
  404f38:	ldrsw	x19, [x22, #20]
  404f3c:	madd	x19, x19, x21, x28
  404f40:	b	404f5c <error@@Base+0x2d9c>
  404f44:	ldrsw	x19, [x27, #16]
  404f48:	madd	x19, x19, x21, x28
  404f4c:	sub	x19, x19, #0x50
  404f50:	b	404f5c <error@@Base+0x2d9c>
  404f54:	ldrsw	x19, [x24, #20]
  404f58:	madd	x19, x19, x21, x28
  404f5c:	ldr	w1, [x19, #32]
  404f60:	add	w1, w1, #0x1
  404f64:	str	w1, [x19, #32]
  404f68:	sbfiz	x1, x1, #3, #32
  404f6c:	ldr	x0, [x19, #24]
  404f70:	bl	40659c <error@@Base+0x43dc>
  404f74:	str	x0, [x19, #24]
  404f78:	ldr	w1, [x19, #32]
  404f7c:	sub	w1, w1, #0x1
  404f80:	str	x20, [x0, w1, sxtw #3]
  404f84:	ldr	x20, [x20]
  404f88:	cbz	x20, 405510 <error@@Base+0x3350>
  404f8c:	ldr	w0, [x20, #16]
  404f90:	cbz	w0, 404f84 <error@@Base+0x2dc4>
  404f94:	ldr	w0, [x23, #1028]
  404f98:	cbz	w0, 404f54 <error@@Base+0x2d94>
  404f9c:	ldr	x27, [x24, #32]
  404fa0:	mov	x22, x26
  404fa4:	mov	x19, x27
  404fa8:	cbz	x19, 404f54 <error@@Base+0x2d94>
  404fac:	ldr	x1, [x19, #8]
  404fb0:	ldr	x0, [x20, #8]
  404fb4:	bl	405644 <error@@Base+0x3484>
  404fb8:	tbnz	w0, #31, 404f34 <error@@Base+0x2d74>
  404fbc:	mov	x22, x19
  404fc0:	ldr	x19, [x19]
  404fc4:	b	404fa8 <error@@Base+0x2de8>
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	adrp	x1, 414000 <error@@Base+0x11e40>
  404fd0:	add	x1, x1, #0xa38
  404fd4:	mov	x0, #0x0                   	// #0
  404fd8:	bl	401ac0 <dcgettext@plt>
  404fdc:	ldr	x1, [sp, #104]
  404fe0:	bl	40224c <error@@Base+0x8c>
  404fe4:	b	405510 <error@@Base+0x3350>
  404fe8:	ldr	x1, [sp, #264]
  404fec:	adrp	x0, 414000 <error@@Base+0x11e40>
  404ff0:	add	x0, x0, #0xa68
  404ff4:	bl	401b00 <printf@plt>
  404ff8:	b	405514 <error@@Base+0x3354>
  404ffc:	ldr	x19, [sp, #264]
  405000:	ldr	w0, [sp, #224]
  405004:	str	w0, [sp, #128]
  405008:	ldr	x0, [sp, #256]
  40500c:	str	x0, [sp, #152]
  405010:	cbz	x0, 405060 <error@@Base+0x2ea0>
  405014:	mov	x2, x19
  405018:	adrp	x1, 414000 <error@@Base+0x11e40>
  40501c:	add	x1, x1, #0xab0
  405020:	bl	402368 <error@@Base+0x1a8>
  405024:	adrp	x1, 413000 <error@@Base+0x10e40>
  405028:	add	x1, x1, #0x450
  40502c:	bl	401870 <popen@plt>
  405030:	str	x0, [sp, #104]
  405034:	ldr	x0, [sp, #104]
  405038:	cbz	x0, 405078 <error@@Base+0x2eb8>
  40503c:	ldr	w26, [sp, #132]
  405040:	str	w26, [sp, #124]
  405044:	adrp	x0, 401000 <mbrtowc@plt-0x700>
  405048:	add	x0, x0, #0xe64
  40504c:	str	x0, [sp, #136]
  405050:	adrp	x0, 428000 <error@@Base+0x25e40>
  405054:	add	x0, x0, #0x250
  405058:	str	x0, [sp, #112]
  40505c:	b	405198 <error@@Base+0x2fd8>
  405060:	adrp	x1, 413000 <error@@Base+0x10e40>
  405064:	add	x1, x1, #0x450
  405068:	mov	x0, x19
  40506c:	bl	401820 <fopen@plt>
  405070:	str	x0, [sp, #104]
  405074:	b	405034 <error@@Base+0x2e74>
  405078:	mov	x0, x19
  40507c:	bl	401770 <perror@plt>
  405080:	mov	w0, #0x1                   	// #1
  405084:	bl	401760 <exit@plt>
  405088:	ldr	w0, [sp, #120]
  40508c:	cmp	w0, #0x0
  405090:	b.le	4051b8 <error@@Base+0x2ff8>
  405094:	add	w20, w0, w26
  405098:	mov	x19, #0x0                   	// #0
  40509c:	b	4050bc <error@@Base+0x2efc>
  4050a0:	ldr	x1, [sp, #104]
  4050a4:	ldr	x0, [x0, #8]
  4050a8:	bl	401750 <fputs@plt>
  4050ac:	add	w26, w26, #0x1
  4050b0:	add	x19, x19, #0x8
  4050b4:	cmp	w26, w20
  4050b8:	b.eq	4050f8 <error@@Base+0x2f38>  // b.none
  4050bc:	ldr	x0, [x27, #16]
  4050c0:	ldr	x0, [x0, x19]
  4050c4:	cbz	x0, 4051b8 <error@@Base+0x2ff8>
  4050c8:	cmp	w26, #0x0
  4050cc:	b.le	4050a0 <error@@Base+0x2ee0>
  4050d0:	ldr	x1, [sp, #112]
  4050d4:	ldr	w1, [x1, #1024]
  4050d8:	cbnz	w1, 4050a0 <error@@Base+0x2ee0>
  4050dc:	ldr	x0, [x27, #24]
  4050e0:	cbz	x0, 405168 <error@@Base+0x2fa8>
  4050e4:	ldr	x0, [sp, #152]
  4050e8:	cbz	x0, 405274 <error@@Base+0x30b4>
  4050ec:	ldr	x0, [sp, #104]
  4050f0:	bl	401ad0 <pclose@plt>
  4050f4:	b	405534 <error@@Base+0x3374>
  4050f8:	mov	w26, w20
  4050fc:	b	4051b8 <error@@Base+0x2ff8>
  405100:	add	x23, x23, #0x1
  405104:	ldr	w0, [x27, #32]
  405108:	cmp	w0, w23
  40510c:	b.le	40515c <error@@Base+0x2f9c>
  405110:	ldr	x0, [x27, #24]
  405114:	ldr	x20, [x0, x23, lsl #3]
  405118:	ldr	w0, [x20, #16]
  40511c:	cbz	w0, 405100 <error@@Base+0x2f40>
  405120:	ldr	x19, [sp, #104]
  405124:	mov	x1, x19
  405128:	mov	w0, #0xa                   	// #10
  40512c:	bl	4017b0 <putc@plt>
  405130:	mov	x1, x19
  405134:	ldr	x0, [x20, #8]
  405138:	bl	401750 <fputs@plt>
  40513c:	mov	x1, x19
  405140:	mov	w0, #0xa                   	// #10
  405144:	bl	4017b0 <putc@plt>
  405148:	str	wzr, [x20, #16]
  40514c:	cmp	w25, #0x0
  405150:	b.le	405100 <error@@Base+0x2f40>
  405154:	mov	x22, #0x0                   	// #0
  405158:	b	4054ac <error@@Base+0x32ec>
  40515c:	add	w26, w26, #0x1
  405160:	mov	x0, x28
  405164:	bl	401a20 <free@plt>
  405168:	ldr	w0, [sp, #128]
  40516c:	ldr	w1, [sp, #124]
  405170:	cmp	w0, w1
  405174:	b.le	405180 <error@@Base+0x2fc0>
  405178:	ldr	w0, [x27, #36]
  40517c:	cbz	w0, 40524c <error@@Base+0x308c>
  405180:	ldr	w0, [sp, #124]
  405184:	add	w0, w0, #0x1
  405188:	str	w0, [sp, #124]
  40518c:	ldr	x0, [sp, #144]
  405190:	add	x0, x0, #0x28
  405194:	str	x0, [sp, #144]
  405198:	ldr	w0, [sp, #128]
  40519c:	ldr	w1, [sp, #124]
  4051a0:	cmp	w0, w1
  4051a4:	b.lt	4050e4 <error@@Base+0x2f24>  // b.tstop
  4051a8:	ldr	x0, [sp, #144]
  4051ac:	mov	x27, x0
  4051b0:	ldr	x0, [x0, #16]
  4051b4:	cbnz	x0, 405088 <error@@Base+0x2ec8>
  4051b8:	ldr	x0, [x27, #24]
  4051bc:	cbz	x0, 405168 <error@@Base+0x2fa8>
  4051c0:	cmp	w26, #0x0
  4051c4:	b.le	4051d4 <error@@Base+0x3014>
  4051c8:	ldr	x1, [sp, #112]
  4051cc:	ldr	w1, [x1, #1024]
  4051d0:	cbz	w1, 4050e4 <error@@Base+0x2f24>
  4051d4:	ldr	x3, [sp, #136]
  4051d8:	mov	x2, #0x8                   	// #8
  4051dc:	ldrsw	x1, [x27, #32]
  4051e0:	bl	4017d0 <qsort@plt>
  4051e4:	ldr	x0, [sp, #96]
  4051e8:	cbz	x0, 4054e0 <error@@Base+0x3320>
  4051ec:	ldr	w25, [sp, #132]
  4051f0:	add	w25, w25, #0x1
  4051f4:	ldr	x0, [x0]
  4051f8:	cbnz	x0, 4051f0 <error@@Base+0x3030>
  4051fc:	sxtw	x19, w25
  405200:	sbfiz	x0, x25, #3, #32
  405204:	bl	406520 <error@@Base+0x4360>
  405208:	mov	x28, x0
  40520c:	mov	x1, x0
  405210:	ldr	x0, [sp, #96]
  405214:	str	x0, [x1], #8
  405218:	ldr	x0, [x0]
  40521c:	cbnz	x0, 405214 <error@@Base+0x3054>
  405220:	adrp	x3, 401000 <mbrtowc@plt-0x700>
  405224:	add	x3, x3, #0xe88
  405228:	mov	x2, #0x8                   	// #8
  40522c:	mov	x1, x19
  405230:	mov	x0, x28
  405234:	bl	4017d0 <qsort@plt>
  405238:	ldr	w0, [x27, #32]
  40523c:	cmp	w0, #0x0
  405240:	b.le	40515c <error@@Base+0x2f9c>
  405244:	mov	x23, #0x0                   	// #0
  405248:	b	405110 <error@@Base+0x2f50>
  40524c:	ldr	x19, [sp, #104]
  405250:	mov	x3, x19
  405254:	ldrsw	x2, [x27, #8]
  405258:	mov	x1, #0x1                   	// #1
  40525c:	ldr	x0, [x27]
  405260:	bl	401a60 <fwrite@plt>
  405264:	mov	x1, x19
  405268:	mov	w0, #0xa                   	// #10
  40526c:	bl	4017b0 <putc@plt>
  405270:	b	405180 <error@@Base+0x2fc0>
  405274:	ldr	x0, [sp, #104]
  405278:	bl	401800 <fclose@plt>
  40527c:	b	405534 <error@@Base+0x3374>
  405280:	mov	x2, x19
  405284:	mov	x1, x23
  405288:	mov	x0, x20
  40528c:	bl	401a80 <strncat@plt>
  405290:	mov	x0, x20
  405294:	bl	401740 <strlen@plt>
  405298:	mov	w1, #0xa                   	// #10
  40529c:	strh	w1, [x20, x0]
  4052a0:	ldr	w22, [sp, #112]
  4052a4:	ldr	w0, [sp, #176]
  4052a8:	cmp	w22, w0
  4052ac:	b.ge	404a58 <error@@Base+0x2898>  // b.tcont
  4052b0:	mov	x0, x20
  4052b4:	bl	401740 <strlen@plt>
  4052b8:	mov	w1, #0x20                  	// #32
  4052bc:	strh	w1, [x20, x0]
  4052c0:	add	w22, w22, #0x1
  4052c4:	b	4052a4 <error@@Base+0x30e4>
  4052c8:	cbnz	x21, 404ac0 <error@@Base+0x2900>
  4052cc:	strb	w26, [x23]
  4052d0:	mov	x21, #0x1                   	// #1
  4052d4:	add	x28, x28, #0x1
  4052d8:	cmp	x25, #0x2
  4052dc:	ccmp	x25, x28, #0x0, hi  // hi = pmore
  4052e0:	b.ls	404af8 <error@@Base+0x2938>  // b.plast
  4052e4:	ldr	x0, [sp, #160]
  4052e8:	ldrb	w26, [x0, x28]
  4052ec:	add	x19, x21, #0x1
  4052f0:	ldr	x0, [x27, #32]
  4052f4:	cmp	x19, x0
  4052f8:	b.cs	404a10 <error@@Base+0x2850>  // b.hs, b.nlast
  4052fc:	cmp	w26, #0xa
  405300:	b.eq	404a28 <error@@Base+0x2868>  // b.none
  405304:	cmp	w26, #0x8
  405308:	b.eq	404a4c <error@@Base+0x288c>  // b.none
  40530c:	cmp	w26, #0xd
  405310:	b.eq	404ae4 <error@@Base+0x2924>  // b.none
  405314:	and	x0, x22, #0xfffffffffffffff8
  405318:	add	x0, x0, #0x8
  40531c:	cmp	w26, #0x9
  405320:	csinc	x22, x0, x22, eq  // eq = none
  405324:	ldr	x0, [sp, #136]
  405328:	cmp	x0, x22
  40532c:	b.cs	404ae8 <error@@Base+0x2928>  // b.hs, b.nlast
  405330:	ldr	x23, [x27, #40]
  405334:	mov	x19, x21
  405338:	cbz	x19, 4052c8 <error@@Base+0x3108>
  40533c:	sub	x0, x19, #0x1
  405340:	ldrb	w1, [x23, x0]
  405344:	cmp	w1, #0x20
  405348:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40534c:	b.eq	405280 <error@@Base+0x30c0>  // b.none
  405350:	mov	x19, x0
  405354:	b	405338 <error@@Base+0x3178>
  405358:	b.lt	404d78 <error@@Base+0x2bb8>  // b.tstop
  40535c:	sxtw	x0, w3
  405360:	madd	x0, x0, x7, x28
  405364:	sub	x0, x0, #0x4
  405368:	str	w6, [x0], #-40
  40536c:	sub	w3, w3, #0x1
  405370:	ldr	w1, [x4, #16]
  405374:	cmp	w1, w3
  405378:	b.le	405368 <error@@Base+0x31a8>
  40537c:	b	404d78 <error@@Base+0x2bb8>
  405380:	ldr	w0, [x5, #36]
  405384:	cbnz	w0, 404df4 <error@@Base+0x2c34>
  405388:	cbnz	w24, 404eac <error@@Base+0x2cec>
  40538c:	str	w26, [x5, #36]
  405390:	add	w1, w20, #0x1
  405394:	ldr	w0, [x21, #20]
  405398:	cmp	w1, w0
  40539c:	b.ge	4053cc <error@@Base+0x320c>  // b.tcont
  4053a0:	add	x0, x19, #0x28
  4053a4:	ldr	x2, [x0]
  4053a8:	ldrb	w2, [x2]
  4053ac:	cmp	w2, #0x2a
  4053b0:	b.eq	4053cc <error@@Base+0x320c>  // b.none
  4053b4:	str	w26, [x0, #36]
  4053b8:	add	w1, w1, #0x1
  4053bc:	add	x0, x0, #0x28
  4053c0:	ldr	w2, [x21, #20]
  4053c4:	cmp	w2, w1
  4053c8:	b.gt	4053a4 <error@@Base+0x31e4>
  4053cc:	ldr	x2, [x5]
  4053d0:	ldrb	w0, [x2]
  4053d4:	cmp	w0, #0x2a
  4053d8:	b.eq	404df4 <error@@Base+0x2c34>  // b.none
  4053dc:	b	404e0c <error@@Base+0x2c4c>
  4053e0:	ldr	w0, [x21, #20]
  4053e4:	sub	w20, w0, #0x1
  4053e8:	ldr	w1, [x21, #16]
  4053ec:	cmp	w0, w1
  4053f0:	b.lt	404e5c <error@@Base+0x2c9c>  // b.tstop
  4053f4:	ldr	w24, [x25, #8]
  4053f8:	sbfiz	x19, x0, #2, #32
  4053fc:	add	x19, x19, w0, sxtw
  405400:	add	x19, x28, x19, lsl #3
  405404:	sub	x19, x19, #0x28
  405408:	b	404e24 <error@@Base+0x2c64>
  40540c:	str	wzr, [x19, #16]
  405410:	ldr	x0, [sp, #96]
  405414:	mov	x22, x0
  405418:	adrp	x1, 428000 <error@@Base+0x25e40>
  40541c:	add	x25, x1, #0x690
  405420:	cbnz	x0, 404e7c <error@@Base+0x2cbc>
  405424:	ldr	x21, [x21]
  405428:	cbz	x21, 404eb4 <error@@Base+0x2cf4>
  40542c:	ldr	w23, [x21, #20]
  405430:	ldr	w2, [x21, #16]
  405434:	cmp	w23, w2
  405438:	b.le	405468 <error@@Base+0x32a8>
  40543c:	sbfiz	x0, x23, #2, #32
  405440:	add	x0, x0, w23, sxtw
  405444:	add	x0, x28, x0, lsl #3
  405448:	sub	x0, x0, #0x20
  40544c:	ldr	w1, [x0]
  405450:	cbnz	w1, 405468 <error@@Base+0x32a8>
  405454:	sub	w23, w23, #0x1
  405458:	sub	x0, x0, #0x28
  40545c:	cmp	w23, w2
  405460:	b.ne	40544c <error@@Base+0x328c>  // b.any
  405464:	mov	w23, w2
  405468:	str	w23, [x21, #20]
  40546c:	ldr	x19, [sp, #240]
  405470:	cbz	x19, 405424 <error@@Base+0x3264>
  405474:	ldr	x20, [x21, #8]
  405478:	mov	x1, x20
  40547c:	ldr	x0, [x19, #8]
  405480:	bl	4019f0 <strcmp@plt>
  405484:	cbz	w0, 40540c <error@@Base+0x324c>
  405488:	ldr	x19, [x19]
  40548c:	cbnz	x19, 405478 <error@@Base+0x32b8>
  405490:	b	405424 <error@@Base+0x3264>
  405494:	ldr	x1, [sp, #104]
  405498:	ldr	x0, [x24, #8]
  40549c:	bl	401750 <fputs@plt>
  4054a0:	add	x22, x22, #0x1
  4054a4:	cmp	w25, w22
  4054a8:	b.le	405100 <error@@Base+0x2f40>
  4054ac:	ldr	x24, [x28, x22, lsl #3]
  4054b0:	ldr	x19, [x24, #24]
  4054b4:	cbz	x19, 4054a0 <error@@Base+0x32e0>
  4054b8:	ldr	x21, [x24, #32]
  4054bc:	cmp	x21, x19
  4054c0:	b.eq	4054a0 <error@@Base+0x32e0>  // b.none
  4054c4:	ldr	x1, [x20, #8]
  4054c8:	ldr	x0, [x19, #8]
  4054cc:	bl	4019f0 <strcmp@plt>
  4054d0:	cbz	w0, 405494 <error@@Base+0x32d4>
  4054d4:	ldr	x19, [x19]
  4054d8:	cbnz	x19, 4054bc <error@@Base+0x32fc>
  4054dc:	b	4054a0 <error@@Base+0x32e0>
  4054e0:	mov	x0, #0x0                   	// #0
  4054e4:	bl	406520 <error@@Base+0x4360>
  4054e8:	mov	x28, x0
  4054ec:	ldr	w25, [sp, #132]
  4054f0:	mov	x19, #0x0                   	// #0
  4054f4:	b	405220 <error@@Base+0x3060>
  4054f8:	mov	w0, w9
  4054fc:	ldr	w1, [sp, #132]
  405500:	orr	w19, w1, w19
  405504:	cmp	w19, #0x0
  405508:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40550c:	b.ne	404fc8 <error@@Base+0x2e08>  // b.any
  405510:	cbnz	w25, 404fe8 <error@@Base+0x2e28>
  405514:	adrp	x0, 428000 <error@@Base+0x25e40>
  405518:	ldr	w0, [x0, #1684]
  40551c:	str	w0, [sp, #132]
  405520:	cbz	w0, 404ffc <error@@Base+0x2e3c>
  405524:	ldr	x1, [sp, #264]
  405528:	adrp	x0, 414000 <error@@Base+0x11e40>
  40552c:	add	x0, x0, #0xa88
  405530:	bl	401b00 <printf@plt>
  405534:	mov	w0, #0x0                   	// #0
  405538:	bl	401760 <exit@plt>
  40553c:	mov	x2, x19
  405540:	ldr	w1, [sp, #224]
  405544:	mov	x0, x28
  405548:	bl	403150 <error@@Base+0xf90>
  40554c:	mov	w19, w0
  405550:	cbz	w0, 404ca4 <error@@Base+0x2ae4>
  405554:	ldr	w9, [sp, #112]
  405558:	b	404d38 <error@@Base+0x2b78>
  40555c:	cmp	w21, #0x4
  405560:	b.ls	40469c <error@@Base+0x24dc>  // b.plast
  405564:	and	x0, x21, #0xffffffff
  405568:	sub	x0, x0, #0x4
  40556c:	adrp	x1, 414000 <error@@Base+0x11e40>
  405570:	add	x1, x1, #0x538
  405574:	add	x0, x19, x0
  405578:	bl	4019f0 <strcmp@plt>
  40557c:	cbnz	w0, 40469c <error@@Base+0x24dc>
  405580:	sub	w20, w21, #0x4
  405584:	strb	wzr, [x19, w20, uxtw]
  405588:	b	40464c <error@@Base+0x248c>
  40558c:	mov	x0, x23
  405590:	bl	401a20 <free@plt>
  405594:	mov	x0, x22
  405598:	bl	401740 <strlen@plt>
  40559c:	add	x0, x0, #0xb
  4055a0:	bl	406520 <error@@Base+0x4360>
  4055a4:	mov	x23, x0
  4055a8:	mov	x2, x22
  4055ac:	adrp	x1, 414000 <error@@Base+0x11e40>
  4055b0:	add	x1, x1, #0x6a0
  4055b4:	bl	4017a0 <sprintf@plt>
  4055b8:	mov	x0, x23
  4055bc:	bl	401a20 <free@plt>
  4055c0:	mov	w25, #0x0                   	// #0
  4055c4:	str	wzr, [sp, #132]
  4055c8:	str	wzr, [sp, #112]
  4055cc:	str	xzr, [sp, #144]
  4055d0:	str	wzr, [sp, #120]
  4055d4:	str	xzr, [sp, #96]
  4055d8:	mov	w0, #0xffffffff            	// #-1
  4055dc:	str	w0, [sp, #136]
  4055e0:	str	w0, [sp, #128]
  4055e4:	str	w0, [sp, #124]
  4055e8:	mov	x26, #0x0                   	// #0
  4055ec:	str	xzr, [sp, #104]
  4055f0:	adrp	x23, 428000 <error@@Base+0x25e40>
  4055f4:	add	x23, x23, #0x250
  4055f8:	adrp	x24, 414000 <error@@Base+0x11e40>
  4055fc:	add	x24, x24, #0x6c0
  405600:	adrp	x19, 414000 <error@@Base+0x11e40>
  405604:	add	x19, x19, #0xc38
  405608:	mov	x4, #0x0                   	// #0
  40560c:	mov	x3, x23
  405610:	mov	x2, x24
  405614:	mov	x1, x21
  405618:	mov	w0, w20
  40561c:	bl	4019d0 <getopt_long@plt>
  405620:	mov	w22, w0
  405624:	cmn	w0, #0x1
  405628:	b.eq	403ba0 <error@@Base+0x19e0>  // b.none
  40562c:	cmp	w0, #0x78
  405630:	b.hi	4041c4 <error@@Base+0x2004>  // b.pmore
  405634:	ldrh	w0, [x19, w22, uxtw #1]
  405638:	adr	x1, 405644 <error@@Base+0x3484>
  40563c:	add	x0, x1, w0, sxth #2
  405640:	br	x0
  405644:	cmp	x0, x1
  405648:	b.eq	405c90 <error@@Base+0x3ad0>  // b.none
  40564c:	stp	x29, x30, [sp, #-192]!
  405650:	mov	x29, sp
  405654:	stp	x19, x20, [sp, #16]
  405658:	stp	x21, x22, [sp, #32]
  40565c:	stp	x23, x24, [sp, #48]
  405660:	mov	x21, x0
  405664:	mov	x22, x1
  405668:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  40566c:	cmp	x0, #0x1
  405670:	b.ls	405c14 <error@@Base+0x3a54>  // b.plast
  405674:	str	x21, [sp, #80]
  405678:	strb	wzr, [sp, #64]
  40567c:	stur	xzr, [sp, #68]
  405680:	strb	wzr, [sp, #76]
  405684:	str	x22, [sp, #144]
  405688:	strb	wzr, [sp, #128]
  40568c:	stur	xzr, [sp, #132]
  405690:	strb	wzr, [sp, #140]
  405694:	mov	w20, #0x1                   	// #1
  405698:	add	x21, sp, #0x44
  40569c:	add	x22, sp, #0x84
  4056a0:	b	4058fc <error@@Base+0x373c>
  4056a4:	b.cs	4056c4 <error@@Base+0x3504>  // b.hs, b.nlast
  4056a8:	ldr	x1, [sp, #144]
  4056ac:	ldr	x0, [sp, #80]
  4056b0:	bl	4019b0 <memcmp@plt>
  4056b4:	mov	w1, #0x1                   	// #1
  4056b8:	cmp	w0, #0x0
  4056bc:	cneg	w0, w1, le
  4056c0:	b	405c7c <error@@Base+0x3abc>
  4056c4:	mov	x2, x0
  4056c8:	ldr	x1, [sp, #144]
  4056cc:	ldr	x0, [sp, #80]
  4056d0:	bl	4019b0 <memcmp@plt>
  4056d4:	mov	w1, #0x1                   	// #1
  4056d8:	cmp	w0, #0x0
  4056dc:	cneg	w0, w1, lt  // lt = tstop
  4056e0:	b	405c7c <error@@Base+0x3abc>
  4056e4:	mov	x0, x21
  4056e8:	bl	401980 <mbsinit@plt>
  4056ec:	cbz	w0, 405768 <error@@Base+0x35a8>
  4056f0:	strb	w20, [sp, #64]
  4056f4:	ldr	x19, [sp, #80]
  4056f8:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  4056fc:	mov	x1, x0
  405700:	mov	x0, x19
  405704:	bl	4064e8 <error@@Base+0x4328>
  405708:	mov	x3, x21
  40570c:	mov	x2, x0
  405710:	mov	x1, x19
  405714:	add	x0, sp, #0x64
  405718:	bl	4067f0 <error@@Base+0x4630>
  40571c:	str	x0, [sp, #88]
  405720:	cmn	x0, #0x1
  405724:	b.eq	405788 <error@@Base+0x35c8>  // b.none
  405728:	cmn	x0, #0x2
  40572c:	b.eq	405798 <error@@Base+0x35d8>  // b.none
  405730:	cbnz	x0, 405750 <error@@Base+0x3590>
  405734:	mov	x0, #0x1                   	// #1
  405738:	str	x0, [sp, #88]
  40573c:	ldr	x0, [sp, #80]
  405740:	ldrb	w0, [x0]
  405744:	cbnz	w0, 4057ac <error@@Base+0x35ec>
  405748:	ldr	w0, [sp, #100]
  40574c:	cbnz	w0, 4057cc <error@@Base+0x360c>
  405750:	strb	w20, [sp, #96]
  405754:	mov	x0, x21
  405758:	bl	401980 <mbsinit@plt>
  40575c:	cbz	w0, 405940 <error@@Base+0x3780>
  405760:	strb	wzr, [sp, #64]
  405764:	b	405940 <error@@Base+0x3780>
  405768:	adrp	x3, 414000 <error@@Base+0x11e40>
  40576c:	add	x3, x3, #0xdb8
  405770:	mov	w2, #0x96                  	// #150
  405774:	adrp	x1, 414000 <error@@Base+0x11e40>
  405778:	add	x1, x1, #0xd60
  40577c:	adrp	x0, 414000 <error@@Base+0x11e40>
  405780:	add	x0, x0, #0xd70
  405784:	bl	401b10 <__assert_fail@plt>
  405788:	mov	x0, #0x1                   	// #1
  40578c:	str	x0, [sp, #88]
  405790:	strb	wzr, [sp, #96]
  405794:	b	405940 <error@@Base+0x3780>
  405798:	ldr	x0, [sp, #80]
  40579c:	bl	401740 <strlen@plt>
  4057a0:	str	x0, [sp, #88]
  4057a4:	strb	wzr, [sp, #96]
  4057a8:	b	405940 <error@@Base+0x3780>
  4057ac:	adrp	x3, 414000 <error@@Base+0x11e40>
  4057b0:	add	x3, x3, #0xdb8
  4057b4:	mov	w2, #0xb2                  	// #178
  4057b8:	adrp	x1, 414000 <error@@Base+0x11e40>
  4057bc:	add	x1, x1, #0xd60
  4057c0:	adrp	x0, 414000 <error@@Base+0x11e40>
  4057c4:	add	x0, x0, #0xd88
  4057c8:	bl	401b10 <__assert_fail@plt>
  4057cc:	adrp	x3, 414000 <error@@Base+0x11e40>
  4057d0:	add	x3, x3, #0xdb8
  4057d4:	mov	w2, #0xb3                  	// #179
  4057d8:	adrp	x1, 414000 <error@@Base+0x11e40>
  4057dc:	add	x1, x1, #0xd60
  4057e0:	adrp	x0, 414000 <error@@Base+0x11e40>
  4057e4:	add	x0, x0, #0xda0
  4057e8:	bl	401b10 <__assert_fail@plt>
  4057ec:	mov	x0, x22
  4057f0:	bl	401980 <mbsinit@plt>
  4057f4:	cbz	w0, 405870 <error@@Base+0x36b0>
  4057f8:	strb	w20, [sp, #128]
  4057fc:	ldr	x19, [sp, #144]
  405800:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405804:	mov	x1, x0
  405808:	mov	x0, x19
  40580c:	bl	4064e8 <error@@Base+0x4328>
  405810:	mov	x3, x22
  405814:	mov	x2, x0
  405818:	mov	x1, x19
  40581c:	add	x0, sp, #0xa4
  405820:	bl	4067f0 <error@@Base+0x4630>
  405824:	str	x0, [sp, #152]
  405828:	cmn	x0, #0x1
  40582c:	b.eq	405890 <error@@Base+0x36d0>  // b.none
  405830:	cmn	x0, #0x2
  405834:	b.eq	40599c <error@@Base+0x37dc>  // b.none
  405838:	cbnz	x0, 405858 <error@@Base+0x3698>
  40583c:	mov	x0, #0x1                   	// #1
  405840:	str	x0, [sp, #152]
  405844:	ldr	x0, [sp, #144]
  405848:	ldrb	w0, [x0]
  40584c:	cbnz	w0, 4059b0 <error@@Base+0x37f0>
  405850:	ldr	w0, [sp, #164]
  405854:	cbnz	w0, 4059d0 <error@@Base+0x3810>
  405858:	strb	w20, [sp, #160]
  40585c:	mov	x0, x22
  405860:	bl	401980 <mbsinit@plt>
  405864:	cbz	w0, 40589c <error@@Base+0x36dc>
  405868:	strb	wzr, [sp, #128]
  40586c:	b	40589c <error@@Base+0x36dc>
  405870:	adrp	x3, 414000 <error@@Base+0x11e40>
  405874:	add	x3, x3, #0xdb8
  405878:	mov	w2, #0x96                  	// #150
  40587c:	adrp	x1, 414000 <error@@Base+0x11e40>
  405880:	add	x1, x1, #0xd60
  405884:	adrp	x0, 414000 <error@@Base+0x11e40>
  405888:	add	x0, x0, #0xd70
  40588c:	bl	401b10 <__assert_fail@plt>
  405890:	mov	x0, #0x1                   	// #1
  405894:	str	x0, [sp, #152]
  405898:	strb	wzr, [sp, #160]
  40589c:	strb	w20, [sp, #140]
  4058a0:	ldrb	w0, [sp, #160]
  4058a4:	cbz	w0, 405ca0 <error@@Base+0x3ae0>
  4058a8:	ldr	w23, [sp, #164]
  4058ac:	cbz	w23, 4059f0 <error@@Base+0x3830>
  4058b0:	ldrb	w0, [sp, #96]
  4058b4:	cbz	w0, 405c98 <error@@Base+0x3ad8>
  4058b8:	ldr	w0, [sp, #100]
  4058bc:	bl	401b40 <towlower@plt>
  4058c0:	mov	w19, w0
  4058c4:	mov	w0, w23
  4058c8:	bl	401b40 <towlower@plt>
  4058cc:	sub	w0, w19, w0
  4058d0:	cbnz	w0, 405c7c <error@@Base+0x3abc>
  4058d4:	ldr	x0, [sp, #80]
  4058d8:	ldr	x1, [sp, #88]
  4058dc:	add	x0, x0, x1
  4058e0:	str	x0, [sp, #80]
  4058e4:	strb	wzr, [sp, #76]
  4058e8:	ldr	x0, [sp, #144]
  4058ec:	ldr	x1, [sp, #152]
  4058f0:	add	x0, x0, x1
  4058f4:	str	x0, [sp, #144]
  4058f8:	strb	wzr, [sp, #140]
  4058fc:	ldrb	w0, [sp, #76]
  405900:	cbnz	w0, 405944 <error@@Base+0x3784>
  405904:	ldrb	w0, [sp, #64]
  405908:	cbnz	w0, 4056f4 <error@@Base+0x3534>
  40590c:	ldr	x3, [sp, #80]
  405910:	ldrb	w2, [x3]
  405914:	ubfx	x0, x2, #5, #3
  405918:	adrp	x1, 415000 <error@@Base+0x12e40>
  40591c:	add	x1, x1, #0x2c0
  405920:	ldr	w0, [x1, x0, lsl #2]
  405924:	lsr	w0, w0, w2
  405928:	tbz	w0, #0, 4056e4 <error@@Base+0x3524>
  40592c:	mov	x0, #0x1                   	// #1
  405930:	str	x0, [sp, #88]
  405934:	ldrb	w1, [x3]
  405938:	str	w1, [sp, #100]
  40593c:	strb	w0, [sp, #96]
  405940:	strb	w20, [sp, #76]
  405944:	ldrb	w0, [sp, #96]
  405948:	cbz	w0, 405954 <error@@Base+0x3794>
  40594c:	ldr	w0, [sp, #100]
  405950:	cbz	w0, 405cc8 <error@@Base+0x3b08>
  405954:	ldrb	w0, [sp, #140]
  405958:	cbnz	w0, 4058a0 <error@@Base+0x36e0>
  40595c:	ldrb	w0, [sp, #128]
  405960:	cbnz	w0, 4057fc <error@@Base+0x363c>
  405964:	ldr	x3, [sp, #144]
  405968:	ldrb	w2, [x3]
  40596c:	ubfx	x0, x2, #5, #3
  405970:	adrp	x1, 415000 <error@@Base+0x12e40>
  405974:	add	x1, x1, #0x2c0
  405978:	ldr	w0, [x1, x0, lsl #2]
  40597c:	lsr	w0, w0, w2
  405980:	tbz	w0, #0, 4057ec <error@@Base+0x362c>
  405984:	mov	x0, #0x1                   	// #1
  405988:	str	x0, [sp, #152]
  40598c:	ldrb	w1, [x3]
  405990:	str	w1, [sp, #164]
  405994:	strb	w0, [sp, #160]
  405998:	b	40589c <error@@Base+0x36dc>
  40599c:	ldr	x0, [sp, #144]
  4059a0:	bl	401740 <strlen@plt>
  4059a4:	str	x0, [sp, #152]
  4059a8:	strb	wzr, [sp, #160]
  4059ac:	b	40589c <error@@Base+0x36dc>
  4059b0:	adrp	x3, 414000 <error@@Base+0x11e40>
  4059b4:	add	x3, x3, #0xdb8
  4059b8:	mov	w2, #0xb2                  	// #178
  4059bc:	adrp	x1, 414000 <error@@Base+0x11e40>
  4059c0:	add	x1, x1, #0xd60
  4059c4:	adrp	x0, 414000 <error@@Base+0x11e40>
  4059c8:	add	x0, x0, #0xd88
  4059cc:	bl	401b10 <__assert_fail@plt>
  4059d0:	adrp	x3, 414000 <error@@Base+0x11e40>
  4059d4:	add	x3, x3, #0xdb8
  4059d8:	mov	w2, #0xb3                  	// #179
  4059dc:	adrp	x1, 414000 <error@@Base+0x11e40>
  4059e0:	add	x1, x1, #0xd60
  4059e4:	adrp	x0, 414000 <error@@Base+0x11e40>
  4059e8:	add	x0, x0, #0xda0
  4059ec:	bl	401b10 <__assert_fail@plt>
  4059f0:	ldrb	w0, [sp, #76]
  4059f4:	cbz	w0, 405cd0 <error@@Base+0x3b10>
  4059f8:	b	405d14 <error@@Base+0x3b54>
  4059fc:	add	x0, sp, #0x44
  405a00:	bl	401980 <mbsinit@plt>
  405a04:	cbz	w0, 405a88 <error@@Base+0x38c8>
  405a08:	mov	w0, #0x1                   	// #1
  405a0c:	strb	w0, [sp, #64]
  405a10:	ldr	x19, [sp, #80]
  405a14:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405a18:	mov	x1, x0
  405a1c:	mov	x0, x19
  405a20:	bl	4064e8 <error@@Base+0x4328>
  405a24:	add	x3, sp, #0x44
  405a28:	mov	x2, x0
  405a2c:	mov	x1, x19
  405a30:	add	x0, sp, #0x64
  405a34:	bl	4067f0 <error@@Base+0x4630>
  405a38:	str	x0, [sp, #88]
  405a3c:	cmn	x0, #0x1
  405a40:	b.eq	405aa8 <error@@Base+0x38e8>  // b.none
  405a44:	cmn	x0, #0x2
  405a48:	b.eq	405ab8 <error@@Base+0x38f8>  // b.none
  405a4c:	cbnz	x0, 405a6c <error@@Base+0x38ac>
  405a50:	mov	x0, #0x1                   	// #1
  405a54:	str	x0, [sp, #88]
  405a58:	ldr	x0, [sp, #80]
  405a5c:	ldrb	w0, [x0]
  405a60:	cbnz	w0, 405acc <error@@Base+0x390c>
  405a64:	ldr	w0, [sp, #100]
  405a68:	cbnz	w0, 405aec <error@@Base+0x392c>
  405a6c:	mov	w0, #0x1                   	// #1
  405a70:	strb	w0, [sp, #96]
  405a74:	add	x0, sp, #0x44
  405a78:	bl	401980 <mbsinit@plt>
  405a7c:	cbz	w0, 405d0c <error@@Base+0x3b4c>
  405a80:	strb	wzr, [sp, #64]
  405a84:	b	405d0c <error@@Base+0x3b4c>
  405a88:	adrp	x3, 414000 <error@@Base+0x11e40>
  405a8c:	add	x3, x3, #0xdb8
  405a90:	mov	w2, #0x96                  	// #150
  405a94:	adrp	x1, 414000 <error@@Base+0x11e40>
  405a98:	add	x1, x1, #0xd60
  405a9c:	adrp	x0, 414000 <error@@Base+0x11e40>
  405aa0:	add	x0, x0, #0xd70
  405aa4:	bl	401b10 <__assert_fail@plt>
  405aa8:	mov	x0, #0x1                   	// #1
  405aac:	str	x0, [sp, #88]
  405ab0:	strb	wzr, [sp, #96]
  405ab4:	b	405d0c <error@@Base+0x3b4c>
  405ab8:	ldr	x0, [sp, #80]
  405abc:	bl	401740 <strlen@plt>
  405ac0:	str	x0, [sp, #88]
  405ac4:	strb	wzr, [sp, #96]
  405ac8:	b	405d0c <error@@Base+0x3b4c>
  405acc:	adrp	x3, 414000 <error@@Base+0x11e40>
  405ad0:	add	x3, x3, #0xdb8
  405ad4:	mov	w2, #0xb2                  	// #178
  405ad8:	adrp	x1, 414000 <error@@Base+0x11e40>
  405adc:	add	x1, x1, #0xd60
  405ae0:	adrp	x0, 414000 <error@@Base+0x11e40>
  405ae4:	add	x0, x0, #0xd88
  405ae8:	bl	401b10 <__assert_fail@plt>
  405aec:	adrp	x3, 414000 <error@@Base+0x11e40>
  405af0:	add	x3, x3, #0xdb8
  405af4:	mov	w2, #0xb3                  	// #179
  405af8:	adrp	x1, 414000 <error@@Base+0x11e40>
  405afc:	add	x1, x1, #0xd60
  405b00:	adrp	x0, 414000 <error@@Base+0x11e40>
  405b04:	add	x0, x0, #0xda0
  405b08:	bl	401b10 <__assert_fail@plt>
  405b0c:	add	x0, sp, #0x84
  405b10:	bl	401980 <mbsinit@plt>
  405b14:	cbz	w0, 405b98 <error@@Base+0x39d8>
  405b18:	mov	w0, #0x1                   	// #1
  405b1c:	strb	w0, [sp, #128]
  405b20:	ldr	x19, [sp, #144]
  405b24:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405b28:	mov	x1, x0
  405b2c:	mov	x0, x19
  405b30:	bl	4064e8 <error@@Base+0x4328>
  405b34:	add	x3, sp, #0x84
  405b38:	mov	x2, x0
  405b3c:	mov	x1, x19
  405b40:	add	x0, sp, #0xa4
  405b44:	bl	4067f0 <error@@Base+0x4630>
  405b48:	cmn	x0, #0x1
  405b4c:	b.eq	405bfc <error@@Base+0x3a3c>  // b.none
  405b50:	cmn	x0, #0x2
  405b54:	b.eq	405c04 <error@@Base+0x3a44>  // b.none
  405b58:	cbnz	x0, 405be4 <error@@Base+0x3a24>
  405b5c:	mov	x0, #0x1                   	// #1
  405b60:	str	x0, [sp, #152]
  405b64:	ldr	x0, [sp, #144]
  405b68:	ldrb	w0, [x0]
  405b6c:	cbnz	w0, 405bb8 <error@@Base+0x39f8>
  405b70:	ldr	w0, [sp, #164]
  405b74:	cbz	w0, 405be4 <error@@Base+0x3a24>
  405b78:	adrp	x3, 414000 <error@@Base+0x11e40>
  405b7c:	add	x3, x3, #0xdb8
  405b80:	mov	w2, #0xb3                  	// #179
  405b84:	adrp	x1, 414000 <error@@Base+0x11e40>
  405b88:	add	x1, x1, #0xd60
  405b8c:	adrp	x0, 414000 <error@@Base+0x11e40>
  405b90:	add	x0, x0, #0xda0
  405b94:	bl	401b10 <__assert_fail@plt>
  405b98:	adrp	x3, 414000 <error@@Base+0x11e40>
  405b9c:	add	x3, x3, #0xdb8
  405ba0:	mov	w2, #0x96                  	// #150
  405ba4:	adrp	x1, 414000 <error@@Base+0x11e40>
  405ba8:	add	x1, x1, #0xd60
  405bac:	adrp	x0, 414000 <error@@Base+0x11e40>
  405bb0:	add	x0, x0, #0xd70
  405bb4:	bl	401b10 <__assert_fail@plt>
  405bb8:	adrp	x3, 414000 <error@@Base+0x11e40>
  405bbc:	add	x3, x3, #0xdb8
  405bc0:	mov	w2, #0xb2                  	// #178
  405bc4:	adrp	x1, 414000 <error@@Base+0x11e40>
  405bc8:	add	x1, x1, #0xd60
  405bcc:	adrp	x0, 414000 <error@@Base+0x11e40>
  405bd0:	add	x0, x0, #0xd88
  405bd4:	bl	401b10 <__assert_fail@plt>
  405bd8:	ldrb	w1, [sp, #160]
  405bdc:	mov	w0, #0xffffffff            	// #-1
  405be0:	cbz	w1, 405c7c <error@@Base+0x3abc>
  405be4:	ldr	w0, [sp, #164]
  405be8:	cmp	w0, #0x0
  405bec:	csetm	w0, ne  // ne = any
  405bf0:	b	405c7c <error@@Base+0x3abc>
  405bf4:	mov	w0, #0x1                   	// #1
  405bf8:	b	405c7c <error@@Base+0x3abc>
  405bfc:	mov	w0, #0xffffffff            	// #-1
  405c00:	b	405c7c <error@@Base+0x3abc>
  405c04:	mov	w0, #0xffffffff            	// #-1
  405c08:	b	405c7c <error@@Base+0x3abc>
  405c0c:	mov	w0, #0xffffffff            	// #-1
  405c10:	b	405c7c <error@@Base+0x3abc>
  405c14:	bl	401a00 <__ctype_b_loc@plt>
  405c18:	ldr	x24, [x0]
  405c1c:	mov	x20, #0x0                   	// #0
  405c20:	b	405c34 <error@@Base+0x3a74>
  405c24:	cbz	w19, 405c78 <error@@Base+0x3ab8>
  405c28:	add	x20, x20, #0x1
  405c2c:	cmp	w19, w2
  405c30:	b.ne	405c78 <error@@Base+0x3ab8>  // b.any
  405c34:	ldrb	w19, [x21, x20]
  405c38:	and	x23, x19, #0xff
  405c3c:	ldrh	w0, [x24, x23, lsl #1]
  405c40:	tbz	w0, #8, 405c54 <error@@Base+0x3a94>
  405c44:	bl	4017e0 <__ctype_tolower_loc@plt>
  405c48:	ldr	x0, [x0]
  405c4c:	ldr	w0, [x0, x23, lsl #2]
  405c50:	and	w19, w0, #0xff
  405c54:	ldrb	w2, [x22, x20]
  405c58:	and	x23, x2, #0xff
  405c5c:	ldrh	w0, [x24, x23, lsl #1]
  405c60:	tbz	w0, #8, 405c24 <error@@Base+0x3a64>
  405c64:	bl	4017e0 <__ctype_tolower_loc@plt>
  405c68:	ldr	x0, [x0]
  405c6c:	ldr	w2, [x0, x23, lsl #2]
  405c70:	and	w2, w2, #0xff
  405c74:	b	405c24 <error@@Base+0x3a64>
  405c78:	sub	w0, w19, w2
  405c7c:	ldp	x19, x20, [sp, #16]
  405c80:	ldp	x21, x22, [sp, #32]
  405c84:	ldp	x23, x24, [sp, #48]
  405c88:	ldp	x29, x30, [sp], #192
  405c8c:	ret
  405c90:	mov	w0, #0x0                   	// #0
  405c94:	ret
  405c98:	mov	w0, #0x1                   	// #1
  405c9c:	b	405c7c <error@@Base+0x3abc>
  405ca0:	ldrb	w0, [sp, #96]
  405ca4:	cbnz	w0, 405c0c <error@@Base+0x3a4c>
  405ca8:	ldr	x2, [sp, #88]
  405cac:	ldr	x0, [sp, #152]
  405cb0:	cmp	x2, x0
  405cb4:	b.ne	4056a4 <error@@Base+0x34e4>  // b.any
  405cb8:	ldr	x1, [sp, #144]
  405cbc:	ldr	x0, [sp, #80]
  405cc0:	bl	4019b0 <memcmp@plt>
  405cc4:	b	4058d0 <error@@Base+0x3710>
  405cc8:	ldrb	w0, [sp, #76]
  405ccc:	cbnz	w0, 405d28 <error@@Base+0x3b68>
  405cd0:	ldrb	w0, [sp, #64]
  405cd4:	cbnz	w0, 405a10 <error@@Base+0x3850>
  405cd8:	ldr	x2, [sp, #80]
  405cdc:	ldrb	w1, [x2]
  405ce0:	ubfx	x3, x1, #5, #3
  405ce4:	adrp	x0, 415000 <error@@Base+0x12e40>
  405ce8:	add	x0, x0, #0x2c0
  405cec:	ldr	w0, [x0, x3, lsl #2]
  405cf0:	lsr	w0, w0, w1
  405cf4:	tbz	w0, #0, 4059fc <error@@Base+0x383c>
  405cf8:	mov	x0, #0x1                   	// #1
  405cfc:	str	x0, [sp, #88]
  405d00:	ldrb	w1, [x2]
  405d04:	str	w1, [sp, #100]
  405d08:	strb	w0, [sp, #96]
  405d0c:	mov	w0, #0x1                   	// #1
  405d10:	strb	w0, [sp, #76]
  405d14:	ldrb	w0, [sp, #96]
  405d18:	cbz	w0, 405bf4 <error@@Base+0x3a34>
  405d1c:	ldr	w1, [sp, #100]
  405d20:	mov	w0, #0x1                   	// #1
  405d24:	cbnz	w1, 405c7c <error@@Base+0x3abc>
  405d28:	ldrb	w0, [sp, #140]
  405d2c:	cbnz	w0, 405bd8 <error@@Base+0x3a18>
  405d30:	ldrb	w0, [sp, #128]
  405d34:	cbnz	w0, 405b20 <error@@Base+0x3960>
  405d38:	ldr	x2, [sp, #144]
  405d3c:	ldrb	w1, [x2]
  405d40:	ubfx	x3, x1, #5, #3
  405d44:	adrp	x0, 415000 <error@@Base+0x12e40>
  405d48:	add	x0, x0, #0x2c0
  405d4c:	ldr	w0, [x0, x3, lsl #2]
  405d50:	lsr	w0, w0, w1
  405d54:	tbz	w0, #0, 405b0c <error@@Base+0x394c>
  405d58:	mov	x0, #0x1                   	// #1
  405d5c:	str	x0, [sp, #152]
  405d60:	ldrb	w0, [x2]
  405d64:	str	w0, [sp, #164]
  405d68:	b	405be4 <error@@Base+0x3a24>
  405d6c:	cmp	x2, #0x0
  405d70:	ccmp	x0, x1, #0x4, ne  // ne = any
  405d74:	b.ne	405d80 <error@@Base+0x3bc0>  // b.any
  405d78:	mov	w0, #0x0                   	// #0
  405d7c:	ret
  405d80:	stp	x29, x30, [sp, #-208]!
  405d84:	mov	x29, sp
  405d88:	stp	x19, x20, [sp, #16]
  405d8c:	stp	x21, x22, [sp, #32]
  405d90:	stp	x23, x24, [sp, #48]
  405d94:	mov	x23, x0
  405d98:	mov	x22, x1
  405d9c:	mov	x20, x2
  405da0:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405da4:	cmp	x0, #0x1
  405da8:	b.ls	405ddc <error@@Base+0x3c1c>  // b.plast
  405dac:	str	x23, [sp, #96]
  405db0:	strb	wzr, [sp, #80]
  405db4:	stur	xzr, [sp, #84]
  405db8:	strb	wzr, [sp, #92]
  405dbc:	str	x22, [sp, #160]
  405dc0:	strb	wzr, [sp, #144]
  405dc4:	stur	xzr, [sp, #148]
  405dc8:	strb	wzr, [sp, #156]
  405dcc:	mov	w21, #0x1                   	// #1
  405dd0:	add	x22, sp, #0x54
  405dd4:	add	x23, sp, #0x94
  405dd8:	b	406064 <error@@Base+0x3ea4>
  405ddc:	str	x25, [sp, #64]
  405de0:	bl	401a00 <__ctype_b_loc@plt>
  405de4:	ldr	x25, [x0]
  405de8:	sub	x20, x20, #0x1
  405dec:	mov	x21, #0x0                   	// #0
  405df0:	b	4063b4 <error@@Base+0x41f4>
  405df4:	b.cs	405e14 <error@@Base+0x3c54>  // b.hs, b.nlast
  405df8:	ldr	x1, [sp, #160]
  405dfc:	ldr	x0, [sp, #96]
  405e00:	bl	4019b0 <memcmp@plt>
  405e04:	mov	w19, #0x1                   	// #1
  405e08:	cmp	w0, #0x0
  405e0c:	cneg	w0, w19, le
  405e10:	b	406400 <error@@Base+0x4240>
  405e14:	mov	x2, x0
  405e18:	ldr	x1, [sp, #160]
  405e1c:	ldr	x0, [sp, #96]
  405e20:	bl	4019b0 <memcmp@plt>
  405e24:	mov	w19, #0x1                   	// #1
  405e28:	cmp	w0, #0x0
  405e2c:	cneg	w0, w19, lt  // lt = tstop
  405e30:	b	406400 <error@@Base+0x4240>
  405e34:	mov	x0, x22
  405e38:	bl	401980 <mbsinit@plt>
  405e3c:	cbz	w0, 405eb8 <error@@Base+0x3cf8>
  405e40:	strb	w21, [sp, #80]
  405e44:	ldr	x19, [sp, #96]
  405e48:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405e4c:	mov	x1, x0
  405e50:	mov	x0, x19
  405e54:	bl	4064e8 <error@@Base+0x4328>
  405e58:	mov	x3, x22
  405e5c:	mov	x2, x0
  405e60:	mov	x1, x19
  405e64:	add	x0, sp, #0x74
  405e68:	bl	4067f0 <error@@Base+0x4630>
  405e6c:	str	x0, [sp, #104]
  405e70:	cmn	x0, #0x1
  405e74:	b.eq	405edc <error@@Base+0x3d1c>  // b.none
  405e78:	cmn	x0, #0x2
  405e7c:	b.eq	405eec <error@@Base+0x3d2c>  // b.none
  405e80:	cbnz	x0, 405ea0 <error@@Base+0x3ce0>
  405e84:	mov	x0, #0x1                   	// #1
  405e88:	str	x0, [sp, #104]
  405e8c:	ldr	x0, [sp, #96]
  405e90:	ldrb	w0, [x0]
  405e94:	cbnz	w0, 405f00 <error@@Base+0x3d40>
  405e98:	ldr	w0, [sp, #116]
  405e9c:	cbnz	w0, 405f24 <error@@Base+0x3d64>
  405ea0:	strb	w21, [sp, #112]
  405ea4:	mov	x0, x22
  405ea8:	bl	401980 <mbsinit@plt>
  405eac:	cbz	w0, 4060a8 <error@@Base+0x3ee8>
  405eb0:	strb	wzr, [sp, #80]
  405eb4:	b	4060a8 <error@@Base+0x3ee8>
  405eb8:	str	x25, [sp, #64]
  405ebc:	adrp	x3, 414000 <error@@Base+0x11e40>
  405ec0:	add	x3, x3, #0xdd0
  405ec4:	mov	w2, #0x96                  	// #150
  405ec8:	adrp	x1, 414000 <error@@Base+0x11e40>
  405ecc:	add	x1, x1, #0xd60
  405ed0:	adrp	x0, 414000 <error@@Base+0x11e40>
  405ed4:	add	x0, x0, #0xd70
  405ed8:	bl	401b10 <__assert_fail@plt>
  405edc:	mov	x0, #0x1                   	// #1
  405ee0:	str	x0, [sp, #104]
  405ee4:	strb	wzr, [sp, #112]
  405ee8:	b	4060a8 <error@@Base+0x3ee8>
  405eec:	ldr	x0, [sp, #96]
  405ef0:	bl	401740 <strlen@plt>
  405ef4:	str	x0, [sp, #104]
  405ef8:	strb	wzr, [sp, #112]
  405efc:	b	4060a8 <error@@Base+0x3ee8>
  405f00:	str	x25, [sp, #64]
  405f04:	adrp	x3, 414000 <error@@Base+0x11e40>
  405f08:	add	x3, x3, #0xdd0
  405f0c:	mov	w2, #0xb2                  	// #178
  405f10:	adrp	x1, 414000 <error@@Base+0x11e40>
  405f14:	add	x1, x1, #0xd60
  405f18:	adrp	x0, 414000 <error@@Base+0x11e40>
  405f1c:	add	x0, x0, #0xd88
  405f20:	bl	401b10 <__assert_fail@plt>
  405f24:	str	x25, [sp, #64]
  405f28:	adrp	x3, 414000 <error@@Base+0x11e40>
  405f2c:	add	x3, x3, #0xdd0
  405f30:	mov	w2, #0xb3                  	// #179
  405f34:	adrp	x1, 414000 <error@@Base+0x11e40>
  405f38:	add	x1, x1, #0xd60
  405f3c:	adrp	x0, 414000 <error@@Base+0x11e40>
  405f40:	add	x0, x0, #0xda0
  405f44:	bl	401b10 <__assert_fail@plt>
  405f48:	mov	x0, x23
  405f4c:	bl	401980 <mbsinit@plt>
  405f50:	cbz	w0, 405fcc <error@@Base+0x3e0c>
  405f54:	strb	w21, [sp, #144]
  405f58:	ldr	x19, [sp, #160]
  405f5c:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  405f60:	mov	x1, x0
  405f64:	mov	x0, x19
  405f68:	bl	4064e8 <error@@Base+0x4328>
  405f6c:	mov	x3, x23
  405f70:	mov	x2, x0
  405f74:	mov	x1, x19
  405f78:	add	x0, sp, #0xb4
  405f7c:	bl	4067f0 <error@@Base+0x4630>
  405f80:	str	x0, [sp, #168]
  405f84:	cmn	x0, #0x1
  405f88:	b.eq	405ff0 <error@@Base+0x3e30>  // b.none
  405f8c:	cmn	x0, #0x2
  405f90:	b.eq	406104 <error@@Base+0x3f44>  // b.none
  405f94:	cbnz	x0, 405fb4 <error@@Base+0x3df4>
  405f98:	mov	x0, #0x1                   	// #1
  405f9c:	str	x0, [sp, #168]
  405fa0:	ldr	x0, [sp, #160]
  405fa4:	ldrb	w0, [x0]
  405fa8:	cbnz	w0, 406118 <error@@Base+0x3f58>
  405fac:	ldr	w0, [sp, #180]
  405fb0:	cbnz	w0, 40613c <error@@Base+0x3f7c>
  405fb4:	strb	w21, [sp, #176]
  405fb8:	mov	x0, x23
  405fbc:	bl	401980 <mbsinit@plt>
  405fc0:	cbz	w0, 405ffc <error@@Base+0x3e3c>
  405fc4:	strb	wzr, [sp, #144]
  405fc8:	b	405ffc <error@@Base+0x3e3c>
  405fcc:	str	x25, [sp, #64]
  405fd0:	adrp	x3, 414000 <error@@Base+0x11e40>
  405fd4:	add	x3, x3, #0xdd0
  405fd8:	mov	w2, #0x96                  	// #150
  405fdc:	adrp	x1, 414000 <error@@Base+0x11e40>
  405fe0:	add	x1, x1, #0xd60
  405fe4:	adrp	x0, 414000 <error@@Base+0x11e40>
  405fe8:	add	x0, x0, #0xd70
  405fec:	bl	401b10 <__assert_fail@plt>
  405ff0:	mov	x0, #0x1                   	// #1
  405ff4:	str	x0, [sp, #168]
  405ff8:	strb	wzr, [sp, #176]
  405ffc:	strb	w21, [sp, #156]
  406000:	ldrb	w0, [sp, #176]
  406004:	cbz	w0, 40641c <error@@Base+0x425c>
  406008:	ldr	w24, [sp, #180]
  40600c:	cbz	w24, 406160 <error@@Base+0x3fa0>
  406010:	ldrb	w0, [sp, #112]
  406014:	cbz	w0, 406414 <error@@Base+0x4254>
  406018:	ldr	w0, [sp, #116]
  40601c:	bl	401b40 <towlower@plt>
  406020:	mov	w19, w0
  406024:	mov	w0, w24
  406028:	bl	401b40 <towlower@plt>
  40602c:	sub	w0, w19, w0
  406030:	cbnz	w0, 406400 <error@@Base+0x4240>
  406034:	subs	x20, x20, #0x1
  406038:	b.eq	406400 <error@@Base+0x4240>  // b.none
  40603c:	ldr	x0, [sp, #96]
  406040:	ldr	x1, [sp, #104]
  406044:	add	x0, x0, x1
  406048:	str	x0, [sp, #96]
  40604c:	strb	wzr, [sp, #92]
  406050:	ldr	x0, [sp, #160]
  406054:	ldr	x1, [sp, #168]
  406058:	add	x0, x0, x1
  40605c:	str	x0, [sp, #160]
  406060:	strb	wzr, [sp, #156]
  406064:	ldrb	w0, [sp, #92]
  406068:	cbnz	w0, 4060ac <error@@Base+0x3eec>
  40606c:	ldrb	w0, [sp, #80]
  406070:	cbnz	w0, 405e44 <error@@Base+0x3c84>
  406074:	ldr	x3, [sp, #96]
  406078:	ldrb	w2, [x3]
  40607c:	ubfx	x0, x2, #5, #3
  406080:	adrp	x1, 415000 <error@@Base+0x12e40>
  406084:	add	x1, x1, #0x2c0
  406088:	ldr	w0, [x1, x0, lsl #2]
  40608c:	lsr	w0, w0, w2
  406090:	tbz	w0, #0, 405e34 <error@@Base+0x3c74>
  406094:	mov	x0, #0x1                   	// #1
  406098:	str	x0, [sp, #104]
  40609c:	ldrb	w1, [x3]
  4060a0:	str	w1, [sp, #116]
  4060a4:	strb	w0, [sp, #112]
  4060a8:	strb	w21, [sp, #92]
  4060ac:	ldrb	w0, [sp, #112]
  4060b0:	cbz	w0, 4060bc <error@@Base+0x3efc>
  4060b4:	ldr	w0, [sp, #116]
  4060b8:	cbz	w0, 406444 <error@@Base+0x4284>
  4060bc:	ldrb	w0, [sp, #156]
  4060c0:	cbnz	w0, 406000 <error@@Base+0x3e40>
  4060c4:	ldrb	w0, [sp, #144]
  4060c8:	cbnz	w0, 405f58 <error@@Base+0x3d98>
  4060cc:	ldr	x3, [sp, #160]
  4060d0:	ldrb	w2, [x3]
  4060d4:	ubfx	x0, x2, #5, #3
  4060d8:	adrp	x1, 415000 <error@@Base+0x12e40>
  4060dc:	add	x1, x1, #0x2c0
  4060e0:	ldr	w0, [x1, x0, lsl #2]
  4060e4:	lsr	w0, w0, w2
  4060e8:	tbz	w0, #0, 405f48 <error@@Base+0x3d88>
  4060ec:	mov	x0, #0x1                   	// #1
  4060f0:	str	x0, [sp, #168]
  4060f4:	ldrb	w1, [x3]
  4060f8:	str	w1, [sp, #180]
  4060fc:	strb	w0, [sp, #176]
  406100:	b	405ffc <error@@Base+0x3e3c>
  406104:	ldr	x0, [sp, #160]
  406108:	bl	401740 <strlen@plt>
  40610c:	str	x0, [sp, #168]
  406110:	strb	wzr, [sp, #176]
  406114:	b	405ffc <error@@Base+0x3e3c>
  406118:	str	x25, [sp, #64]
  40611c:	adrp	x3, 414000 <error@@Base+0x11e40>
  406120:	add	x3, x3, #0xdd0
  406124:	mov	w2, #0xb2                  	// #178
  406128:	adrp	x1, 414000 <error@@Base+0x11e40>
  40612c:	add	x1, x1, #0xd60
  406130:	adrp	x0, 414000 <error@@Base+0x11e40>
  406134:	add	x0, x0, #0xd88
  406138:	bl	401b10 <__assert_fail@plt>
  40613c:	str	x25, [sp, #64]
  406140:	adrp	x3, 414000 <error@@Base+0x11e40>
  406144:	add	x3, x3, #0xdd0
  406148:	mov	w2, #0xb3                  	// #179
  40614c:	adrp	x1, 414000 <error@@Base+0x11e40>
  406150:	add	x1, x1, #0xd60
  406154:	adrp	x0, 414000 <error@@Base+0x11e40>
  406158:	add	x0, x0, #0xda0
  40615c:	bl	401b10 <__assert_fail@plt>
  406160:	ldrb	w0, [sp, #92]
  406164:	cbz	w0, 40644c <error@@Base+0x428c>
  406168:	b	406490 <error@@Base+0x42d0>
  40616c:	add	x0, sp, #0x54
  406170:	bl	401980 <mbsinit@plt>
  406174:	cbz	w0, 4061f8 <error@@Base+0x4038>
  406178:	mov	w0, #0x1                   	// #1
  40617c:	strb	w0, [sp, #80]
  406180:	ldr	x19, [sp, #96]
  406184:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  406188:	mov	x1, x0
  40618c:	mov	x0, x19
  406190:	bl	4064e8 <error@@Base+0x4328>
  406194:	add	x3, sp, #0x54
  406198:	mov	x2, x0
  40619c:	mov	x1, x19
  4061a0:	add	x0, sp, #0x74
  4061a4:	bl	4067f0 <error@@Base+0x4630>
  4061a8:	str	x0, [sp, #104]
  4061ac:	cmn	x0, #0x1
  4061b0:	b.eq	40621c <error@@Base+0x405c>  // b.none
  4061b4:	cmn	x0, #0x2
  4061b8:	b.eq	40622c <error@@Base+0x406c>  // b.none
  4061bc:	cbnz	x0, 4061dc <error@@Base+0x401c>
  4061c0:	mov	x0, #0x1                   	// #1
  4061c4:	str	x0, [sp, #104]
  4061c8:	ldr	x0, [sp, #96]
  4061cc:	ldrb	w0, [x0]
  4061d0:	cbnz	w0, 406240 <error@@Base+0x4080>
  4061d4:	ldr	w0, [sp, #116]
  4061d8:	cbnz	w0, 406264 <error@@Base+0x40a4>
  4061dc:	mov	w0, #0x1                   	// #1
  4061e0:	strb	w0, [sp, #112]
  4061e4:	add	x0, sp, #0x54
  4061e8:	bl	401980 <mbsinit@plt>
  4061ec:	cbz	w0, 406488 <error@@Base+0x42c8>
  4061f0:	strb	wzr, [sp, #80]
  4061f4:	b	406488 <error@@Base+0x42c8>
  4061f8:	str	x25, [sp, #64]
  4061fc:	adrp	x3, 414000 <error@@Base+0x11e40>
  406200:	add	x3, x3, #0xdd0
  406204:	mov	w2, #0x96                  	// #150
  406208:	adrp	x1, 414000 <error@@Base+0x11e40>
  40620c:	add	x1, x1, #0xd60
  406210:	adrp	x0, 414000 <error@@Base+0x11e40>
  406214:	add	x0, x0, #0xd70
  406218:	bl	401b10 <__assert_fail@plt>
  40621c:	mov	x0, #0x1                   	// #1
  406220:	str	x0, [sp, #104]
  406224:	strb	wzr, [sp, #112]
  406228:	b	406488 <error@@Base+0x42c8>
  40622c:	ldr	x0, [sp, #96]
  406230:	bl	401740 <strlen@plt>
  406234:	str	x0, [sp, #104]
  406238:	strb	wzr, [sp, #112]
  40623c:	b	406488 <error@@Base+0x42c8>
  406240:	str	x25, [sp, #64]
  406244:	adrp	x3, 414000 <error@@Base+0x11e40>
  406248:	add	x3, x3, #0xdd0
  40624c:	mov	w2, #0xb2                  	// #178
  406250:	adrp	x1, 414000 <error@@Base+0x11e40>
  406254:	add	x1, x1, #0xd60
  406258:	adrp	x0, 414000 <error@@Base+0x11e40>
  40625c:	add	x0, x0, #0xd88
  406260:	bl	401b10 <__assert_fail@plt>
  406264:	str	x25, [sp, #64]
  406268:	adrp	x3, 414000 <error@@Base+0x11e40>
  40626c:	add	x3, x3, #0xdd0
  406270:	mov	w2, #0xb3                  	// #179
  406274:	adrp	x1, 414000 <error@@Base+0x11e40>
  406278:	add	x1, x1, #0xd60
  40627c:	adrp	x0, 414000 <error@@Base+0x11e40>
  406280:	add	x0, x0, #0xda0
  406284:	bl	401b10 <__assert_fail@plt>
  406288:	add	x0, sp, #0x94
  40628c:	bl	401980 <mbsinit@plt>
  406290:	cbz	w0, 406318 <error@@Base+0x4158>
  406294:	mov	w0, #0x1                   	// #1
  406298:	strb	w0, [sp, #144]
  40629c:	ldr	x19, [sp, #160]
  4062a0:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  4062a4:	mov	x1, x0
  4062a8:	mov	x0, x19
  4062ac:	bl	4064e8 <error@@Base+0x4328>
  4062b0:	add	x3, sp, #0x94
  4062b4:	mov	x2, x0
  4062b8:	mov	x1, x19
  4062bc:	add	x0, sp, #0xb4
  4062c0:	bl	4067f0 <error@@Base+0x4630>
  4062c4:	cmn	x0, #0x1
  4062c8:	b.eq	406384 <error@@Base+0x41c4>  // b.none
  4062cc:	cmn	x0, #0x2
  4062d0:	b.eq	40638c <error@@Base+0x41cc>  // b.none
  4062d4:	cbnz	x0, 40636c <error@@Base+0x41ac>
  4062d8:	mov	x0, #0x1                   	// #1
  4062dc:	str	x0, [sp, #168]
  4062e0:	ldr	x0, [sp, #160]
  4062e4:	ldrb	w0, [x0]
  4062e8:	cbnz	w0, 40633c <error@@Base+0x417c>
  4062ec:	ldr	w0, [sp, #180]
  4062f0:	cbz	w0, 40636c <error@@Base+0x41ac>
  4062f4:	str	x25, [sp, #64]
  4062f8:	adrp	x3, 414000 <error@@Base+0x11e40>
  4062fc:	add	x3, x3, #0xdd0
  406300:	mov	w2, #0xb3                  	// #179
  406304:	adrp	x1, 414000 <error@@Base+0x11e40>
  406308:	add	x1, x1, #0xd60
  40630c:	adrp	x0, 414000 <error@@Base+0x11e40>
  406310:	add	x0, x0, #0xda0
  406314:	bl	401b10 <__assert_fail@plt>
  406318:	str	x25, [sp, #64]
  40631c:	adrp	x3, 414000 <error@@Base+0x11e40>
  406320:	add	x3, x3, #0xdd0
  406324:	mov	w2, #0x96                  	// #150
  406328:	adrp	x1, 414000 <error@@Base+0x11e40>
  40632c:	add	x1, x1, #0xd60
  406330:	adrp	x0, 414000 <error@@Base+0x11e40>
  406334:	add	x0, x0, #0xd70
  406338:	bl	401b10 <__assert_fail@plt>
  40633c:	str	x25, [sp, #64]
  406340:	adrp	x3, 414000 <error@@Base+0x11e40>
  406344:	add	x3, x3, #0xdd0
  406348:	mov	w2, #0xb2                  	// #178
  40634c:	adrp	x1, 414000 <error@@Base+0x11e40>
  406350:	add	x1, x1, #0xd60
  406354:	adrp	x0, 414000 <error@@Base+0x11e40>
  406358:	add	x0, x0, #0xd88
  40635c:	bl	401b10 <__assert_fail@plt>
  406360:	ldrb	w1, [sp, #176]
  406364:	mov	w0, #0xffffffff            	// #-1
  406368:	cbz	w1, 406400 <error@@Base+0x4240>
  40636c:	ldr	w0, [sp, #180]
  406370:	cmp	w0, #0x0
  406374:	csetm	w0, ne  // ne = any
  406378:	b	406400 <error@@Base+0x4240>
  40637c:	mov	w0, #0x1                   	// #1
  406380:	b	406400 <error@@Base+0x4240>
  406384:	mov	w0, #0xffffffff            	// #-1
  406388:	b	406400 <error@@Base+0x4240>
  40638c:	mov	w0, #0xffffffff            	// #-1
  406390:	b	406400 <error@@Base+0x4240>
  406394:	mov	w0, #0xffffffff            	// #-1
  406398:	b	406400 <error@@Base+0x4240>
  40639c:	cmp	x21, x20
  4063a0:	b.eq	4063f8 <error@@Base+0x4238>  // b.none
  4063a4:	add	x21, x21, #0x1
  4063a8:	cmp	w19, #0x0
  4063ac:	ccmp	w19, w2, #0x0, ne  // ne = any
  4063b0:	b.ne	4063f8 <error@@Base+0x4238>  // b.any
  4063b4:	ldrb	w19, [x23, x21]
  4063b8:	and	x24, x19, #0xff
  4063bc:	ldrh	w0, [x25, x24, lsl #1]
  4063c0:	tbz	w0, #8, 4063d4 <error@@Base+0x4214>
  4063c4:	bl	4017e0 <__ctype_tolower_loc@plt>
  4063c8:	ldr	x0, [x0]
  4063cc:	ldr	w19, [x0, x24, lsl #2]
  4063d0:	and	w19, w19, #0xff
  4063d4:	ldrb	w2, [x22, x21]
  4063d8:	and	x24, x2, #0xff
  4063dc:	ldrh	w0, [x25, x24, lsl #1]
  4063e0:	tbz	w0, #8, 40639c <error@@Base+0x41dc>
  4063e4:	bl	4017e0 <__ctype_tolower_loc@plt>
  4063e8:	ldr	x0, [x0]
  4063ec:	ldr	w2, [x0, x24, lsl #2]
  4063f0:	and	w2, w2, #0xff
  4063f4:	b	40639c <error@@Base+0x41dc>
  4063f8:	sub	w0, w19, w2
  4063fc:	ldr	x25, [sp, #64]
  406400:	ldp	x19, x20, [sp, #16]
  406404:	ldp	x21, x22, [sp, #32]
  406408:	ldp	x23, x24, [sp, #48]
  40640c:	ldp	x29, x30, [sp], #208
  406410:	ret
  406414:	mov	w0, #0x1                   	// #1
  406418:	b	406400 <error@@Base+0x4240>
  40641c:	ldrb	w0, [sp, #112]
  406420:	cbnz	w0, 406394 <error@@Base+0x41d4>
  406424:	ldr	x2, [sp, #104]
  406428:	ldr	x0, [sp, #168]
  40642c:	cmp	x2, x0
  406430:	b.ne	405df4 <error@@Base+0x3c34>  // b.any
  406434:	ldr	x1, [sp, #160]
  406438:	ldr	x0, [sp, #96]
  40643c:	bl	4019b0 <memcmp@plt>
  406440:	b	406030 <error@@Base+0x3e70>
  406444:	ldrb	w0, [sp, #92]
  406448:	cbnz	w0, 4064a4 <error@@Base+0x42e4>
  40644c:	ldrb	w0, [sp, #80]
  406450:	cbnz	w0, 406180 <error@@Base+0x3fc0>
  406454:	ldr	x2, [sp, #96]
  406458:	ldrb	w1, [x2]
  40645c:	ubfx	x3, x1, #5, #3
  406460:	adrp	x0, 415000 <error@@Base+0x12e40>
  406464:	add	x0, x0, #0x2c0
  406468:	ldr	w0, [x0, x3, lsl #2]
  40646c:	lsr	w0, w0, w1
  406470:	tbz	w0, #0, 40616c <error@@Base+0x3fac>
  406474:	mov	x0, #0x1                   	// #1
  406478:	str	x0, [sp, #104]
  40647c:	ldrb	w1, [x2]
  406480:	str	w1, [sp, #116]
  406484:	strb	w0, [sp, #112]
  406488:	mov	w0, #0x1                   	// #1
  40648c:	strb	w0, [sp, #92]
  406490:	ldrb	w0, [sp, #112]
  406494:	cbz	w0, 40637c <error@@Base+0x41bc>
  406498:	ldr	w1, [sp, #116]
  40649c:	mov	w0, #0x1                   	// #1
  4064a0:	cbnz	w1, 406400 <error@@Base+0x4240>
  4064a4:	ldrb	w0, [sp, #156]
  4064a8:	cbnz	w0, 406360 <error@@Base+0x41a0>
  4064ac:	ldrb	w0, [sp, #144]
  4064b0:	cbnz	w0, 40629c <error@@Base+0x40dc>
  4064b4:	ldr	x2, [sp, #160]
  4064b8:	ldrb	w1, [x2]
  4064bc:	ubfx	x3, x1, #5, #3
  4064c0:	adrp	x0, 415000 <error@@Base+0x12e40>
  4064c4:	add	x0, x0, #0x2c0
  4064c8:	ldr	w0, [x0, x3, lsl #2]
  4064cc:	lsr	w0, w0, w1
  4064d0:	tbz	w0, #0, 406288 <error@@Base+0x40c8>
  4064d4:	mov	x0, #0x1                   	// #1
  4064d8:	str	x0, [sp, #168]
  4064dc:	ldrb	w0, [x2]
  4064e0:	str	w0, [sp, #180]
  4064e4:	b	40636c <error@@Base+0x41ac>
  4064e8:	stp	x29, x30, [sp, #-32]!
  4064ec:	mov	x29, sp
  4064f0:	stp	x19, x20, [sp, #16]
  4064f4:	mov	x19, x0
  4064f8:	mov	x20, x1
  4064fc:	mov	x2, x1
  406500:	mov	w1, #0x0                   	// #0
  406504:	bl	401a90 <memchr@plt>
  406508:	sub	x19, x0, x19
  40650c:	cmp	x0, #0x0
  406510:	csinc	x0, x20, x19, eq  // eq = none
  406514:	ldp	x19, x20, [sp, #16]
  406518:	ldp	x29, x30, [sp], #32
  40651c:	ret
  406520:	stp	x29, x30, [sp, #-32]!
  406524:	mov	x29, sp
  406528:	str	x19, [sp, #16]
  40652c:	mov	x19, x0
  406530:	bl	401840 <malloc@plt>
  406534:	cmp	x0, #0x0
  406538:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40653c:	b.ne	40654c <error@@Base+0x438c>  // b.any
  406540:	ldr	x19, [sp, #16]
  406544:	ldp	x29, x30, [sp], #32
  406548:	ret
  40654c:	bl	4067ac <error@@Base+0x45ec>
  406550:	stp	x29, x30, [sp, #-16]!
  406554:	mov	x29, sp
  406558:	mul	x3, x0, x1
  40655c:	umulh	x2, x0, x1
  406560:	cmp	x2, #0x0
  406564:	cset	x2, ne  // ne = any
  406568:	cmp	x3, #0x0
  40656c:	csinc	x2, x2, xzr, ge  // ge = tcont
  406570:	cbnz	w2, 406584 <error@@Base+0x43c4>
  406574:	mul	x0, x0, x1
  406578:	bl	406520 <error@@Base+0x4360>
  40657c:	ldp	x29, x30, [sp], #16
  406580:	ret
  406584:	bl	4067ac <error@@Base+0x45ec>
  406588:	stp	x29, x30, [sp, #-16]!
  40658c:	mov	x29, sp
  406590:	bl	406520 <error@@Base+0x4360>
  406594:	ldp	x29, x30, [sp], #16
  406598:	ret
  40659c:	stp	x29, x30, [sp, #-32]!
  4065a0:	mov	x29, sp
  4065a4:	cmp	x1, #0x0
  4065a8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4065ac:	b.ne	4065d4 <error@@Base+0x4414>  // b.any
  4065b0:	str	x19, [sp, #16]
  4065b4:	mov	x19, x1
  4065b8:	bl	4018d0 <realloc@plt>
  4065bc:	cmp	x0, #0x0
  4065c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4065c4:	b.ne	4065e0 <error@@Base+0x4420>  // b.any
  4065c8:	ldr	x19, [sp, #16]
  4065cc:	ldp	x29, x30, [sp], #32
  4065d0:	ret
  4065d4:	bl	401a20 <free@plt>
  4065d8:	mov	x0, #0x0                   	// #0
  4065dc:	b	4065cc <error@@Base+0x440c>
  4065e0:	bl	4067ac <error@@Base+0x45ec>
  4065e4:	stp	x29, x30, [sp, #-16]!
  4065e8:	mov	x29, sp
  4065ec:	mul	x4, x1, x2
  4065f0:	umulh	x3, x1, x2
  4065f4:	cmp	x3, #0x0
  4065f8:	cset	x3, ne  // ne = any
  4065fc:	cmp	x4, #0x0
  406600:	csinc	x3, x3, xzr, ge  // ge = tcont
  406604:	cbnz	w3, 406618 <error@@Base+0x4458>
  406608:	mul	x1, x1, x2
  40660c:	bl	40659c <error@@Base+0x43dc>
  406610:	ldp	x29, x30, [sp], #16
  406614:	ret
  406618:	bl	4067ac <error@@Base+0x45ec>
  40661c:	stp	x29, x30, [sp, #-16]!
  406620:	mov	x29, sp
  406624:	ldr	x3, [x1]
  406628:	cbz	x0, 40665c <error@@Base+0x449c>
  40662c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  406630:	movk	x4, #0x5554
  406634:	udiv	x4, x4, x2
  406638:	cmp	x4, x3
  40663c:	b.ls	406690 <error@@Base+0x44d0>  // b.plast
  406640:	add	x4, x3, #0x1
  406644:	add	x3, x4, x3, lsr #1
  406648:	str	x3, [x1]
  40664c:	mul	x1, x3, x2
  406650:	bl	40659c <error@@Base+0x43dc>
  406654:	ldp	x29, x30, [sp], #16
  406658:	ret
  40665c:	cbnz	x3, 406670 <error@@Base+0x44b0>
  406660:	mov	x3, #0x80                  	// #128
  406664:	udiv	x3, x3, x2
  406668:	cmp	x2, #0x80
  40666c:	cinc	x3, x3, hi  // hi = pmore
  406670:	mul	x5, x3, x2
  406674:	umulh	x4, x3, x2
  406678:	cmp	x4, #0x0
  40667c:	cset	x4, ne  // ne = any
  406680:	cmp	x5, #0x0
  406684:	csinc	x4, x4, xzr, ge  // ge = tcont
  406688:	cbz	w4, 406648 <error@@Base+0x4488>
  40668c:	bl	4067ac <error@@Base+0x45ec>
  406690:	bl	4067ac <error@@Base+0x45ec>
  406694:	stp	x29, x30, [sp, #-16]!
  406698:	mov	x29, sp
  40669c:	mov	x2, x1
  4066a0:	ldr	x1, [x1]
  4066a4:	cbz	x0, 4066d0 <error@@Base+0x4510>
  4066a8:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4066ac:	movk	x3, #0x5553
  4066b0:	cmp	x1, x3
  4066b4:	b.hi	4066dc <error@@Base+0x451c>  // b.pmore
  4066b8:	add	x3, x1, #0x1
  4066bc:	add	x1, x3, x1, lsr #1
  4066c0:	str	x1, [x2]
  4066c4:	bl	40659c <error@@Base+0x43dc>
  4066c8:	ldp	x29, x30, [sp], #16
  4066cc:	ret
  4066d0:	cbz	x1, 4066e0 <error@@Base+0x4520>
  4066d4:	tbz	x1, #63, 4066c0 <error@@Base+0x4500>
  4066d8:	bl	4067ac <error@@Base+0x45ec>
  4066dc:	bl	4067ac <error@@Base+0x45ec>
  4066e0:	mov	x1, #0x80                  	// #128
  4066e4:	b	4066c0 <error@@Base+0x4500>
  4066e8:	stp	x29, x30, [sp, #-32]!
  4066ec:	mov	x29, sp
  4066f0:	str	x19, [sp, #16]
  4066f4:	mov	x19, x0
  4066f8:	bl	406520 <error@@Base+0x4360>
  4066fc:	mov	x2, x19
  406700:	mov	w1, #0x0                   	// #0
  406704:	bl	4018b0 <memset@plt>
  406708:	ldr	x19, [sp, #16]
  40670c:	ldp	x29, x30, [sp], #32
  406710:	ret
  406714:	stp	x29, x30, [sp, #-16]!
  406718:	mov	x29, sp
  40671c:	mul	x3, x0, x1
  406720:	umulh	x2, x0, x1
  406724:	cmp	x2, #0x0
  406728:	cset	x2, ne  // ne = any
  40672c:	cmp	x3, #0x0
  406730:	csinc	x2, x2, xzr, ge  // ge = tcont
  406734:	cbnz	w2, 406748 <error@@Base+0x4588>
  406738:	bl	4018c0 <calloc@plt>
  40673c:	cbz	x0, 406748 <error@@Base+0x4588>
  406740:	ldp	x29, x30, [sp], #16
  406744:	ret
  406748:	bl	4067ac <error@@Base+0x45ec>
  40674c:	stp	x29, x30, [sp, #-32]!
  406750:	mov	x29, sp
  406754:	stp	x19, x20, [sp, #16]
  406758:	mov	x20, x0
  40675c:	mov	x19, x1
  406760:	mov	x0, x1
  406764:	bl	406520 <error@@Base+0x4360>
  406768:	mov	x2, x19
  40676c:	mov	x1, x20
  406770:	bl	401710 <memcpy@plt>
  406774:	ldp	x19, x20, [sp, #16]
  406778:	ldp	x29, x30, [sp], #32
  40677c:	ret
  406780:	stp	x29, x30, [sp, #-32]!
  406784:	mov	x29, sp
  406788:	str	x19, [sp, #16]
  40678c:	mov	x19, x0
  406790:	bl	401740 <strlen@plt>
  406794:	add	x1, x0, #0x1
  406798:	mov	x0, x19
  40679c:	bl	40674c <error@@Base+0x458c>
  4067a0:	ldr	x19, [sp, #16]
  4067a4:	ldp	x29, x30, [sp], #32
  4067a8:	ret
  4067ac:	stp	x29, x30, [sp, #-32]!
  4067b0:	mov	x29, sp
  4067b4:	str	x19, [sp, #16]
  4067b8:	adrp	x0, 428000 <error@@Base+0x25e40>
  4067bc:	ldr	w19, [x0, #1632]
  4067c0:	mov	w2, #0x5                   	// #5
  4067c4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4067c8:	add	x1, x1, #0xde8
  4067cc:	mov	x0, #0x0                   	// #0
  4067d0:	bl	401ac0 <dcgettext@plt>
  4067d4:	mov	x3, x0
  4067d8:	adrp	x2, 414000 <error@@Base+0x11e40>
  4067dc:	add	x2, x2, #0x698
  4067e0:	mov	w1, #0x0                   	// #0
  4067e4:	mov	w0, w19
  4067e8:	bl	4021c0 <error@@Base>
  4067ec:	bl	401970 <abort@plt>
  4067f0:	stp	x29, x30, [sp, #-64]!
  4067f4:	mov	x29, sp
  4067f8:	stp	x19, x20, [sp, #16]
  4067fc:	stp	x21, x22, [sp, #32]
  406800:	mov	x19, x0
  406804:	mov	x22, x1
  406808:	mov	x21, x2
  40680c:	cmp	x0, #0x0
  406810:	add	x0, sp, #0x3c
  406814:	csel	x19, x0, x19, eq  // eq = none
  406818:	mov	x0, x19
  40681c:	bl	401700 <mbrtowc@plt>
  406820:	mov	x20, x0
  406824:	cmp	x21, #0x0
  406828:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40682c:	b.hi	406844 <error@@Base+0x4684>  // b.pmore
  406830:	mov	x0, x20
  406834:	ldp	x19, x20, [sp, #16]
  406838:	ldp	x21, x22, [sp, #32]
  40683c:	ldp	x29, x30, [sp], #64
  406840:	ret
  406844:	mov	w0, #0x0                   	// #0
  406848:	bl	413234 <error@@Base+0x11074>
  40684c:	and	w0, w0, #0xff
  406850:	cbnz	w0, 406830 <error@@Base+0x4670>
  406854:	ldrb	w0, [x22]
  406858:	str	w0, [x19]
  40685c:	mov	x20, #0x1                   	// #1
  406860:	b	406830 <error@@Base+0x4670>
  406864:	mov	x2, x0
  406868:	ldr	w0, [x0, #144]
  40686c:	cmp	w0, #0x1
  406870:	b.eq	4068a8 <error@@Base+0x46e8>  // b.none
  406874:	add	x1, x1, #0x1
  406878:	ldr	x3, [x2, #48]
  40687c:	cmp	x1, x3
  406880:	b.ge	4068ac <error@@Base+0x46ec>  // b.tcont
  406884:	ldr	x4, [x2, #16]
  406888:	mov	w0, #0x1                   	// #1
  40688c:	ldr	w2, [x4, x1, lsl #2]
  406890:	cmn	w2, #0x1
  406894:	b.ne	4068a8 <error@@Base+0x46e8>  // b.any
  406898:	add	w0, w0, #0x1
  40689c:	add	x1, x1, #0x1
  4068a0:	cmp	x3, x1
  4068a4:	b.ne	40688c <error@@Base+0x46cc>  // b.any
  4068a8:	ret
  4068ac:	mov	w0, #0x1                   	// #1
  4068b0:	b	4068a8 <error@@Base+0x46e8>
  4068b4:	ldr	w2, [x0, #144]
  4068b8:	cmp	w2, #0x1
  4068bc:	b.eq	4068cc <error@@Base+0x470c>  // b.none
  4068c0:	ldr	x0, [x0, #16]
  4068c4:	ldr	w0, [x0, x1, lsl #2]
  4068c8:	ret
  4068cc:	ldr	x0, [x0, #8]
  4068d0:	ldrb	w0, [x0, x1]
  4068d4:	b	4068c8 <error@@Base+0x4708>
  4068d8:	ldr	x1, [x0, #88]
  4068dc:	ldr	x4, [x0, #64]
  4068e0:	cmp	x4, x1
  4068e4:	csel	x4, x4, x1, le
  4068e8:	ldr	x1, [x0, #48]
  4068ec:	cmp	x4, x1
  4068f0:	b.le	40692c <error@@Base+0x476c>
  4068f4:	ldr	x2, [x0]
  4068f8:	ldr	x3, [x0, #40]
  4068fc:	add	x2, x2, x1
  406900:	ldrb	w2, [x2, x3]
  406904:	ldr	x3, [x0, #120]
  406908:	ldrb	w3, [x3, x2]
  40690c:	ldr	x2, [x0, #8]
  406910:	strb	w3, [x2, x1]
  406914:	add	x1, x1, #0x1
  406918:	cmp	x4, x1
  40691c:	b.ne	4068f4 <error@@Base+0x4734>  // b.any
  406920:	str	x4, [x0, #48]
  406924:	str	x4, [x0, #56]
  406928:	ret
  40692c:	mov	x4, x1
  406930:	b	406920 <error@@Base+0x4760>
  406934:	mov	x3, x0
  406938:	cmp	x0, #0x0
  40693c:	cset	w0, eq  // eq = none
  406940:	cmp	x1, #0x0
  406944:	csinc	w0, w0, wzr, ne  // ne = any
  406948:	cbnz	w0, 406988 <error@@Base+0x47c8>
  40694c:	ldr	x2, [x3, #8]
  406950:	ldr	x4, [x1, #8]
  406954:	cmp	x2, x4
  406958:	b.ne	40698c <error@@Base+0x47cc>  // b.any
  40695c:	subs	x2, x2, #0x1
  406960:	b.mi	406980 <error@@Base+0x47c0>  // b.first
  406964:	ldr	x5, [x3, #16]
  406968:	ldr	x4, [x1, #16]
  40696c:	ldr	x5, [x5, x2, lsl #3]
  406970:	ldr	x4, [x4, x2, lsl #3]
  406974:	cmp	x5, x4
  406978:	b.eq	40695c <error@@Base+0x479c>  // b.none
  40697c:	b	40698c <error@@Base+0x47cc>
  406980:	mov	w0, #0x1                   	// #1
  406984:	b	40698c <error@@Base+0x47cc>
  406988:	mov	w0, #0x0                   	// #0
  40698c:	ret
  406990:	ldr	x3, [x0, #8]
  406994:	cmp	x3, #0x0
  406998:	b.le	4069e8 <error@@Base+0x4828>
  40699c:	sub	x3, x3, #0x1
  4069a0:	mov	x4, #0x0                   	// #0
  4069a4:	cmp	x3, x4
  4069a8:	b.ls	4069d4 <error@@Base+0x4814>  // b.plast
  4069ac:	add	x2, x3, x4
  4069b0:	lsr	x2, x2, #1
  4069b4:	ldr	x5, [x0, #16]
  4069b8:	ldr	x5, [x5, x2, lsl #3]
  4069bc:	cmp	x5, x1
  4069c0:	b.lt	4069cc <error@@Base+0x480c>  // b.tstop
  4069c4:	mov	x3, x2
  4069c8:	b	4069a4 <error@@Base+0x47e4>
  4069cc:	add	x4, x2, #0x1
  4069d0:	b	4069a4 <error@@Base+0x47e4>
  4069d4:	ldr	x0, [x0, #16]
  4069d8:	ldr	x0, [x0, x4, lsl #3]
  4069dc:	cmp	x0, x1
  4069e0:	csinc	x0, xzr, x4, ne  // ne = any
  4069e4:	ret
  4069e8:	mov	x0, #0x0                   	// #0
  4069ec:	b	4069e4 <error@@Base+0x4824>
  4069f0:	tbnz	x1, #63, 406a38 <error@@Base+0x4878>
  4069f4:	ldr	x2, [x0, #8]
  4069f8:	cmp	x2, x1
  4069fc:	b.le	406a38 <error@@Base+0x4878>
  406a00:	sub	x2, x2, #0x1
  406a04:	str	x2, [x0, #8]
  406a08:	cmp	x2, x1
  406a0c:	b.le	406a38 <error@@Base+0x4878>
  406a10:	add	x2, x1, #0x1
  406a14:	lsl	x2, x2, #3
  406a18:	ldr	x3, [x0, #16]
  406a1c:	ldr	x4, [x3, x2]
  406a20:	str	x4, [x3, x1, lsl #3]
  406a24:	add	x1, x1, #0x1
  406a28:	add	x2, x2, #0x8
  406a2c:	ldr	x3, [x0, #8]
  406a30:	cmp	x3, x1
  406a34:	b.gt	406a18 <error@@Base+0x4858>
  406a38:	ret
  406a3c:	ldrb	w2, [x1, #48]
  406a40:	cmp	w2, #0x4
  406a44:	b.eq	406a58 <error@@Base+0x4898>  // b.none
  406a48:	cmp	w2, #0x11
  406a4c:	b.eq	406a88 <error@@Base+0x48c8>  // b.none
  406a50:	mov	w0, #0x0                   	// #0
  406a54:	ret
  406a58:	ldr	x2, [x0, #224]
  406a5c:	cbz	x2, 406a50 <error@@Base+0x4890>
  406a60:	ldrsw	x3, [x1, #40]
  406a64:	ldr	x2, [x2, x3, lsl #3]
  406a68:	str	x2, [x1, #40]
  406a6c:	mov	w1, #0x1                   	// #1
  406a70:	lsl	w1, w1, w2
  406a74:	sxtw	x1, w1
  406a78:	ldr	x2, [x0, #160]
  406a7c:	orr	x1, x2, x1
  406a80:	str	x1, [x0, #160]
  406a84:	b	406a50 <error@@Base+0x4890>
  406a88:	ldr	x2, [x1, #8]
  406a8c:	cbz	x2, 406a50 <error@@Base+0x4890>
  406a90:	ldrb	w3, [x2, #48]
  406a94:	cmp	w3, #0x11
  406a98:	b.ne	406a50 <error@@Base+0x4890>  // b.any
  406a9c:	ldr	x3, [x2, #40]
  406aa0:	ldr	x2, [x2, #8]
  406aa4:	str	x2, [x1, #8]
  406aa8:	cbz	x2, 406ab0 <error@@Base+0x48f0>
  406aac:	str	x1, [x2]
  406ab0:	ldr	x2, [x0, #224]
  406ab4:	ldr	x1, [x1, #40]
  406ab8:	ldr	x1, [x2, x1, lsl #3]
  406abc:	str	x1, [x2, x3, lsl #3]
  406ac0:	cmp	x3, #0x3f
  406ac4:	b.gt	406a50 <error@@Base+0x4890>
  406ac8:	mov	x1, #0x1                   	// #1
  406acc:	lsl	x1, x1, x3
  406ad0:	ldr	x2, [x0, #160]
  406ad4:	bic	x1, x2, x1
  406ad8:	str	x1, [x0, #160]
  406adc:	b	406a50 <error@@Base+0x4890>
  406ae0:	ldrb	w0, [x1, #48]
  406ae4:	cmp	w0, #0xb
  406ae8:	b.eq	406b18 <error@@Base+0x4958>  // b.none
  406aec:	cmp	w0, #0x10
  406af0:	b.eq	406b28 <error@@Base+0x4968>  // b.none
  406af4:	ldr	x0, [x1, #8]
  406af8:	cbz	x0, 406b04 <error@@Base+0x4944>
  406afc:	ldr	x2, [x1, #32]
  406b00:	str	x2, [x0, #32]
  406b04:	ldr	x0, [x1, #16]
  406b08:	cbz	x0, 406b20 <error@@Base+0x4960>
  406b0c:	ldr	x1, [x1, #32]
  406b10:	str	x1, [x0, #32]
  406b14:	b	406b20 <error@@Base+0x4960>
  406b18:	ldr	x0, [x1, #8]
  406b1c:	str	x1, [x0, #32]
  406b20:	mov	w0, #0x0                   	// #0
  406b24:	ret
  406b28:	ldr	x0, [x1, #8]
  406b2c:	ldr	x2, [x1, #16]
  406b30:	ldr	x2, [x2, #24]
  406b34:	str	x2, [x0, #32]
  406b38:	ldr	x0, [x1, #16]
  406b3c:	ldr	x1, [x1, #32]
  406b40:	str	x1, [x0, #32]
  406b44:	b	406b20 <error@@Base+0x4960>
  406b48:	ldr	x3, [x1, #72]
  406b4c:	ldr	x4, [x1, #104]
  406b50:	cmp	x4, x3
  406b54:	b.le	406bc0 <error@@Base+0x4a00>
  406b58:	ldr	x4, [x1, #8]
  406b5c:	ldrb	w3, [x4, x3]
  406b60:	strb	w3, [x0]
  406b64:	ldr	w4, [x1, #144]
  406b68:	cmp	w4, #0x1
  406b6c:	b.le	406b90 <error@@Base+0x49d0>
  406b70:	ldr	x4, [x1, #72]
  406b74:	ldr	x5, [x1, #48]
  406b78:	cmp	x4, x5
  406b7c:	b.eq	406b90 <error@@Base+0x49d0>  // b.none
  406b80:	ldr	x5, [x1, #16]
  406b84:	ldr	w4, [x5, x4, lsl #2]
  406b88:	cmn	w4, #0x1
  406b8c:	b.eq	406bd0 <error@@Base+0x4a10>  // b.none
  406b90:	cmp	w3, #0x5c
  406b94:	b.eq	406be0 <error@@Base+0x4a20>  // b.none
  406b98:	cmp	w3, #0x5b
  406b9c:	b.eq	406c28 <error@@Base+0x4a68>  // b.none
  406ba0:	cmp	w3, #0x5d
  406ba4:	b.eq	406cc8 <error@@Base+0x4b08>  // b.none
  406ba8:	cmp	w3, #0x5e
  406bac:	b.ne	406cb0 <error@@Base+0x4af0>  // b.any
  406bb0:	mov	w1, #0x19                  	// #25
  406bb4:	strb	w1, [x0, #8]
  406bb8:	mov	w0, #0x1                   	// #1
  406bbc:	b	406bcc <error@@Base+0x4a0c>
  406bc0:	mov	w1, #0x2                   	// #2
  406bc4:	strb	w1, [x0, #8]
  406bc8:	mov	w0, #0x0                   	// #0
  406bcc:	ret
  406bd0:	mov	w1, #0x1                   	// #1
  406bd4:	strb	w1, [x0, #8]
  406bd8:	mov	w0, #0x1                   	// #1
  406bdc:	b	406bcc <error@@Base+0x4a0c>
  406be0:	tbz	w2, #0, 406bf8 <error@@Base+0x4a38>
  406be4:	ldr	x2, [x1, #72]
  406be8:	add	x2, x2, #0x1
  406bec:	ldr	x3, [x1, #88]
  406bf0:	cmp	x2, x3
  406bf4:	b.lt	406c08 <error@@Base+0x4a48>  // b.tstop
  406bf8:	mov	w1, #0x1                   	// #1
  406bfc:	strb	w1, [x0, #8]
  406c00:	mov	w0, #0x1                   	// #1
  406c04:	b	406bcc <error@@Base+0x4a0c>
  406c08:	str	x2, [x1, #72]
  406c0c:	ldr	x1, [x1, #8]
  406c10:	ldrb	w1, [x1, x2]
  406c14:	strb	w1, [x0]
  406c18:	mov	w1, #0x1                   	// #1
  406c1c:	strb	w1, [x0, #8]
  406c20:	mov	w0, #0x1                   	// #1
  406c24:	b	406bcc <error@@Base+0x4a0c>
  406c28:	ldr	x3, [x1, #72]
  406c2c:	add	x5, x3, #0x1
  406c30:	ldr	x4, [x1, #88]
  406c34:	cmp	x5, x4
  406c38:	b.ge	406c64 <error@@Base+0x4aa4>  // b.tcont
  406c3c:	ldr	x1, [x1, #8]
  406c40:	add	x3, x1, x3
  406c44:	ldrb	w1, [x3, #1]
  406c48:	strb	w1, [x0]
  406c4c:	cmp	w1, #0x3a
  406c50:	b.eq	406c9c <error@@Base+0x4adc>  // b.none
  406c54:	cmp	w1, #0x3d
  406c58:	b.eq	406c8c <error@@Base+0x4acc>  // b.none
  406c5c:	cmp	w1, #0x2e
  406c60:	b.eq	406c7c <error@@Base+0x4abc>  // b.none
  406c64:	mov	w1, #0x1                   	// #1
  406c68:	strb	w1, [x0, #8]
  406c6c:	mov	w1, #0x5b                  	// #91
  406c70:	strb	w1, [x0]
  406c74:	mov	w0, #0x1                   	// #1
  406c78:	b	406bcc <error@@Base+0x4a0c>
  406c7c:	mov	w1, #0x1a                  	// #26
  406c80:	strb	w1, [x0, #8]
  406c84:	mov	w0, #0x2                   	// #2
  406c88:	b	406bcc <error@@Base+0x4a0c>
  406c8c:	mov	w1, #0x1c                  	// #28
  406c90:	strb	w1, [x0, #8]
  406c94:	mov	w0, #0x2                   	// #2
  406c98:	b	406bcc <error@@Base+0x4a0c>
  406c9c:	tbz	w2, #2, 406c64 <error@@Base+0x4aa4>
  406ca0:	mov	w1, #0x1e                  	// #30
  406ca4:	strb	w1, [x0, #8]
  406ca8:	mov	w0, #0x2                   	// #2
  406cac:	b	406bcc <error@@Base+0x4a0c>
  406cb0:	cmp	w3, #0x2d
  406cb4:	b.ne	406bf8 <error@@Base+0x4a38>  // b.any
  406cb8:	mov	w1, #0x16                  	// #22
  406cbc:	strb	w1, [x0, #8]
  406cc0:	mov	w0, #0x1                   	// #1
  406cc4:	b	406bcc <error@@Base+0x4a0c>
  406cc8:	mov	w1, #0x15                  	// #21
  406ccc:	strb	w1, [x0, #8]
  406cd0:	mov	w0, #0x1                   	// #1
  406cd4:	b	406bcc <error@@Base+0x4a0c>
  406cd8:	ldrb	w2, [x1, #48]
  406cdc:	cmp	w2, #0x11
  406ce0:	b.eq	406cec <error@@Base+0x4b2c>  // b.none
  406ce4:	mov	w0, #0x0                   	// #0
  406ce8:	ret
  406cec:	ldr	x2, [x1, #40]
  406cf0:	cmp	x0, x2
  406cf4:	b.ne	406ce4 <error@@Base+0x4b24>  // b.any
  406cf8:	ldrb	w0, [x1, #50]
  406cfc:	orr	w0, w0, #0x8
  406d00:	strb	w0, [x1, #50]
  406d04:	b	406ce4 <error@@Base+0x4b24>
  406d08:	stp	x29, x30, [sp, #-144]!
  406d0c:	mov	x29, sp
  406d10:	stp	x21, x22, [sp, #32]
  406d14:	stp	x23, x24, [sp, #48]
  406d18:	stp	x27, x28, [sp, #80]
  406d1c:	mov	x27, x0
  406d20:	str	w1, [sp, #104]
  406d24:	ldr	x23, [x0, #152]
  406d28:	add	x22, x3, x3, lsl #1
  406d2c:	ldr	x0, [x23, #48]
  406d30:	add	x22, x0, x22, lsl #3
  406d34:	ldr	x0, [x22, #8]
  406d38:	cmp	x0, #0x0
  406d3c:	b.le	406ecc <error@@Base+0x4d0c>
  406d40:	stp	x19, x20, [sp, #16]
  406d44:	stp	x25, x26, [sp, #64]
  406d48:	mov	x24, x2
  406d4c:	mov	x26, x3
  406d50:	mov	x25, x4
  406d54:	add	x0, x4, x4, lsl #2
  406d58:	lsl	x0, x0, #3
  406d5c:	str	x0, [sp, #136]
  406d60:	mov	x0, #0x1                   	// #1
  406d64:	lsl	x0, x0, x2
  406d68:	str	x0, [sp, #120]
  406d6c:	mvn	w0, w0
  406d70:	and	w0, w0, #0xffff
  406d74:	str	w0, [sp, #132]
  406d78:	mov	x19, #0x0                   	// #0
  406d7c:	and	w0, w1, #0x1
  406d80:	str	w0, [sp, #128]
  406d84:	and	w28, w1, #0x2
  406d88:	b	406e50 <error@@Base+0x4c90>
  406d8c:	ldr	x0, [x23, #40]
  406d90:	ldr	x1, [sp, #112]
  406d94:	add	x0, x0, x1
  406d98:	ldr	x0, [x0, #16]
  406d9c:	ldr	x3, [x0]
  406da0:	cmp	x26, x3
  406da4:	b.eq	406e18 <error@@Base+0x4c58>  // b.none
  406da8:	mov	x4, x25
  406dac:	mov	x2, x24
  406db0:	ldr	w1, [sp, #104]
  406db4:	mov	x0, x27
  406db8:	bl	406d08 <error@@Base+0x4b48>
  406dbc:	cmn	w0, #0x1
  406dc0:	b.eq	406ef8 <error@@Base+0x4d38>  // b.none
  406dc4:	cbnz	w0, 406dcc <error@@Base+0x4c0c>
  406dc8:	cbnz	w28, 406f04 <error@@Base+0x4d44>
  406dcc:	cmp	x24, #0x3f
  406dd0:	b.gt	406de4 <error@@Base+0x4c24>
  406dd4:	ldrh	w0, [x20, #34]
  406dd8:	ldr	w1, [sp, #132]
  406ddc:	and	w0, w1, w0
  406de0:	strh	w0, [x20, #34]
  406de4:	add	x20, x20, #0x28
  406de8:	ldurb	w0, [x20, #-8]
  406dec:	cbz	w0, 406e40 <error@@Base+0x4c80>
  406df0:	ldr	x0, [x20]
  406df4:	cmp	x0, x21
  406df8:	b.ne	406de4 <error@@Base+0x4c24>  // b.any
  406dfc:	cmp	x24, #0x3f
  406e00:	b.gt	406d8c <error@@Base+0x4bcc>
  406e04:	ldrh	w0, [x20, #34]
  406e08:	ldr	x1, [sp, #120]
  406e0c:	tst	x0, x1
  406e10:	b.ne	406d8c <error@@Base+0x4bcc>  // b.any
  406e14:	b	406de4 <error@@Base+0x4c24>
  406e18:	ldr	x0, [sp, #104]
  406e1c:	sbfx	x0, x0, #0, #1
  406e20:	ldp	x19, x20, [sp, #16]
  406e24:	ldp	x25, x26, [sp, #64]
  406e28:	b	406ed4 <error@@Base+0x4d14>
  406e2c:	ldr	w0, [sp, #128]
  406e30:	cbz	w0, 406e40 <error@@Base+0x4c80>
  406e34:	ldr	x0, [x2, x1]
  406e38:	cmp	x0, x24
  406e3c:	b.eq	406ee8 <error@@Base+0x4d28>  // b.none
  406e40:	add	x19, x19, #0x1
  406e44:	ldr	x0, [x22, #8]
  406e48:	cmp	x0, x19
  406e4c:	b.le	406ec4 <error@@Base+0x4d04>
  406e50:	ldr	x0, [x22, #16]
  406e54:	ldr	x21, [x0, x19, lsl #3]
  406e58:	lsl	x1, x21, #4
  406e5c:	ldr	x2, [x23]
  406e60:	add	x0, x2, x1
  406e64:	ldrb	w0, [x0, #8]
  406e68:	cmp	w0, #0x8
  406e6c:	b.eq	406e2c <error@@Base+0x4c6c>  // b.none
  406e70:	cmp	w0, #0x9
  406e74:	b.eq	406ea4 <error@@Base+0x4ce4>  // b.none
  406e78:	cmp	w0, #0x4
  406e7c:	b.ne	406e40 <error@@Base+0x4c80>  // b.any
  406e80:	cmn	x25, #0x1
  406e84:	b.eq	406e40 <error@@Base+0x4c80>  // b.none
  406e88:	ldr	x20, [x27, #216]
  406e8c:	ldr	x0, [sp, #136]
  406e90:	add	x20, x20, x0
  406e94:	add	x0, x21, x21, lsl #1
  406e98:	lsl	x0, x0, #3
  406e9c:	str	x0, [sp, #112]
  406ea0:	b	406df0 <error@@Base+0x4c30>
  406ea4:	cbz	w28, 406e40 <error@@Base+0x4c80>
  406ea8:	ldr	x0, [x2, x1]
  406eac:	cmp	x0, x24
  406eb0:	b.ne	406e40 <error@@Base+0x4c80>  // b.any
  406eb4:	mov	w0, #0x0                   	// #0
  406eb8:	ldp	x19, x20, [sp, #16]
  406ebc:	ldp	x25, x26, [sp, #64]
  406ec0:	b	406ed4 <error@@Base+0x4d14>
  406ec4:	ldp	x19, x20, [sp, #16]
  406ec8:	ldp	x25, x26, [sp, #64]
  406ecc:	ldr	x0, [sp, #104]
  406ed0:	ubfx	x0, x0, #1, #1
  406ed4:	ldp	x21, x22, [sp, #32]
  406ed8:	ldp	x23, x24, [sp, #48]
  406edc:	ldp	x27, x28, [sp, #80]
  406ee0:	ldp	x29, x30, [sp], #144
  406ee4:	ret
  406ee8:	mov	w0, #0xffffffff            	// #-1
  406eec:	ldp	x19, x20, [sp, #16]
  406ef0:	ldp	x25, x26, [sp, #64]
  406ef4:	b	406ed4 <error@@Base+0x4d14>
  406ef8:	ldp	x19, x20, [sp, #16]
  406efc:	ldp	x25, x26, [sp, #64]
  406f00:	b	406ed4 <error@@Base+0x4d14>
  406f04:	ldp	x19, x20, [sp, #16]
  406f08:	ldp	x25, x26, [sp, #64]
  406f0c:	b	406ed4 <error@@Base+0x4d14>
  406f10:	mov	x7, x0
  406f14:	mov	x6, x4
  406f18:	add	x1, x1, x1, lsl #2
  406f1c:	ldr	x0, [x0, #216]
  406f20:	add	x1, x0, x1, lsl #3
  406f24:	ldr	x4, [x1, #16]
  406f28:	cmp	x4, x6
  406f2c:	b.gt	406f60 <error@@Base+0x4da0>
  406f30:	ldr	x8, [x1, #24]
  406f34:	mov	w0, #0x1                   	// #1
  406f38:	cmp	x8, x6
  406f3c:	b.lt	406f5c <error@@Base+0x4d9c>  // b.tstop
  406f40:	cmp	x4, x6
  406f44:	cset	w1, eq  // eq = none
  406f48:	cmp	x8, x6
  406f4c:	b.eq	406f68 <error@@Base+0x4da8>  // b.none
  406f50:	mov	w0, #0x0                   	// #0
  406f54:	cmp	x4, x6
  406f58:	b.eq	406f6c <error@@Base+0x4dac>  // b.none
  406f5c:	ret
  406f60:	mov	w0, #0xffffffff            	// #-1
  406f64:	ret
  406f68:	orr	w1, w1, #0x2
  406f6c:	stp	x29, x30, [sp, #-16]!
  406f70:	mov	x29, sp
  406f74:	mov	x4, x5
  406f78:	mov	x0, x7
  406f7c:	bl	406d08 <error@@Base+0x4b48>
  406f80:	ldp	x29, x30, [sp], #16
  406f84:	ret
  406f88:	mov	x6, x0
  406f8c:	ldr	x7, [x0, #200]
  406f90:	mov	x4, x7
  406f94:	mov	x0, #0x0                   	// #0
  406f98:	cmp	x4, x0
  406f9c:	b.le	406fd4 <error@@Base+0x4e14>
  406fa0:	add	x2, x4, x0
  406fa4:	add	x2, x2, x2, lsr #63
  406fa8:	asr	x2, x2, #1
  406fac:	ldr	x5, [x6, #216]
  406fb0:	add	x3, x2, x2, lsl #2
  406fb4:	add	x3, x5, x3, lsl #3
  406fb8:	ldr	x3, [x3, #8]
  406fbc:	cmp	x3, x1
  406fc0:	b.lt	406fcc <error@@Base+0x4e0c>  // b.tstop
  406fc4:	mov	x4, x2
  406fc8:	b	406f98 <error@@Base+0x4dd8>
  406fcc:	add	x0, x2, #0x1
  406fd0:	b	406f98 <error@@Base+0x4dd8>
  406fd4:	cmp	x7, x0
  406fd8:	b.le	406ff8 <error@@Base+0x4e38>
  406fdc:	ldr	x3, [x6, #216]
  406fe0:	add	x2, x0, x0, lsl #2
  406fe4:	add	x2, x3, x2, lsl #3
  406fe8:	ldr	x2, [x2, #8]
  406fec:	cmp	x2, x1
  406ff0:	csinv	x0, x0, xzr, eq  // eq = none
  406ff4:	ret
  406ff8:	mov	x0, #0xffffffffffffffff    	// #-1
  406ffc:	b	406ff4 <error@@Base+0x4e34>
  407000:	stp	x29, x30, [sp, #-112]!
  407004:	mov	x29, sp
  407008:	stp	x19, x20, [sp, #16]
  40700c:	stp	x21, x22, [sp, #32]
  407010:	stp	x23, x24, [sp, #48]
  407014:	stp	x25, x26, [sp, #64]
  407018:	stp	x27, x28, [sp, #80]
  40701c:	mov	x19, x0
  407020:	mov	x20, x1
  407024:	mov	x25, x2
  407028:	mov	x22, x3
  40702c:	mov	x26, x4
  407030:	mov	x23, x5
  407034:	ldr	x28, [x0, #152]
  407038:	mov	x1, x3
  40703c:	bl	406f88 <error@@Base+0x4dc8>
  407040:	str	x0, [sp, #96]
  407044:	mov	x1, x23
  407048:	mov	x0, x19
  40704c:	bl	406f88 <error@@Base+0x4dc8>
  407050:	str	x0, [sp, #104]
  407054:	ldr	x0, [x20, #8]
  407058:	cmp	x0, #0x0
  40705c:	b.le	407100 <error@@Base+0x4f40>
  407060:	mov	x24, #0x0                   	// #0
  407064:	ldr	x0, [x20, #16]
  407068:	ldr	x1, [x0, x24, lsl #3]
  40706c:	ldr	x0, [x19, #216]
  407070:	add	x2, x1, x1, lsl #2
  407074:	ldr	x0, [x0, x2, lsl #3]
  407078:	ldr	x2, [x28]
  40707c:	lsl	x0, x0, #4
  407080:	ldr	x27, [x2, x0]
  407084:	ldr	x5, [sp, #96]
  407088:	mov	x4, x22
  40708c:	mov	x3, x25
  407090:	mov	x2, x27
  407094:	mov	x0, x19
  407098:	bl	406f10 <error@@Base+0x4d50>
  40709c:	mov	w21, w0
  4070a0:	ldr	x0, [x20, #16]
  4070a4:	ldr	x5, [sp, #104]
  4070a8:	mov	x4, x23
  4070ac:	mov	x3, x26
  4070b0:	mov	x2, x27
  4070b4:	ldr	x1, [x0, x24, lsl #3]
  4070b8:	mov	x0, x19
  4070bc:	bl	406f10 <error@@Base+0x4d50>
  4070c0:	cmp	w21, w0
  4070c4:	b.eq	4070e8 <error@@Base+0x4f28>  // b.none
  4070c8:	mov	w0, #0x1                   	// #1
  4070cc:	ldp	x19, x20, [sp, #16]
  4070d0:	ldp	x21, x22, [sp, #32]
  4070d4:	ldp	x23, x24, [sp, #48]
  4070d8:	ldp	x25, x26, [sp, #64]
  4070dc:	ldp	x27, x28, [sp, #80]
  4070e0:	ldp	x29, x30, [sp], #112
  4070e4:	ret
  4070e8:	add	x24, x24, #0x1
  4070ec:	ldr	x0, [x20, #8]
  4070f0:	cmp	x0, x24
  4070f4:	b.gt	407064 <error@@Base+0x4ea4>
  4070f8:	mov	w0, #0x0                   	// #0
  4070fc:	b	4070cc <error@@Base+0x4f0c>
  407100:	mov	w0, #0x0                   	// #0
  407104:	b	4070cc <error@@Base+0x4f0c>
  407108:	stp	x29, x30, [sp, #-96]!
  40710c:	mov	x29, sp
  407110:	stp	x19, x20, [sp, #16]
  407114:	stp	x21, x22, [sp, #32]
  407118:	stp	x23, x24, [sp, #48]
  40711c:	stp	x25, x26, [sp, #64]
  407120:	mov	x20, x0
  407124:	mov	x19, x1
  407128:	mov	x23, x2
  40712c:	mov	w22, w3
  407130:	mov	x24, x5
  407134:	and	w26, w6, #0xff
  407138:	ldr	x25, [x1, #72]
  40713c:	mov	x1, x25
  407140:	mov	x0, x19
  407144:	bl	406864 <error@@Base+0x46a4>
  407148:	cmp	w0, #0x1
  40714c:	b.gt	407190 <error@@Base+0x4fd0>
  407150:	add	x3, x25, w22, sxtw
  407154:	str	x3, [x19, #72]
  407158:	ldrb	w1, [x23, #8]
  40715c:	and	w0, w1, #0xfffffffb
  407160:	and	w0, w0, #0xff
  407164:	cmp	w0, #0x1a
  407168:	ccmp	w1, #0x1c, #0x4, ne  // ne = any
  40716c:	b.eq	4071d4 <error@@Base+0x5014>  // b.none
  407170:	cmp	w26, #0x0
  407174:	ccmp	w1, #0x16, #0x0, eq  // eq = none
  407178:	b.eq	407378 <error@@Base+0x51b8>  // b.none
  40717c:	str	wzr, [x20]
  407180:	ldrb	w0, [x23]
  407184:	strb	w0, [x20, #8]
  407188:	mov	w0, #0x0                   	// #0
  40718c:	b	4071bc <error@@Base+0x4ffc>
  407190:	mov	w21, w0
  407194:	mov	w0, #0x1                   	// #1
  407198:	str	w0, [x20]
  40719c:	ldr	x1, [x19, #72]
  4071a0:	mov	x0, x19
  4071a4:	bl	4068b4 <error@@Base+0x46f4>
  4071a8:	str	w0, [x20, #8]
  4071ac:	ldr	x0, [x19, #72]
  4071b0:	add	x21, x0, w21, sxtw
  4071b4:	str	x21, [x19, #72]
  4071b8:	mov	w0, #0x0                   	// #0
  4071bc:	ldp	x19, x20, [sp, #16]
  4071c0:	ldp	x21, x22, [sp, #32]
  4071c4:	ldp	x23, x24, [sp, #48]
  4071c8:	ldp	x25, x26, [sp, #64]
  4071cc:	ldp	x29, x30, [sp], #96
  4071d0:	ret
  4071d4:	ldr	x1, [x19, #104]
  4071d8:	mov	w0, #0x7                   	// #7
  4071dc:	cmp	x3, x1
  4071e0:	b.ge	4071bc <error@@Base+0x4ffc>  // b.tcont
  4071e4:	ldrb	w24, [x23]
  4071e8:	mov	x21, #0x0                   	// #0
  4071ec:	b	4072cc <error@@Base+0x510c>
  4071f0:	ldrb	w0, [x19, #139]
  4071f4:	cbnz	w0, 407210 <error@@Base+0x5050>
  4071f8:	ldr	x1, [x19, #8]
  4071fc:	ldr	x0, [x19, #72]
  407200:	add	x2, x0, #0x1
  407204:	str	x2, [x19, #72]
  407208:	ldrb	w22, [x1, x0]
  40720c:	b	4072f0 <error@@Base+0x5130>
  407210:	ldrb	w0, [x19, #140]
  407214:	cbz	w0, 407298 <error@@Base+0x50d8>
  407218:	ldr	x26, [x19, #72]
  40721c:	ldr	x0, [x19, #48]
  407220:	cmp	x26, x0
  407224:	b.eq	407238 <error@@Base+0x5078>  // b.none
  407228:	ldr	x0, [x19, #16]
  40722c:	ldr	w0, [x0, x26, lsl #2]
  407230:	cmn	w0, #0x1
  407234:	b.eq	40726c <error@@Base+0x50ac>  // b.none
  407238:	ldr	x1, [x19, #24]
  40723c:	ldr	x0, [x19]
  407240:	ldr	x2, [x1, x26, lsl #3]
  407244:	ldr	x1, [x19, #40]
  407248:	add	x0, x0, x2
  40724c:	ldrb	w22, [x0, x1]
  407250:	tst	w22, #0xffffff80
  407254:	b.eq	407280 <error@@Base+0x50c0>  // b.none
  407258:	ldr	x0, [x19, #8]
  40725c:	add	x1, x26, #0x1
  407260:	str	x1, [x19, #72]
  407264:	ldrb	w22, [x0, x26]
  407268:	b	4072f0 <error@@Base+0x5130>
  40726c:	ldr	x0, [x19, #8]
  407270:	add	x1, x26, #0x1
  407274:	str	x1, [x19, #72]
  407278:	ldrb	w22, [x0, x26]
  40727c:	b	4072f0 <error@@Base+0x5130>
  407280:	mov	x1, x26
  407284:	mov	x0, x19
  407288:	bl	406864 <error@@Base+0x46a4>
  40728c:	add	x26, x26, w0, sxtw
  407290:	str	x26, [x19, #72]
  407294:	b	4072f0 <error@@Base+0x5130>
  407298:	ldr	x0, [x19]
  40729c:	ldr	x2, [x19, #40]
  4072a0:	ldr	x1, [x19, #72]
  4072a4:	add	x3, x1, #0x1
  4072a8:	str	x3, [x19, #72]
  4072ac:	add	x0, x0, x2
  4072b0:	ldrb	w22, [x0, x1]
  4072b4:	b	4072f0 <error@@Base+0x5130>
  4072b8:	ldr	x0, [x20, #8]
  4072bc:	strb	w22, [x0, x21]
  4072c0:	add	x21, x21, #0x1
  4072c4:	cmp	x21, #0x20
  4072c8:	b.eq	4073a4 <error@@Base+0x51e4>  // b.none
  4072cc:	mov	w25, w21
  4072d0:	ldrb	w0, [x23, #8]
  4072d4:	cmp	w0, #0x1e
  4072d8:	b.eq	4071f0 <error@@Base+0x5030>  // b.none
  4072dc:	ldr	x1, [x19, #8]
  4072e0:	ldr	x0, [x19, #72]
  4072e4:	add	x2, x0, #0x1
  4072e8:	str	x2, [x19, #72]
  4072ec:	ldrb	w22, [x1, x0]
  4072f0:	ldr	x0, [x19, #72]
  4072f4:	ldr	x1, [x19, #104]
  4072f8:	cmp	x1, x0
  4072fc:	b.le	40739c <error@@Base+0x51dc>
  407300:	cmp	w24, w22
  407304:	b.ne	4072b8 <error@@Base+0x50f8>  // b.any
  407308:	ldr	x1, [x19, #8]
  40730c:	ldrb	w1, [x1, x0]
  407310:	cmp	w1, #0x5d
  407314:	b.ne	4072b8 <error@@Base+0x50f8>  // b.any
  407318:	add	x0, x0, #0x1
  40731c:	str	x0, [x19, #72]
  407320:	ldr	x0, [x20, #8]
  407324:	strb	wzr, [x0, w25, sxtw]
  407328:	ldrb	w1, [x23, #8]
  40732c:	cmp	w1, #0x1c
  407330:	b.eq	407358 <error@@Base+0x5198>  // b.none
  407334:	cmp	w1, #0x1e
  407338:	b.eq	407368 <error@@Base+0x51a8>  // b.none
  40733c:	mov	w0, #0x0                   	// #0
  407340:	cmp	w1, #0x1a
  407344:	b.ne	4071bc <error@@Base+0x4ffc>  // b.any
  407348:	mov	w0, #0x3                   	// #3
  40734c:	str	w0, [x20]
  407350:	mov	w0, #0x0                   	// #0
  407354:	b	4071bc <error@@Base+0x4ffc>
  407358:	mov	w0, #0x2                   	// #2
  40735c:	str	w0, [x20]
  407360:	mov	w0, #0x0                   	// #0
  407364:	b	4071bc <error@@Base+0x4ffc>
  407368:	mov	w0, #0x4                   	// #4
  40736c:	str	w0, [x20]
  407370:	mov	w0, #0x0                   	// #0
  407374:	b	4071bc <error@@Base+0x4ffc>
  407378:	mov	x2, x24
  40737c:	mov	x1, x19
  407380:	add	x0, sp, #0x50
  407384:	bl	406b48 <error@@Base+0x4988>
  407388:	ldrb	w0, [sp, #88]
  40738c:	cmp	w0, #0x15
  407390:	b.eq	40717c <error@@Base+0x4fbc>  // b.none
  407394:	mov	w0, #0xb                   	// #11
  407398:	b	4071bc <error@@Base+0x4ffc>
  40739c:	mov	w0, #0x7                   	// #7
  4073a0:	b	4071bc <error@@Base+0x4ffc>
  4073a4:	mov	w0, #0x7                   	// #7
  4073a8:	b	4071bc <error@@Base+0x4ffc>
  4073ac:	stp	x29, x30, [sp, #-48]!
  4073b0:	mov	x29, sp
  4073b4:	stp	x19, x20, [sp, #16]
  4073b8:	str	x21, [sp, #32]
  4073bc:	mov	x19, x0
  4073c0:	mov	x21, x1
  4073c4:	mov	x20, x2
  4073c8:	b	4073fc <error@@Base+0x523c>
  4073cc:	mov	x19, x4
  4073d0:	mov	x1, x19
  4073d4:	mov	x0, x20
  4073d8:	blr	x21
  4073dc:	cbnz	w0, 407410 <error@@Base+0x5250>
  4073e0:	ldr	x4, [x19]
  4073e4:	cbz	x4, 407410 <error@@Base+0x5250>
  4073e8:	ldr	x3, [x4, #16]
  4073ec:	cmp	x3, #0x0
  4073f0:	ccmp	x3, x19, #0x4, ne  // ne = any
  4073f4:	b.eq	4073cc <error@@Base+0x520c>  // b.none
  4073f8:	mov	x19, x3
  4073fc:	ldr	x3, [x19, #8]
  407400:	cbnz	x3, 4073f8 <error@@Base+0x5238>
  407404:	ldr	x3, [x19, #16]
  407408:	cbnz	x3, 4073f8 <error@@Base+0x5238>
  40740c:	b	4073d0 <error@@Base+0x5210>
  407410:	ldp	x19, x20, [sp, #16]
  407414:	ldr	x21, [sp, #32]
  407418:	ldp	x29, x30, [sp], #48
  40741c:	ret
  407420:	stp	x29, x30, [sp, #-48]!
  407424:	mov	x29, sp
  407428:	stp	x19, x20, [sp, #16]
  40742c:	str	x21, [sp, #32]
  407430:	mov	x19, x0
  407434:	mov	x21, x1
  407438:	mov	x20, x2
  40743c:	b	407448 <error@@Base+0x5288>
  407440:	mov	x3, x4
  407444:	mov	x19, x3
  407448:	mov	x1, x19
  40744c:	mov	x0, x20
  407450:	blr	x21
  407454:	cbnz	w0, 407484 <error@@Base+0x52c4>
  407458:	ldr	x3, [x19, #8]
  40745c:	cbnz	x3, 407444 <error@@Base+0x5284>
  407460:	ldr	x4, [x19, #16]
  407464:	cmp	x4, #0x0
  407468:	ccmp	x4, x3, #0x4, ne  // ne = any
  40746c:	b.ne	407440 <error@@Base+0x5280>  // b.any
  407470:	ldr	x4, [x19]
  407474:	mov	x3, x19
  407478:	cbz	x4, 407484 <error@@Base+0x52c4>
  40747c:	mov	x19, x4
  407480:	b	407460 <error@@Base+0x52a0>
  407484:	ldp	x19, x20, [sp, #16]
  407488:	ldr	x21, [sp, #32]
  40748c:	ldp	x29, x30, [sp], #48
  407490:	ret
  407494:	stp	x29, x30, [sp, #-32]!
  407498:	mov	x29, sp
  40749c:	stp	x19, x20, [sp, #16]
  4074a0:	mov	x19, x0
  4074a4:	mov	x20, x1
  4074a8:	ldr	w0, [x0, #144]
  4074ac:	cmp	w0, #0x1
  4074b0:	b.le	4074ec <error@@Base+0x532c>
  4074b4:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  4074b8:	cmp	x1, x0
  4074bc:	b.hi	407520 <error@@Base+0x5360>  // b.pmore
  4074c0:	lsl	x1, x1, #2
  4074c4:	ldr	x0, [x19, #16]
  4074c8:	bl	4018d0 <realloc@plt>
  4074cc:	cbz	x0, 407528 <error@@Base+0x5368>
  4074d0:	str	x0, [x19, #16]
  4074d4:	ldr	x0, [x19, #24]
  4074d8:	cbz	x0, 4074ec <error@@Base+0x532c>
  4074dc:	lsl	x1, x20, #3
  4074e0:	bl	4018d0 <realloc@plt>
  4074e4:	cbz	x0, 407530 <error@@Base+0x5370>
  4074e8:	str	x0, [x19, #24]
  4074ec:	ldrb	w0, [x19, #139]
  4074f0:	cbnz	w0, 407508 <error@@Base+0x5348>
  4074f4:	str	x20, [x19, #64]
  4074f8:	mov	w0, #0x0                   	// #0
  4074fc:	ldp	x19, x20, [sp, #16]
  407500:	ldp	x29, x30, [sp], #32
  407504:	ret
  407508:	mov	x1, x20
  40750c:	ldr	x0, [x19, #8]
  407510:	bl	4018d0 <realloc@plt>
  407514:	cbz	x0, 407538 <error@@Base+0x5378>
  407518:	str	x0, [x19, #8]
  40751c:	b	4074f4 <error@@Base+0x5334>
  407520:	mov	w0, #0xc                   	// #12
  407524:	b	4074fc <error@@Base+0x533c>
  407528:	mov	w0, #0xc                   	// #12
  40752c:	b	4074fc <error@@Base+0x533c>
  407530:	mov	w0, #0xc                   	// #12
  407534:	b	4074fc <error@@Base+0x533c>
  407538:	mov	w0, #0xc                   	// #12
  40753c:	b	4074fc <error@@Base+0x533c>
  407540:	stp	x29, x30, [sp, #-32]!
  407544:	mov	x29, sp
  407548:	stp	x19, x20, [sp, #16]
  40754c:	mov	x19, x0
  407550:	mov	x20, x1
  407554:	ldr	x0, [x0]
  407558:	ldr	x2, [x19, #8]
  40755c:	cmp	x0, x2
  407560:	b.eq	407588 <error@@Base+0x53c8>  // b.none
  407564:	ldr	x1, [x19, #16]
  407568:	ldr	x0, [x19, #8]
  40756c:	add	x2, x0, #0x1
  407570:	str	x2, [x19, #8]
  407574:	str	x20, [x1, x0, lsl #3]
  407578:	mov	w0, #0x1                   	// #1
  40757c:	ldp	x19, x20, [sp, #16]
  407580:	ldp	x29, x30, [sp], #32
  407584:	ret
  407588:	add	x0, x0, #0x1
  40758c:	lsl	x1, x0, #1
  407590:	str	x1, [x19]
  407594:	lsl	x1, x0, #4
  407598:	ldr	x0, [x19, #16]
  40759c:	bl	4018d0 <realloc@plt>
  4075a0:	cbz	x0, 4075ac <error@@Base+0x53ec>
  4075a4:	str	x0, [x19, #16]
  4075a8:	b	407564 <error@@Base+0x53a4>
  4075ac:	mov	w0, #0x0                   	// #0
  4075b0:	b	40757c <error@@Base+0x53bc>
  4075b4:	stp	x29, x30, [sp, #-48]!
  4075b8:	mov	x29, sp
  4075bc:	stp	x19, x20, [sp, #16]
  4075c0:	stp	x21, x22, [sp, #32]
  4075c4:	mov	x19, x0
  4075c8:	mov	x21, x1
  4075cc:	mov	x20, x2
  4075d0:	mov	x22, x3
  4075d4:	ldr	w0, [x0, #128]
  4075d8:	cmp	w0, #0xf
  4075dc:	b.eq	407650 <error@@Base+0x5490>  // b.none
  4075e0:	ldr	x4, [x19, #112]
  4075e4:	ldr	w5, [x19, #128]
  4075e8:	add	w0, w5, #0x1
  4075ec:	str	w0, [x19, #128]
  4075f0:	sbfiz	x5, x5, #6, #32
  4075f4:	add	x0, x5, #0x8
  4075f8:	add	x0, x4, x0
  4075fc:	add	x4, x4, x5
  407600:	str	xzr, [x4, #8]
  407604:	str	x21, [x4, #16]
  407608:	str	x20, [x4, #24]
  40760c:	ldp	x2, x3, [x22]
  407610:	stp	x2, x3, [x4, #48]
  407614:	ldrb	w1, [x4, #58]
  407618:	and	w1, w1, #0xfffffff3
  40761c:	strb	w1, [x4, #58]
  407620:	str	xzr, [x4, #32]
  407624:	str	xzr, [x4, #40]
  407628:	mov	x1, #0xffffffffffffffff    	// #-1
  40762c:	str	x1, [x4, #64]
  407630:	cbz	x21, 407638 <error@@Base+0x5478>
  407634:	str	x0, [x21]
  407638:	cbz	x20, 407640 <error@@Base+0x5480>
  40763c:	str	x0, [x20]
  407640:	ldp	x19, x20, [sp, #16]
  407644:	ldp	x21, x22, [sp, #32]
  407648:	ldp	x29, x30, [sp], #48
  40764c:	ret
  407650:	mov	x0, #0x3c8                 	// #968
  407654:	bl	401840 <malloc@plt>
  407658:	cbz	x0, 407640 <error@@Base+0x5480>
  40765c:	ldr	x1, [x19, #112]
  407660:	str	x1, [x0]
  407664:	str	x0, [x19, #112]
  407668:	str	wzr, [x19, #128]
  40766c:	b	4075e0 <error@@Base+0x5420>
  407670:	stp	x29, x30, [sp, #-64]!
  407674:	mov	x29, sp
  407678:	stp	x19, x20, [sp, #16]
  40767c:	stp	x21, x22, [sp, #32]
  407680:	mov	x19, x0
  407684:	mov	x22, x1
  407688:	ldr	x20, [x0]
  40768c:	add	x21, sp, #0x38
  407690:	add	x3, x19, #0x28
  407694:	mov	x2, #0x0                   	// #0
  407698:	mov	x1, #0x0                   	// #0
  40769c:	mov	x0, x22
  4076a0:	bl	4075b4 <error@@Base+0x53f4>
  4076a4:	str	x0, [x21]
  4076a8:	cbz	x0, 4076dc <error@@Base+0x551c>
  4076ac:	str	x20, [x0]
  4076b0:	ldr	x1, [x21]
  4076b4:	ldrb	w0, [x1, #50]
  4076b8:	orr	w0, w0, #0x4
  4076bc:	strb	w0, [x1, #50]
  4076c0:	ldr	x20, [x21]
  4076c4:	ldr	x0, [x19, #8]
  4076c8:	cbz	x0, 4076ec <error@@Base+0x552c>
  4076cc:	add	x21, x20, #0x8
  4076d0:	mov	x19, x0
  4076d4:	b	407690 <error@@Base+0x54d0>
  4076d8:	ldr	x0, [sp, #56]
  4076dc:	ldp	x19, x20, [sp, #16]
  4076e0:	ldp	x21, x22, [sp, #32]
  4076e4:	ldp	x29, x30, [sp], #64
  4076e8:	ret
  4076ec:	ldr	x2, [x19, #16]
  4076f0:	cmp	x2, #0x0
  4076f4:	ccmp	x2, x0, #0x4, ne  // ne = any
  4076f8:	b.ne	407714 <error@@Base+0x5554>  // b.any
  4076fc:	ldr	x2, [x19]
  407700:	ldr	x20, [x20]
  407704:	mov	x0, x19
  407708:	cbz	x2, 4076d8 <error@@Base+0x5518>
  40770c:	mov	x19, x2
  407710:	b	4076ec <error@@Base+0x552c>
  407714:	add	x21, x20, #0x10
  407718:	mov	x19, x2
  40771c:	b	407690 <error@@Base+0x54d0>
  407720:	stp	x29, x30, [sp, #-32]!
  407724:	mov	x29, sp
  407728:	strb	w3, [sp, #24]
  40772c:	add	x3, sp, #0x10
  407730:	bl	4075b4 <error@@Base+0x53f4>
  407734:	ldp	x29, x30, [sp], #32
  407738:	ret
  40773c:	stp	x29, x30, [sp, #-80]!
  407740:	mov	x29, sp
  407744:	stp	x19, x20, [sp, #16]
  407748:	stp	x21, x22, [sp, #32]
  40774c:	stp	x23, x24, [sp, #48]
  407750:	str	x25, [sp, #64]
  407754:	mov	x24, x0
  407758:	mov	x20, x2
  40775c:	ldr	x25, [x1]
  407760:	ldr	x19, [x2, #8]
  407764:	ldrb	w0, [x1, #56]
  407768:	tst	x0, #0x10
  40776c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  407770:	b.ne	4077b0 <error@@Base+0x55f0>  // b.any
  407774:	mov	w3, #0x8                   	// #8
  407778:	mov	x2, #0x0                   	// #0
  40777c:	mov	x1, #0x0                   	// #0
  407780:	mov	x0, x25
  407784:	bl	407720 <error@@Base+0x5560>
  407788:	mov	x21, x0
  40778c:	mov	w3, #0x9                   	// #9
  407790:	mov	x2, #0x0                   	// #0
  407794:	mov	x1, #0x0                   	// #0
  407798:	mov	x0, x25
  40779c:	bl	407720 <error@@Base+0x5560>
  4077a0:	mov	x22, x0
  4077a4:	mov	x23, x0
  4077a8:	cbz	x19, 407810 <error@@Base+0x5650>
  4077ac:	b	4077f8 <error@@Base+0x5638>
  4077b0:	ldr	x0, [x2, #40]
  4077b4:	cmp	x0, #0x3f
  4077b8:	b.gt	40786c <error@@Base+0x56ac>
  4077bc:	ldr	x1, [x25, #160]
  4077c0:	lsr	x0, x1, x0
  4077c4:	tbz	w0, #0, 40786c <error@@Base+0x56ac>
  4077c8:	mov	w3, #0x8                   	// #8
  4077cc:	mov	x2, #0x0                   	// #0
  4077d0:	mov	x1, #0x0                   	// #0
  4077d4:	mov	x0, x25
  4077d8:	bl	407720 <error@@Base+0x5560>
  4077dc:	mov	x21, x0
  4077e0:	mov	w3, #0x9                   	// #9
  4077e4:	mov	x2, #0x0                   	// #0
  4077e8:	mov	x1, #0x0                   	// #0
  4077ec:	mov	x0, x25
  4077f0:	bl	407720 <error@@Base+0x5560>
  4077f4:	mov	x23, x0
  4077f8:	mov	w3, #0x10                  	// #16
  4077fc:	mov	x2, x23
  407800:	mov	x1, x19
  407804:	mov	x0, x25
  407808:	bl	407720 <error@@Base+0x5560>
  40780c:	mov	x22, x0
  407810:	mov	w3, #0x10                  	// #16
  407814:	mov	x2, x22
  407818:	mov	x1, x21
  40781c:	mov	x0, x25
  407820:	bl	407720 <error@@Base+0x5560>
  407824:	mov	x19, x0
  407828:	cmp	x0, #0x0
  40782c:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  407830:	b.eq	407888 <error@@Base+0x56c8>  // b.none
  407834:	cmp	x21, #0x0
  407838:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  40783c:	b.eq	407888 <error@@Base+0x56c8>  // b.none
  407840:	ldr	x0, [x20, #40]
  407844:	str	x0, [x23, #40]
  407848:	str	x0, [x21, #40]
  40784c:	ldrb	w0, [x20, #50]
  407850:	ubfx	x0, x0, #3, #1
  407854:	ldrb	w1, [x23, #50]
  407858:	bfi	w1, w0, #3, #1
  40785c:	strb	w1, [x23, #50]
  407860:	ldrb	w1, [x21, #50]
  407864:	bfi	w1, w0, #3, #1
  407868:	strb	w1, [x21, #50]
  40786c:	mov	x0, x19
  407870:	ldp	x19, x20, [sp, #16]
  407874:	ldp	x21, x22, [sp, #32]
  407878:	ldp	x23, x24, [sp, #48]
  40787c:	ldr	x25, [sp, #64]
  407880:	ldp	x29, x30, [sp], #80
  407884:	ret
  407888:	mov	w0, #0xc                   	// #12
  40788c:	str	w0, [x24]
  407890:	mov	x19, #0x0                   	// #0
  407894:	b	40786c <error@@Base+0x56ac>
  407898:	stp	x29, x30, [sp, #-48]!
  40789c:	mov	x29, sp
  4078a0:	stp	x19, x20, [sp, #16]
  4078a4:	mov	x20, x0
  4078a8:	mov	x19, x1
  4078ac:	str	wzr, [sp, #44]
  4078b0:	ldr	x2, [x1, #8]
  4078b4:	cbz	x2, 4078c4 <error@@Base+0x5704>
  4078b8:	ldrb	w0, [x2, #48]
  4078bc:	cmp	w0, #0x11
  4078c0:	b.eq	4078e8 <error@@Base+0x5728>  // b.none
  4078c4:	ldr	x2, [x19, #16]
  4078c8:	cbz	x2, 4078d8 <error@@Base+0x5718>
  4078cc:	ldrb	w0, [x2, #48]
  4078d0:	cmp	w0, #0x11
  4078d4:	b.eq	407904 <error@@Base+0x5744>  // b.none
  4078d8:	ldr	w0, [sp, #44]
  4078dc:	ldp	x19, x20, [sp, #16]
  4078e0:	ldp	x29, x30, [sp], #48
  4078e4:	ret
  4078e8:	mov	x1, x20
  4078ec:	add	x0, sp, #0x2c
  4078f0:	bl	40773c <error@@Base+0x557c>
  4078f4:	str	x0, [x19, #8]
  4078f8:	cbz	x0, 4078c4 <error@@Base+0x5704>
  4078fc:	str	x19, [x0]
  407900:	b	4078c4 <error@@Base+0x5704>
  407904:	mov	x1, x20
  407908:	add	x0, sp, #0x2c
  40790c:	bl	40773c <error@@Base+0x557c>
  407910:	str	x0, [x19, #16]
  407914:	cbz	x0, 4078d8 <error@@Base+0x5718>
  407918:	str	x19, [x0]
  40791c:	b	4078d8 <error@@Base+0x5718>
  407920:	stp	x29, x30, [sp, #-32]!
  407924:	mov	x29, sp
  407928:	stp	x19, x20, [sp, #16]
  40792c:	mov	x19, x0
  407930:	mov	x20, x1
  407934:	mov	x0, #0x1                   	// #1
  407938:	str	x0, [x19]
  40793c:	str	x0, [x19, #8]
  407940:	mov	x0, #0x8                   	// #8
  407944:	bl	401840 <malloc@plt>
  407948:	str	x0, [x19, #16]
  40794c:	cbz	x0, 407964 <error@@Base+0x57a4>
  407950:	str	x20, [x0]
  407954:	mov	w0, #0x0                   	// #0
  407958:	ldp	x19, x20, [sp, #16]
  40795c:	ldp	x29, x30, [sp], #32
  407960:	ret
  407964:	str	xzr, [x19, #8]
  407968:	str	xzr, [x19]
  40796c:	mov	w0, #0xc                   	// #12
  407970:	b	407958 <error@@Base+0x5798>
  407974:	stp	x29, x30, [sp, #-32]!
  407978:	mov	x29, sp
  40797c:	stp	x19, x20, [sp, #16]
  407980:	mov	x19, x0
  407984:	mov	x20, x1
  407988:	ldr	x1, [x0]
  40798c:	cbz	x1, 4079bc <error@@Base+0x57fc>
  407990:	ldr	x0, [x0, #8]
  407994:	cbnz	x0, 4079d0 <error@@Base+0x5810>
  407998:	ldr	x0, [x19, #16]
  40799c:	str	x20, [x0]
  4079a0:	ldr	x0, [x19, #8]
  4079a4:	add	x0, x0, #0x1
  4079a8:	str	x0, [x19, #8]
  4079ac:	mov	w0, #0x1                   	// #1
  4079b0:	ldp	x19, x20, [sp, #16]
  4079b4:	ldp	x29, x30, [sp], #32
  4079b8:	ret
  4079bc:	mov	x1, x20
  4079c0:	bl	407920 <error@@Base+0x5760>
  4079c4:	cmp	w0, #0x0
  4079c8:	cset	w0, eq  // eq = none
  4079cc:	b	4079b0 <error@@Base+0x57f0>
  4079d0:	cmp	x1, x0
  4079d4:	b.eq	407a30 <error@@Base+0x5870>  // b.none
  4079d8:	ldr	x3, [x19, #16]
  4079dc:	ldr	x0, [x3]
  4079e0:	cmp	x0, x20
  4079e4:	b.le	407a50 <error@@Base+0x5890>
  4079e8:	ldr	x0, [x19, #8]
  4079ec:	cmp	x0, #0x0
  4079f0:	b.le	407a14 <error@@Base+0x5854>
  4079f4:	lsl	x1, x0, #3
  4079f8:	sub	x1, x1, #0x8
  4079fc:	ldr	x2, [x19, #16]
  407a00:	ldr	x3, [x2, x1]
  407a04:	str	x3, [x2, x0, lsl #3]
  407a08:	sub	x1, x1, #0x8
  407a0c:	subs	x0, x0, #0x1
  407a10:	b.ne	4079fc <error@@Base+0x583c>  // b.any
  407a14:	ldr	x1, [x19, #16]
  407a18:	str	x20, [x1, x0, lsl #3]
  407a1c:	ldr	x0, [x19, #8]
  407a20:	add	x0, x0, #0x1
  407a24:	str	x0, [x19, #8]
  407a28:	mov	w0, #0x1                   	// #1
  407a2c:	b	4079b0 <error@@Base+0x57f0>
  407a30:	lsl	x0, x1, #1
  407a34:	str	x0, [x19]
  407a38:	lsl	x1, x1, #4
  407a3c:	ldr	x0, [x19, #16]
  407a40:	bl	4018d0 <realloc@plt>
  407a44:	cbz	x0, 407a8c <error@@Base+0x58cc>
  407a48:	str	x0, [x19, #16]
  407a4c:	b	4079d8 <error@@Base+0x5818>
  407a50:	ldr	x0, [x19, #8]
  407a54:	lsl	x2, x0, #3
  407a58:	add	x1, x3, x2
  407a5c:	ldur	x1, [x1, #-8]
  407a60:	cmp	x20, x1
  407a64:	b.ge	407a14 <error@@Base+0x5854>  // b.tcont
  407a68:	str	x1, [x3, x2]
  407a6c:	sub	x0, x0, #0x1
  407a70:	ldr	x3, [x19, #16]
  407a74:	add	x1, x3, x2
  407a78:	sub	x2, x2, #0x8
  407a7c:	ldur	x1, [x1, #-16]
  407a80:	cmp	x1, x20
  407a84:	b.gt	407a68 <error@@Base+0x58a8>
  407a88:	b	407a14 <error@@Base+0x5854>
  407a8c:	mov	w0, #0x0                   	// #0
  407a90:	b	4079b0 <error@@Base+0x57f0>
  407a94:	stp	x29, x30, [sp, #-64]!
  407a98:	mov	x29, sp
  407a9c:	stp	x19, x20, [sp, #16]
  407aa0:	stp	x21, x22, [sp, #32]
  407aa4:	stp	x23, x24, [sp, #48]
  407aa8:	mov	x21, x0
  407aac:	mov	x22, x1
  407ab0:	mov	x20, x2
  407ab4:	mov	x24, x3
  407ab8:	mov	w23, w4
  407abc:	b	407b04 <error@@Base+0x5944>
  407ac0:	mov	x1, x20
  407ac4:	mov	x0, x22
  407ac8:	bl	407974 <error@@Base+0x57b4>
  407acc:	and	w0, w0, #0xff
  407ad0:	cbz	w0, 407b90 <error@@Base+0x59d0>
  407ad4:	add	x19, x19, x19, lsl #1
  407ad8:	lsl	x19, x19, #3
  407adc:	ldr	x0, [x21, #40]
  407ae0:	add	x0, x0, x19
  407ae4:	ldr	x1, [x0, #8]
  407ae8:	cbz	x1, 407ba8 <error@@Base+0x59e8>
  407aec:	cmp	x1, #0x2
  407af0:	b.eq	407b64 <error@@Base+0x59a4>  // b.none
  407af4:	ldr	x0, [x21, #40]
  407af8:	add	x19, x0, x19
  407afc:	ldr	x0, [x19, #16]
  407b00:	ldr	x20, [x0]
  407b04:	mov	x1, x20
  407b08:	mov	x0, x22
  407b0c:	bl	406990 <error@@Base+0x47d0>
  407b10:	cbnz	x0, 407b88 <error@@Base+0x59c8>
  407b14:	mov	x19, x20
  407b18:	lsl	x0, x20, #4
  407b1c:	ldr	x1, [x21]
  407b20:	add	x2, x1, x0
  407b24:	ldrb	w2, [x2, #8]
  407b28:	cmp	w2, w23
  407b2c:	b.ne	407ac0 <error@@Base+0x5900>  // b.any
  407b30:	ldr	x0, [x1, x0]
  407b34:	cmp	x0, x24
  407b38:	b.ne	407ac0 <error@@Base+0x5900>  // b.any
  407b3c:	mov	w0, #0x0                   	// #0
  407b40:	cmp	w23, #0x9
  407b44:	b.ne	407b94 <error@@Base+0x59d4>  // b.any
  407b48:	mov	x1, x20
  407b4c:	mov	x0, x22
  407b50:	bl	407974 <error@@Base+0x57b4>
  407b54:	ands	w0, w0, #0xff
  407b58:	mov	w0, #0xc                   	// #12
  407b5c:	csel	w0, w0, wzr, eq  // eq = none
  407b60:	b	407b94 <error@@Base+0x59d4>
  407b64:	ldr	x0, [x0, #16]
  407b68:	mov	w4, w23
  407b6c:	mov	x3, x24
  407b70:	ldr	x2, [x0, #8]
  407b74:	mov	x1, x22
  407b78:	mov	x0, x21
  407b7c:	bl	407a94 <error@@Base+0x58d4>
  407b80:	cbz	w0, 407af4 <error@@Base+0x5934>
  407b84:	b	407b94 <error@@Base+0x59d4>
  407b88:	mov	w0, #0x0                   	// #0
  407b8c:	b	407b94 <error@@Base+0x59d4>
  407b90:	mov	w0, #0xc                   	// #12
  407b94:	ldp	x19, x20, [sp, #16]
  407b98:	ldp	x21, x22, [sp, #32]
  407b9c:	ldp	x23, x24, [sp, #48]
  407ba0:	ldp	x29, x30, [sp], #64
  407ba4:	ret
  407ba8:	mov	w0, #0x0                   	// #0
  407bac:	b	407b94 <error@@Base+0x59d4>
  407bb0:	stp	x29, x30, [sp, #-32]!
  407bb4:	mov	x29, sp
  407bb8:	str	x19, [sp, #16]
  407bbc:	mov	x19, x0
  407bc0:	str	x1, [x0]
  407bc4:	str	xzr, [x0, #8]
  407bc8:	lsl	x0, x1, #3
  407bcc:	bl	401840 <malloc@plt>
  407bd0:	str	x0, [x19, #16]
  407bd4:	cmp	x0, #0x0
  407bd8:	mov	w0, #0xc                   	// #12
  407bdc:	csel	w0, w0, wzr, eq  // eq = none
  407be0:	ldr	x19, [sp, #16]
  407be4:	ldp	x29, x30, [sp], #32
  407be8:	ret
  407bec:	stp	x29, x30, [sp, #-64]!
  407bf0:	mov	x29, sp
  407bf4:	stp	x19, x20, [sp, #16]
  407bf8:	stp	x21, x22, [sp, #32]
  407bfc:	stp	x23, x24, [sp, #48]
  407c00:	mov	x21, x0
  407c04:	mov	x20, x1
  407c08:	mov	x22, x2
  407c0c:	mov	x23, x1
  407c10:	str	x2, [x23], #32
  407c14:	ldr	x1, [x1, #16]
  407c18:	mov	x0, x23
  407c1c:	bl	407bb0 <error@@Base+0x59f0>
  407c20:	cbnz	w0, 407cf4 <error@@Base+0x5b34>
  407c24:	mov	w24, w0
  407c28:	ldr	x0, [x20, #16]
  407c2c:	cmp	x0, #0x0
  407c30:	b.le	407c7c <error@@Base+0x5abc>
  407c34:	mov	x19, #0x0                   	// #0
  407c38:	b	407c4c <error@@Base+0x5a8c>
  407c3c:	add	x19, x19, #0x1
  407c40:	ldr	x0, [x20, #16]
  407c44:	cmp	x0, x19
  407c48:	b.le	407c7c <error@@Base+0x5abc>
  407c4c:	ldr	x0, [x20, #24]
  407c50:	ldr	x1, [x0, x19, lsl #3]
  407c54:	ldr	x3, [x21]
  407c58:	add	x3, x3, x1, lsl #4
  407c5c:	ldrb	w3, [x3, #8]
  407c60:	tbnz	w3, #3, 407c3c <error@@Base+0x5a7c>
  407c64:	mov	x0, x23
  407c68:	bl	407540 <error@@Base+0x5380>
  407c6c:	and	w0, w0, #0xff
  407c70:	cbnz	w0, 407c3c <error@@Base+0x5a7c>
  407c74:	mov	w24, #0xc                   	// #12
  407c78:	b	407cb8 <error@@Base+0x5af8>
  407c7c:	ldr	x19, [x21, #136]
  407c80:	and	x22, x22, x19
  407c84:	add	x22, x22, x22, lsl #1
  407c88:	lsl	x19, x22, #3
  407c8c:	ldr	x21, [x21, #64]
  407c90:	add	x22, x21, x19
  407c94:	ldr	x0, [x21, x19]
  407c98:	ldr	x1, [x22, #8]
  407c9c:	cmp	x1, x0
  407ca0:	b.le	407cd0 <error@@Base+0x5b10>
  407ca4:	ldr	x1, [x22, #16]
  407ca8:	ldr	x0, [x21, x19]
  407cac:	add	x2, x0, #0x1
  407cb0:	str	x2, [x21, x19]
  407cb4:	str	x20, [x1, x0, lsl #3]
  407cb8:	mov	w0, w24
  407cbc:	ldp	x19, x20, [sp, #16]
  407cc0:	ldp	x21, x22, [sp, #32]
  407cc4:	ldp	x23, x24, [sp, #48]
  407cc8:	ldp	x29, x30, [sp], #64
  407ccc:	ret
  407cd0:	add	x0, x0, #0x1
  407cd4:	lsl	x23, x0, #1
  407cd8:	lsl	x1, x0, #4
  407cdc:	ldr	x0, [x22, #16]
  407ce0:	bl	4018d0 <realloc@plt>
  407ce4:	cbz	x0, 407cfc <error@@Base+0x5b3c>
  407ce8:	str	x0, [x22, #16]
  407cec:	str	x23, [x22, #8]
  407cf0:	b	407ca4 <error@@Base+0x5ae4>
  407cf4:	mov	w24, #0xc                   	// #12
  407cf8:	b	407cb8 <error@@Base+0x5af8>
  407cfc:	mov	w24, #0xc                   	// #12
  407d00:	b	407cb8 <error@@Base+0x5af8>
  407d04:	stp	x29, x30, [sp, #-96]!
  407d08:	mov	x29, sp
  407d0c:	stp	x21, x22, [sp, #32]
  407d10:	stp	x23, x24, [sp, #48]
  407d14:	mov	x23, x0
  407d18:	ldr	x22, [x0, #152]
  407d1c:	ldr	x0, [x1, #8]
  407d20:	cmp	x0, #0x0
  407d24:	b.le	407e2c <error@@Base+0x5c6c>
  407d28:	stp	x19, x20, [sp, #16]
  407d2c:	stp	x25, x26, [sp, #64]
  407d30:	mov	x20, x1
  407d34:	mov	x24, x2
  407d38:	mov	x19, #0x0                   	// #0
  407d3c:	mov	x26, #0x30                  	// #48
  407d40:	mov	x25, #0x1                   	// #1
  407d44:	b	407d78 <error@@Base+0x5bb8>
  407d48:	lsl	x27, x1, #1
  407d4c:	lsl	x1, x1, #4
  407d50:	ldr	x0, [x23, #248]
  407d54:	bl	4018d0 <realloc@plt>
  407d58:	cbz	x0, 407e34 <error@@Base+0x5c74>
  407d5c:	str	x0, [x23, #248]
  407d60:	str	x27, [x23, #240]
  407d64:	b	407dc4 <error@@Base+0x5c04>
  407d68:	add	x19, x19, #0x1
  407d6c:	ldr	x0, [x20, #8]
  407d70:	cmp	x0, x19
  407d74:	b.le	407e10 <error@@Base+0x5c50>
  407d78:	ldr	x0, [x20, #16]
  407d7c:	ldr	x21, [x0, x19, lsl #3]
  407d80:	lsl	x3, x21, #4
  407d84:	ldr	x4, [x22]
  407d88:	add	x0, x4, x3
  407d8c:	ldrb	w0, [x0, #8]
  407d90:	cmp	w0, #0x8
  407d94:	b.ne	407d68 <error@@Base+0x5ba8>  // b.any
  407d98:	ldr	x0, [x4, x3]
  407d9c:	cmp	x0, #0x3f
  407da0:	b.gt	407d68 <error@@Base+0x5ba8>
  407da4:	ldr	x1, [x22, #160]
  407da8:	lsr	x0, x1, x0
  407dac:	tbz	w0, #0, 407d68 <error@@Base+0x5ba8>
  407db0:	stp	x27, x28, [sp, #80]
  407db4:	ldr	x1, [x23, #240]
  407db8:	ldr	x0, [x23, #232]
  407dbc:	cmp	x0, x1
  407dc0:	b.eq	407d48 <error@@Base+0x5b88>  // b.none
  407dc4:	ldr	x28, [x23, #232]
  407dc8:	ldr	x27, [x23, #248]
  407dcc:	mov	x1, x26
  407dd0:	mov	x0, x25
  407dd4:	bl	4018c0 <calloc@plt>
  407dd8:	str	x0, [x27, x28, lsl #3]
  407ddc:	ldr	x1, [x23, #232]
  407de0:	ldr	x0, [x23, #248]
  407de4:	ldr	x0, [x0, x1, lsl #3]
  407de8:	cbz	x0, 407e34 <error@@Base+0x5c74>
  407dec:	str	x21, [x0, #8]
  407df0:	ldr	x1, [x23, #248]
  407df4:	ldr	x0, [x23, #232]
  407df8:	add	x2, x0, #0x1
  407dfc:	str	x2, [x23, #232]
  407e00:	ldr	x0, [x1, x0, lsl #3]
  407e04:	str	x24, [x0]
  407e08:	ldp	x27, x28, [sp, #80]
  407e0c:	b	407d68 <error@@Base+0x5ba8>
  407e10:	mov	w0, #0x0                   	// #0
  407e14:	ldp	x19, x20, [sp, #16]
  407e18:	ldp	x25, x26, [sp, #64]
  407e1c:	ldp	x21, x22, [sp, #32]
  407e20:	ldp	x23, x24, [sp, #48]
  407e24:	ldp	x29, x30, [sp], #96
  407e28:	ret
  407e2c:	mov	w0, #0x0                   	// #0
  407e30:	b	407e1c <error@@Base+0x5c5c>
  407e34:	mov	w0, #0xc                   	// #12
  407e38:	ldp	x19, x20, [sp, #16]
  407e3c:	ldp	x25, x26, [sp, #64]
  407e40:	ldp	x27, x28, [sp, #80]
  407e44:	b	407e1c <error@@Base+0x5c5c>
  407e48:	stp	x29, x30, [sp, #-48]!
  407e4c:	mov	x29, sp
  407e50:	stp	x19, x20, [sp, #16]
  407e54:	str	x21, [sp, #32]
  407e58:	mov	x20, x0
  407e5c:	ldr	x0, [x0, #88]
  407e60:	ldr	x21, [x20, #64]
  407e64:	cmp	x21, x0
  407e68:	csel	x21, x21, x0, le
  407e6c:	ldr	x19, [x20, #48]
  407e70:	cmp	x21, x19
  407e74:	b.le	407ed8 <error@@Base+0x5d18>
  407e78:	bl	4018e0 <__ctype_toupper_loc@plt>
  407e7c:	ldr	x1, [x20]
  407e80:	ldr	x2, [x20, #40]
  407e84:	add	x1, x1, x19
  407e88:	ldrb	w1, [x1, x2]
  407e8c:	ldr	x2, [x20, #120]
  407e90:	cbnz	x2, 407ecc <error@@Base+0x5d0c>
  407e94:	ldr	x2, [x20, #8]
  407e98:	and	x1, x1, #0xff
  407e9c:	ldr	x3, [x0]
  407ea0:	ldr	w1, [x3, x1, lsl #2]
  407ea4:	strb	w1, [x2, x19]
  407ea8:	add	x19, x19, #0x1
  407eac:	cmp	x21, x19
  407eb0:	b.ne	407e7c <error@@Base+0x5cbc>  // b.any
  407eb4:	str	x21, [x20, #48]
  407eb8:	str	x21, [x20, #56]
  407ebc:	ldp	x19, x20, [sp, #16]
  407ec0:	ldr	x21, [sp, #32]
  407ec4:	ldp	x29, x30, [sp], #48
  407ec8:	ret
  407ecc:	and	x1, x1, #0xff
  407ed0:	ldrb	w1, [x2, x1]
  407ed4:	b	407e94 <error@@Base+0x5cd4>
  407ed8:	mov	x21, x19
  407edc:	b	407eb4 <error@@Base+0x5cf4>
  407ee0:	stp	x29, x30, [sp, #-160]!
  407ee4:	mov	x29, sp
  407ee8:	stp	x19, x20, [sp, #16]
  407eec:	stp	x21, x22, [sp, #32]
  407ef0:	stp	x23, x24, [sp, #48]
  407ef4:	mov	x19, x0
  407ef8:	ldr	x0, [x0, #88]
  407efc:	ldr	x21, [x19, #64]
  407f00:	cmp	x21, x0
  407f04:	csel	x21, x21, x0, le
  407f08:	ldr	x24, [x19, #48]
  407f0c:	cmp	x21, x24
  407f10:	b.le	408078 <error@@Base+0x5eb8>
  407f14:	str	x25, [sp, #64]
  407f18:	mov	x23, #0x1                   	// #1
  407f1c:	add	x22, x19, #0x20
  407f20:	mov	w20, #0xffffffff            	// #-1
  407f24:	b	408020 <error@@Base+0x5e60>
  407f28:	ldr	w0, [x19, #144]
  407f2c:	cmp	w0, #0x0
  407f30:	b.le	407fa8 <error@@Base+0x5de8>
  407f34:	cmp	x2, #0x0
  407f38:	b.le	407fb0 <error@@Base+0x5df0>
  407f3c:	mov	x4, x2
  407f40:	mov	x1, x23
  407f44:	b	407f4c <error@@Base+0x5d8c>
  407f48:	mov	x1, x0
  407f4c:	ldr	x0, [x19]
  407f50:	ldr	x3, [x19, #40]
  407f54:	add	x0, x0, x24
  407f58:	add	x0, x0, x1
  407f5c:	add	x0, x0, x3
  407f60:	ldurb	w0, [x0, #-1]
  407f64:	ldr	x3, [x19, #120]
  407f68:	ldrb	w3, [x3, x0]
  407f6c:	ldr	x0, [x19, #8]
  407f70:	add	x0, x0, x24
  407f74:	add	x0, x0, x1
  407f78:	sturb	w3, [x0, #-1]
  407f7c:	add	x0, sp, #0x60
  407f80:	add	x0, x1, x0
  407f84:	sturb	w3, [x0, #-1]
  407f88:	ldr	w0, [x19, #144]
  407f8c:	cmp	w0, w1
  407f90:	b.le	407fb8 <error@@Base+0x5df8>
  407f94:	add	x0, x1, #0x1
  407f98:	cmp	x1, x4
  407f9c:	b.ne	407f48 <error@@Base+0x5d88>  // b.any
  407fa0:	add	x1, sp, #0x60
  407fa4:	b	408040 <error@@Base+0x5e80>
  407fa8:	add	x1, sp, #0x60
  407fac:	b	408040 <error@@Base+0x5e80>
  407fb0:	add	x1, sp, #0x60
  407fb4:	b	408040 <error@@Base+0x5e80>
  407fb8:	add	x1, sp, #0x60
  407fbc:	b	408040 <error@@Base+0x5e80>
  407fc0:	ldr	x0, [x19]
  407fc4:	ldr	x1, [x19, #40]
  407fc8:	add	x0, x0, x24
  407fcc:	ldrb	w0, [x0, x1]
  407fd0:	str	w0, [sp, #92]
  407fd4:	ldr	x1, [x19, #120]
  407fd8:	cbnz	x1, 408094 <error@@Base+0x5ed4>
  407fdc:	str	x25, [x19, #32]
  407fe0:	mov	x0, x23
  407fe4:	add	x1, x24, #0x1
  407fe8:	ldr	x2, [x19, #16]
  407fec:	ldr	w3, [sp, #92]
  407ff0:	str	w3, [x2, x24, lsl #2]
  407ff4:	add	x0, x24, x0
  407ff8:	cmp	x1, x0
  407ffc:	b.ge	4080a4 <error@@Base+0x5ee4>  // b.tcont
  408000:	ldr	x2, [x19, #16]
  408004:	str	w20, [x2, x1, lsl #2]
  408008:	add	x1, x1, #0x1
  40800c:	cmp	x0, x1
  408010:	b.ne	408000 <error@@Base+0x5e40>  // b.any
  408014:	mov	x24, x0
  408018:	cmp	x24, x21
  40801c:	b.ge	4080ac <error@@Base+0x5eec>  // b.tcont
  408020:	sub	x2, x21, x24
  408024:	ldr	x25, [x19, #32]
  408028:	ldr	x0, [x19, #120]
  40802c:	cbnz	x0, 407f28 <error@@Base+0x5d68>
  408030:	ldr	x1, [x19, #40]
  408034:	add	x0, x24, x1
  408038:	ldr	x1, [x19]
  40803c:	add	x1, x1, x0
  408040:	mov	x3, x22
  408044:	add	x0, sp, #0x5c
  408048:	bl	4067f0 <error@@Base+0x4630>
  40804c:	sub	x1, x0, #0x1
  408050:	cmn	x1, #0x3
  408054:	b.hi	407fc0 <error@@Base+0x5e00>  // b.pmore
  408058:	cmn	x0, #0x2
  40805c:	b.ne	407fe4 <error@@Base+0x5e24>  // b.any
  408060:	ldr	x1, [x19, #64]
  408064:	ldr	x0, [x19, #88]
  408068:	cmp	x1, x0
  40806c:	b.ge	407fc0 <error@@Base+0x5e00>  // b.tcont
  408070:	str	x25, [x19, #32]
  408074:	ldr	x25, [sp, #64]
  408078:	str	x24, [x19, #48]
  40807c:	str	x24, [x19, #56]
  408080:	ldp	x19, x20, [sp, #16]
  408084:	ldp	x21, x22, [sp, #32]
  408088:	ldp	x23, x24, [sp, #48]
  40808c:	ldp	x29, x30, [sp], #160
  408090:	ret
  408094:	and	x0, x0, #0xff
  408098:	ldrb	w0, [x1, x0]
  40809c:	str	w0, [sp, #92]
  4080a0:	b	407fdc <error@@Base+0x5e1c>
  4080a4:	mov	x24, x1
  4080a8:	b	408018 <error@@Base+0x5e58>
  4080ac:	ldr	x25, [sp, #64]
  4080b0:	b	408078 <error@@Base+0x5eb8>
  4080b4:	stp	x29, x30, [sp, #-176]!
  4080b8:	mov	x29, sp
  4080bc:	stp	x19, x20, [sp, #16]
  4080c0:	stp	x21, x22, [sp, #32]
  4080c4:	mov	x20, x0
  4080c8:	ldr	x19, [x0, #48]
  4080cc:	ldr	x0, [x0, #88]
  4080d0:	ldr	x22, [x20, #64]
  4080d4:	cmp	x22, x0
  4080d8:	csel	x22, x22, x0, le
  4080dc:	ldrb	w0, [x20, #138]
  4080e0:	cbnz	w0, 4080ec <error@@Base+0x5f2c>
  4080e4:	ldr	x0, [x20, #120]
  4080e8:	cbz	x0, 408114 <error@@Base+0x5f54>
  4080ec:	ldr	x21, [x20, #56]
  4080f0:	cmp	x22, x19
  4080f4:	b.gt	40831c <error@@Base+0x615c>
  4080f8:	str	x19, [x20, #48]
  4080fc:	str	x21, [x20, #56]
  408100:	mov	w0, #0x0                   	// #0
  408104:	ldp	x19, x20, [sp, #16]
  408108:	ldp	x21, x22, [sp, #32]
  40810c:	ldp	x29, x30, [sp], #176
  408110:	ret
  408114:	ldrb	w0, [x20, #140]
  408118:	cbnz	w0, 4080ec <error@@Base+0x5f2c>
  40811c:	cmp	x19, x22
  408120:	b.ge	40830c <error@@Base+0x614c>  // b.tcont
  408124:	stp	x23, x24, [sp, #48]
  408128:	stp	x25, x26, [sp, #64]
  40812c:	str	x27, [sp, #80]
  408130:	add	x24, x20, #0x20
  408134:	mov	w23, #0xffffffff            	// #-1
  408138:	b	4081bc <error@@Base+0x5ffc>
  40813c:	bl	4018e0 <__ctype_toupper_loc@plt>
  408140:	ldr	x1, [x20, #8]
  408144:	and	x21, x21, #0xff
  408148:	ldr	x0, [x0]
  40814c:	ldr	w0, [x0, x21, lsl #2]
  408150:	strb	w0, [x1, x19]
  408154:	ldr	x0, [x20, #16]
  408158:	ldr	x1, [x20, #8]
  40815c:	ldrb	w1, [x1, x19]
  408160:	str	w1, [x0, x19, lsl #2]
  408164:	add	x19, x19, #0x1
  408168:	b	4081b4 <error@@Base+0x5ff4>
  40816c:	ldr	x0, [x20, #8]
  408170:	mov	x2, x21
  408174:	add	x1, sp, #0x68
  408178:	add	x0, x0, x19
  40817c:	bl	401710 <memcpy@plt>
  408180:	add	x19, x19, #0x1
  408184:	ldr	x0, [x20, #16]
  408188:	str	w25, [x0, x26, lsl #2]
  40818c:	add	x2, x26, x21
  408190:	cmp	x19, x2
  408194:	b.ge	4081b4 <error@@Base+0x5ff4>  // b.tcont
  408198:	mov	x1, x19
  40819c:	ldr	x0, [x20, #16]
  4081a0:	str	w23, [x0, x1, lsl #2]
  4081a4:	add	x1, x1, #0x1
  4081a8:	cmp	x2, x1
  4081ac:	b.ne	40819c <error@@Base+0x5fdc>  // b.any
  4081b0:	mov	x19, x2
  4081b4:	cmp	x19, x22
  4081b8:	b.ge	408300 <error@@Base+0x6140>  // b.tcont
  4081bc:	ldr	x25, [x20]
  4081c0:	ldr	x27, [x20, #40]
  4081c4:	add	x0, x25, x27
  4081c8:	ldrb	w21, [x0, x19]
  4081cc:	tst	w21, #0xffffff80
  4081d0:	b.ne	4081e0 <error@@Base+0x6020>  // b.any
  4081d4:	mov	x0, x24
  4081d8:	bl	401980 <mbsinit@plt>
  4081dc:	cbnz	w0, 40813c <error@@Base+0x5f7c>
  4081e0:	ldr	x0, [x20, #32]
  4081e4:	str	x0, [sp, #168]
  4081e8:	mov	x26, x19
  4081ec:	add	x1, x27, x19
  4081f0:	mov	x3, x24
  4081f4:	sub	x2, x22, x19
  4081f8:	add	x1, x25, x1
  4081fc:	add	x0, sp, #0x64
  408200:	bl	4067f0 <error@@Base+0x4630>
  408204:	mov	x21, x0
  408208:	sub	x0, x0, #0x1
  40820c:	cmn	x0, #0x4
  408210:	b.hi	408270 <error@@Base+0x60b0>  // b.pmore
  408214:	ldr	w27, [sp, #100]
  408218:	mov	w0, w27
  40821c:	bl	401ae0 <towupper@plt>
  408220:	mov	w25, w0
  408224:	cmp	w27, w0
  408228:	b.eq	40824c <error@@Base+0x608c>  // b.none
  40822c:	add	x2, sp, #0xa8
  408230:	mov	w1, w0
  408234:	add	x0, sp, #0x68
  408238:	bl	401b70 <wcrtomb@plt>
  40823c:	cmp	x21, x0
  408240:	b.eq	40816c <error@@Base+0x5fac>  // b.none
  408244:	mov	x21, x19
  408248:	b	408328 <error@@Base+0x6168>
  40824c:	ldr	x0, [x20, #8]
  408250:	ldr	x1, [x20, #40]
  408254:	add	x1, x19, x1
  408258:	ldr	x3, [x20]
  40825c:	mov	x2, x21
  408260:	add	x1, x3, x1
  408264:	add	x0, x0, x19
  408268:	bl	401710 <memcpy@plt>
  40826c:	b	408180 <error@@Base+0x5fc0>
  408270:	cmn	x0, #0x3
  408274:	b.hi	4082b0 <error@@Base+0x60f0>  // b.pmore
  408278:	ldr	x1, [x20, #64]
  40827c:	ldr	x0, [x20, #88]
  408280:	cmp	x1, x0
  408284:	b.lt	4082e8 <error@@Base+0x6128>  // b.tstop
  408288:	ldr	x0, [x20]
  40828c:	ldr	x1, [x20, #40]
  408290:	add	x0, x0, x19
  408294:	ldrb	w0, [x0, x1]
  408298:	ldr	x1, [x20, #8]
  40829c:	strb	w0, [x1, x19]
  4082a0:	add	x19, x19, #0x1
  4082a4:	ldr	x1, [x20, #16]
  4082a8:	str	w0, [x1, x26, lsl #2]
  4082ac:	b	4081b4 <error@@Base+0x5ff4>
  4082b0:	ldr	x0, [x20]
  4082b4:	ldr	x1, [x20, #40]
  4082b8:	add	x0, x0, x19
  4082bc:	ldrb	w0, [x0, x1]
  4082c0:	ldr	x1, [x20, #8]
  4082c4:	strb	w0, [x1, x19]
  4082c8:	add	x19, x19, #0x1
  4082cc:	ldr	x1, [x20, #16]
  4082d0:	str	w0, [x1, x26, lsl #2]
  4082d4:	cmn	x21, #0x1
  4082d8:	b.ne	4081b4 <error@@Base+0x5ff4>  // b.any
  4082dc:	ldr	x0, [sp, #168]
  4082e0:	str	x0, [x20, #32]
  4082e4:	b	4081b4 <error@@Base+0x5ff4>
  4082e8:	ldr	x0, [sp, #168]
  4082ec:	str	x0, [x20, #32]
  4082f0:	ldp	x23, x24, [sp, #48]
  4082f4:	ldp	x25, x26, [sp, #64]
  4082f8:	ldr	x27, [sp, #80]
  4082fc:	b	40830c <error@@Base+0x614c>
  408300:	ldp	x23, x24, [sp, #48]
  408304:	ldp	x25, x26, [sp, #64]
  408308:	ldr	x27, [sp, #80]
  40830c:	str	x19, [x20, #48]
  408310:	str	x19, [x20, #56]
  408314:	mov	w0, #0x0                   	// #0
  408318:	b	408104 <error@@Base+0x5f44>
  40831c:	stp	x23, x24, [sp, #48]
  408320:	stp	x25, x26, [sp, #64]
  408324:	str	x27, [sp, #80]
  408328:	sub	x2, x22, x19
  40832c:	ldr	x0, [x20, #32]
  408330:	str	x0, [sp, #168]
  408334:	ldr	x1, [x20, #120]
  408338:	cbnz	x1, 408404 <error@@Base+0x6244>
  40833c:	ldr	x0, [x20, #40]
  408340:	add	x0, x21, x0
  408344:	ldr	x25, [x20]
  408348:	add	x25, x25, x0
  40834c:	add	x3, x20, #0x20
  408350:	mov	x1, x25
  408354:	add	x0, sp, #0x64
  408358:	bl	4067f0 <error@@Base+0x4630>
  40835c:	mov	x23, x0
  408360:	sub	x27, x0, #0x1
  408364:	cmn	x27, #0x4
  408368:	b.hi	408620 <error@@Base+0x6460>  // b.pmore
  40836c:	ldr	w26, [sp, #100]
  408370:	mov	w0, w26
  408374:	bl	401ae0 <towupper@plt>
  408378:	mov	w24, w0
  40837c:	cmp	w26, w0
  408380:	b.eq	4085e0 <error@@Base+0x6420>  // b.none
  408384:	add	x2, sp, #0xa8
  408388:	mov	w1, w0
  40838c:	add	x0, sp, #0x68
  408390:	bl	401b70 <wcrtomb@plt>
  408394:	mov	x26, x0
  408398:	cmp	x23, x0
  40839c:	b.ne	408484 <error@@Base+0x62c4>  // b.any
  4083a0:	ldr	x0, [x20, #8]
  4083a4:	mov	x2, x26
  4083a8:	add	x1, sp, #0x68
  4083ac:	add	x0, x0, x19
  4083b0:	bl	401710 <memcpy@plt>
  4083b4:	ldrb	w0, [x20, #140]
  4083b8:	cbnz	w0, 4085f8 <error@@Base+0x6438>
  4083bc:	add	x21, x21, x23
  4083c0:	add	x0, x19, #0x1
  4083c4:	ldr	x1, [x20, #16]
  4083c8:	str	w24, [x1, x19, lsl #2]
  4083cc:	add	x1, x19, x23
  4083d0:	cmp	x0, x1
  4083d4:	b.ge	4086d4 <error@@Base+0x6514>  // b.tcont
  4083d8:	mov	w3, #0xffffffff            	// #-1
  4083dc:	ldr	x2, [x20, #16]
  4083e0:	str	w3, [x2, x0, lsl #2]
  4083e4:	add	x0, x0, #0x1
  4083e8:	cmp	x1, x0
  4083ec:	b.ne	4083dc <error@@Base+0x621c>  // b.any
  4083f0:	mov	x19, x1
  4083f4:	ldp	x23, x24, [sp, #48]
  4083f8:	ldp	x25, x26, [sp, #64]
  4083fc:	ldr	x27, [sp, #80]
  408400:	b	4080f0 <error@@Base+0x5f30>
  408404:	ldr	w6, [x20, #144]
  408408:	cmp	w6, #0x0
  40840c:	b.le	40846c <error@@Base+0x62ac>
  408410:	cmp	x2, #0x0
  408414:	b.le	408474 <error@@Base+0x62b4>
  408418:	ldr	x5, [x20]
  40841c:	ldr	x3, [x20, #40]
  408420:	add	x3, x21, x3
  408424:	mov	x7, x2
  408428:	mov	x0, #0x1                   	// #1
  40842c:	sub	x3, x3, #0x1
  408430:	add	x5, x5, x3
  408434:	b	40843c <error@@Base+0x627c>
  408438:	mov	x0, x3
  40843c:	ldrb	w3, [x5, x0]
  408440:	ldrb	w4, [x1, x3]
  408444:	add	x3, sp, #0x68
  408448:	add	x3, x0, x3
  40844c:	sturb	w4, [x3, #-1]
  408450:	cmp	w6, w0
  408454:	b.le	40847c <error@@Base+0x62bc>
  408458:	add	x3, x0, #0x1
  40845c:	cmp	x0, x7
  408460:	b.ne	408438 <error@@Base+0x6278>  // b.any
  408464:	add	x25, sp, #0x68
  408468:	b	40834c <error@@Base+0x618c>
  40846c:	add	x25, sp, #0x68
  408470:	b	40834c <error@@Base+0x618c>
  408474:	add	x25, sp, #0x68
  408478:	b	40834c <error@@Base+0x618c>
  40847c:	add	x25, sp, #0x68
  408480:	b	40834c <error@@Base+0x618c>
  408484:	cmn	x0, #0x1
  408488:	b.eq	4085c8 <error@@Base+0x6408>  // b.none
  40848c:	mov	x22, x19
  408490:	add	x25, x19, x0
  408494:	ldr	x0, [x20, #64]
  408498:	cmp	x25, x0
  40849c:	b.ls	4084b8 <error@@Base+0x62f8>  // b.plast
  4084a0:	ldr	x0, [sp, #168]
  4084a4:	str	x0, [x20, #32]
  4084a8:	ldp	x23, x24, [sp, #48]
  4084ac:	ldp	x25, x26, [sp, #64]
  4084b0:	ldr	x27, [sp, #80]
  4084b4:	b	4080f8 <error@@Base+0x5f38>
  4084b8:	ldr	x1, [x20, #24]
  4084bc:	cbz	x1, 4085a4 <error@@Base+0x63e4>
  4084c0:	ldrb	w0, [x20, #140]
  4084c4:	cbnz	w0, 4084ec <error@@Base+0x632c>
  4084c8:	cbz	x22, 4084e4 <error@@Base+0x6324>
  4084cc:	mov	x0, #0x0                   	// #0
  4084d0:	ldr	x1, [x20, #24]
  4084d4:	str	x0, [x1, x0, lsl #3]
  4084d8:	add	x0, x0, #0x1
  4084dc:	cmp	x22, x0
  4084e0:	b.ne	4084d0 <error@@Base+0x6310>  // b.any
  4084e4:	mov	w0, #0x1                   	// #1
  4084e8:	strb	w0, [x20, #140]
  4084ec:	ldr	x0, [x20, #8]
  4084f0:	mov	x2, x26
  4084f4:	add	x1, sp, #0x68
  4084f8:	add	x0, x0, x22
  4084fc:	bl	401710 <memcpy@plt>
  408500:	lsl	x0, x22, #2
  408504:	ldr	x1, [x20, #16]
  408508:	str	w24, [x1, x22, lsl #2]
  40850c:	ldr	x1, [x20, #24]
  408510:	str	x21, [x1, x22, lsl #3]
  408514:	cmp	x26, #0x1
  408518:	b.ls	408558 <error@@Base+0x6398>  // b.plast
  40851c:	add	x0, x0, #0x4
  408520:	mov	x1, #0x1                   	// #1
  408524:	mov	w3, #0xffffffff            	// #-1
  408528:	cmp	x23, x1
  40852c:	csel	x2, x27, x1, ls  // ls = plast
  408530:	ldr	x5, [x20, #24]
  408534:	lsl	x4, x0, #1
  408538:	add	x2, x21, x2
  40853c:	str	x2, [x5, x4]
  408540:	ldr	x2, [x20, #16]
  408544:	str	w3, [x2, x0]
  408548:	add	x1, x1, #0x1
  40854c:	add	x0, x0, #0x4
  408550:	cmp	x26, x1
  408554:	b.ne	408528 <error@@Base+0x6368>  // b.any
  408558:	sub	x26, x26, x23
  40855c:	ldr	x0, [x20, #88]
  408560:	add	x0, x26, x0
  408564:	str	x0, [x20, #88]
  408568:	ldr	x1, [x20, #96]
  40856c:	cmp	x21, x1
  408570:	b.ge	408580 <error@@Base+0x63c0>  // b.tcont
  408574:	ldr	x1, [x20, #104]
  408578:	add	x26, x1, x26
  40857c:	str	x26, [x20, #104]
  408580:	ldr	x22, [x20, #64]
  408584:	cmp	x22, x0
  408588:	csel	x22, x22, x0, le
  40858c:	mov	x19, x25
  408590:	add	x21, x21, x23
  408594:	ldp	x23, x24, [sp, #48]
  408598:	ldp	x25, x26, [sp, #64]
  40859c:	ldr	x27, [sp, #80]
  4085a0:	b	4080f0 <error@@Base+0x5f30>
  4085a4:	lsl	x0, x0, #3
  4085a8:	bl	401840 <malloc@plt>
  4085ac:	str	x0, [x20, #24]
  4085b0:	cbnz	x0, 4084c0 <error@@Base+0x6300>
  4085b4:	mov	w0, #0xc                   	// #12
  4085b8:	ldp	x23, x24, [sp, #48]
  4085bc:	ldp	x25, x26, [sp, #64]
  4085c0:	ldr	x27, [sp, #80]
  4085c4:	b	408104 <error@@Base+0x5f44>
  4085c8:	ldr	x0, [x20, #8]
  4085cc:	mov	x2, x23
  4085d0:	mov	x1, x25
  4085d4:	add	x0, x0, x19
  4085d8:	bl	401710 <memcpy@plt>
  4085dc:	b	4083b4 <error@@Base+0x61f4>
  4085e0:	ldr	x0, [x20, #8]
  4085e4:	mov	x2, x23
  4085e8:	mov	x1, x25
  4085ec:	add	x0, x0, x19
  4085f0:	bl	401710 <memcpy@plt>
  4085f4:	b	4083b4 <error@@Base+0x61f4>
  4085f8:	lsl	x1, x19, #3
  4085fc:	mov	x0, x21
  408600:	add	x3, x23, x21
  408604:	ldr	x2, [x20, #24]
  408608:	str	x0, [x2, x1]
  40860c:	add	x1, x1, #0x8
  408610:	add	x0, x0, #0x1
  408614:	cmp	x0, x3
  408618:	b.ne	408604 <error@@Base+0x6444>  // b.any
  40861c:	b	4083bc <error@@Base+0x61fc>
  408620:	cmn	x27, #0x3
  408624:	b.hi	408638 <error@@Base+0x6478>  // b.pmore
  408628:	ldr	x1, [x20, #64]
  40862c:	ldr	x0, [x20, #88]
  408630:	cmp	x1, x0
  408634:	b.lt	4086bc <error@@Base+0x64fc>  // b.tstop
  408638:	ldr	x0, [x20]
  40863c:	ldr	x1, [x20, #40]
  408640:	add	x0, x0, x21
  408644:	ldrb	w0, [x0, x1]
  408648:	ldr	x1, [x20, #120]
  40864c:	cbnz	x1, 40868c <error@@Base+0x64cc>
  408650:	mov	x2, x19
  408654:	ldr	x1, [x20, #8]
  408658:	strb	w0, [x1, x19]
  40865c:	ldrb	w1, [x20, #140]
  408660:	cbnz	w1, 408698 <error@@Base+0x64d8>
  408664:	add	x21, x21, #0x1
  408668:	add	x19, x19, #0x1
  40866c:	ldr	x1, [x20, #16]
  408670:	str	w0, [x1, x2, lsl #2]
  408674:	cmn	x23, #0x1
  408678:	b.eq	4086a4 <error@@Base+0x64e4>  // b.none
  40867c:	ldp	x23, x24, [sp, #48]
  408680:	ldp	x25, x26, [sp, #64]
  408684:	ldr	x27, [sp, #80]
  408688:	b	4080f0 <error@@Base+0x5f30>
  40868c:	and	x0, x0, #0xff
  408690:	ldrb	w0, [x1, x0]
  408694:	b	408650 <error@@Base+0x6490>
  408698:	ldr	x1, [x20, #24]
  40869c:	str	x21, [x1, x19, lsl #3]
  4086a0:	b	408664 <error@@Base+0x64a4>
  4086a4:	ldr	x0, [sp, #168]
  4086a8:	str	x0, [x20, #32]
  4086ac:	ldp	x23, x24, [sp, #48]
  4086b0:	ldp	x25, x26, [sp, #64]
  4086b4:	ldr	x27, [sp, #80]
  4086b8:	b	4080f0 <error@@Base+0x5f30>
  4086bc:	ldr	x0, [sp, #168]
  4086c0:	str	x0, [x20, #32]
  4086c4:	ldp	x23, x24, [sp, #48]
  4086c8:	ldp	x25, x26, [sp, #64]
  4086cc:	ldr	x27, [sp, #80]
  4086d0:	b	4080f8 <error@@Base+0x5f38>
  4086d4:	mov	x19, x0
  4086d8:	ldp	x23, x24, [sp, #48]
  4086dc:	ldp	x25, x26, [sp, #64]
  4086e0:	ldr	x27, [sp, #80]
  4086e4:	b	4080f0 <error@@Base+0x5f30>
  4086e8:	stp	x29, x30, [sp, #-32]!
  4086ec:	mov	x29, sp
  4086f0:	stp	x19, x20, [sp, #16]
  4086f4:	mov	x19, x0
  4086f8:	ldr	x0, [x0, #64]
  4086fc:	mov	x2, #0xffffffffffffffe     	// #1152921504606846974
  408700:	cmp	x0, x2
  408704:	b.hi	4087bc <error@@Base+0x65fc>  // b.pmore
  408708:	lsl	x0, x0, #1
  40870c:	ldr	x2, [x19, #88]
  408710:	cmp	x0, x2
  408714:	csel	x0, x0, x2, le
  408718:	sxtw	x1, w1
  40871c:	cmp	x0, x1
  408720:	csel	x1, x0, x1, ge  // ge = tcont
  408724:	mov	x0, x19
  408728:	bl	407494 <error@@Base+0x52d4>
  40872c:	mov	w20, w0
  408730:	cbnz	w0, 408774 <error@@Base+0x65b4>
  408734:	ldr	x0, [x19, #184]
  408738:	cbz	x0, 408754 <error@@Base+0x6594>
  40873c:	ldr	x1, [x19, #64]
  408740:	add	x1, x1, #0x1
  408744:	lsl	x1, x1, #3
  408748:	bl	4018d0 <realloc@plt>
  40874c:	cbz	x0, 4087c4 <error@@Base+0x6604>
  408750:	str	x0, [x19, #184]
  408754:	ldrb	w0, [x19, #136]
  408758:	cbz	w0, 408790 <error@@Base+0x65d0>
  40875c:	ldr	w0, [x19, #144]
  408760:	cmp	w0, #0x1
  408764:	b.le	408784 <error@@Base+0x65c4>
  408768:	mov	x0, x19
  40876c:	bl	4080b4 <error@@Base+0x5ef4>
  408770:	mov	w20, w0
  408774:	mov	w0, w20
  408778:	ldp	x19, x20, [sp, #16]
  40877c:	ldp	x29, x30, [sp], #32
  408780:	ret
  408784:	mov	x0, x19
  408788:	bl	407e48 <error@@Base+0x5c88>
  40878c:	b	408774 <error@@Base+0x65b4>
  408790:	ldr	w0, [x19, #144]
  408794:	cmp	w0, #0x1
  408798:	b.gt	4087b0 <error@@Base+0x65f0>
  40879c:	ldr	x0, [x19, #120]
  4087a0:	cbz	x0, 408774 <error@@Base+0x65b4>
  4087a4:	mov	x0, x19
  4087a8:	bl	4068d8 <error@@Base+0x4718>
  4087ac:	b	408774 <error@@Base+0x65b4>
  4087b0:	mov	x0, x19
  4087b4:	bl	407ee0 <error@@Base+0x5d20>
  4087b8:	b	408774 <error@@Base+0x65b4>
  4087bc:	mov	w20, #0xc                   	// #12
  4087c0:	b	408774 <error@@Base+0x65b4>
  4087c4:	mov	w20, #0xc                   	// #12
  4087c8:	b	408774 <error@@Base+0x65b4>
  4087cc:	stp	x29, x30, [sp, #-48]!
  4087d0:	mov	x29, sp
  4087d4:	stp	x19, x20, [sp, #16]
  4087d8:	str	x21, [sp, #32]
  4087dc:	mov	x19, x0
  4087e0:	mov	x20, x1
  4087e4:	ldr	x21, [x0, #192]
  4087e8:	ldr	x0, [x0, #64]
  4087ec:	cmp	x0, x1
  4087f0:	b.gt	408800 <error@@Base+0x6640>
  4087f4:	ldr	x1, [x19, #88]
  4087f8:	cmp	x0, x1
  4087fc:	b.lt	408818 <error@@Base+0x6658>  // b.tstop
  408800:	ldr	x0, [x19, #48]
  408804:	cmp	x0, x20
  408808:	b.gt	408828 <error@@Base+0x6668>
  40880c:	ldr	x1, [x19, #88]
  408810:	cmp	x0, x1
  408814:	b.ge	408828 <error@@Base+0x6668>  // b.tcont
  408818:	add	w1, w20, #0x1
  40881c:	mov	x0, x19
  408820:	bl	4086e8 <error@@Base+0x6528>
  408824:	cbnz	w0, 408834 <error@@Base+0x6674>
  408828:	mov	w0, #0x0                   	// #0
  40882c:	cmp	x21, x20
  408830:	b.lt	408844 <error@@Base+0x6684>  // b.tstop
  408834:	ldp	x19, x20, [sp, #16]
  408838:	ldr	x21, [sp, #32]
  40883c:	ldp	x29, x30, [sp], #48
  408840:	ret
  408844:	sub	x2, x20, x21
  408848:	add	x21, x21, #0x1
  40884c:	ldr	x0, [x19, #184]
  408850:	lsl	x2, x2, #3
  408854:	mov	w1, #0x0                   	// #0
  408858:	add	x0, x0, x21, lsl #3
  40885c:	bl	4018b0 <memset@plt>
  408860:	str	x20, [x19, #192]
  408864:	mov	w0, #0x0                   	// #0
  408868:	b	408834 <error@@Base+0x6674>
  40886c:	cbz	x1, 408a0c <error@@Base+0x684c>
  408870:	stp	x29, x30, [sp, #-48]!
  408874:	mov	x29, sp
  408878:	stp	x19, x20, [sp, #16]
  40887c:	str	x21, [sp, #32]
  408880:	mov	x19, x0
  408884:	mov	x21, x1
  408888:	ldr	x1, [x1, #8]
  40888c:	mov	w0, #0x0                   	// #0
  408890:	cbz	x1, 4089fc <error@@Base+0x683c>
  408894:	ldr	x2, [x19]
  408898:	ldr	x0, [x19, #8]
  40889c:	add	x0, x0, x1, lsl #1
  4088a0:	cmp	x2, x0
  4088a4:	b.lt	4088f8 <error@@Base+0x6738>  // b.tstop
  4088a8:	ldr	x0, [x19, #8]
  4088ac:	cbz	x0, 40891c <error@@Base+0x675c>
  4088b0:	ldr	x2, [x21, #8]
  4088b4:	add	x20, x0, x2, lsl #1
  4088b8:	sub	x0, x0, #0x1
  4088bc:	subs	x2, x2, #0x1
  4088c0:	ccmp	x0, #0x0, #0x1, pl  // pl = nfrst
  4088c4:	b.ge	408954 <error@@Base+0x6794>  // b.tcont
  4088c8:	tbz	x2, #63, 408988 <error@@Base+0x67c8>
  4088cc:	ldr	x1, [x19, #8]
  4088d0:	ldr	x2, [x21, #8]
  4088d4:	add	x2, x1, x2, lsl #1
  4088d8:	sub	x5, x2, #0x1
  4088dc:	mov	w0, #0x0                   	// #0
  4088e0:	subs	x2, x2, x20
  4088e4:	b.eq	4089fc <error@@Base+0x683c>  // b.none
  4088e8:	sub	x3, x1, #0x1
  4088ec:	add	x1, x1, x2
  4088f0:	str	x1, [x19, #8]
  4088f4:	b	4089b8 <error@@Base+0x67f8>
  4088f8:	add	x1, x1, x2
  4088fc:	lsl	x20, x1, #1
  408900:	lsl	x1, x1, #4
  408904:	ldr	x0, [x19, #16]
  408908:	bl	4018d0 <realloc@plt>
  40890c:	cbz	x0, 408a14 <error@@Base+0x6854>
  408910:	str	x0, [x19, #16]
  408914:	str	x20, [x19]
  408918:	b	4088a8 <error@@Base+0x66e8>
  40891c:	ldr	x0, [x21, #8]
  408920:	str	x0, [x19, #8]
  408924:	ldr	x2, [x21, #8]
  408928:	lsl	x2, x2, #3
  40892c:	ldr	x1, [x21, #16]
  408930:	ldr	x0, [x19, #16]
  408934:	bl	401710 <memcpy@plt>
  408938:	mov	w0, #0x0                   	// #0
  40893c:	b	4089fc <error@@Base+0x683c>
  408940:	sub	x2, x2, #0x1
  408944:	sub	x0, x0, #0x1
  408948:	cmp	x2, #0x0
  40894c:	ccmp	x0, #0x0, #0x1, ge  // ge = tcont
  408950:	b.lt	4088c8 <error@@Base+0x6708>  // b.tstop
  408954:	ldr	x1, [x19, #16]
  408958:	ldr	x4, [x1, x0, lsl #3]
  40895c:	ldr	x3, [x21, #16]
  408960:	ldr	x3, [x3, x2, lsl #3]
  408964:	cmp	x4, x3
  408968:	b.eq	408940 <error@@Base+0x6780>  // b.none
  40896c:	b.ge	408980 <error@@Base+0x67c0>  // b.tcont
  408970:	sub	x2, x2, #0x1
  408974:	sub	x20, x20, #0x1
  408978:	str	x3, [x1, x20, lsl #3]
  40897c:	b	408948 <error@@Base+0x6788>
  408980:	sub	x0, x0, #0x1
  408984:	b	408948 <error@@Base+0x6788>
  408988:	add	x2, x2, #0x1
  40898c:	sub	x20, x20, x2
  408990:	ldr	x0, [x19, #16]
  408994:	lsl	x2, x2, #3
  408998:	ldr	x1, [x21, #16]
  40899c:	add	x0, x0, x20, lsl #3
  4089a0:	bl	401710 <memcpy@plt>
  4089a4:	b	4088cc <error@@Base+0x670c>
  4089a8:	add	x4, x3, x2
  4089ac:	str	x0, [x1, x4, lsl #3]
  4089b0:	subs	x3, x3, #0x1
  4089b4:	b.mi	4089e8 <error@@Base+0x6828>  // b.first
  4089b8:	ldr	x1, [x19, #16]
  4089bc:	ldr	x4, [x1, x5, lsl #3]
  4089c0:	ldr	x0, [x1, x3, lsl #3]
  4089c4:	cmp	x4, x0
  4089c8:	b.le	4089a8 <error@@Base+0x67e8>
  4089cc:	sub	x5, x5, #0x1
  4089d0:	add	x0, x3, x2
  4089d4:	str	x4, [x1, x0, lsl #3]
  4089d8:	subs	x2, x2, #0x1
  4089dc:	b.ne	4089b8 <error@@Base+0x67f8>  // b.any
  4089e0:	mov	w0, #0x0                   	// #0
  4089e4:	b	4089fc <error@@Base+0x683c>
  4089e8:	ldr	x0, [x19, #16]
  4089ec:	lsl	x2, x2, #3
  4089f0:	add	x1, x0, x20, lsl #3
  4089f4:	bl	401710 <memcpy@plt>
  4089f8:	mov	w0, #0x0                   	// #0
  4089fc:	ldp	x19, x20, [sp, #16]
  408a00:	ldr	x21, [sp, #32]
  408a04:	ldp	x29, x30, [sp], #48
  408a08:	ret
  408a0c:	mov	w0, #0x0                   	// #0
  408a10:	ret
  408a14:	mov	w0, #0xc                   	// #12
  408a18:	b	4089fc <error@@Base+0x683c>
  408a1c:	stp	x29, x30, [sp, #-32]!
  408a20:	mov	x29, sp
  408a24:	stp	x19, x20, [sp, #16]
  408a28:	mov	x19, x0
  408a2c:	ldr	x0, [x1, #8]
  408a30:	str	x0, [x19, #8]
  408a34:	cmp	x0, #0x0
  408a38:	b.le	408a84 <error@@Base+0x68c4>
  408a3c:	mov	x20, x1
  408a40:	str	x0, [x19]
  408a44:	lsl	x0, x0, #3
  408a48:	bl	401840 <malloc@plt>
  408a4c:	str	x0, [x19, #16]
  408a50:	cbz	x0, 408a74 <error@@Base+0x68b4>
  408a54:	ldr	x2, [x20, #8]
  408a58:	lsl	x2, x2, #3
  408a5c:	ldr	x1, [x20, #16]
  408a60:	bl	401710 <memcpy@plt>
  408a64:	mov	w0, #0x0                   	// #0
  408a68:	ldp	x19, x20, [sp, #16]
  408a6c:	ldp	x29, x30, [sp], #32
  408a70:	ret
  408a74:	str	xzr, [x19, #8]
  408a78:	str	xzr, [x19]
  408a7c:	mov	w0, #0xc                   	// #12
  408a80:	b	408a68 <error@@Base+0x68a8>
  408a84:	stp	xzr, xzr, [x19]
  408a88:	str	xzr, [x19, #16]
  408a8c:	mov	w0, #0x0                   	// #0
  408a90:	b	408a68 <error@@Base+0x68a8>
  408a94:	stp	x29, x30, [sp, #-64]!
  408a98:	mov	x29, sp
  408a9c:	stp	x19, x20, [sp, #16]
  408aa0:	stp	x21, x22, [sp, #32]
  408aa4:	mov	x21, x0
  408aa8:	mov	x19, x2
  408aac:	cbz	x1, 408acc <error@@Base+0x690c>
  408ab0:	mov	x20, x1
  408ab4:	ldr	x0, [x1, #8]
  408ab8:	cmp	x0, #0x0
  408abc:	ccmp	x2, #0x0, #0x4, gt
  408ac0:	b.ne	408af8 <error@@Base+0x6938>  // b.any
  408ac4:	cmp	x0, #0x0
  408ac8:	b.gt	408b04 <error@@Base+0x6944>
  408acc:	cbz	x19, 408adc <error@@Base+0x691c>
  408ad0:	ldr	x0, [x19, #8]
  408ad4:	cmp	x0, #0x0
  408ad8:	b.gt	408b84 <error@@Base+0x69c4>
  408adc:	stp	xzr, xzr, [x21]
  408ae0:	str	xzr, [x21, #16]
  408ae4:	mov	w0, #0x0                   	// #0
  408ae8:	ldp	x19, x20, [sp, #16]
  408aec:	ldp	x21, x22, [sp, #32]
  408af0:	ldp	x29, x30, [sp], #64
  408af4:	ret
  408af8:	ldr	x1, [x2, #8]
  408afc:	cmp	x1, #0x0
  408b00:	b.gt	408b14 <error@@Base+0x6954>
  408b04:	mov	x1, x20
  408b08:	mov	x0, x21
  408b0c:	bl	408a1c <error@@Base+0x685c>
  408b10:	b	408ae8 <error@@Base+0x6928>
  408b14:	add	x0, x0, x1
  408b18:	str	x0, [x21]
  408b1c:	lsl	x0, x0, #3
  408b20:	bl	401840 <malloc@plt>
  408b24:	str	x0, [x21, #16]
  408b28:	cbz	x0, 408c34 <error@@Base+0x6a74>
  408b2c:	stp	x23, x24, [sp, #48]
  408b30:	ldr	x2, [x20, #8]
  408b34:	mov	x0, #0x0                   	// #0
  408b38:	mov	x22, #0x0                   	// #0
  408b3c:	mov	x23, #0x0                   	// #0
  408b40:	mov	x24, #0x0                   	// #0
  408b44:	cmp	x2, #0x0
  408b48:	b.gt	408bb4 <error@@Base+0x69f4>
  408b4c:	ldr	x1, [x19, #8]
  408b50:	cmp	x1, x22
  408b54:	b.le	408c24 <error@@Base+0x6a64>
  408b58:	ldr	x0, [x21, #16]
  408b5c:	sub	x2, x1, x22
  408b60:	ldr	x1, [x19, #16]
  408b64:	lsl	x2, x2, #3
  408b68:	add	x1, x1, x22, lsl #3
  408b6c:	add	x0, x0, x24, lsl #3
  408b70:	bl	401710 <memcpy@plt>
  408b74:	ldr	x0, [x19, #8]
  408b78:	sub	x22, x0, x22
  408b7c:	add	x24, x24, x22
  408b80:	b	408c24 <error@@Base+0x6a64>
  408b84:	mov	x1, x19
  408b88:	mov	x0, x21
  408b8c:	bl	408a1c <error@@Base+0x685c>
  408b90:	b	408ae8 <error@@Base+0x6928>
  408b94:	add	x22, x22, #0x1
  408b98:	add	x24, x0, #0x1
  408b9c:	ldr	x1, [x21, #16]
  408ba0:	str	x2, [x1, x0, lsl #3]
  408ba4:	ldr	x2, [x20, #8]
  408ba8:	add	x0, x0, #0x1
  408bac:	cmp	x23, x2
  408bb0:	b.ge	408b4c <error@@Base+0x698c>  // b.tcont
  408bb4:	mov	x24, x0
  408bb8:	ldr	x1, [x19, #8]
  408bbc:	cmp	x1, x22
  408bc0:	b.le	408bf4 <error@@Base+0x6a34>
  408bc4:	ldr	x1, [x20, #16]
  408bc8:	ldr	x1, [x1, x23, lsl #3]
  408bcc:	ldr	x2, [x19, #16]
  408bd0:	ldr	x2, [x2, x22, lsl #3]
  408bd4:	cmp	x1, x2
  408bd8:	b.gt	408b94 <error@@Base+0x69d4>
  408bdc:	cinc	x22, x22, eq  // eq = none
  408be0:	add	x23, x23, #0x1
  408be4:	add	x24, x0, #0x1
  408be8:	ldr	x2, [x21, #16]
  408bec:	str	x1, [x2, x0, lsl #3]
  408bf0:	b	408ba4 <error@@Base+0x69e4>
  408bf4:	cmp	x2, x23
  408bf8:	b.le	408c24 <error@@Base+0x6a64>
  408bfc:	ldr	x3, [x21, #16]
  408c00:	sub	x2, x2, x23
  408c04:	ldr	x1, [x20, #16]
  408c08:	lsl	x2, x2, #3
  408c0c:	add	x1, x1, x23, lsl #3
  408c10:	add	x0, x3, x0, lsl #3
  408c14:	bl	401710 <memcpy@plt>
  408c18:	ldr	x0, [x20, #8]
  408c1c:	sub	x23, x0, x23
  408c20:	add	x24, x24, x23
  408c24:	str	x24, [x21, #8]
  408c28:	mov	w0, #0x0                   	// #0
  408c2c:	ldp	x23, x24, [sp, #48]
  408c30:	b	408ae8 <error@@Base+0x6928>
  408c34:	mov	w0, #0xc                   	// #12
  408c38:	b	408ae8 <error@@Base+0x6928>
  408c3c:	stp	x29, x30, [sp, #-48]!
  408c40:	mov	x29, sp
  408c44:	stp	x19, x20, [sp, #16]
  408c48:	mov	x19, x1
  408c4c:	ldr	x1, [x1, #8]
  408c50:	cbz	x1, 408dd8 <error@@Base+0x6c18>
  408c54:	stp	x21, x22, [sp, #32]
  408c58:	mov	x21, x0
  408c5c:	mov	x20, x2
  408c60:	ldr	x2, [x2, #8]
  408c64:	mov	w0, #0x0                   	// #0
  408c68:	cbz	x2, 408dec <error@@Base+0x6c2c>
  408c6c:	add	x1, x1, x2
  408c70:	ldr	x22, [x21]
  408c74:	ldr	x0, [x21, #8]
  408c78:	add	x0, x1, x0
  408c7c:	cmp	x0, x22
  408c80:	b.gt	408ca8 <error@@Base+0x6ae8>
  408c84:	ldr	x3, [x21, #8]
  408c88:	ldr	x5, [x19, #8]
  408c8c:	ldr	x6, [x20, #8]
  408c90:	add	x1, x3, x5
  408c94:	add	x1, x1, x6
  408c98:	sub	x5, x5, #0x1
  408c9c:	sub	x6, x6, #0x1
  408ca0:	sub	x3, x3, #0x1
  408ca4:	b	408d20 <error@@Base+0x6b60>
  408ca8:	add	x22, x1, x22
  408cac:	lsl	x1, x22, #3
  408cb0:	ldr	x0, [x21, #16]
  408cb4:	bl	4018d0 <realloc@plt>
  408cb8:	cbz	x0, 408de0 <error@@Base+0x6c20>
  408cbc:	str	x0, [x21, #16]
  408cc0:	str	x22, [x21]
  408cc4:	b	408c84 <error@@Base+0x6ac4>
  408cc8:	tbnz	x3, #63, 408ce8 <error@@Base+0x6b28>
  408ccc:	ldr	x2, [x21, #16]
  408cd0:	ldr	x0, [x2, x3, lsl #3]
  408cd4:	cmp	x4, x0
  408cd8:	b.ge	408d08 <error@@Base+0x6b48>  // b.tcont
  408cdc:	sub	x3, x3, #0x1
  408ce0:	cmn	x3, #0x1
  408ce4:	b.ne	408cd0 <error@@Base+0x6b10>  // b.any
  408ce8:	sub	x1, x1, #0x1
  408cec:	ldr	x0, [x21, #16]
  408cf0:	str	x4, [x0, x1, lsl #3]
  408cf4:	subs	x5, x5, #0x1
  408cf8:	b.mi	408d44 <error@@Base+0x6b84>  // b.first
  408cfc:	subs	x6, x6, #0x1
  408d00:	b.pl	408d20 <error@@Base+0x6b60>  // b.nfrst
  408d04:	b	408d44 <error@@Base+0x6b84>
  408d08:	tbnz	x3, #63, 408ce8 <error@@Base+0x6b28>
  408d0c:	cmp	x4, x0
  408d10:	b.ne	408ce8 <error@@Base+0x6b28>  // b.any
  408d14:	b	408cf4 <error@@Base+0x6b34>
  408d18:	subs	x5, x5, #0x1
  408d1c:	b.mi	408d44 <error@@Base+0x6b84>  // b.first
  408d20:	ldr	x0, [x19, #16]
  408d24:	ldr	x4, [x0, x5, lsl #3]
  408d28:	ldr	x0, [x20, #16]
  408d2c:	ldr	x0, [x0, x6, lsl #3]
  408d30:	cmp	x4, x0
  408d34:	b.eq	408cc8 <error@@Base+0x6b08>  // b.none
  408d38:	b.ge	408d18 <error@@Base+0x6b58>  // b.tcont
  408d3c:	subs	x6, x6, #0x1
  408d40:	b.pl	408d20 <error@@Base+0x6b60>  // b.nfrst
  408d44:	ldr	x0, [x21, #8]
  408d48:	sub	x3, x0, #0x1
  408d4c:	ldr	x2, [x19, #8]
  408d50:	add	x2, x0, x2
  408d54:	ldr	x4, [x20, #8]
  408d58:	add	x2, x2, x4
  408d5c:	sub	x6, x2, #0x1
  408d60:	sub	x2, x2, x1
  408d64:	add	x0, x0, x2
  408d68:	str	x0, [x21, #8]
  408d6c:	cmp	x2, #0x0
  408d70:	ccmp	x3, #0x0, #0x1, gt
  408d74:	b.ge	408dac <error@@Base+0x6bec>  // b.tcont
  408d78:	ldr	x0, [x21, #16]
  408d7c:	lsl	x2, x2, #3
  408d80:	add	x1, x0, x1, lsl #3
  408d84:	bl	401710 <memcpy@plt>
  408d88:	mov	w0, #0x0                   	// #0
  408d8c:	ldp	x21, x22, [sp, #32]
  408d90:	ldp	x19, x20, [sp, #16]
  408d94:	ldp	x29, x30, [sp], #48
  408d98:	ret
  408d9c:	add	x5, x3, x2
  408da0:	str	x4, [x0, x5, lsl #3]
  408da4:	subs	x3, x3, #0x1
  408da8:	b.mi	408d78 <error@@Base+0x6bb8>  // b.first
  408dac:	ldr	x0, [x21, #16]
  408db0:	ldr	x5, [x0, x6, lsl #3]
  408db4:	ldr	x4, [x0, x3, lsl #3]
  408db8:	cmp	x5, x4
  408dbc:	b.le	408d9c <error@@Base+0x6bdc>
  408dc0:	sub	x6, x6, #0x1
  408dc4:	add	x4, x3, x2
  408dc8:	str	x5, [x0, x4, lsl #3]
  408dcc:	subs	x2, x2, #0x1
  408dd0:	b.ne	408dac <error@@Base+0x6bec>  // b.any
  408dd4:	b	408d78 <error@@Base+0x6bb8>
  408dd8:	mov	w0, #0x0                   	// #0
  408ddc:	b	408d90 <error@@Base+0x6bd0>
  408de0:	mov	w0, #0xc                   	// #12
  408de4:	ldp	x21, x22, [sp, #32]
  408de8:	b	408d90 <error@@Base+0x6bd0>
  408dec:	ldp	x21, x22, [sp, #32]
  408df0:	b	408d90 <error@@Base+0x6bd0>
  408df4:	stp	x29, x30, [sp, #-32]!
  408df8:	mov	x29, sp
  408dfc:	stp	x19, x20, [sp, #16]
  408e00:	mov	x20, x0
  408e04:	tbnz	x1, #63, 408e4c <error@@Base+0x6c8c>
  408e08:	ldr	x0, [x0, #88]
  408e0c:	cmp	x0, x1
  408e10:	b.eq	408e54 <error@@Base+0x6c94>  // b.none
  408e14:	ldr	w0, [x20, #144]
  408e18:	cmp	w0, #0x1
  408e1c:	b.le	408eb0 <error@@Base+0x6cf0>
  408e20:	ldr	x0, [x20, #16]
  408e24:	ldr	w19, [x0, x1, lsl #2]
  408e28:	cmn	w19, #0x1
  408e2c:	b.ne	408e68 <error@@Base+0x6ca8>  // b.any
  408e30:	sub	x1, x1, #0x1
  408e34:	cmn	x1, #0x1
  408e38:	b.ne	408e24 <error@@Base+0x6c64>  // b.any
  408e3c:	ldr	w0, [x20, #112]
  408e40:	ldp	x19, x20, [sp, #16]
  408e44:	ldp	x29, x30, [sp], #32
  408e48:	ret
  408e4c:	ldr	w0, [x0, #112]
  408e50:	b	408e40 <error@@Base+0x6c80>
  408e54:	tst	x2, #0x2
  408e58:	mov	w0, #0x8                   	// #8
  408e5c:	mov	w1, #0xa                   	// #10
  408e60:	csel	w0, w0, w1, ne  // ne = any
  408e64:	b	408e40 <error@@Base+0x6c80>
  408e68:	ldrb	w0, [x20, #142]
  408e6c:	cbnz	w0, 408e90 <error@@Base+0x6cd0>
  408e70:	mov	w0, #0x0                   	// #0
  408e74:	cmp	w19, #0xa
  408e78:	b.ne	408e40 <error@@Base+0x6c80>  // b.any
  408e7c:	ldrb	w0, [x20, #141]
  408e80:	cmp	w0, #0x0
  408e84:	cset	w0, ne  // ne = any
  408e88:	lsl	w0, w0, #1
  408e8c:	b	408e40 <error@@Base+0x6c80>
  408e90:	mov	w0, w19
  408e94:	bl	401aa0 <iswalnum@plt>
  408e98:	mov	w1, w0
  408e9c:	cmp	w19, #0x5f
  408ea0:	mov	w0, #0x1                   	// #1
  408ea4:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  408ea8:	b.ne	408e40 <error@@Base+0x6c80>  // b.any
  408eac:	b	408e70 <error@@Base+0x6cb0>
  408eb0:	ldr	x0, [x20, #8]
  408eb4:	ldrb	w2, [x0, x1]
  408eb8:	ubfx	x1, x2, #6, #2
  408ebc:	ldr	x0, [x20, #128]
  408ec0:	ldr	x1, [x0, x1, lsl #3]
  408ec4:	lsr	x1, x1, x2
  408ec8:	mov	w0, #0x1                   	// #1
  408ecc:	tbnz	w1, #0, 408e40 <error@@Base+0x6c80>
  408ed0:	mov	w0, #0x0                   	// #0
  408ed4:	cmp	w2, #0xa
  408ed8:	b.ne	408e40 <error@@Base+0x6c80>  // b.any
  408edc:	ldrb	w0, [x20, #141]
  408ee0:	cmp	w0, #0x0
  408ee4:	cset	w0, ne  // ne = any
  408ee8:	lsl	w0, w0, #1
  408eec:	b	408e40 <error@@Base+0x6c80>
  408ef0:	stp	x29, x30, [sp, #-32]!
  408ef4:	mov	x29, sp
  408ef8:	str	x19, [sp, #16]
  408efc:	mov	x4, x0
  408f00:	mov	x19, x1
  408f04:	mov	x1, x2
  408f08:	ldr	x0, [x0, #8]
  408f0c:	ldrb	w2, [x0, x2]
  408f10:	ldrb	w3, [x19, #8]
  408f14:	cmp	w3, #0x5
  408f18:	b.eq	408fa0 <error@@Base+0x6de0>  // b.none
  408f1c:	b.hi	408f8c <error@@Base+0x6dcc>  // b.pmore
  408f20:	cmp	w3, #0x1
  408f24:	b.eq	408fc0 <error@@Base+0x6e00>  // b.none
  408f28:	mov	w0, #0x0                   	// #0
  408f2c:	cmp	w3, #0x3
  408f30:	b.ne	409008 <error@@Base+0x6e48>  // b.any
  408f34:	ubfx	x3, x2, #6, #2
  408f38:	ldr	x0, [x19]
  408f3c:	ldr	x0, [x0, x3, lsl #3]
  408f40:	lsr	x2, x0, x2
  408f44:	mov	w0, #0x0                   	// #0
  408f48:	tbz	w2, #0, 409008 <error@@Base+0x6e48>
  408f4c:	ldr	w2, [x19, #8]
  408f50:	mov	w0, #0x1                   	// #1
  408f54:	tst	w2, #0x3ff00
  408f58:	b.eq	409008 <error@@Base+0x6e48>  // b.none
  408f5c:	ldr	w2, [x4, #160]
  408f60:	mov	x0, x4
  408f64:	bl	408df4 <error@@Base+0x6c34>
  408f68:	mov	w1, w0
  408f6c:	ldr	w0, [x19, #8]
  408f70:	ubfx	x2, x0, #8, #10
  408f74:	tbz	w0, #10, 408fe8 <error@@Base+0x6e28>
  408f78:	mov	w0, #0x0                   	// #0
  408f7c:	tbz	w1, #0, 409008 <error@@Base+0x6e48>
  408f80:	mov	w0, #0x0                   	// #0
  408f84:	tbz	w2, #3, 408ff0 <error@@Base+0x6e30>
  408f88:	b	409008 <error@@Base+0x6e48>
  408f8c:	mov	w0, #0x0                   	// #0
  408f90:	cmp	w3, #0x7
  408f94:	b.ne	409008 <error@@Base+0x6e48>  // b.any
  408f98:	mov	w0, #0x0                   	// #0
  408f9c:	tbnz	w2, #7, 409008 <error@@Base+0x6e48>
  408fa0:	cmp	w2, #0xa
  408fa4:	b.eq	408fd4 <error@@Base+0x6e14>  // b.none
  408fa8:	cbnz	w2, 408f4c <error@@Base+0x6d8c>
  408fac:	ldr	x0, [x4, #152]
  408fb0:	ldr	x2, [x0, #216]
  408fb4:	mov	w0, #0x0                   	// #0
  408fb8:	tbz	w2, #7, 408f4c <error@@Base+0x6d8c>
  408fbc:	b	409008 <error@@Base+0x6e48>
  408fc0:	ldrb	w3, [x19]
  408fc4:	mov	w0, #0x0                   	// #0
  408fc8:	cmp	w3, w2
  408fcc:	b.ne	409008 <error@@Base+0x6e48>  // b.any
  408fd0:	b	408f4c <error@@Base+0x6d8c>
  408fd4:	ldr	x0, [x4, #152]
  408fd8:	ldr	x2, [x0, #216]
  408fdc:	mov	w0, #0x0                   	// #0
  408fe0:	tbnz	w2, #6, 408f4c <error@@Base+0x6d8c>
  408fe4:	b	409008 <error@@Base+0x6e48>
  408fe8:	tbz	w2, #3, 408ff0 <error@@Base+0x6e30>
  408fec:	tbnz	w1, #0, 409014 <error@@Base+0x6e54>
  408ff0:	tbz	w2, #5, 408ffc <error@@Base+0x6e3c>
  408ff4:	mov	w0, #0x0                   	// #0
  408ff8:	tbz	w1, #1, 409008 <error@@Base+0x6e48>
  408ffc:	ubfx	x0, x1, #3, #1
  409000:	tst	x2, #0x80
  409004:	csinc	w0, w0, wzr, ne  // ne = any
  409008:	ldr	x19, [sp, #16]
  40900c:	ldp	x29, x30, [sp], #32
  409010:	ret
  409014:	mov	w0, #0x0                   	// #0
  409018:	b	409008 <error@@Base+0x6e48>
  40901c:	stp	x29, x30, [sp, #-32]!
  409020:	mov	x29, sp
  409024:	stp	x19, x20, [sp, #16]
  409028:	mov	x19, x0
  40902c:	mov	x20, x1
  409030:	mov	x1, x2
  409034:	ldr	w2, [x0, #160]
  409038:	bl	408df4 <error@@Base+0x6c34>
  40903c:	ldr	x4, [x20, #16]
  409040:	cmp	x4, #0x0
  409044:	b.le	40908c <error@@Base+0x6ecc>
  409048:	ldr	x6, [x20, #24]
  40904c:	ldr	x1, [x19, #152]
  409050:	ldr	x5, [x1]
  409054:	mov	x2, #0x0                   	// #0
  409058:	and	w9, w0, #0x8
  40905c:	and	w8, w0, #0x2
  409060:	and	w7, w0, #0x1
  409064:	b	4090a0 <error@@Base+0x6ee0>
  409068:	tbz	w1, #3, 409070 <error@@Base+0x6eb0>
  40906c:	cbnz	w7, 409094 <error@@Base+0x6ed4>
  409070:	tbz	w1, #5, 409078 <error@@Base+0x6eb8>
  409074:	cbz	w8, 409094 <error@@Base+0x6ed4>
  409078:	tbz	w1, #7, 409080 <error@@Base+0x6ec0>
  40907c:	cbz	w9, 409094 <error@@Base+0x6ed4>
  409080:	ldp	x19, x20, [sp, #16]
  409084:	ldp	x29, x30, [sp], #32
  409088:	ret
  40908c:	mov	x0, #0x0                   	// #0
  409090:	b	409080 <error@@Base+0x6ec0>
  409094:	add	x2, x2, #0x1
  409098:	cmp	x4, x2
  40909c:	b.eq	4090d0 <error@@Base+0x6f10>  // b.none
  4090a0:	ldr	x0, [x6, x2, lsl #3]
  4090a4:	add	x3, x5, x0, lsl #4
  4090a8:	ldr	w1, [x3, #8]
  4090ac:	ubfx	x1, x1, #8, #10
  4090b0:	ldrb	w3, [x3, #8]
  4090b4:	cmp	w3, #0x2
  4090b8:	b.ne	409094 <error@@Base+0x6ed4>  // b.any
  4090bc:	cbz	w1, 409080 <error@@Base+0x6ec0>
  4090c0:	tbz	w1, #2, 409068 <error@@Base+0x6ea8>
  4090c4:	cbz	w7, 409094 <error@@Base+0x6ed4>
  4090c8:	tbz	w1, #3, 409070 <error@@Base+0x6eb0>
  4090cc:	b	409094 <error@@Base+0x6ed4>
  4090d0:	mov	x0, #0x0                   	// #0
  4090d4:	b	409080 <error@@Base+0x6ec0>
  4090d8:	stp	x29, x30, [sp, #-80]!
  4090dc:	mov	x29, sp
  4090e0:	stp	x19, x20, [sp, #16]
  4090e4:	stp	x21, x22, [sp, #32]
  4090e8:	mov	x21, x0
  4090ec:	mov	x19, x1
  4090f0:	ldr	x1, [x1, #72]
  4090f4:	ldr	x3, [x19, #104]
  4090f8:	cmp	x3, x1
  4090fc:	b.le	4091e4 <error@@Base+0x7024>
  409100:	mov	x22, x2
  409104:	ldr	x0, [x19, #8]
  409108:	ldrb	w20, [x0, x1]
  40910c:	strb	w20, [x21]
  409110:	ldrb	w1, [x21, #10]
  409114:	and	w1, w1, #0xffffff9f
  409118:	strb	w1, [x21, #10]
  40911c:	ldr	w0, [x19, #144]
  409120:	cmp	w0, #0x1
  409124:	b.le	409148 <error@@Base+0x6f88>
  409128:	ldr	x1, [x19, #72]
  40912c:	ldr	x2, [x19, #48]
  409130:	cmp	x1, x2
  409134:	b.eq	409148 <error@@Base+0x6f88>  // b.none
  409138:	ldr	x2, [x19, #16]
  40913c:	ldr	w1, [x2, x1, lsl #2]
  409140:	cmn	w1, #0x1
  409144:	b.eq	409200 <error@@Base+0x7040>  // b.none
  409148:	cmp	w20, #0x5c
  40914c:	b.eq	40921c <error@@Base+0x705c>  // b.none
  409150:	mov	w0, #0x1                   	// #1
  409154:	strb	w0, [x21, #8]
  409158:	ldr	w0, [x19, #144]
  40915c:	cmp	w0, #0x1
  409160:	b.le	40958c <error@@Base+0x73cc>
  409164:	str	x23, [sp, #48]
  409168:	ldr	x1, [x19, #72]
  40916c:	mov	x0, x19
  409170:	bl	4068b4 <error@@Base+0x46f4>
  409174:	mov	w23, w0
  409178:	bl	401aa0 <iswalnum@plt>
  40917c:	cmp	w23, #0x5f
  409180:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  409184:	cset	w1, ne  // ne = any
  409188:	ldrb	w0, [x21, #10]
  40918c:	bfi	w0, w1, #6, #1
  409190:	strb	w0, [x21, #10]
  409194:	ldr	x23, [sp, #48]
  409198:	cmp	w20, #0x2e
  40919c:	b.eq	409748 <error@@Base+0x7588>  // b.none
  4091a0:	b.ls	4095bc <error@@Base+0x73fc>  // b.plast
  4091a4:	cmp	w20, #0x7b
  4091a8:	b.eq	409700 <error@@Base+0x7540>  // b.none
  4091ac:	b.ls	409648 <error@@Base+0x7488>  // b.plast
  4091b0:	cmp	w20, #0x7c
  4091b4:	b.eq	4096cc <error@@Base+0x750c>  // b.none
  4091b8:	mov	w0, #0x1                   	// #1
  4091bc:	cmp	w20, #0x7d
  4091c0:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4091c4:	mov	w0, #0x1                   	// #1
  4091c8:	mov	x1, #0x1200                	// #4608
  4091cc:	bics	xzr, x1, x22
  4091d0:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4091d4:	mov	w0, #0x18                  	// #24
  4091d8:	strb	w0, [x21, #8]
  4091dc:	mov	w0, #0x1                   	// #1
  4091e0:	b	4091f0 <error@@Base+0x7030>
  4091e4:	mov	w0, #0x2                   	// #2
  4091e8:	strb	w0, [x21, #8]
  4091ec:	mov	w0, #0x0                   	// #0
  4091f0:	ldp	x19, x20, [sp, #16]
  4091f4:	ldp	x21, x22, [sp, #32]
  4091f8:	ldp	x29, x30, [sp], #80
  4091fc:	ret
  409200:	mov	w0, #0x1                   	// #1
  409204:	strb	w0, [x21, #8]
  409208:	ldrb	w0, [x21, #10]
  40920c:	orr	w0, w0, #0x20
  409210:	strb	w0, [x21, #10]
  409214:	mov	w0, #0x1                   	// #1
  409218:	b	4091f0 <error@@Base+0x7030>
  40921c:	ldr	x2, [x19, #72]
  409220:	add	x1, x2, #0x1
  409224:	ldr	x3, [x19, #88]
  409228:	cmp	x1, x3
  40922c:	b.lt	409240 <error@@Base+0x7080>  // b.tstop
  409230:	mov	w0, #0x24                  	// #36
  409234:	strb	w0, [x21, #8]
  409238:	mov	w0, #0x1                   	// #1
  40923c:	b	4091f0 <error@@Base+0x7030>
  409240:	ldrb	w3, [x19, #139]
  409244:	cbnz	w3, 4092bc <error@@Base+0x70fc>
  409248:	ldr	x0, [x19, #8]
  40924c:	ldrb	w20, [x0, x1]
  409250:	strb	w20, [x21]
  409254:	mov	w0, #0x1                   	// #1
  409258:	strb	w0, [x21, #8]
  40925c:	ldr	w0, [x19, #144]
  409260:	cmp	w0, #0x1
  409264:	b.le	409338 <error@@Base+0x7178>
  409268:	ldr	x1, [x19, #72]
  40926c:	add	x1, x1, #0x1
  409270:	mov	x0, x19
  409274:	bl	4068b4 <error@@Base+0x46f4>
  409278:	mov	w19, w0
  40927c:	bl	401aa0 <iswalnum@plt>
  409280:	cmp	w19, #0x5f
  409284:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  409288:	cset	w1, ne  // ne = any
  40928c:	ldrb	w0, [x21, #10]
  409290:	bfi	w0, w1, #6, #1
  409294:	strb	w0, [x21, #10]
  409298:	sub	w0, w20, #0x27
  40929c:	cmp	w0, #0x56
  4092a0:	b.hi	4097c4 <error@@Base+0x7604>  // b.pmore
  4092a4:	adrp	x1, 414000 <error@@Base+0x11e40>
  4092a8:	add	x1, x1, #0xe00
  4092ac:	ldrh	w0, [x1, w0, uxtw #1]
  4092b0:	adr	x1, 4092bc <error@@Base+0x70fc>
  4092b4:	add	x0, x1, w0, sxth #2
  4092b8:	br	x0
  4092bc:	cmp	w0, #0x1
  4092c0:	b.le	4092f8 <error@@Base+0x7138>
  4092c4:	ldr	x0, [x19, #16]
  4092c8:	lsl	x4, x1, #2
  4092cc:	ldr	w3, [x0, x1, lsl #2]
  4092d0:	cmn	w3, #0x1
  4092d4:	b.eq	40932c <error@@Base+0x716c>  // b.none
  4092d8:	add	x2, x2, #0x2
  4092dc:	ldr	x3, [x19, #48]
  4092e0:	cmp	x3, x2
  4092e4:	b.eq	4092f8 <error@@Base+0x7138>  // b.none
  4092e8:	add	x0, x0, x4
  4092ec:	ldr	w0, [x0, #4]
  4092f0:	cmn	w0, #0x1
  4092f4:	b.eq	40932c <error@@Base+0x716c>  // b.none
  4092f8:	ldrb	w0, [x19, #140]
  4092fc:	cbz	w0, 4097cc <error@@Base+0x760c>
  409300:	ldr	x2, [x19, #24]
  409304:	ldr	x0, [x19]
  409308:	ldr	x3, [x2, x1, lsl #3]
  40930c:	ldr	x2, [x19, #40]
  409310:	add	x0, x0, x3
  409314:	ldrb	w20, [x0, x2]
  409318:	tst	w20, #0xffffff80
  40931c:	b.eq	409250 <error@@Base+0x7090>  // b.none
  409320:	ldr	x0, [x19, #8]
  409324:	ldrb	w20, [x0, x1]
  409328:	b	409250 <error@@Base+0x7090>
  40932c:	ldr	x0, [x19, #8]
  409330:	ldrb	w20, [x0, x1]
  409334:	b	409250 <error@@Base+0x7090>
  409338:	bl	401a00 <__ctype_b_loc@plt>
  40933c:	and	x1, x20, #0xff
  409340:	ldr	x0, [x0]
  409344:	ldrh	w0, [x0, x1, lsl #1]
  409348:	and	w0, w0, #0x8
  40934c:	cmp	w20, #0x5f
  409350:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  409354:	cset	w1, ne  // ne = any
  409358:	ldrb	w0, [x21, #10]
  40935c:	bfi	w0, w1, #6, #1
  409360:	strb	w0, [x21, #10]
  409364:	b	409298 <error@@Base+0x70d8>
  409368:	mov	w0, #0x2                   	// #2
  40936c:	mov	x1, #0x8400                	// #33792
  409370:	tst	x22, x1
  409374:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409378:	mov	w0, #0xa                   	// #10
  40937c:	strb	w0, [x21, #8]
  409380:	mov	w0, #0x2                   	// #2
  409384:	b	4091f0 <error@@Base+0x7030>
  409388:	mov	w0, #0x2                   	// #2
  40938c:	tbnz	w22, #14, 4091f0 <error@@Base+0x7030>
  409390:	mov	w0, #0x4                   	// #4
  409394:	strb	w0, [x21, #8]
  409398:	sub	w0, w20, #0x31
  40939c:	sxtw	x0, w0
  4093a0:	str	x0, [x21]
  4093a4:	mov	w0, #0x2                   	// #2
  4093a8:	b	4091f0 <error@@Base+0x7030>
  4093ac:	mov	w0, #0x2                   	// #2
  4093b0:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  4093b4:	mov	w0, #0xc                   	// #12
  4093b8:	strb	w0, [x21, #8]
  4093bc:	mov	w0, #0x6                   	// #6
  4093c0:	str	w0, [x21]
  4093c4:	mov	w0, #0x2                   	// #2
  4093c8:	b	4091f0 <error@@Base+0x7030>
  4093cc:	mov	w0, #0x2                   	// #2
  4093d0:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  4093d4:	mov	w0, #0xc                   	// #12
  4093d8:	strb	w0, [x21, #8]
  4093dc:	mov	w0, #0x9                   	// #9
  4093e0:	str	w0, [x21]
  4093e4:	mov	w0, #0x2                   	// #2
  4093e8:	b	4091f0 <error@@Base+0x7030>
  4093ec:	mov	w0, #0x2                   	// #2
  4093f0:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  4093f4:	mov	w0, #0xc                   	// #12
  4093f8:	strb	w0, [x21, #8]
  4093fc:	mov	w0, #0x100                 	// #256
  409400:	str	w0, [x21]
  409404:	mov	w0, #0x2                   	// #2
  409408:	b	4091f0 <error@@Base+0x7030>
  40940c:	mov	w0, #0x2                   	// #2
  409410:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  409414:	mov	w0, #0xc                   	// #12
  409418:	strb	w0, [x21, #8]
  40941c:	mov	w0, #0x200                 	// #512
  409420:	str	w0, [x21]
  409424:	mov	w0, #0x2                   	// #2
  409428:	b	4091f0 <error@@Base+0x7030>
  40942c:	mov	w0, #0x2                   	// #2
  409430:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  409434:	mov	w0, #0x20                  	// #32
  409438:	strb	w0, [x21, #8]
  40943c:	mov	w0, #0x2                   	// #2
  409440:	b	4091f0 <error@@Base+0x7030>
  409444:	mov	w0, #0x2                   	// #2
  409448:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  40944c:	mov	w0, #0x21                  	// #33
  409450:	strb	w0, [x21, #8]
  409454:	mov	w0, #0x2                   	// #2
  409458:	b	4091f0 <error@@Base+0x7030>
  40945c:	mov	w0, #0x2                   	// #2
  409460:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  409464:	mov	w0, #0x22                  	// #34
  409468:	strb	w0, [x21, #8]
  40946c:	mov	w0, #0x2                   	// #2
  409470:	b	4091f0 <error@@Base+0x7030>
  409474:	mov	w0, #0x2                   	// #2
  409478:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  40947c:	mov	w0, #0x23                  	// #35
  409480:	strb	w0, [x21, #8]
  409484:	mov	w0, #0x2                   	// #2
  409488:	b	4091f0 <error@@Base+0x7030>
  40948c:	mov	w0, #0x2                   	// #2
  409490:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  409494:	mov	w0, #0xc                   	// #12
  409498:	strb	w0, [x21, #8]
  40949c:	mov	w0, #0x40                  	// #64
  4094a0:	str	w0, [x21]
  4094a4:	mov	w0, #0x2                   	// #2
  4094a8:	b	4091f0 <error@@Base+0x7030>
  4094ac:	mov	w0, #0x2                   	// #2
  4094b0:	tbnz	w22, #19, 4091f0 <error@@Base+0x7030>
  4094b4:	mov	w0, #0xc                   	// #12
  4094b8:	strb	w0, [x21, #8]
  4094bc:	mov	w0, #0x80                  	// #128
  4094c0:	str	w0, [x21]
  4094c4:	mov	w0, #0x2                   	// #2
  4094c8:	b	4091f0 <error@@Base+0x7030>
  4094cc:	mov	w0, #0x2                   	// #2
  4094d0:	tbnz	w22, #13, 4091f0 <error@@Base+0x7030>
  4094d4:	mov	w0, #0x8                   	// #8
  4094d8:	strb	w0, [x21, #8]
  4094dc:	mov	w0, #0x2                   	// #2
  4094e0:	b	4091f0 <error@@Base+0x7030>
  4094e4:	mov	w0, #0x2                   	// #2
  4094e8:	tbnz	w22, #13, 4091f0 <error@@Base+0x7030>
  4094ec:	mov	w0, #0x9                   	// #9
  4094f0:	strb	w0, [x21, #8]
  4094f4:	mov	w0, #0x2                   	// #2
  4094f8:	b	4091f0 <error@@Base+0x7030>
  4094fc:	mov	x2, #0x402                 	// #1026
  409500:	and	x2, x22, x2
  409504:	mov	w0, #0x2                   	// #2
  409508:	cmp	x2, #0x2
  40950c:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409510:	mov	w0, #0x12                  	// #18
  409514:	strb	w0, [x21, #8]
  409518:	mov	w0, #0x2                   	// #2
  40951c:	b	4091f0 <error@@Base+0x7030>
  409520:	mov	x2, #0x402                 	// #1026
  409524:	and	x2, x22, x2
  409528:	mov	w0, #0x2                   	// #2
  40952c:	cmp	x2, #0x2
  409530:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409534:	mov	w0, #0x13                  	// #19
  409538:	strb	w0, [x21, #8]
  40953c:	mov	w0, #0x2                   	// #2
  409540:	b	4091f0 <error@@Base+0x7030>
  409544:	mov	x2, #0x1200                	// #4608
  409548:	and	x2, x22, x2
  40954c:	mov	w0, #0x2                   	// #2
  409550:	cmp	x2, #0x200
  409554:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409558:	mov	w0, #0x17                  	// #23
  40955c:	strb	w0, [x21, #8]
  409560:	mov	w0, #0x2                   	// #2
  409564:	b	4091f0 <error@@Base+0x7030>
  409568:	mov	x2, #0x1200                	// #4608
  40956c:	and	x2, x22, x2
  409570:	mov	w0, #0x2                   	// #2
  409574:	cmp	x2, #0x200
  409578:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  40957c:	mov	w0, #0x18                  	// #24
  409580:	strb	w0, [x21, #8]
  409584:	mov	w0, #0x2                   	// #2
  409588:	b	4091f0 <error@@Base+0x7030>
  40958c:	bl	401a00 <__ctype_b_loc@plt>
  409590:	and	x1, x20, #0xff
  409594:	ldr	x0, [x0]
  409598:	ldrh	w0, [x0, x1, lsl #1]
  40959c:	and	w0, w0, #0x8
  4095a0:	cmp	w20, #0x5f
  4095a4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4095a8:	cset	w1, ne  // ne = any
  4095ac:	ldrb	w0, [x21, #10]
  4095b0:	bfi	w0, w1, #6, #1
  4095b4:	strb	w0, [x21, #10]
  4095b8:	b	409198 <error@@Base+0x6fd8>
  4095bc:	cmp	w20, #0x29
  4095c0:	b.eq	409720 <error@@Base+0x7560>  // b.none
  4095c4:	b.ls	4095fc <error@@Base+0x743c>  // b.plast
  4095c8:	cmp	w20, #0x2a
  4095cc:	b.eq	4096f0 <error@@Base+0x7530>  // b.none
  4095d0:	mov	w0, #0x1                   	// #1
  4095d4:	cmp	w20, #0x2b
  4095d8:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4095dc:	mov	w0, #0x1                   	// #1
  4095e0:	mov	x1, #0x402                 	// #1026
  4095e4:	tst	x22, x1
  4095e8:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4095ec:	mov	w0, #0x12                  	// #18
  4095f0:	strb	w0, [x21, #8]
  4095f4:	mov	w0, #0x1                   	// #1
  4095f8:	b	4091f0 <error@@Base+0x7030>
  4095fc:	cmp	w20, #0x24
  409600:	b.eq	409758 <error@@Base+0x7598>  // b.none
  409604:	cmp	w20, #0x28
  409608:	b.ne	409624 <error@@Base+0x7464>  // b.any
  40960c:	mov	w0, #0x1                   	// #1
  409610:	tbz	w22, #13, 4091f0 <error@@Base+0x7030>
  409614:	mov	w0, #0x8                   	// #8
  409618:	strb	w0, [x21, #8]
  40961c:	mov	w0, #0x1                   	// #1
  409620:	b	4091f0 <error@@Base+0x7030>
  409624:	mov	w0, #0x1                   	// #1
  409628:	cmp	w20, #0xa
  40962c:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409630:	mov	w0, #0x1                   	// #1
  409634:	tbz	w22, #11, 4091f0 <error@@Base+0x7030>
  409638:	mov	w0, #0xa                   	// #10
  40963c:	strb	w0, [x21, #8]
  409640:	mov	w0, #0x1                   	// #1
  409644:	b	4091f0 <error@@Base+0x7030>
  409648:	cmp	w20, #0x5b
  40964c:	b.eq	409738 <error@@Base+0x7578>  // b.none
  409650:	cmp	w20, #0x5e
  409654:	b.ne	4096a0 <error@@Base+0x74e0>  // b.any
  409658:	and	x0, x22, #0xfffff8
  40965c:	and	x0, x0, #0xffffffffff80000f
  409660:	cbnz	x0, 409688 <error@@Base+0x74c8>
  409664:	ldr	x0, [x19, #72]
  409668:	cbz	x0, 409688 <error@@Base+0x74c8>
  40966c:	ldr	x1, [x19, #8]
  409670:	add	x0, x1, x0
  409674:	ldurb	w1, [x0, #-1]
  409678:	tst	x22, #0x800
  40967c:	mov	w0, #0x1                   	// #1
  409680:	ccmp	w1, #0xa, #0x0, ne  // ne = any
  409684:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409688:	mov	w0, #0xc                   	// #12
  40968c:	strb	w0, [x21, #8]
  409690:	mov	w0, #0x10                  	// #16
  409694:	str	w0, [x21]
  409698:	mov	w0, #0x1                   	// #1
  40969c:	b	4091f0 <error@@Base+0x7030>
  4096a0:	mov	w0, #0x1                   	// #1
  4096a4:	cmp	w20, #0x3f
  4096a8:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4096ac:	mov	w0, #0x1                   	// #1
  4096b0:	mov	x1, #0x402                 	// #1026
  4096b4:	tst	x22, x1
  4096b8:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4096bc:	mov	w0, #0x13                  	// #19
  4096c0:	strb	w0, [x21, #8]
  4096c4:	mov	w0, #0x1                   	// #1
  4096c8:	b	4091f0 <error@@Base+0x7030>
  4096cc:	mov	x2, #0x8400                	// #33792
  4096d0:	and	x2, x22, x2
  4096d4:	mov	w0, #0x1                   	// #1
  4096d8:	cmp	x2, #0x8, lsl #12
  4096dc:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  4096e0:	mov	w0, #0xa                   	// #10
  4096e4:	strb	w0, [x21, #8]
  4096e8:	mov	w0, #0x1                   	// #1
  4096ec:	b	4091f0 <error@@Base+0x7030>
  4096f0:	mov	w0, #0xb                   	// #11
  4096f4:	strb	w0, [x21, #8]
  4096f8:	mov	w0, #0x1                   	// #1
  4096fc:	b	4091f0 <error@@Base+0x7030>
  409700:	mov	w0, #0x1                   	// #1
  409704:	mov	x1, #0x1200                	// #4608
  409708:	bics	xzr, x1, x22
  40970c:	b.ne	4091f0 <error@@Base+0x7030>  // b.any
  409710:	mov	w0, #0x17                  	// #23
  409714:	strb	w0, [x21, #8]
  409718:	mov	w0, #0x1                   	// #1
  40971c:	b	4091f0 <error@@Base+0x7030>
  409720:	mov	w0, #0x1                   	// #1
  409724:	tbz	w22, #13, 4091f0 <error@@Base+0x7030>
  409728:	mov	w0, #0x9                   	// #9
  40972c:	strb	w0, [x21, #8]
  409730:	mov	w0, #0x1                   	// #1
  409734:	b	4091f0 <error@@Base+0x7030>
  409738:	mov	w0, #0x14                  	// #20
  40973c:	strb	w0, [x21, #8]
  409740:	mov	w0, #0x1                   	// #1
  409744:	b	4091f0 <error@@Base+0x7030>
  409748:	mov	w0, #0x5                   	// #5
  40974c:	strb	w0, [x21, #8]
  409750:	mov	w0, #0x1                   	// #1
  409754:	b	4091f0 <error@@Base+0x7030>
  409758:	tbnz	w22, #3, 409770 <error@@Base+0x75b0>
  40975c:	ldr	x0, [x19, #72]
  409760:	add	x0, x0, #0x1
  409764:	ldr	x1, [x19, #88]
  409768:	cmp	x0, x1
  40976c:	b.ne	409788 <error@@Base+0x75c8>  // b.any
  409770:	mov	w0, #0xc                   	// #12
  409774:	strb	w0, [x21, #8]
  409778:	mov	w0, #0x20                  	// #32
  40977c:	str	w0, [x21]
  409780:	mov	w0, #0x1                   	// #1
  409784:	b	4091f0 <error@@Base+0x7030>
  409788:	str	x0, [x19, #72]
  40978c:	mov	x2, x22
  409790:	mov	x1, x19
  409794:	add	x0, sp, #0x40
  409798:	bl	4090d8 <error@@Base+0x6f18>
  40979c:	ldr	x0, [x19, #72]
  4097a0:	sub	x0, x0, #0x1
  4097a4:	str	x0, [x19, #72]
  4097a8:	ldrb	w1, [sp, #72]
  4097ac:	sub	w1, w1, #0x9
  4097b0:	and	w1, w1, #0xff
  4097b4:	mov	w0, #0x1                   	// #1
  4097b8:	cmp	w1, w0
  4097bc:	b.hi	4091f0 <error@@Base+0x7030>  // b.pmore
  4097c0:	b	409770 <error@@Base+0x75b0>
  4097c4:	mov	w0, #0x2                   	// #2
  4097c8:	b	4091f0 <error@@Base+0x7030>
  4097cc:	ldr	x0, [x19]
  4097d0:	ldr	x2, [x19, #40]
  4097d4:	add	x1, x0, x1
  4097d8:	ldrb	w20, [x1, x2]
  4097dc:	b	409250 <error@@Base+0x7090>
  4097e0:	stp	x29, x30, [sp, #-32]!
  4097e4:	mov	x29, sp
  4097e8:	str	x19, [sp, #16]
  4097ec:	mov	x19, x1
  4097f0:	bl	4090d8 <error@@Base+0x6f18>
  4097f4:	ldr	x1, [x19, #72]
  4097f8:	add	x0, x1, w0, sxtw
  4097fc:	str	x0, [x19, #72]
  409800:	ldr	x19, [sp, #16]
  409804:	ldp	x29, x30, [sp], #32
  409808:	ret
  40980c:	stp	x29, x30, [sp, #-64]!
  409810:	mov	x29, sp
  409814:	stp	x19, x20, [sp, #16]
  409818:	stp	x21, x22, [sp, #32]
  40981c:	stp	x23, x24, [sp, #48]
  409820:	mov	x22, x0
  409824:	mov	x19, x1
  409828:	mov	x21, x2
  40982c:	mov	x20, #0xffffffffffffffff    	// #-1
  409830:	mov	x24, #0x8030                	// #32816
  409834:	mov	x23, #0xfffffffffffffffe    	// #-2
  409838:	b	409840 <error@@Base+0x7680>
  40983c:	mov	x20, x23
  409840:	mov	x2, x21
  409844:	mov	x1, x22
  409848:	mov	x0, x19
  40984c:	bl	4097e0 <error@@Base+0x7620>
  409850:	ldrb	w1, [x19]
  409854:	ldrb	w3, [x19, #8]
  409858:	cmp	w3, #0x2
  40985c:	b.eq	4098c0 <error@@Base+0x7700>  // b.none
  409860:	cmp	w1, #0x2c
  409864:	ccmp	w3, #0x18, #0x4, ne  // ne = any
  409868:	b.eq	4098c4 <error@@Base+0x7704>  // b.none
  40986c:	cmp	w3, #0x1
  409870:	b.ne	40983c <error@@Base+0x767c>  // b.any
  409874:	sub	w0, w1, #0x30
  409878:	and	w0, w0, #0xff
  40987c:	cmp	w0, #0x9
  409880:	ccmn	x20, #0x2, #0x4, ls  // ls = plast
  409884:	b.ne	409890 <error@@Base+0x76d0>  // b.any
  409888:	mov	x20, x23
  40988c:	b	409840 <error@@Base+0x7680>
  409890:	cmn	x20, #0x1
  409894:	b.eq	4098b4 <error@@Base+0x76f4>  // b.none
  409898:	add	x20, x20, x20, lsl #2
  40989c:	and	x1, x1, #0xff
  4098a0:	add	x1, x1, x20, lsl #1
  4098a4:	cmp	x1, x24
  4098a8:	csel	x1, x1, x24, le
  4098ac:	sub	x20, x1, #0x30
  4098b0:	b	409840 <error@@Base+0x7680>
  4098b4:	sub	w1, w1, #0x30
  4098b8:	sxtw	x20, w1
  4098bc:	b	409840 <error@@Base+0x7680>
  4098c0:	mov	x20, #0xfffffffffffffffe    	// #-2
  4098c4:	mov	x0, x20
  4098c8:	ldp	x19, x20, [sp, #16]
  4098cc:	ldp	x21, x22, [sp, #32]
  4098d0:	ldp	x23, x24, [sp, #48]
  4098d4:	ldp	x29, x30, [sp], #64
  4098d8:	ret
  4098dc:	stp	x29, x30, [sp, #-32]!
  4098e0:	mov	x29, sp
  4098e4:	str	x19, [sp, #16]
  4098e8:	mov	x19, x0
  4098ec:	ldr	x0, [x0]
  4098f0:	bl	401a20 <free@plt>
  4098f4:	ldr	x0, [x19, #8]
  4098f8:	bl	401a20 <free@plt>
  4098fc:	ldr	x0, [x19, #16]
  409900:	bl	401a20 <free@plt>
  409904:	ldr	x0, [x19, #24]
  409908:	bl	401a20 <free@plt>
  40990c:	mov	x0, x19
  409910:	bl	401a20 <free@plt>
  409914:	ldr	x19, [sp, #16]
  409918:	ldp	x29, x30, [sp], #32
  40991c:	ret
  409920:	stp	x29, x30, [sp, #-16]!
  409924:	mov	x29, sp
  409928:	ldr	w1, [x0, #8]
  40992c:	and	w1, w1, #0x7ffff
  409930:	and	w1, w1, #0xfffc00ff
  409934:	cmp	w1, #0x6
  409938:	b.eq	40994c <error@@Base+0x778c>  // b.none
  40993c:	cmp	w1, #0x3
  409940:	b.eq	409958 <error@@Base+0x7798>  // b.none
  409944:	ldp	x29, x30, [sp], #16
  409948:	ret
  40994c:	ldr	x0, [x0]
  409950:	bl	4098dc <error@@Base+0x771c>
  409954:	b	409944 <error@@Base+0x7784>
  409958:	ldr	x0, [x0]
  40995c:	bl	401a20 <free@plt>
  409960:	b	409944 <error@@Base+0x7784>
  409964:	stp	x29, x30, [sp, #-16]!
  409968:	mov	x29, sp
  40996c:	add	x0, x1, #0x28
  409970:	bl	409920 <error@@Base+0x7760>
  409974:	mov	w0, #0x0                   	// #0
  409978:	ldp	x29, x30, [sp], #16
  40997c:	ret
  409980:	stp	x29, x30, [sp, #-96]!
  409984:	mov	x29, sp
  409988:	stp	x19, x20, [sp, #16]
  40998c:	stp	x21, x22, [sp, #32]
  409990:	stp	x23, x24, [sp, #48]
  409994:	mov	x19, x0
  409998:	mov	x21, x1
  40999c:	mov	x20, x2
  4099a0:	and	w22, w2, #0xff
  4099a4:	ldr	x23, [x0, #8]
  4099a8:	ldr	x0, [x0, #16]
  4099ac:	cmp	x0, x23
  4099b0:	b.cs	409a6c <error@@Base+0x78ac>  // b.hs, b.nlast
  4099b4:	ldr	x0, [x19, #16]
  4099b8:	ldr	x1, [x19]
  4099bc:	lsl	x0, x0, #4
  4099c0:	add	x2, x1, x0
  4099c4:	str	x21, [x1, x0]
  4099c8:	str	x20, [x2, #8]
  4099cc:	ldr	x0, [x19, #16]
  4099d0:	ldr	x1, [x19]
  4099d4:	add	x0, x1, x0, lsl #4
  4099d8:	ldr	w1, [x0, #8]
  4099dc:	and	w1, w1, #0xfffc00ff
  4099e0:	str	w1, [x0, #8]
  4099e4:	cmp	w22, #0x5
  4099e8:	b.eq	409b50 <error@@Base+0x7990>  // b.none
  4099ec:	cmp	w22, #0x6
  4099f0:	cset	w2, eq  // eq = none
  4099f4:	ldr	x0, [x19, #16]
  4099f8:	ldr	x1, [x19]
  4099fc:	add	x0, x1, x0, lsl #4
  409a00:	ldrb	w1, [x0, #10]
  409a04:	bfi	w1, w2, #4, #1
  409a08:	strb	w1, [x0, #10]
  409a0c:	ldr	x1, [x19, #16]
  409a10:	ldr	x0, [x19, #24]
  409a14:	mov	x2, #0xffffffffffffffff    	// #-1
  409a18:	str	x2, [x0, x1, lsl #3]
  409a1c:	ldr	x0, [x19, #16]
  409a20:	add	x0, x0, x0, lsl #1
  409a24:	ldr	x1, [x19, #40]
  409a28:	add	x0, x1, x0, lsl #3
  409a2c:	stp	xzr, xzr, [x0]
  409a30:	str	xzr, [x0, #16]
  409a34:	ldr	x0, [x19, #16]
  409a38:	add	x0, x0, x0, lsl #1
  409a3c:	ldr	x1, [x19, #48]
  409a40:	add	x0, x1, x0, lsl #3
  409a44:	stp	xzr, xzr, [x0]
  409a48:	str	xzr, [x0, #16]
  409a4c:	ldr	x0, [x19, #16]
  409a50:	add	x1, x0, #0x1
  409a54:	str	x1, [x19, #16]
  409a58:	ldp	x19, x20, [sp, #16]
  409a5c:	ldp	x21, x22, [sp, #32]
  409a60:	ldp	x23, x24, [sp, #48]
  409a64:	ldp	x29, x30, [sp], #96
  409a68:	ret
  409a6c:	lsl	x24, x23, #1
  409a70:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  409a74:	movk	x0, #0xaaa, lsl #48
  409a78:	cmp	x0, x23, lsl #1
  409a7c:	b.cc	409b64 <error@@Base+0x79a4>  // b.lo, b.ul, b.last
  409a80:	lsl	x1, x23, #5
  409a84:	ldr	x0, [x19]
  409a88:	bl	4018d0 <realloc@plt>
  409a8c:	cbz	x0, 409b6c <error@@Base+0x79ac>
  409a90:	stp	x25, x26, [sp, #64]
  409a94:	str	x27, [sp, #80]
  409a98:	str	x0, [x19]
  409a9c:	lsl	x25, x23, #4
  409aa0:	mov	x1, x25
  409aa4:	ldr	x0, [x19, #24]
  409aa8:	bl	4018d0 <realloc@plt>
  409aac:	mov	x26, x0
  409ab0:	mov	x1, x25
  409ab4:	ldr	x0, [x19, #32]
  409ab8:	bl	4018d0 <realloc@plt>
  409abc:	mov	x25, x0
  409ac0:	add	x23, x23, x23, lsl #1
  409ac4:	lsl	x23, x23, #4
  409ac8:	mov	x1, x23
  409acc:	ldr	x0, [x19, #40]
  409ad0:	bl	4018d0 <realloc@plt>
  409ad4:	mov	x27, x0
  409ad8:	mov	x1, x23
  409adc:	ldr	x0, [x19, #48]
  409ae0:	bl	4018d0 <realloc@plt>
  409ae4:	mov	x23, x0
  409ae8:	cmp	x26, #0x0
  409aec:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  409af0:	b.eq	409b20 <error@@Base+0x7960>  // b.none
  409af4:	cmp	x27, #0x0
  409af8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  409afc:	b.eq	409b20 <error@@Base+0x7960>  // b.none
  409b00:	str	x26, [x19, #24]
  409b04:	str	x25, [x19, #32]
  409b08:	str	x27, [x19, #40]
  409b0c:	str	x0, [x19, #48]
  409b10:	str	x24, [x19, #8]
  409b14:	ldp	x25, x26, [sp, #64]
  409b18:	ldr	x27, [sp, #80]
  409b1c:	b	4099b4 <error@@Base+0x77f4>
  409b20:	mov	x0, x26
  409b24:	bl	401a20 <free@plt>
  409b28:	mov	x0, x25
  409b2c:	bl	401a20 <free@plt>
  409b30:	mov	x0, x27
  409b34:	bl	401a20 <free@plt>
  409b38:	mov	x0, x23
  409b3c:	bl	401a20 <free@plt>
  409b40:	mov	x0, #0xffffffffffffffff    	// #-1
  409b44:	ldp	x25, x26, [sp, #64]
  409b48:	ldr	x27, [sp, #80]
  409b4c:	b	409a58 <error@@Base+0x7898>
  409b50:	ldr	w0, [x19, #180]
  409b54:	mov	w2, #0x1                   	// #1
  409b58:	cmp	w0, w2
  409b5c:	b.gt	4099f4 <error@@Base+0x7834>
  409b60:	b	4099ec <error@@Base+0x782c>
  409b64:	mov	x0, #0xffffffffffffffff    	// #-1
  409b68:	b	409a58 <error@@Base+0x7898>
  409b6c:	mov	x0, #0xffffffffffffffff    	// #-1
  409b70:	b	409a58 <error@@Base+0x7898>
  409b74:	stp	x29, x30, [sp, #-32]!
  409b78:	mov	x29, sp
  409b7c:	stp	x19, x20, [sp, #16]
  409b80:	mov	x20, x0
  409b84:	mov	x19, x1
  409b88:	ldrb	w0, [x1, #48]
  409b8c:	cmp	w0, #0x10
  409b90:	b.ne	409bb8 <error@@Base+0x79f8>  // b.any
  409b94:	ldr	x0, [x1, #8]
  409b98:	ldr	x1, [x0, #24]
  409b9c:	str	x1, [x19, #24]
  409ba0:	ldr	x0, [x0, #56]
  409ba4:	str	x0, [x19, #56]
  409ba8:	mov	w0, #0x0                   	// #0
  409bac:	ldp	x19, x20, [sp, #16]
  409bb0:	ldp	x29, x30, [sp], #32
  409bb4:	ret
  409bb8:	str	x1, [x19, #24]
  409bbc:	ldp	x1, x2, [x1, #40]
  409bc0:	mov	x0, x20
  409bc4:	bl	409980 <error@@Base+0x77c0>
  409bc8:	mov	x1, x0
  409bcc:	str	x0, [x19, #56]
  409bd0:	cmn	x0, #0x1
  409bd4:	b.eq	409c08 <error@@Base+0x7a48>  // b.none
  409bd8:	ldrb	w2, [x19, #48]
  409bdc:	mov	w0, #0x0                   	// #0
  409be0:	cmp	w2, #0xc
  409be4:	b.ne	409bac <error@@Base+0x79ec>  // b.any
  409be8:	ldr	x0, [x20]
  409bec:	add	x1, x0, x1, lsl #4
  409bf0:	ldr	w0, [x1, #8]
  409bf4:	ldr	w2, [x19, #40]
  409bf8:	bfi	w0, w2, #8, #10
  409bfc:	str	w0, [x1, #8]
  409c00:	mov	w0, #0x0                   	// #0
  409c04:	b	409bac <error@@Base+0x79ec>
  409c08:	mov	w0, #0xc                   	// #12
  409c0c:	b	409bac <error@@Base+0x79ec>
  409c10:	stp	x29, x30, [sp, #-48]!
  409c14:	mov	x29, sp
  409c18:	stp	x19, x20, [sp, #16]
  409c1c:	stp	x21, x22, [sp, #32]
  409c20:	mov	x19, x0
  409c24:	mov	x20, x1
  409c28:	mov	w22, w2
  409c2c:	lsl	x21, x1, #4
  409c30:	ldr	x1, [x0]
  409c34:	add	x1, x1, x21
  409c38:	ldp	x2, x3, [x1]
  409c3c:	mov	x1, x2
  409c40:	mov	x2, x3
  409c44:	bl	409980 <error@@Base+0x77c0>
  409c48:	cmn	x0, #0x1
  409c4c:	b.eq	409cac <error@@Base+0x7aec>  // b.none
  409c50:	lsl	x3, x0, #4
  409c54:	ldr	x1, [x19]
  409c58:	add	x1, x1, x3
  409c5c:	ldr	w2, [x1, #8]
  409c60:	bfi	w2, w22, #8, #10
  409c64:	str	w2, [x1, #8]
  409c68:	ldr	x1, [x19]
  409c6c:	add	x5, x1, x3
  409c70:	add	x1, x1, x21
  409c74:	ldr	w4, [x1, #8]
  409c78:	ubfx	x4, x4, #8, #10
  409c7c:	ldr	w2, [x5, #8]
  409c80:	ubfx	x1, x2, #8, #10
  409c84:	orr	w4, w4, w1
  409c88:	bfi	w2, w4, #8, #10
  409c8c:	str	w2, [x5, #8]
  409c90:	ldr	x1, [x19]
  409c94:	add	x3, x1, x3
  409c98:	ldrb	w1, [x3, #10]
  409c9c:	orr	w1, w1, #0x4
  409ca0:	strb	w1, [x3, #10]
  409ca4:	ldr	x1, [x19, #32]
  409ca8:	str	x20, [x1, x0, lsl #3]
  409cac:	ldp	x19, x20, [sp, #16]
  409cb0:	ldp	x21, x22, [sp, #32]
  409cb4:	ldp	x29, x30, [sp], #48
  409cb8:	ret
  409cbc:	stp	x29, x30, [sp, #-80]!
  409cc0:	mov	x29, sp
  409cc4:	stp	x19, x20, [sp, #16]
  409cc8:	stp	x21, x22, [sp, #32]
  409ccc:	stp	x23, x24, [sp, #48]
  409cd0:	stp	x25, x26, [sp, #64]
  409cd4:	mov	x20, x0
  409cd8:	mov	x21, x1
  409cdc:	mov	x19, x2
  409ce0:	mov	x25, x3
  409ce4:	mov	w23, w4
  409ce8:	b	409e9c <error@@Base+0x7cdc>
  409cec:	lsl	x26, x21, #3
  409cf0:	ldr	x0, [x20, #24]
  409cf4:	ldr	x21, [x0, x21, lsl #3]
  409cf8:	mov	x24, x19
  409cfc:	add	x19, x19, x19, lsl #1
  409d00:	lsl	x22, x19, #3
  409d04:	ldr	x0, [x20, #40]
  409d08:	add	x0, x0, x22
  409d0c:	str	xzr, [x0, #8]
  409d10:	mov	w2, w23
  409d14:	mov	x1, x21
  409d18:	mov	x0, x20
  409d1c:	bl	409c10 <error@@Base+0x7a50>
  409d20:	mov	x19, x0
  409d24:	cmn	x0, #0x1
  409d28:	b.eq	409f7c <error@@Base+0x7dbc>  // b.none
  409d2c:	ldr	x0, [x20, #24]
  409d30:	ldr	x1, [x0, x26]
  409d34:	str	x1, [x0, x24, lsl #3]
  409d38:	ldr	x0, [x20, #40]
  409d3c:	mov	x1, x19
  409d40:	add	x0, x0, x22
  409d44:	bl	407974 <error@@Base+0x57b4>
  409d48:	and	w0, w0, #0xff
  409d4c:	cbnz	w0, 409e9c <error@@Base+0x7cdc>
  409d50:	mov	w0, #0xc                   	// #12
  409d54:	b	409fa8 <error@@Base+0x7de8>
  409d58:	ldr	x0, [x20, #24]
  409d5c:	ldr	x1, [x0, x21, lsl #3]
  409d60:	str	x1, [x0, x19, lsl #3]
  409d64:	mov	w0, #0x0                   	// #0
  409d68:	b	409fa8 <error@@Base+0x7de8>
  409d6c:	ldr	x0, [x2, #16]
  409d70:	ldr	x24, [x0]
  409d74:	add	x22, x19, x19, lsl #1
  409d78:	lsl	x22, x22, #3
  409d7c:	add	x1, x1, x22
  409d80:	str	xzr, [x1, #8]
  409d84:	cmp	x21, x25
  409d88:	ccmp	x21, x19, #0x4, eq  // eq = none
  409d8c:	b.ne	409de0 <error@@Base+0x7c20>  // b.any
  409d90:	ldr	x0, [x20]
  409d94:	add	x3, x0, x3
  409d98:	ldr	w0, [x3, #8]
  409d9c:	ubfx	x0, x0, #8, #10
  409da0:	orr	w23, w23, w0
  409da4:	mov	w2, w23
  409da8:	mov	x1, x24
  409dac:	mov	x0, x20
  409db0:	bl	409c10 <error@@Base+0x7a50>
  409db4:	mov	x19, x0
  409db8:	cmn	x0, #0x1
  409dbc:	b.eq	409f84 <error@@Base+0x7dc4>  // b.none
  409dc0:	ldr	x0, [x20, #40]
  409dc4:	mov	x1, x19
  409dc8:	add	x0, x0, x22
  409dcc:	bl	407974 <error@@Base+0x57b4>
  409dd0:	and	w0, w0, #0xff
  409dd4:	cbz	w0, 409e00 <error@@Base+0x7c40>
  409dd8:	mov	x21, x24
  409ddc:	b	409e9c <error@@Base+0x7cdc>
  409de0:	ldr	x2, [x20, #40]
  409de4:	mov	x1, x24
  409de8:	add	x0, x2, x22
  409dec:	bl	407974 <error@@Base+0x57b4>
  409df0:	ands	w0, w0, #0xff
  409df4:	mov	w0, #0xc                   	// #12
  409df8:	csel	w0, w0, wzr, eq  // eq = none
  409dfc:	b	409fa8 <error@@Base+0x7de8>
  409e00:	mov	w0, #0xc                   	// #12
  409e04:	b	409fa8 <error@@Base+0x7de8>
  409e08:	sub	x1, x1, #0x1
  409e0c:	add	x2, x2, x5
  409e10:	ldrb	w0, [x2, #10]
  409e14:	tst	x0, #0x4
  409e18:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  409e1c:	b.le	409f20 <error@@Base+0x7d60>
  409e20:	ldr	x0, [x3, x1, lsl #3]
  409e24:	cmp	x21, x0
  409e28:	b.ne	409e08 <error@@Base+0x7c48>  // b.any
  409e2c:	ldr	w0, [x2, #8]
  409e30:	ubfx	x0, x0, #8, #10
  409e34:	cmp	w23, w0
  409e38:	b.ne	409e08 <error@@Base+0x7c48>  // b.any
  409e3c:	cmn	x1, #0x1
  409e40:	b.eq	409f20 <error@@Base+0x7d60>  // b.none
  409e44:	ldr	x0, [x20, #40]
  409e48:	add	x0, x0, x24
  409e4c:	bl	407974 <error@@Base+0x57b4>
  409e50:	and	w0, w0, #0xff
  409e54:	cbz	w0, 409f9c <error@@Base+0x7ddc>
  409e58:	ldr	x0, [x20, #40]
  409e5c:	add	x22, x0, x22
  409e60:	ldr	x0, [x22, #16]
  409e64:	ldr	x21, [x0, #8]
  409e68:	mov	w2, w23
  409e6c:	mov	x1, x21
  409e70:	mov	x0, x20
  409e74:	bl	409c10 <error@@Base+0x7a50>
  409e78:	mov	x19, x0
  409e7c:	cmn	x0, #0x1
  409e80:	b.eq	409fa4 <error@@Base+0x7de4>  // b.none
  409e84:	ldr	x0, [x20, #40]
  409e88:	mov	x1, x19
  409e8c:	add	x0, x0, x24
  409e90:	bl	407974 <error@@Base+0x57b4>
  409e94:	and	w0, w0, #0xff
  409e98:	cbz	w0, 409f74 <error@@Base+0x7db4>
  409e9c:	lsl	x3, x21, #4
  409ea0:	ldr	x0, [x20]
  409ea4:	add	x0, x0, x3
  409ea8:	ldrb	w0, [x0, #8]
  409eac:	cmp	w0, #0x4
  409eb0:	b.eq	409cec <error@@Base+0x7b2c>  // b.none
  409eb4:	ldr	x1, [x20, #40]
  409eb8:	add	x22, x21, x21, lsl #1
  409ebc:	lsl	x22, x22, #3
  409ec0:	add	x2, x1, x22
  409ec4:	ldr	x0, [x2, #8]
  409ec8:	cbz	x0, 409d58 <error@@Base+0x7b98>
  409ecc:	cmp	x0, #0x1
  409ed0:	b.eq	409d6c <error@@Base+0x7bac>  // b.none
  409ed4:	ldr	x0, [x2, #16]
  409ed8:	ldr	x21, [x0]
  409edc:	add	x19, x19, x19, lsl #1
  409ee0:	lsl	x24, x19, #3
  409ee4:	add	x1, x1, x24
  409ee8:	str	xzr, [x1, #8]
  409eec:	ldr	x5, [x20, #16]
  409ef0:	sub	x1, x5, #0x1
  409ef4:	ldr	x0, [x20]
  409ef8:	add	x2, x0, x1, lsl #4
  409efc:	ldrb	w3, [x2, #10]
  409f00:	tst	x3, #0x4
  409f04:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  409f08:	b.le	409f20 <error@@Base+0x7d60>
  409f0c:	ldr	x3, [x20, #32]
  409f10:	add	x5, x0, x5, lsl #4
  409f14:	sub	x5, x5, x2
  409f18:	sub	x5, x5, #0x20
  409f1c:	b	409e20 <error@@Base+0x7c60>
  409f20:	mov	w2, w23
  409f24:	mov	x1, x21
  409f28:	mov	x0, x20
  409f2c:	bl	409c10 <error@@Base+0x7a50>
  409f30:	mov	x19, x0
  409f34:	cmn	x0, #0x1
  409f38:	b.eq	409f8c <error@@Base+0x7dcc>  // b.none
  409f3c:	ldr	x0, [x20, #40]
  409f40:	mov	x1, x19
  409f44:	add	x0, x0, x24
  409f48:	bl	407974 <error@@Base+0x57b4>
  409f4c:	and	w0, w0, #0xff
  409f50:	cbz	w0, 409f94 <error@@Base+0x7dd4>
  409f54:	mov	w4, w23
  409f58:	mov	x3, x25
  409f5c:	mov	x2, x19
  409f60:	mov	x1, x21
  409f64:	mov	x0, x20
  409f68:	bl	409cbc <error@@Base+0x7afc>
  409f6c:	cbz	w0, 409e58 <error@@Base+0x7c98>
  409f70:	b	409fa8 <error@@Base+0x7de8>
  409f74:	mov	w0, #0xc                   	// #12
  409f78:	b	409fa8 <error@@Base+0x7de8>
  409f7c:	mov	w0, #0xc                   	// #12
  409f80:	b	409fa8 <error@@Base+0x7de8>
  409f84:	mov	w0, #0xc                   	// #12
  409f88:	b	409fa8 <error@@Base+0x7de8>
  409f8c:	mov	w0, #0xc                   	// #12
  409f90:	b	409fa8 <error@@Base+0x7de8>
  409f94:	mov	w0, #0xc                   	// #12
  409f98:	b	409fa8 <error@@Base+0x7de8>
  409f9c:	mov	w0, #0xc                   	// #12
  409fa0:	b	409fa8 <error@@Base+0x7de8>
  409fa4:	mov	w0, #0xc                   	// #12
  409fa8:	ldp	x19, x20, [sp, #16]
  409fac:	ldp	x21, x22, [sp, #32]
  409fb0:	ldp	x23, x24, [sp, #48]
  409fb4:	ldp	x25, x26, [sp, #64]
  409fb8:	ldp	x29, x30, [sp], #80
  409fbc:	ret
  409fc0:	stp	x29, x30, [sp, #-160]!
  409fc4:	mov	x29, sp
  409fc8:	stp	x19, x20, [sp, #16]
  409fcc:	stp	x21, x22, [sp, #32]
  409fd0:	stp	x23, x24, [sp, #48]
  409fd4:	stp	x25, x26, [sp, #64]
  409fd8:	stp	x27, x28, [sp, #80]
  409fdc:	mov	x25, x0
  409fe0:	mov	x19, x1
  409fe4:	mov	x23, x2
  409fe8:	and	w28, w3, #0xff
  409fec:	add	x22, x2, x2, lsl #1
  409ff0:	lsl	x22, x22, #3
  409ff4:	ldr	x0, [x1, #40]
  409ff8:	add	x0, x0, x22
  409ffc:	ldr	x1, [x0, #8]
  40a000:	add	x1, x1, #0x1
  40a004:	add	x0, sp, #0x88
  40a008:	bl	407bb0 <error@@Base+0x59f0>
  40a00c:	mov	w24, w0
  40a010:	cbnz	w0, 40a1a4 <error@@Base+0x7fe4>
  40a014:	mov	x26, x22
  40a018:	ldr	x0, [x19, #48]
  40a01c:	add	x0, x0, x22
  40a020:	mov	x1, #0xffffffffffffffff    	// #-1
  40a024:	str	x1, [x0, #8]
  40a028:	ldr	x0, [x19]
  40a02c:	lsl	x20, x23, #4
  40a030:	add	x2, x0, x20
  40a034:	ldr	w1, [x2, #8]
  40a038:	tst	w1, #0x3ff00
  40a03c:	b.eq	40a064 <error@@Base+0x7ea4>  // b.none
  40a040:	ldr	x1, [x19, #40]
  40a044:	add	x1, x1, x22
  40a048:	ldr	x3, [x1, #8]
  40a04c:	cbz	x3, 40a1cc <error@@Base+0x800c>
  40a050:	ldr	x1, [x1, #16]
  40a054:	ldr	x1, [x1]
  40a058:	add	x0, x0, x1, lsl #4
  40a05c:	ldrb	w0, [x0, #10]
  40a060:	tbz	w0, #2, 40a098 <error@@Base+0x7ed8>
  40a064:	ldr	x0, [x19]
  40a068:	add	x0, x0, x20
  40a06c:	ldrb	w0, [x0, #8]
  40a070:	tbz	w0, #3, 40a1cc <error@@Base+0x800c>
  40a074:	ldr	x0, [x19, #40]
  40a078:	add	x0, x0, x22
  40a07c:	ldr	x1, [x0, #8]
  40a080:	cmp	x1, #0x0
  40a084:	b.le	40a1cc <error@@Base+0x800c>
  40a088:	str	wzr, [sp, #108]
  40a08c:	mov	x21, #0x0                   	// #0
  40a090:	mov	w27, #0x1                   	// #1
  40a094:	b	40a108 <error@@Base+0x7f48>
  40a098:	ldr	w4, [x2, #8]
  40a09c:	ubfx	x4, x4, #8, #10
  40a0a0:	mov	x3, x23
  40a0a4:	mov	x2, x23
  40a0a8:	mov	x1, x23
  40a0ac:	mov	x0, x19
  40a0b0:	bl	409cbc <error@@Base+0x7afc>
  40a0b4:	cbz	w0, 40a064 <error@@Base+0x7ea4>
  40a0b8:	mov	w24, w0
  40a0bc:	b	40a1a4 <error@@Base+0x7fe4>
  40a0c0:	str	w27, [sp, #108]
  40a0c4:	b	40a0f0 <error@@Base+0x7f30>
  40a0c8:	mov	w3, #0x0                   	// #0
  40a0cc:	mov	x1, x19
  40a0d0:	add	x0, sp, #0x70
  40a0d4:	bl	409fc0 <error@@Base+0x7e00>
  40a0d8:	cbz	w0, 40a140 <error@@Base+0x7f80>
  40a0dc:	mov	w24, w0
  40a0e0:	b	40a1a4 <error@@Base+0x7fe4>
  40a0e4:	ldr	x0, [sp, #128]
  40a0e8:	bl	401a20 <free@plt>
  40a0ec:	str	w27, [sp, #108]
  40a0f0:	add	x21, x21, #0x1
  40a0f4:	ldr	x0, [x19, #40]
  40a0f8:	add	x0, x0, x26
  40a0fc:	ldr	x1, [x0, #8]
  40a100:	cmp	x1, x21
  40a104:	b.le	40a164 <error@@Base+0x7fa4>
  40a108:	ldr	x0, [x0, #16]
  40a10c:	ldr	x2, [x0, x21, lsl #3]
  40a110:	add	x20, x2, x2, lsl #1
  40a114:	lsl	x20, x20, #3
  40a118:	ldr	x0, [x19, #48]
  40a11c:	add	x0, x0, x20
  40a120:	ldr	x1, [x0, #8]
  40a124:	cmn	x1, #0x1
  40a128:	b.eq	40a0c0 <error@@Base+0x7f00>  // b.none
  40a12c:	cbz	x1, 40a0c8 <error@@Base+0x7f08>
  40a130:	ldp	x2, x3, [x0]
  40a134:	stp	x2, x3, [sp, #112]
  40a138:	ldr	x0, [x0, #16]
  40a13c:	str	x0, [sp, #128]
  40a140:	add	x1, sp, #0x70
  40a144:	add	x0, sp, #0x88
  40a148:	bl	40886c <error@@Base+0x66ac>
  40a14c:	cbnz	w0, 40a0dc <error@@Base+0x7f1c>
  40a150:	ldr	x0, [x19, #48]
  40a154:	add	x20, x0, x20
  40a158:	ldr	x0, [x20, #8]
  40a15c:	cbnz	x0, 40a0f0 <error@@Base+0x7f30>
  40a160:	b	40a0e4 <error@@Base+0x7f24>
  40a164:	mov	x1, x23
  40a168:	add	x0, sp, #0x88
  40a16c:	bl	407974 <error@@Base+0x57b4>
  40a170:	and	w0, w0, #0xff
  40a174:	cbz	w0, 40a1c4 <error@@Base+0x8004>
  40a178:	eor	w28, w28, #0x1
  40a17c:	ldr	w0, [sp, #108]
  40a180:	tst	w0, w28
  40a184:	b.eq	40a1e0 <error@@Base+0x8020>  // b.none
  40a188:	ldr	x0, [x19, #48]
  40a18c:	add	x22, x0, x22
  40a190:	str	xzr, [x22, #8]
  40a194:	ldp	x0, x1, [sp, #136]
  40a198:	stp	x0, x1, [x25]
  40a19c:	ldr	x0, [sp, #152]
  40a1a0:	str	x0, [x25, #16]
  40a1a4:	mov	w0, w24
  40a1a8:	ldp	x19, x20, [sp, #16]
  40a1ac:	ldp	x21, x22, [sp, #32]
  40a1b0:	ldp	x23, x24, [sp, #48]
  40a1b4:	ldp	x25, x26, [sp, #64]
  40a1b8:	ldp	x27, x28, [sp, #80]
  40a1bc:	ldp	x29, x30, [sp], #160
  40a1c0:	ret
  40a1c4:	mov	w24, #0xc                   	// #12
  40a1c8:	b	40a1a4 <error@@Base+0x7fe4>
  40a1cc:	mov	x1, x23
  40a1d0:	add	x0, sp, #0x88
  40a1d4:	bl	407974 <error@@Base+0x57b4>
  40a1d8:	and	w0, w0, #0xff
  40a1dc:	cbz	w0, 40a1fc <error@@Base+0x803c>
  40a1e0:	ldr	x0, [x19, #48]
  40a1e4:	add	x22, x0, x22
  40a1e8:	ldp	x0, x1, [sp, #136]
  40a1ec:	stp	x0, x1, [x22]
  40a1f0:	ldr	x0, [sp, #152]
  40a1f4:	str	x0, [x22, #16]
  40a1f8:	b	40a194 <error@@Base+0x7fd4>
  40a1fc:	mov	w24, #0xc                   	// #12
  40a200:	b	40a1a4 <error@@Base+0x7fe4>
  40a204:	stp	x29, x30, [sp, #-32]!
  40a208:	mov	x29, sp
  40a20c:	str	x19, [sp, #16]
  40a210:	mov	x19, x0
  40a214:	ldr	x0, [x0, #48]
  40a218:	bl	401a20 <free@plt>
  40a21c:	ldr	x0, [x19, #72]
  40a220:	bl	401a20 <free@plt>
  40a224:	ldr	x0, [x19, #80]
  40a228:	add	x1, x19, #0x8
  40a22c:	cmp	x0, x1
  40a230:	b.eq	40a244 <error@@Base+0x8084>  // b.none
  40a234:	ldr	x0, [x0, #16]
  40a238:	bl	401a20 <free@plt>
  40a23c:	ldr	x0, [x19, #80]
  40a240:	bl	401a20 <free@plt>
  40a244:	ldr	x0, [x19, #24]
  40a248:	bl	401a20 <free@plt>
  40a24c:	ldr	x0, [x19, #96]
  40a250:	bl	401a20 <free@plt>
  40a254:	ldr	x0, [x19, #88]
  40a258:	bl	401a20 <free@plt>
  40a25c:	mov	x0, x19
  40a260:	bl	401a20 <free@plt>
  40a264:	ldr	x19, [sp, #16]
  40a268:	ldp	x29, x30, [sp], #32
  40a26c:	ret
  40a270:	stp	x29, x30, [sp, #-112]!
  40a274:	mov	x29, sp
  40a278:	stp	x19, x20, [sp, #16]
  40a27c:	stp	x21, x22, [sp, #32]
  40a280:	str	x0, [sp, #104]
  40a284:	mov	x22, x2
  40a288:	ldr	x2, [x2, #8]
  40a28c:	cbz	x2, 40a2f4 <error@@Base+0x8134>
  40a290:	stp	x23, x24, [sp, #48]
  40a294:	stp	x25, x26, [sp, #64]
  40a298:	mov	x24, x1
  40a29c:	mov	w25, w3
  40a2a0:	add	x23, x2, w3, uxtw
  40a2a4:	cmp	x2, #0x0
  40a2a8:	b.le	40a2c4 <error@@Base+0x8104>
  40a2ac:	ldr	x0, [x22, #16]
  40a2b0:	add	x2, x0, x2, lsl #3
  40a2b4:	ldr	x1, [x0], #8
  40a2b8:	add	x23, x23, x1
  40a2bc:	cmp	x2, x0
  40a2c0:	b.ne	40a2b4 <error@@Base+0x80f4>  // b.any
  40a2c4:	ldr	x0, [x24, #136]
  40a2c8:	and	x0, x23, x0
  40a2cc:	add	x0, x0, x0, lsl #1
  40a2d0:	lsl	x0, x0, #3
  40a2d4:	ldr	x1, [x24, #64]
  40a2d8:	add	x2, x1, x0
  40a2dc:	ldr	x21, [x1, x0]
  40a2e0:	cmp	x21, #0x0
  40a2e4:	b.le	40a34c <error@@Base+0x818c>
  40a2e8:	ldr	x26, [x2, #16]
  40a2ec:	mov	x19, #0x0                   	// #0
  40a2f0:	b	40a30c <error@@Base+0x814c>
  40a2f4:	str	wzr, [x0]
  40a2f8:	mov	x20, #0x0                   	// #0
  40a2fc:	b	40a50c <error@@Base+0x834c>
  40a300:	add	x19, x19, #0x1
  40a304:	cmp	x19, x21
  40a308:	b.eq	40a34c <error@@Base+0x818c>  // b.none
  40a30c:	ldr	x20, [x26, x19, lsl #3]
  40a310:	ldr	x0, [x20]
  40a314:	cmp	x0, x23
  40a318:	b.ne	40a300 <error@@Base+0x8140>  // b.any
  40a31c:	ldrb	w0, [x20, #104]
  40a320:	and	w0, w0, #0xf
  40a324:	cmp	w0, w25
  40a328:	b.ne	40a300 <error@@Base+0x8140>  // b.any
  40a32c:	mov	x1, x22
  40a330:	ldr	x0, [x20, #80]
  40a334:	bl	406934 <error@@Base+0x4774>
  40a338:	and	w0, w0, #0xff
  40a33c:	cbz	w0, 40a300 <error@@Base+0x8140>
  40a340:	ldp	x23, x24, [sp, #48]
  40a344:	ldp	x25, x26, [sp, #64]
  40a348:	b	40a50c <error@@Base+0x834c>
  40a34c:	mov	x1, #0x1                   	// #1
  40a350:	mov	x0, #0x70                  	// #112
  40a354:	bl	4018c0 <calloc@plt>
  40a358:	mov	x20, x0
  40a35c:	cbz	x0, 40a41c <error@@Base+0x825c>
  40a360:	stp	x27, x28, [sp, #80]
  40a364:	add	x27, x0, #0x8
  40a368:	mov	x1, x22
  40a36c:	mov	x0, x27
  40a370:	bl	408a1c <error@@Base+0x685c>
  40a374:	cbnz	w0, 40a3b0 <error@@Base+0x81f0>
  40a378:	ldrb	w0, [x20, #104]
  40a37c:	bfxil	w0, w25, #0, #4
  40a380:	strb	w0, [x20, #104]
  40a384:	str	x27, [x20, #80]
  40a388:	ldr	x0, [x22, #8]
  40a38c:	cmp	x0, #0x0
  40a390:	b.le	40a4ec <error@@Base+0x832c>
  40a394:	mov	x26, #0x0                   	// #0
  40a398:	mov	x21, #0x0                   	// #0
  40a39c:	and	w0, w25, #0x4
  40a3a0:	str	w0, [sp, #100]
  40a3a4:	and	w28, w25, #0x2
  40a3a8:	and	w25, w25, #0x1
  40a3ac:	b	40a474 <error@@Base+0x82b4>
  40a3b0:	mov	x0, x20
  40a3b4:	bl	401a20 <free@plt>
  40a3b8:	ldp	x27, x28, [sp, #80]
  40a3bc:	b	40a41c <error@@Base+0x825c>
  40a3c0:	and	x0, x0, #0xff
  40a3c4:	orr	w0, w0, #0x10
  40a3c8:	strb	w0, [x20, #104]
  40a3cc:	b	40a4cc <error@@Base+0x830c>
  40a3d0:	ldrb	w0, [x20, #104]
  40a3d4:	orr	w0, w0, #0x40
  40a3d8:	strb	w0, [x20, #104]
  40a3dc:	b	40a4cc <error@@Base+0x830c>
  40a3e0:	mov	x0, #0x18                  	// #24
  40a3e4:	bl	401840 <malloc@plt>
  40a3e8:	str	x0, [x20, #80]
  40a3ec:	cbz	x0, 40a410 <error@@Base+0x8250>
  40a3f0:	mov	x1, x22
  40a3f4:	bl	408a1c <error@@Base+0x685c>
  40a3f8:	cbnz	w0, 40a530 <error@@Base+0x8370>
  40a3fc:	ldrb	w0, [x20, #104]
  40a400:	orr	w0, w0, #0xffffff80
  40a404:	strb	w0, [x20, #104]
  40a408:	mov	x26, #0x0                   	// #0
  40a40c:	b	40a4dc <error@@Base+0x831c>
  40a410:	mov	x0, x20
  40a414:	bl	40a204 <error@@Base+0x8044>
  40a418:	ldp	x27, x28, [sp, #80]
  40a41c:	mov	w0, #0xc                   	// #12
  40a420:	ldr	x1, [sp, #104]
  40a424:	str	w0, [x1]
  40a428:	mov	x20, #0x0                   	// #0
  40a42c:	ldp	x23, x24, [sp, #48]
  40a430:	ldp	x25, x26, [sp, #64]
  40a434:	b	40a50c <error@@Base+0x834c>
  40a438:	tbz	w19, #1, 40a440 <error@@Base+0x8280>
  40a43c:	cbnz	w25, 40a454 <error@@Base+0x8294>
  40a440:	tbz	w19, #4, 40a448 <error@@Base+0x8288>
  40a444:	cbz	w28, 40a454 <error@@Base+0x8294>
  40a448:	tbz	w19, #6, 40a464 <error@@Base+0x82a4>
  40a44c:	ldr	w0, [sp, #100]
  40a450:	cbnz	w0, 40a464 <error@@Base+0x82a4>
  40a454:	sub	x1, x21, x26
  40a458:	mov	x0, x27
  40a45c:	bl	4069f0 <error@@Base+0x4830>
  40a460:	add	x26, x26, #0x1
  40a464:	add	x21, x21, #0x1
  40a468:	ldr	x0, [x22, #8]
  40a46c:	cmp	x21, x0
  40a470:	b.ge	40a4ec <error@@Base+0x832c>  // b.tcont
  40a474:	ldr	x0, [x22, #16]
  40a478:	ldr	x0, [x0, x21, lsl #3]
  40a47c:	ldr	x1, [x24]
  40a480:	add	x0, x1, x0, lsl #4
  40a484:	ldrb	w2, [x0, #8]
  40a488:	ldr	w19, [x0, #8]
  40a48c:	ubfx	x19, x19, #8, #10
  40a490:	cmp	w19, #0x0
  40a494:	ccmp	w2, #0x1, #0x0, eq  // eq = none
  40a498:	b.eq	40a464 <error@@Base+0x82a4>  // b.none
  40a49c:	ldrb	w1, [x20, #104]
  40a4a0:	ubfx	x3, x1, #5, #1
  40a4a4:	ldrb	w0, [x0, #10]
  40a4a8:	ubfx	x0, x0, #4, #1
  40a4ac:	orr	w3, w3, w0
  40a4b0:	mov	w0, w1
  40a4b4:	bfi	w0, w3, #5, #1
  40a4b8:	strb	w0, [x20, #104]
  40a4bc:	cmp	w2, #0x2
  40a4c0:	b.eq	40a3c0 <error@@Base+0x8200>  // b.none
  40a4c4:	cmp	w2, #0x4
  40a4c8:	b.eq	40a3d0 <error@@Base+0x8210>  // b.none
  40a4cc:	cbz	w19, 40a464 <error@@Base+0x82a4>
  40a4d0:	ldr	x0, [x20, #80]
  40a4d4:	cmp	x27, x0
  40a4d8:	b.eq	40a3e0 <error@@Base+0x8220>  // b.none
  40a4dc:	tbz	w19, #0, 40a438 <error@@Base+0x8278>
  40a4e0:	cbz	w25, 40a454 <error@@Base+0x8294>
  40a4e4:	tbnz	w19, #1, 40a454 <error@@Base+0x8294>
  40a4e8:	b	40a440 <error@@Base+0x8280>
  40a4ec:	mov	x2, x23
  40a4f0:	mov	x1, x20
  40a4f4:	mov	x0, x24
  40a4f8:	bl	407bec <error@@Base+0x5a2c>
  40a4fc:	cbnz	w0, 40a520 <error@@Base+0x8360>
  40a500:	ldp	x23, x24, [sp, #48]
  40a504:	ldp	x25, x26, [sp, #64]
  40a508:	ldp	x27, x28, [sp, #80]
  40a50c:	mov	x0, x20
  40a510:	ldp	x19, x20, [sp, #16]
  40a514:	ldp	x21, x22, [sp, #32]
  40a518:	ldp	x29, x30, [sp], #112
  40a51c:	ret
  40a520:	mov	x0, x20
  40a524:	bl	40a204 <error@@Base+0x8044>
  40a528:	ldp	x27, x28, [sp, #80]
  40a52c:	b	40a41c <error@@Base+0x825c>
  40a530:	ldp	x27, x28, [sp, #80]
  40a534:	b	40a41c <error@@Base+0x825c>
  40a538:	stp	x29, x30, [sp, #-32]!
  40a53c:	mov	x29, sp
  40a540:	stp	x19, x20, [sp, #16]
  40a544:	ldr	x20, [x0]
  40a548:	ldr	x19, [x20, #112]
  40a54c:	cbz	x19, 40a560 <error@@Base+0x83a0>
  40a550:	mov	x0, x19
  40a554:	ldr	x19, [x19]
  40a558:	bl	401a20 <free@plt>
  40a55c:	cbnz	x19, 40a550 <error@@Base+0x8390>
  40a560:	str	xzr, [x20, #112]
  40a564:	mov	w0, #0xf                   	// #15
  40a568:	str	w0, [x20, #128]
  40a56c:	str	xzr, [x20, #104]
  40a570:	ldr	x0, [x20, #32]
  40a574:	bl	401a20 <free@plt>
  40a578:	str	xzr, [x20, #32]
  40a57c:	ldp	x19, x20, [sp, #16]
  40a580:	ldp	x29, x30, [sp], #32
  40a584:	ret
  40a588:	stp	x29, x30, [sp, #-32]!
  40a58c:	mov	x29, sp
  40a590:	str	x19, [sp, #16]
  40a594:	mov	x19, x0
  40a598:	ldr	x0, [x0, #16]
  40a59c:	bl	401a20 <free@plt>
  40a5a0:	ldr	x0, [x19, #24]
  40a5a4:	bl	401a20 <free@plt>
  40a5a8:	ldrb	w0, [x19, #139]
  40a5ac:	cbnz	w0, 40a5bc <error@@Base+0x83fc>
  40a5b0:	ldr	x19, [sp, #16]
  40a5b4:	ldp	x29, x30, [sp], #32
  40a5b8:	ret
  40a5bc:	ldr	x0, [x19, #8]
  40a5c0:	bl	401a20 <free@plt>
  40a5c4:	b	40a5b0 <error@@Base+0x83f0>
  40a5c8:	stp	x29, x30, [sp, #-64]!
  40a5cc:	mov	x29, sp
  40a5d0:	stp	x19, x20, [sp, #16]
  40a5d4:	stp	x21, x22, [sp, #32]
  40a5d8:	mov	x21, x0
  40a5dc:	ldr	x0, [x0]
  40a5e0:	cbz	x0, 40a60c <error@@Base+0x844c>
  40a5e4:	ldr	x0, [x21, #16]
  40a5e8:	cbz	x0, 40a60c <error@@Base+0x844c>
  40a5ec:	mov	x19, #0x0                   	// #0
  40a5f0:	ldr	x0, [x21]
  40a5f4:	add	x0, x0, x19, lsl #4
  40a5f8:	bl	409920 <error@@Base+0x7760>
  40a5fc:	add	x19, x19, #0x1
  40a600:	ldr	x0, [x21, #16]
  40a604:	cmp	x0, x19
  40a608:	b.hi	40a5f0 <error@@Base+0x8430>  // b.pmore
  40a60c:	ldr	x0, [x21, #24]
  40a610:	bl	401a20 <free@plt>
  40a614:	ldr	x0, [x21, #16]
  40a618:	cbz	x0, 40a67c <error@@Base+0x84bc>
  40a61c:	mov	x19, #0x0                   	// #0
  40a620:	mov	x20, #0x0                   	// #0
  40a624:	b	40a648 <error@@Base+0x8488>
  40a628:	add	x0, x0, x19
  40a62c:	ldr	x0, [x0, #16]
  40a630:	bl	401a20 <free@plt>
  40a634:	add	x20, x20, #0x1
  40a638:	add	x19, x19, #0x18
  40a63c:	ldr	x0, [x21, #16]
  40a640:	cmp	x0, x20
  40a644:	b.ls	40a67c <error@@Base+0x84bc>  // b.plast
  40a648:	ldr	x0, [x21, #48]
  40a64c:	cbz	x0, 40a65c <error@@Base+0x849c>
  40a650:	add	x0, x0, x19
  40a654:	ldr	x0, [x0, #16]
  40a658:	bl	401a20 <free@plt>
  40a65c:	ldr	x0, [x21, #56]
  40a660:	cbz	x0, 40a670 <error@@Base+0x84b0>
  40a664:	add	x0, x0, x19
  40a668:	ldr	x0, [x0, #16]
  40a66c:	bl	401a20 <free@plt>
  40a670:	ldr	x0, [x21, #40]
  40a674:	cbnz	x0, 40a628 <error@@Base+0x8468>
  40a678:	b	40a634 <error@@Base+0x8474>
  40a67c:	ldr	x0, [x21, #40]
  40a680:	bl	401a20 <free@plt>
  40a684:	ldr	x0, [x21, #48]
  40a688:	bl	401a20 <free@plt>
  40a68c:	ldr	x0, [x21, #56]
  40a690:	bl	401a20 <free@plt>
  40a694:	ldr	x0, [x21]
  40a698:	bl	401a20 <free@plt>
  40a69c:	ldr	x0, [x21, #64]
  40a6a0:	cbz	x0, 40a70c <error@@Base+0x854c>
  40a6a4:	str	x23, [sp, #48]
  40a6a8:	mov	x22, #0x0                   	// #0
  40a6ac:	mov	x23, #0x0                   	// #0
  40a6b0:	b	40a6d0 <error@@Base+0x8510>
  40a6b4:	ldr	x0, [x20, #16]
  40a6b8:	bl	401a20 <free@plt>
  40a6bc:	add	x23, x23, #0x1
  40a6c0:	add	x22, x22, #0x18
  40a6c4:	ldr	x0, [x21, #136]
  40a6c8:	cmp	x0, x23
  40a6cc:	b.cc	40a708 <error@@Base+0x8548>  // b.lo, b.ul, b.last
  40a6d0:	ldr	x0, [x21, #64]
  40a6d4:	add	x20, x0, x22
  40a6d8:	ldr	x0, [x0, x22]
  40a6dc:	cmp	x0, #0x0
  40a6e0:	b.le	40a6b4 <error@@Base+0x84f4>
  40a6e4:	mov	x19, #0x0                   	// #0
  40a6e8:	ldr	x1, [x20, #16]
  40a6ec:	ldr	x0, [x1, x19, lsl #3]
  40a6f0:	bl	40a204 <error@@Base+0x8044>
  40a6f4:	add	x19, x19, #0x1
  40a6f8:	ldr	x1, [x20]
  40a6fc:	cmp	x1, x19
  40a700:	b.gt	40a6e8 <error@@Base+0x8528>
  40a704:	b	40a6b4 <error@@Base+0x84f4>
  40a708:	ldr	x23, [sp, #48]
  40a70c:	ldr	x0, [x21, #64]
  40a710:	bl	401a20 <free@plt>
  40a714:	ldr	x0, [x21, #120]
  40a718:	adrp	x1, 414000 <error@@Base+0x11e40>
  40a71c:	add	x1, x1, #0xeb0
  40a720:	cmp	x0, x1
  40a724:	b.eq	40a72c <error@@Base+0x856c>  // b.none
  40a728:	bl	401a20 <free@plt>
  40a72c:	ldr	x0, [x21, #224]
  40a730:	bl	401a20 <free@plt>
  40a734:	mov	x0, x21
  40a738:	bl	401a20 <free@plt>
  40a73c:	ldp	x19, x20, [sp, #16]
  40a740:	ldp	x21, x22, [sp, #32]
  40a744:	ldp	x29, x30, [sp], #64
  40a748:	ret
  40a74c:	stp	x29, x30, [sp, #-112]!
  40a750:	mov	x29, sp
  40a754:	stp	x19, x20, [sp, #16]
  40a758:	stp	x21, x22, [sp, #32]
  40a75c:	stp	x23, x24, [sp, #48]
  40a760:	mov	x20, x0
  40a764:	mov	x21, x1
  40a768:	mov	x22, x2
  40a76c:	mov	w23, w3
  40a770:	ldr	x1, [x1, #8]
  40a774:	add	x0, sp, #0x58
  40a778:	bl	407bb0 <error@@Base+0x59f0>
  40a77c:	mov	w24, w0
  40a780:	cbnz	w0, 40a864 <error@@Base+0x86a4>
  40a784:	ldr	x0, [x21, #8]
  40a788:	cmp	x0, #0x0
  40a78c:	b.le	40a880 <error@@Base+0x86c0>
  40a790:	str	x25, [sp, #64]
  40a794:	mov	x19, #0x0                   	// #0
  40a798:	b	40a800 <error@@Base+0x8640>
  40a79c:	add	x4, x4, #0x1
  40a7a0:	cmp	x3, x4
  40a7a4:	b.eq	40a830 <error@@Base+0x8670>  // b.none
  40a7a8:	ldr	x6, [x8, x4, lsl #3]
  40a7ac:	lsl	x0, x6, #4
  40a7b0:	add	x7, x5, x0
  40a7b4:	ldrb	w7, [x7, #8]
  40a7b8:	cmp	w23, w7
  40a7bc:	b.ne	40a79c <error@@Base+0x85dc>  // b.any
  40a7c0:	ldr	x0, [x5, x0]
  40a7c4:	cmp	x22, x0
  40a7c8:	b.ne	40a79c <error@@Base+0x85dc>  // b.any
  40a7cc:	cmn	x6, #0x1
  40a7d0:	b.eq	40a830 <error@@Base+0x8670>  // b.none
  40a7d4:	mov	w4, w23
  40a7d8:	mov	x3, x22
  40a7dc:	add	x1, sp, #0x58
  40a7e0:	mov	x0, x20
  40a7e4:	bl	407a94 <error@@Base+0x58d4>
  40a7e8:	mov	w25, w0
  40a7ec:	cbnz	w0, 40a854 <error@@Base+0x8694>
  40a7f0:	add	x19, x19, #0x1
  40a7f4:	ldr	x0, [x21, #8]
  40a7f8:	cmp	x0, x19
  40a7fc:	b.le	40a87c <error@@Base+0x86bc>
  40a800:	ldr	x0, [x21, #16]
  40a804:	ldr	x2, [x0, x19, lsl #3]
  40a808:	add	x1, x2, x2, lsl #1
  40a80c:	ldr	x0, [x20, #48]
  40a810:	add	x1, x0, x1, lsl #3
  40a814:	ldr	x3, [x1, #8]
  40a818:	cmp	x3, #0x0
  40a81c:	b.le	40a830 <error@@Base+0x8670>
  40a820:	ldr	x8, [x1, #16]
  40a824:	ldr	x5, [x20]
  40a828:	mov	x4, #0x0                   	// #0
  40a82c:	b	40a7a8 <error@@Base+0x85e8>
  40a830:	add	x0, sp, #0x58
  40a834:	bl	40886c <error@@Base+0x66ac>
  40a838:	mov	w25, w0
  40a83c:	cbz	w0, 40a7f0 <error@@Base+0x8630>
  40a840:	ldr	x0, [sp, #104]
  40a844:	bl	401a20 <free@plt>
  40a848:	mov	w24, w25
  40a84c:	ldr	x25, [sp, #64]
  40a850:	b	40a864 <error@@Base+0x86a4>
  40a854:	ldr	x0, [sp, #104]
  40a858:	bl	401a20 <free@plt>
  40a85c:	mov	w24, w25
  40a860:	ldr	x25, [sp, #64]
  40a864:	mov	w0, w24
  40a868:	ldp	x19, x20, [sp, #16]
  40a86c:	ldp	x21, x22, [sp, #32]
  40a870:	ldp	x23, x24, [sp, #48]
  40a874:	ldp	x29, x30, [sp], #112
  40a878:	ret
  40a87c:	ldr	x25, [sp, #64]
  40a880:	ldr	x0, [x21, #16]
  40a884:	bl	401a20 <free@plt>
  40a888:	ldp	x0, x1, [sp, #88]
  40a88c:	stp	x0, x1, [x21]
  40a890:	ldr	x0, [sp, #104]
  40a894:	str	x0, [x21, #16]
  40a898:	b	40a864 <error@@Base+0x86a4>
  40a89c:	stp	x29, x30, [sp, #-128]!
  40a8a0:	mov	x29, sp
  40a8a4:	stp	x19, x20, [sp, #16]
  40a8a8:	stp	x21, x22, [sp, #32]
  40a8ac:	mov	x22, x0
  40a8b0:	add	x21, x1, x1, lsl #1
  40a8b4:	ldr	x0, [x0, #56]
  40a8b8:	add	x21, x0, x21, lsl #3
  40a8bc:	stp	xzr, xzr, [sp, #104]
  40a8c0:	str	xzr, [sp, #120]
  40a8c4:	ldr	x0, [x21, #8]
  40a8c8:	cmp	x0, #0x0
  40a8cc:	b.le	40a968 <error@@Base+0x87a8>
  40a8d0:	stp	x23, x24, [sp, #48]
  40a8d4:	stp	x25, x26, [sp, #64]
  40a8d8:	str	x27, [sp, #80]
  40a8dc:	mov	x23, x1
  40a8e0:	mov	x24, x2
  40a8e4:	mov	x25, x3
  40a8e8:	mov	x20, #0x0                   	// #0
  40a8ec:	b	40a9e4 <error@@Base+0x8824>
  40a8f0:	ldr	x0, [sp, #120]
  40a8f4:	bl	401a20 <free@plt>
  40a8f8:	ldp	x23, x24, [sp, #48]
  40a8fc:	ldp	x25, x26, [sp, #64]
  40a900:	ldr	x27, [sp, #80]
  40a904:	b	40a974 <error@@Base+0x87b4>
  40a908:	cmp	x0, #0x0
  40a90c:	b.le	40a988 <error@@Base+0x87c8>
  40a910:	mov	x19, #0x0                   	// #0
  40a914:	b	40a940 <error@@Base+0x8780>
  40a918:	mov	x1, x20
  40a91c:	mov	x0, x24
  40a920:	bl	406990 <error@@Base+0x47d0>
  40a924:	sub	x1, x0, #0x1
  40a928:	mov	x0, x24
  40a92c:	bl	4069f0 <error@@Base+0x4830>
  40a930:	add	x19, x19, #0x1
  40a934:	ldr	x0, [x21, #8]
  40a938:	cmp	x0, x19
  40a93c:	b.le	40a95c <error@@Base+0x879c>
  40a940:	ldr	x0, [x21, #16]
  40a944:	ldr	x20, [x0, x19, lsl #3]
  40a948:	mov	x1, x20
  40a94c:	add	x0, sp, #0x68
  40a950:	bl	406990 <error@@Base+0x47d0>
  40a954:	cbnz	x0, 40a930 <error@@Base+0x8770>
  40a958:	b	40a918 <error@@Base+0x8758>
  40a95c:	ldp	x23, x24, [sp, #48]
  40a960:	ldp	x25, x26, [sp, #64]
  40a964:	ldr	x27, [sp, #80]
  40a968:	ldr	x0, [sp, #120]
  40a96c:	bl	401a20 <free@plt>
  40a970:	mov	w19, #0x0                   	// #0
  40a974:	mov	w0, w19
  40a978:	ldp	x19, x20, [sp, #16]
  40a97c:	ldp	x21, x22, [sp, #32]
  40a980:	ldp	x29, x30, [sp], #128
  40a984:	ret
  40a988:	ldp	x23, x24, [sp, #48]
  40a98c:	ldp	x25, x26, [sp, #64]
  40a990:	ldr	x27, [sp, #80]
  40a994:	b	40a968 <error@@Base+0x87a8>
  40a998:	mov	x1, x26
  40a99c:	mov	x0, x21
  40a9a0:	bl	406990 <error@@Base+0x47d0>
  40a9a4:	cbnz	x0, 40a9d4 <error@@Base+0x8814>
  40a9a8:	mov	x1, x26
  40a9ac:	mov	x0, x24
  40a9b0:	bl	406990 <error@@Base+0x47d0>
  40a9b4:	cbz	x0, 40a9d4 <error@@Base+0x8814>
  40a9b8:	ldr	x2, [x22, #56]
  40a9bc:	add	x2, x2, x19
  40a9c0:	mov	x1, x25
  40a9c4:	add	x0, sp, #0x68
  40a9c8:	bl	408c3c <error@@Base+0x6a7c>
  40a9cc:	mov	w19, w0
  40a9d0:	cbnz	w0, 40a8f0 <error@@Base+0x8730>
  40a9d4:	add	x20, x20, #0x1
  40a9d8:	ldr	x0, [x21, #8]
  40a9dc:	cmp	x0, x20
  40a9e0:	b.le	40a908 <error@@Base+0x8748>
  40a9e4:	ldr	x0, [x21, #16]
  40a9e8:	ldr	x4, [x0, x20, lsl #3]
  40a9ec:	cmp	x23, x4
  40a9f0:	b.eq	40a9d4 <error@@Base+0x8814>  // b.none
  40a9f4:	ldr	x5, [x22]
  40a9f8:	add	x5, x5, x4, lsl #4
  40a9fc:	ldrb	w0, [x5, #8]
  40aa00:	tbz	w0, #3, 40a9d4 <error@@Base+0x8814>
  40aa04:	add	x4, x4, x4, lsl #1
  40aa08:	lsl	x19, x4, #3
  40aa0c:	ldr	x0, [x22, #40]
  40aa10:	add	x0, x0, x19
  40aa14:	ldr	x1, [x0, #16]
  40aa18:	ldr	x26, [x1]
  40aa1c:	ldr	x0, [x0, #8]
  40aa20:	cmp	x0, #0x1
  40aa24:	b.le	40a998 <error@@Base+0x87d8>
  40aa28:	ldr	x27, [x1, #8]
  40aa2c:	mov	x1, x26
  40aa30:	mov	x0, x21
  40aa34:	bl	406990 <error@@Base+0x47d0>
  40aa38:	cbnz	x0, 40aa4c <error@@Base+0x888c>
  40aa3c:	mov	x1, x26
  40aa40:	mov	x0, x24
  40aa44:	bl	406990 <error@@Base+0x47d0>
  40aa48:	cbnz	x0, 40a9b8 <error@@Base+0x87f8>
  40aa4c:	cmp	x27, #0x0
  40aa50:	b.le	40a9d4 <error@@Base+0x8814>
  40aa54:	mov	x1, x27
  40aa58:	mov	x0, x21
  40aa5c:	bl	406990 <error@@Base+0x47d0>
  40aa60:	cbnz	x0, 40a9d4 <error@@Base+0x8814>
  40aa64:	mov	x1, x27
  40aa68:	mov	x0, x24
  40aa6c:	bl	406990 <error@@Base+0x47d0>
  40aa70:	cbz	x0, 40a9d4 <error@@Base+0x8814>
  40aa74:	b	40a9b8 <error@@Base+0x87f8>
  40aa78:	stp	x29, x30, [sp, #-64]!
  40aa7c:	mov	x29, sp
  40aa80:	str	x23, [sp, #48]
  40aa84:	mov	x23, x0
  40aa88:	ldr	x0, [x0, #232]
  40aa8c:	cmp	x0, #0x0
  40aa90:	b.le	40ab28 <error@@Base+0x8968>
  40aa94:	stp	x19, x20, [sp, #16]
  40aa98:	stp	x21, x22, [sp, #32]
  40aa9c:	mov	x22, #0x0                   	// #0
  40aaa0:	b	40aabc <error@@Base+0x88fc>
  40aaa4:	mov	x0, x21
  40aaa8:	bl	401a20 <free@plt>
  40aaac:	add	x22, x22, #0x1
  40aab0:	ldr	x0, [x23, #232]
  40aab4:	cmp	x0, x22
  40aab8:	b.le	40ab20 <error@@Base+0x8960>
  40aabc:	ldr	x0, [x23, #248]
  40aac0:	ldr	x21, [x0, x22, lsl #3]
  40aac4:	ldr	x0, [x21, #32]
  40aac8:	cmp	x0, #0x0
  40aacc:	b.le	40aafc <error@@Base+0x893c>
  40aad0:	mov	x19, #0x0                   	// #0
  40aad4:	ldr	x1, [x21, #40]
  40aad8:	ldr	x20, [x1, x19, lsl #3]
  40aadc:	ldr	x0, [x20, #32]
  40aae0:	bl	401a20 <free@plt>
  40aae4:	mov	x0, x20
  40aae8:	bl	401a20 <free@plt>
  40aaec:	add	x19, x19, #0x1
  40aaf0:	ldr	x1, [x21, #32]
  40aaf4:	cmp	x1, x19
  40aaf8:	b.gt	40aad4 <error@@Base+0x8914>
  40aafc:	ldr	x0, [x21, #40]
  40ab00:	bl	401a20 <free@plt>
  40ab04:	ldr	x0, [x21, #16]
  40ab08:	cbz	x0, 40aaa4 <error@@Base+0x88e4>
  40ab0c:	ldr	x0, [x0, #16]
  40ab10:	bl	401a20 <free@plt>
  40ab14:	ldr	x0, [x21, #16]
  40ab18:	bl	401a20 <free@plt>
  40ab1c:	b	40aaa4 <error@@Base+0x88e4>
  40ab20:	ldp	x19, x20, [sp, #16]
  40ab24:	ldp	x21, x22, [sp, #32]
  40ab28:	str	xzr, [x23, #232]
  40ab2c:	str	xzr, [x23, #200]
  40ab30:	ldr	x23, [sp, #48]
  40ab34:	ldp	x29, x30, [sp], #64
  40ab38:	ret
  40ab3c:	cbz	x0, 40abb8 <error@@Base+0x89f8>
  40ab40:	stp	x29, x30, [sp, #-48]!
  40ab44:	mov	x29, sp
  40ab48:	stp	x19, x20, [sp, #16]
  40ab4c:	mov	x20, x0
  40ab50:	ldr	x0, [x0]
  40ab54:	cmp	x0, #0x0
  40ab58:	b.le	40aba0 <error@@Base+0x89e0>
  40ab5c:	str	x21, [sp, #32]
  40ab60:	mov	x19, #0x0                   	// #0
  40ab64:	mov	x21, #0x0                   	// #0
  40ab68:	ldr	x1, [x20, #16]
  40ab6c:	add	x1, x1, x19
  40ab70:	ldr	x0, [x1, #40]
  40ab74:	bl	401a20 <free@plt>
  40ab78:	ldr	x1, [x20, #16]
  40ab7c:	add	x1, x1, x19
  40ab80:	ldr	x0, [x1, #16]
  40ab84:	bl	401a20 <free@plt>
  40ab88:	add	x21, x21, #0x1
  40ab8c:	add	x19, x19, #0x30
  40ab90:	ldr	x0, [x20]
  40ab94:	cmp	x0, x21
  40ab98:	b.gt	40ab68 <error@@Base+0x89a8>
  40ab9c:	ldr	x21, [sp, #32]
  40aba0:	ldr	x0, [x20, #16]
  40aba4:	bl	401a20 <free@plt>
  40aba8:	mov	w0, #0x0                   	// #0
  40abac:	ldp	x19, x20, [sp, #16]
  40abb0:	ldp	x29, x30, [sp], #48
  40abb4:	ret
  40abb8:	mov	w0, #0x0                   	// #0
  40abbc:	ret
  40abc0:	stp	x29, x30, [sp, #-48]!
  40abc4:	mov	x29, sp
  40abc8:	mov	x3, x0
  40abcc:	ldr	x5, [x1, #56]
  40abd0:	ldrb	w2, [x1, #48]
  40abd4:	cmp	w2, #0xb
  40abd8:	b.hi	40ac5c <error@@Base+0x8a9c>  // b.pmore
  40abdc:	cmp	w2, #0x9
  40abe0:	b.hi	40ac78 <error@@Base+0x8ab8>  // b.pmore
  40abe4:	cmp	w2, #0x4
  40abe8:	b.eq	40ad9c <error@@Base+0x8bdc>  // b.none
  40abec:	b.ls	40ac1c <error@@Base+0x8a5c>  // b.plast
  40abf0:	sub	w4, w2, #0x8
  40abf4:	and	w4, w4, #0xff
  40abf8:	cmp	w4, #0x1
  40abfc:	b.hi	40add8 <error@@Base+0x8c18>  // b.pmore
  40ac00:	ldr	x1, [x1, #32]
  40ac04:	add	x5, x5, x5, lsl #1
  40ac08:	ldr	x0, [x3, #40]
  40ac0c:	ldr	x1, [x1, #56]
  40ac10:	add	x0, x0, x5, lsl #3
  40ac14:	bl	407920 <error@@Base+0x5760>
  40ac18:	b	40ac70 <error@@Base+0x8ab0>
  40ac1c:	cmp	w2, #0x2
  40ac20:	b.ne	40ae08 <error@@Base+0x8c48>  // b.any
  40ac24:	ldr	x1, [x1, #32]
  40ac28:	mov	w0, #0x0                   	// #0
  40ac2c:	cbz	x1, 40ac70 <error@@Base+0x8ab0>
  40ac30:	stp	x19, x20, [sp, #16]
  40ac34:	str	x21, [sp, #32]
  40ac38:	adrp	x3, 414000 <error@@Base+0x11e40>
  40ac3c:	add	x3, x3, #0xeb0
  40ac40:	add	x3, x3, #0x20
  40ac44:	mov	w2, #0x59f                 	// #1439
  40ac48:	adrp	x1, 415000 <error@@Base+0x12e40>
  40ac4c:	add	x1, x1, #0x140
  40ac50:	adrp	x0, 415000 <error@@Base+0x12e40>
  40ac54:	add	x0, x0, #0x150
  40ac58:	bl	401b10 <__assert_fail@plt>
  40ac5c:	cmp	w2, #0xc
  40ac60:	b.eq	40ac00 <error@@Base+0x8a40>  // b.none
  40ac64:	mov	w0, #0x0                   	// #0
  40ac68:	cmp	w2, #0x10
  40ac6c:	b.ne	40add8 <error@@Base+0x8c18>  // b.any
  40ac70:	ldp	x29, x30, [sp], #48
  40ac74:	ret
  40ac78:	stp	x19, x20, [sp, #16]
  40ac7c:	str	x21, [sp, #32]
  40ac80:	ldrb	w0, [x0, #176]
  40ac84:	orr	w0, w0, #0x1
  40ac88:	strb	w0, [x3, #176]
  40ac8c:	ldr	x0, [x1, #8]
  40ac90:	cbz	x0, 40ad08 <error@@Base+0x8b48>
  40ac94:	ldr	x0, [x0, #24]
  40ac98:	ldr	x19, [x0, #56]
  40ac9c:	ldr	x0, [x1, #16]
  40aca0:	cbz	x0, 40ad14 <error@@Base+0x8b54>
  40aca4:	ldr	x0, [x0, #24]
  40aca8:	ldr	x20, [x0, #56]
  40acac:	tbnz	x19, #63, 40ad20 <error@@Base+0x8b60>
  40acb0:	tbnz	x20, #63, 40ad44 <error@@Base+0x8b84>
  40acb4:	add	x5, x5, x5, lsl #1
  40acb8:	lsl	x5, x5, #3
  40acbc:	ldr	x0, [x3, #40]
  40acc0:	add	x21, x0, x5
  40acc4:	mov	x1, #0x2                   	// #2
  40acc8:	str	x1, [x0, x5]
  40accc:	mov	x0, #0x10                  	// #16
  40acd0:	bl	401840 <malloc@plt>
  40acd4:	str	x0, [x21, #16]
  40acd8:	cbz	x0, 40ae20 <error@@Base+0x8c60>
  40acdc:	cmp	x19, x20
  40ace0:	b.eq	40ad68 <error@@Base+0x8ba8>  // b.none
  40ace4:	mov	x1, #0x2                   	// #2
  40ace8:	str	x1, [x21, #8]
  40acec:	b.ge	40ad84 <error@@Base+0x8bc4>  // b.tcont
  40acf0:	str	x19, [x0]
  40acf4:	str	x20, [x0, #8]
  40acf8:	mov	w0, #0x0                   	// #0
  40acfc:	ldp	x19, x20, [sp, #16]
  40ad00:	ldr	x21, [sp, #32]
  40ad04:	b	40ac70 <error@@Base+0x8ab0>
  40ad08:	ldr	x0, [x1, #32]
  40ad0c:	ldr	x19, [x0, #56]
  40ad10:	b	40ac9c <error@@Base+0x8adc>
  40ad14:	ldr	x0, [x1, #32]
  40ad18:	ldr	x20, [x0, #56]
  40ad1c:	b	40acac <error@@Base+0x8aec>
  40ad20:	adrp	x3, 414000 <error@@Base+0x11e40>
  40ad24:	add	x3, x3, #0xeb0
  40ad28:	add	x3, x3, #0x20
  40ad2c:	mov	w2, #0x5af                 	// #1455
  40ad30:	adrp	x1, 415000 <error@@Base+0x12e40>
  40ad34:	add	x1, x1, #0x140
  40ad38:	adrp	x0, 415000 <error@@Base+0x12e40>
  40ad3c:	add	x0, x0, #0x168
  40ad40:	bl	401b10 <__assert_fail@plt>
  40ad44:	adrp	x3, 414000 <error@@Base+0x11e40>
  40ad48:	add	x3, x3, #0xeb0
  40ad4c:	add	x3, x3, #0x20
  40ad50:	mov	w2, #0x5b0                 	// #1456
  40ad54:	adrp	x1, 415000 <error@@Base+0x12e40>
  40ad58:	add	x1, x1, #0x140
  40ad5c:	adrp	x0, 415000 <error@@Base+0x12e40>
  40ad60:	add	x0, x0, #0x178
  40ad64:	bl	401b10 <__assert_fail@plt>
  40ad68:	mov	x1, #0x1                   	// #1
  40ad6c:	str	x1, [x21, #8]
  40ad70:	str	x19, [x0]
  40ad74:	mov	w0, #0x0                   	// #0
  40ad78:	ldp	x19, x20, [sp, #16]
  40ad7c:	ldr	x21, [sp, #32]
  40ad80:	b	40ac70 <error@@Base+0x8ab0>
  40ad84:	str	x20, [x0]
  40ad88:	str	x19, [x0, #8]
  40ad8c:	mov	w0, #0x0                   	// #0
  40ad90:	ldp	x19, x20, [sp, #16]
  40ad94:	ldr	x21, [sp, #32]
  40ad98:	b	40ac70 <error@@Base+0x8ab0>
  40ad9c:	ldr	x0, [x1, #32]
  40ada0:	ldr	x2, [x0, #56]
  40ada4:	ldr	x0, [x3, #24]
  40ada8:	str	x2, [x0, x5, lsl #3]
  40adac:	ldrb	w1, [x1, #48]
  40adb0:	mov	w0, #0x0                   	// #0
  40adb4:	cmp	w1, #0x4
  40adb8:	b.ne	40ac70 <error@@Base+0x8ab0>  // b.any
  40adbc:	ldr	x1, [x3, #24]
  40adc0:	add	x2, x5, x5, lsl #1
  40adc4:	ldr	x0, [x3, #40]
  40adc8:	ldr	x1, [x1, x5, lsl #3]
  40adcc:	add	x0, x0, x2, lsl #3
  40add0:	bl	407920 <error@@Base+0x5760>
  40add4:	b	40ac70 <error@@Base+0x8ab0>
  40add8:	tbz	w2, #3, 40ae08 <error@@Base+0x8c48>
  40addc:	stp	x19, x20, [sp, #16]
  40ade0:	str	x21, [sp, #32]
  40ade4:	adrp	x3, 414000 <error@@Base+0x11e40>
  40ade8:	add	x3, x3, #0xeb0
  40adec:	add	x3, x3, #0x20
  40adf0:	mov	w2, #0x5c2                 	// #1474
  40adf4:	adrp	x1, 415000 <error@@Base+0x12e40>
  40adf8:	add	x1, x1, #0x140
  40adfc:	adrp	x0, 415000 <error@@Base+0x12e40>
  40ae00:	add	x0, x0, #0x188
  40ae04:	bl	401b10 <__assert_fail@plt>
  40ae08:	ldr	x0, [x1, #32]
  40ae0c:	ldr	x1, [x0, #56]
  40ae10:	ldr	x0, [x3, #24]
  40ae14:	str	x1, [x0, x5, lsl #3]
  40ae18:	mov	w0, #0x0                   	// #0
  40ae1c:	b	40ac70 <error@@Base+0x8ab0>
  40ae20:	mov	w0, #0xc                   	// #12
  40ae24:	ldp	x19, x20, [sp, #16]
  40ae28:	ldr	x21, [sp, #32]
  40ae2c:	b	40ac70 <error@@Base+0x8ab0>
  40ae30:	stp	x29, x30, [sp, #-48]!
  40ae34:	mov	x29, sp
  40ae38:	stp	x19, x20, [sp, #16]
  40ae3c:	str	x21, [sp, #32]
  40ae40:	mov	x20, x0
  40ae44:	ldr	x19, [x0]
  40ae48:	sub	x19, x19, #0x1
  40ae4c:	str	x19, [x0]
  40ae50:	tbnz	x19, #63, 40aed0 <error@@Base+0x8d10>
  40ae54:	mov	x0, x3
  40ae58:	mov	x21, x4
  40ae5c:	add	x19, x19, x19, lsl #1
  40ae60:	lsl	x19, x19, #4
  40ae64:	ldr	x3, [x20, #16]
  40ae68:	ldr	x3, [x3, x19]
  40ae6c:	str	x3, [x1]
  40ae70:	ldr	x1, [x20, #16]
  40ae74:	add	x1, x1, x19
  40ae78:	lsl	x2, x2, #4
  40ae7c:	ldr	x1, [x1, #16]
  40ae80:	bl	401710 <memcpy@plt>
  40ae84:	ldr	x0, [x21, #16]
  40ae88:	bl	401a20 <free@plt>
  40ae8c:	ldr	x0, [x20, #16]
  40ae90:	add	x0, x0, x19
  40ae94:	ldr	x0, [x0, #16]
  40ae98:	bl	401a20 <free@plt>
  40ae9c:	ldr	x0, [x20, #16]
  40aea0:	add	x0, x0, x19
  40aea4:	ldp	x2, x3, [x0, #24]
  40aea8:	stp	x2, x3, [x21]
  40aeac:	ldr	x0, [x0, #40]
  40aeb0:	str	x0, [x21, #16]
  40aeb4:	ldr	x0, [x20, #16]
  40aeb8:	add	x19, x0, x19
  40aebc:	ldr	x0, [x19, #8]
  40aec0:	ldp	x19, x20, [sp, #16]
  40aec4:	ldr	x21, [sp, #32]
  40aec8:	ldp	x29, x30, [sp], #48
  40aecc:	ret
  40aed0:	adrp	x3, 414000 <error@@Base+0x11e40>
  40aed4:	add	x3, x3, #0xeb0
  40aed8:	add	x3, x3, #0x30
  40aedc:	mov	w2, #0x555                 	// #1365
  40aee0:	adrp	x1, 415000 <error@@Base+0x12e40>
  40aee4:	add	x1, x1, #0x1b0
  40aee8:	adrp	x0, 415000 <error@@Base+0x12e40>
  40aeec:	add	x0, x0, #0x1c0
  40aef0:	bl	401b10 <__assert_fail@plt>
  40aef4:	stp	x29, x30, [sp, #-64]!
  40aef8:	mov	x29, sp
  40aefc:	stp	x19, x20, [sp, #16]
  40af00:	stp	x21, x22, [sp, #32]
  40af04:	stp	x23, x24, [sp, #48]
  40af08:	mov	x21, x0
  40af0c:	mov	x19, x1
  40af10:	mov	x20, x2
  40af14:	mov	x23, x3
  40af18:	mov	x22, x4
  40af1c:	tbz	w5, #22, 40af54 <error@@Base+0x8d94>
  40af20:	adrp	x1, 415000 <error@@Base+0x12e40>
  40af24:	add	x1, x1, #0x1d8
  40af28:	mov	x0, x4
  40af2c:	bl	4019f0 <strcmp@plt>
  40af30:	cbz	w0, 40afac <error@@Base+0x8dec>
  40af34:	adrp	x1, 415000 <error@@Base+0x12e40>
  40af38:	add	x1, x1, #0x1e0
  40af3c:	mov	x0, x22
  40af40:	bl	4019f0 <strcmp@plt>
  40af44:	adrp	x1, 415000 <error@@Base+0x12e40>
  40af48:	add	x1, x1, #0x1d0
  40af4c:	cmp	w0, #0x0
  40af50:	csel	x22, x1, x22, eq  // eq = none
  40af54:	ldr	x0, [x20, #72]
  40af58:	ldr	x1, [x23]
  40af5c:	cmp	x1, x0
  40af60:	b.eq	40afb8 <error@@Base+0x8df8>  // b.none
  40af64:	ldr	x24, [x20, #24]
  40af68:	ldr	x23, [x20, #72]
  40af6c:	add	x0, x23, #0x1
  40af70:	str	x0, [x20, #72]
  40af74:	mov	x0, x22
  40af78:	bl	401780 <wctype@plt>
  40af7c:	str	x0, [x24, x23, lsl #3]
  40af80:	adrp	x1, 415000 <error@@Base+0x12e40>
  40af84:	add	x1, x1, #0x1e8
  40af88:	mov	x0, x22
  40af8c:	bl	4019f0 <strcmp@plt>
  40af90:	mov	w20, w0
  40af94:	cbnz	w0, 40b070 <error@@Base+0x8eb0>
  40af98:	cbnz	x21, 40afdc <error@@Base+0x8e1c>
  40af9c:	bl	401a00 <__ctype_b_loc@plt>
  40afa0:	mov	x2, #0x0                   	// #0
  40afa4:	mov	x6, #0x1                   	// #1
  40afa8:	b	40b030 <error@@Base+0x8e70>
  40afac:	adrp	x22, 415000 <error@@Base+0x12e40>
  40afb0:	add	x22, x22, #0x1d0
  40afb4:	b	40af54 <error@@Base+0x8d94>
  40afb8:	lsl	x0, x0, #1
  40afbc:	add	x24, x0, #0x1
  40afc0:	lsl	x1, x24, #3
  40afc4:	ldr	x0, [x20, #24]
  40afc8:	bl	4018d0 <realloc@plt>
  40afcc:	cbz	x0, 40b8d8 <error@@Base+0x9718>
  40afd0:	str	x0, [x20, #24]
  40afd4:	str	x24, [x23]
  40afd8:	b	40af64 <error@@Base+0x8da4>
  40afdc:	bl	401a00 <__ctype_b_loc@plt>
  40afe0:	mov	x4, x0
  40afe4:	mov	x1, #0x0                   	// #0
  40afe8:	mov	x5, #0x1                   	// #1
  40afec:	b	40affc <error@@Base+0x8e3c>
  40aff0:	add	x1, x1, #0x1
  40aff4:	cmp	x1, #0x100
  40aff8:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40affc:	ldr	x0, [x4]
  40b000:	ldrh	w2, [x0, x1, lsl #1]
  40b004:	tbz	w2, #3, 40aff0 <error@@Base+0x8e30>
  40b008:	ldrb	w2, [x21, x1]
  40b00c:	ubfx	x0, x2, #6, #2
  40b010:	lsl	x2, x5, x2
  40b014:	ldr	x3, [x19, x0, lsl #3]
  40b018:	orr	x2, x3, x2
  40b01c:	str	x2, [x19, x0, lsl #3]
  40b020:	b	40aff0 <error@@Base+0x8e30>
  40b024:	add	x2, x2, #0x1
  40b028:	cmp	x2, #0x100
  40b02c:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b030:	ldr	x1, [x0]
  40b034:	ldrh	w1, [x1, x2, lsl #1]
  40b038:	tbz	w1, #3, 40b024 <error@@Base+0x8e64>
  40b03c:	add	x3, x2, #0x3f
  40b040:	cmp	x2, #0x0
  40b044:	csel	x3, x3, x2, lt  // lt = tstop
  40b048:	asr	x3, x3, #6
  40b04c:	negs	x5, x2
  40b050:	and	x4, x2, #0x3f
  40b054:	and	x5, x5, #0x3f
  40b058:	csneg	x4, x4, x5, mi  // mi = first
  40b05c:	lsl	x4, x6, x4
  40b060:	ldr	x1, [x19, x3, lsl #3]
  40b064:	orr	x4, x1, x4
  40b068:	str	x4, [x19, x3, lsl #3]
  40b06c:	b	40b024 <error@@Base+0x8e64>
  40b070:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b074:	add	x1, x1, #0x1f0
  40b078:	mov	x0, x22
  40b07c:	bl	4019f0 <strcmp@plt>
  40b080:	mov	w20, w0
  40b084:	cbnz	w0, 40b130 <error@@Base+0x8f70>
  40b088:	cbnz	x21, 40b09c <error@@Base+0x8edc>
  40b08c:	bl	401a00 <__ctype_b_loc@plt>
  40b090:	mov	x1, #0x0                   	// #0
  40b094:	mov	x5, #0x1                   	// #1
  40b098:	b	40b0f0 <error@@Base+0x8f30>
  40b09c:	bl	401a00 <__ctype_b_loc@plt>
  40b0a0:	mov	x4, x0
  40b0a4:	mov	x1, #0x0                   	// #0
  40b0a8:	mov	x5, #0x1                   	// #1
  40b0ac:	b	40b0bc <error@@Base+0x8efc>
  40b0b0:	add	x1, x1, #0x1
  40b0b4:	cmp	x1, #0x100
  40b0b8:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b0bc:	ldr	x0, [x4]
  40b0c0:	ldrh	w0, [x0, x1, lsl #1]
  40b0c4:	tbz	w0, #1, 40b0b0 <error@@Base+0x8ef0>
  40b0c8:	ldrb	w0, [x21, x1]
  40b0cc:	ubfx	x3, x0, #6, #2
  40b0d0:	lsl	x0, x5, x0
  40b0d4:	ldr	x2, [x19, x3, lsl #3]
  40b0d8:	orr	x0, x2, x0
  40b0dc:	str	x0, [x19, x3, lsl #3]
  40b0e0:	b	40b0b0 <error@@Base+0x8ef0>
  40b0e4:	add	x1, x1, #0x1
  40b0e8:	cmp	x1, #0x100
  40b0ec:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b0f0:	ldr	x2, [x0]
  40b0f4:	ldrh	w2, [x2, x1, lsl #1]
  40b0f8:	tbz	w2, #1, 40b0e4 <error@@Base+0x8f24>
  40b0fc:	add	x2, x1, #0x3f
  40b100:	cmp	x1, #0x0
  40b104:	csel	x2, x2, x1, lt  // lt = tstop
  40b108:	asr	x2, x2, #6
  40b10c:	negs	x4, x1
  40b110:	and	x3, x1, #0x3f
  40b114:	and	x4, x4, #0x3f
  40b118:	csneg	x3, x3, x4, mi  // mi = first
  40b11c:	lsl	x3, x5, x3
  40b120:	ldr	x4, [x19, x2, lsl #3]
  40b124:	orr	x3, x4, x3
  40b128:	str	x3, [x19, x2, lsl #3]
  40b12c:	b	40b0e4 <error@@Base+0x8f24>
  40b130:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b134:	add	x1, x1, #0x1e0
  40b138:	mov	x0, x22
  40b13c:	bl	4019f0 <strcmp@plt>
  40b140:	mov	w20, w0
  40b144:	cbnz	w0, 40b1f4 <error@@Base+0x9034>
  40b148:	cbnz	x21, 40b160 <error@@Base+0x8fa0>
  40b14c:	bl	401a00 <__ctype_b_loc@plt>
  40b150:	mov	x4, x0
  40b154:	mov	x0, #0x0                   	// #0
  40b158:	mov	x5, #0x1                   	// #1
  40b15c:	b	40b1b4 <error@@Base+0x8ff4>
  40b160:	bl	401a00 <__ctype_b_loc@plt>
  40b164:	mov	x4, x0
  40b168:	mov	x0, #0x0                   	// #0
  40b16c:	mov	x5, #0x1                   	// #1
  40b170:	b	40b180 <error@@Base+0x8fc0>
  40b174:	add	x0, x0, #0x1
  40b178:	cmp	x0, #0x100
  40b17c:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b180:	ldr	x1, [x4]
  40b184:	ldrh	w1, [x1, x0, lsl #1]
  40b188:	tbz	w1, #9, 40b174 <error@@Base+0x8fb4>
  40b18c:	ldrb	w1, [x21, x0]
  40b190:	ubfx	x3, x1, #6, #2
  40b194:	lsl	x1, x5, x1
  40b198:	ldr	x2, [x19, x3, lsl #3]
  40b19c:	orr	x1, x2, x1
  40b1a0:	str	x1, [x19, x3, lsl #3]
  40b1a4:	b	40b174 <error@@Base+0x8fb4>
  40b1a8:	add	x0, x0, #0x1
  40b1ac:	cmp	x0, #0x100
  40b1b0:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b1b4:	ldr	x1, [x4]
  40b1b8:	ldrh	w1, [x1, x0, lsl #1]
  40b1bc:	tbz	w1, #9, 40b1a8 <error@@Base+0x8fe8>
  40b1c0:	add	x1, x0, #0x3f
  40b1c4:	cmp	x0, #0x0
  40b1c8:	csel	x1, x1, x0, lt  // lt = tstop
  40b1cc:	asr	x1, x1, #6
  40b1d0:	negs	x3, x0
  40b1d4:	and	x2, x0, #0x3f
  40b1d8:	and	x3, x3, #0x3f
  40b1dc:	csneg	x2, x2, x3, mi  // mi = first
  40b1e0:	lsl	x2, x5, x2
  40b1e4:	ldr	x3, [x19, x1, lsl #3]
  40b1e8:	orr	x2, x3, x2
  40b1ec:	str	x2, [x19, x1, lsl #3]
  40b1f0:	b	40b1a8 <error@@Base+0x8fe8>
  40b1f4:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b1f8:	add	x1, x1, #0x1f8
  40b1fc:	mov	x0, x22
  40b200:	bl	4019f0 <strcmp@plt>
  40b204:	mov	w20, w0
  40b208:	cbnz	w0, 40b2b8 <error@@Base+0x90f8>
  40b20c:	cbnz	x21, 40b224 <error@@Base+0x9064>
  40b210:	bl	401a00 <__ctype_b_loc@plt>
  40b214:	mov	x4, x0
  40b218:	mov	x0, #0x0                   	// #0
  40b21c:	mov	x5, #0x1                   	// #1
  40b220:	b	40b278 <error@@Base+0x90b8>
  40b224:	bl	401a00 <__ctype_b_loc@plt>
  40b228:	mov	x4, x0
  40b22c:	mov	x0, #0x0                   	// #0
  40b230:	mov	x5, #0x1                   	// #1
  40b234:	b	40b244 <error@@Base+0x9084>
  40b238:	add	x0, x0, #0x1
  40b23c:	cmp	x0, #0x100
  40b240:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b244:	ldr	x1, [x4]
  40b248:	ldrh	w1, [x1, x0, lsl #1]
  40b24c:	tbz	w1, #13, 40b238 <error@@Base+0x9078>
  40b250:	ldrb	w1, [x21, x0]
  40b254:	ubfx	x3, x1, #6, #2
  40b258:	lsl	x1, x5, x1
  40b25c:	ldr	x2, [x19, x3, lsl #3]
  40b260:	orr	x1, x2, x1
  40b264:	str	x1, [x19, x3, lsl #3]
  40b268:	b	40b238 <error@@Base+0x9078>
  40b26c:	add	x0, x0, #0x1
  40b270:	cmp	x0, #0x100
  40b274:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b278:	ldr	x1, [x4]
  40b27c:	ldrh	w1, [x1, x0, lsl #1]
  40b280:	tbz	w1, #13, 40b26c <error@@Base+0x90ac>
  40b284:	add	x1, x0, #0x3f
  40b288:	cmp	x0, #0x0
  40b28c:	csel	x1, x1, x0, lt  // lt = tstop
  40b290:	asr	x1, x1, #6
  40b294:	negs	x3, x0
  40b298:	and	x2, x0, #0x3f
  40b29c:	and	x3, x3, #0x3f
  40b2a0:	csneg	x2, x2, x3, mi  // mi = first
  40b2a4:	lsl	x2, x5, x2
  40b2a8:	ldr	x3, [x19, x1, lsl #3]
  40b2ac:	orr	x2, x3, x2
  40b2b0:	str	x2, [x19, x1, lsl #3]
  40b2b4:	b	40b26c <error@@Base+0x90ac>
  40b2b8:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b2bc:	add	x1, x1, #0x1d0
  40b2c0:	mov	x0, x22
  40b2c4:	bl	4019f0 <strcmp@plt>
  40b2c8:	mov	w20, w0
  40b2cc:	cbnz	w0, 40b37c <error@@Base+0x91bc>
  40b2d0:	cbnz	x21, 40b2e8 <error@@Base+0x9128>
  40b2d4:	bl	401a00 <__ctype_b_loc@plt>
  40b2d8:	mov	x4, x0
  40b2dc:	mov	x0, #0x0                   	// #0
  40b2e0:	mov	x5, #0x1                   	// #1
  40b2e4:	b	40b33c <error@@Base+0x917c>
  40b2e8:	bl	401a00 <__ctype_b_loc@plt>
  40b2ec:	mov	x3, x0
  40b2f0:	mov	x0, #0x0                   	// #0
  40b2f4:	mov	x5, #0x1                   	// #1
  40b2f8:	b	40b308 <error@@Base+0x9148>
  40b2fc:	add	x0, x0, #0x1
  40b300:	cmp	x0, #0x100
  40b304:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b308:	ldr	x1, [x3]
  40b30c:	ldrh	w1, [x1, x0, lsl #1]
  40b310:	tbz	w1, #10, 40b2fc <error@@Base+0x913c>
  40b314:	ldrb	w1, [x21, x0]
  40b318:	ubfx	x4, x1, #6, #2
  40b31c:	lsl	x1, x5, x1
  40b320:	ldr	x2, [x19, x4, lsl #3]
  40b324:	orr	x1, x2, x1
  40b328:	str	x1, [x19, x4, lsl #3]
  40b32c:	b	40b2fc <error@@Base+0x913c>
  40b330:	add	x0, x0, #0x1
  40b334:	cmp	x0, #0x100
  40b338:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b33c:	ldr	x1, [x4]
  40b340:	ldrh	w1, [x1, x0, lsl #1]
  40b344:	tbz	w1, #10, 40b330 <error@@Base+0x9170>
  40b348:	add	x1, x0, #0x3f
  40b34c:	cmp	x0, #0x0
  40b350:	csel	x1, x1, x0, lt  // lt = tstop
  40b354:	asr	x1, x1, #6
  40b358:	negs	x3, x0
  40b35c:	and	x2, x0, #0x3f
  40b360:	and	x3, x3, #0x3f
  40b364:	csneg	x2, x2, x3, mi  // mi = first
  40b368:	lsl	x2, x5, x2
  40b36c:	ldr	x3, [x19, x1, lsl #3]
  40b370:	orr	x2, x3, x2
  40b374:	str	x2, [x19, x1, lsl #3]
  40b378:	b	40b330 <error@@Base+0x9170>
  40b37c:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b380:	add	x1, x1, #0x200
  40b384:	mov	x0, x22
  40b388:	bl	4019f0 <strcmp@plt>
  40b38c:	mov	w20, w0
  40b390:	cbnz	w0, 40b440 <error@@Base+0x9280>
  40b394:	cbnz	x21, 40b3ac <error@@Base+0x91ec>
  40b398:	bl	401a00 <__ctype_b_loc@plt>
  40b39c:	mov	x4, x0
  40b3a0:	mov	x0, #0x0                   	// #0
  40b3a4:	mov	x5, #0x1                   	// #1
  40b3a8:	b	40b400 <error@@Base+0x9240>
  40b3ac:	bl	401a00 <__ctype_b_loc@plt>
  40b3b0:	mov	x1, x0
  40b3b4:	mov	x0, #0x0                   	// #0
  40b3b8:	mov	x5, #0x1                   	// #1
  40b3bc:	b	40b3cc <error@@Base+0x920c>
  40b3c0:	add	x0, x0, #0x1
  40b3c4:	cmp	x0, #0x100
  40b3c8:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b3cc:	ldr	x2, [x1]
  40b3d0:	ldrh	w2, [x2, x0, lsl #1]
  40b3d4:	tbz	w2, #11, 40b3c0 <error@@Base+0x9200>
  40b3d8:	ldrb	w2, [x21, x0]
  40b3dc:	ubfx	x4, x2, #6, #2
  40b3e0:	lsl	x2, x5, x2
  40b3e4:	ldr	x3, [x19, x4, lsl #3]
  40b3e8:	orr	x2, x3, x2
  40b3ec:	str	x2, [x19, x4, lsl #3]
  40b3f0:	b	40b3c0 <error@@Base+0x9200>
  40b3f4:	add	x0, x0, #0x1
  40b3f8:	cmp	x0, #0x100
  40b3fc:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b400:	ldr	x1, [x4]
  40b404:	ldrh	w1, [x1, x0, lsl #1]
  40b408:	tbz	w1, #11, 40b3f4 <error@@Base+0x9234>
  40b40c:	add	x1, x0, #0x3f
  40b410:	cmp	x0, #0x0
  40b414:	csel	x1, x1, x0, lt  // lt = tstop
  40b418:	asr	x1, x1, #6
  40b41c:	negs	x3, x0
  40b420:	and	x2, x0, #0x3f
  40b424:	and	x3, x3, #0x3f
  40b428:	csneg	x2, x2, x3, mi  // mi = first
  40b42c:	lsl	x2, x5, x2
  40b430:	ldr	x3, [x19, x1, lsl #3]
  40b434:	orr	x2, x3, x2
  40b438:	str	x2, [x19, x1, lsl #3]
  40b43c:	b	40b3f4 <error@@Base+0x9234>
  40b440:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b444:	add	x1, x1, #0x208
  40b448:	mov	x0, x22
  40b44c:	bl	4019f0 <strcmp@plt>
  40b450:	mov	w20, w0
  40b454:	cbnz	w0, 40b504 <error@@Base+0x9344>
  40b458:	cbnz	x21, 40b470 <error@@Base+0x92b0>
  40b45c:	bl	401a00 <__ctype_b_loc@plt>
  40b460:	mov	x4, x0
  40b464:	mov	x0, #0x0                   	// #0
  40b468:	mov	x5, #0x1                   	// #1
  40b46c:	b	40b4c4 <error@@Base+0x9304>
  40b470:	bl	401a00 <__ctype_b_loc@plt>
  40b474:	mov	x2, x0
  40b478:	mov	x0, #0x0                   	// #0
  40b47c:	mov	x5, #0x1                   	// #1
  40b480:	b	40b490 <error@@Base+0x92d0>
  40b484:	add	x0, x0, #0x1
  40b488:	cmp	x0, #0x100
  40b48c:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b490:	ldr	x1, [x2]
  40b494:	ldrh	w1, [x1, x0, lsl #1]
  40b498:	tbz	w1, #14, 40b484 <error@@Base+0x92c4>
  40b49c:	ldrb	w1, [x21, x0]
  40b4a0:	ubfx	x4, x1, #6, #2
  40b4a4:	lsl	x1, x5, x1
  40b4a8:	ldr	x3, [x19, x4, lsl #3]
  40b4ac:	orr	x1, x3, x1
  40b4b0:	str	x1, [x19, x4, lsl #3]
  40b4b4:	b	40b484 <error@@Base+0x92c4>
  40b4b8:	add	x0, x0, #0x1
  40b4bc:	cmp	x0, #0x100
  40b4c0:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b4c4:	ldr	x1, [x4]
  40b4c8:	ldrh	w1, [x1, x0, lsl #1]
  40b4cc:	tbz	w1, #14, 40b4b8 <error@@Base+0x92f8>
  40b4d0:	add	x1, x0, #0x3f
  40b4d4:	cmp	x0, #0x0
  40b4d8:	csel	x1, x1, x0, lt  // lt = tstop
  40b4dc:	asr	x1, x1, #6
  40b4e0:	negs	x2, x0
  40b4e4:	and	x3, x0, #0x3f
  40b4e8:	and	x2, x2, #0x3f
  40b4ec:	csneg	x2, x3, x2, mi  // mi = first
  40b4f0:	lsl	x2, x5, x2
  40b4f4:	ldr	x3, [x19, x1, lsl #3]
  40b4f8:	orr	x2, x3, x2
  40b4fc:	str	x2, [x19, x1, lsl #3]
  40b500:	b	40b4b8 <error@@Base+0x92f8>
  40b504:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b508:	add	x1, x1, #0x1d8
  40b50c:	mov	x0, x22
  40b510:	bl	4019f0 <strcmp@plt>
  40b514:	mov	w20, w0
  40b518:	cbnz	w0, 40b5c8 <error@@Base+0x9408>
  40b51c:	cbnz	x21, 40b534 <error@@Base+0x9374>
  40b520:	bl	401a00 <__ctype_b_loc@plt>
  40b524:	mov	x4, x0
  40b528:	mov	x0, #0x0                   	// #0
  40b52c:	mov	x5, #0x1                   	// #1
  40b530:	b	40b588 <error@@Base+0x93c8>
  40b534:	bl	401a00 <__ctype_b_loc@plt>
  40b538:	mov	x2, x0
  40b53c:	mov	x0, #0x0                   	// #0
  40b540:	mov	x5, #0x1                   	// #1
  40b544:	b	40b554 <error@@Base+0x9394>
  40b548:	add	x0, x0, #0x1
  40b54c:	cmp	x0, #0x100
  40b550:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b554:	ldr	x1, [x2]
  40b558:	ldrh	w1, [x1, x0, lsl #1]
  40b55c:	tbz	w1, #8, 40b548 <error@@Base+0x9388>
  40b560:	ldrb	w1, [x21, x0]
  40b564:	ubfx	x4, x1, #6, #2
  40b568:	lsl	x1, x5, x1
  40b56c:	ldr	x3, [x19, x4, lsl #3]
  40b570:	orr	x1, x3, x1
  40b574:	str	x1, [x19, x4, lsl #3]
  40b578:	b	40b548 <error@@Base+0x9388>
  40b57c:	add	x0, x0, #0x1
  40b580:	cmp	x0, #0x100
  40b584:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b588:	ldr	x1, [x4]
  40b58c:	ldrh	w1, [x1, x0, lsl #1]
  40b590:	tbz	w1, #8, 40b57c <error@@Base+0x93bc>
  40b594:	add	x1, x0, #0x3f
  40b598:	cmp	x0, #0x0
  40b59c:	csel	x1, x1, x0, lt  // lt = tstop
  40b5a0:	asr	x1, x1, #6
  40b5a4:	negs	x2, x0
  40b5a8:	and	x3, x0, #0x3f
  40b5ac:	and	x2, x2, #0x3f
  40b5b0:	csneg	x2, x3, x2, mi  // mi = first
  40b5b4:	lsl	x2, x5, x2
  40b5b8:	ldr	x3, [x19, x1, lsl #3]
  40b5bc:	orr	x2, x3, x2
  40b5c0:	str	x2, [x19, x1, lsl #3]
  40b5c4:	b	40b57c <error@@Base+0x93bc>
  40b5c8:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b5cc:	add	x1, x1, #0x210
  40b5d0:	mov	x0, x22
  40b5d4:	bl	4019f0 <strcmp@plt>
  40b5d8:	mov	w20, w0
  40b5dc:	cbnz	w0, 40b68c <error@@Base+0x94cc>
  40b5e0:	cbnz	x21, 40b5f8 <error@@Base+0x9438>
  40b5e4:	bl	401a00 <__ctype_b_loc@plt>
  40b5e8:	mov	x3, x0
  40b5ec:	mov	x0, #0x0                   	// #0
  40b5f0:	mov	x5, #0x1                   	// #1
  40b5f4:	b	40b64c <error@@Base+0x948c>
  40b5f8:	bl	401a00 <__ctype_b_loc@plt>
  40b5fc:	mov	x2, x0
  40b600:	mov	x0, #0x0                   	// #0
  40b604:	mov	x5, #0x1                   	// #1
  40b608:	b	40b618 <error@@Base+0x9458>
  40b60c:	add	x0, x0, #0x1
  40b610:	cmp	x0, #0x100
  40b614:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b618:	ldr	x1, [x2]
  40b61c:	ldrh	w1, [x1, x0, lsl #1]
  40b620:	tbz	w1, #0, 40b60c <error@@Base+0x944c>
  40b624:	ldrb	w1, [x21, x0]
  40b628:	ubfx	x4, x1, #6, #2
  40b62c:	lsl	x1, x5, x1
  40b630:	ldr	x3, [x19, x4, lsl #3]
  40b634:	orr	x1, x3, x1
  40b638:	str	x1, [x19, x4, lsl #3]
  40b63c:	b	40b60c <error@@Base+0x944c>
  40b640:	add	x0, x0, #0x1
  40b644:	cmp	x0, #0x100
  40b648:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b64c:	ldr	x1, [x3]
  40b650:	ldrh	w1, [x1, x0, lsl #1]
  40b654:	tbz	w1, #0, 40b640 <error@@Base+0x9480>
  40b658:	add	x1, x0, #0x3f
  40b65c:	cmp	x0, #0x0
  40b660:	csel	x1, x1, x0, lt  // lt = tstop
  40b664:	asr	x1, x1, #6
  40b668:	negs	x2, x0
  40b66c:	and	x4, x0, #0x3f
  40b670:	and	x2, x2, #0x3f
  40b674:	csneg	x2, x4, x2, mi  // mi = first
  40b678:	lsl	x2, x5, x2
  40b67c:	ldr	x4, [x19, x1, lsl #3]
  40b680:	orr	x2, x4, x2
  40b684:	str	x2, [x19, x1, lsl #3]
  40b688:	b	40b640 <error@@Base+0x9480>
  40b68c:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b690:	add	x1, x1, #0x218
  40b694:	mov	x0, x22
  40b698:	bl	4019f0 <strcmp@plt>
  40b69c:	mov	w20, w0
  40b6a0:	cbnz	w0, 40b750 <error@@Base+0x9590>
  40b6a4:	cbnz	x21, 40b6bc <error@@Base+0x94fc>
  40b6a8:	bl	401a00 <__ctype_b_loc@plt>
  40b6ac:	mov	x3, x0
  40b6b0:	mov	x0, #0x0                   	// #0
  40b6b4:	mov	x5, #0x1                   	// #1
  40b6b8:	b	40b710 <error@@Base+0x9550>
  40b6bc:	bl	401a00 <__ctype_b_loc@plt>
  40b6c0:	mov	x2, x0
  40b6c4:	mov	x0, #0x0                   	// #0
  40b6c8:	mov	x5, #0x1                   	// #1
  40b6cc:	b	40b6dc <error@@Base+0x951c>
  40b6d0:	add	x0, x0, #0x1
  40b6d4:	cmp	x0, #0x100
  40b6d8:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b6dc:	ldr	x1, [x2]
  40b6e0:	ldrsh	w1, [x1, x0, lsl #1]
  40b6e4:	tbz	w1, #31, 40b6d0 <error@@Base+0x9510>
  40b6e8:	ldrb	w1, [x21, x0]
  40b6ec:	ubfx	x4, x1, #6, #2
  40b6f0:	lsl	x1, x5, x1
  40b6f4:	ldr	x3, [x19, x4, lsl #3]
  40b6f8:	orr	x1, x3, x1
  40b6fc:	str	x1, [x19, x4, lsl #3]
  40b700:	b	40b6d0 <error@@Base+0x9510>
  40b704:	add	x0, x0, #0x1
  40b708:	cmp	x0, #0x100
  40b70c:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b710:	ldr	x1, [x3]
  40b714:	ldrsh	w1, [x1, x0, lsl #1]
  40b718:	tbz	w1, #31, 40b704 <error@@Base+0x9544>
  40b71c:	add	x1, x0, #0x3f
  40b720:	cmp	x0, #0x0
  40b724:	csel	x1, x1, x0, lt  // lt = tstop
  40b728:	asr	x1, x1, #6
  40b72c:	negs	x2, x0
  40b730:	and	x4, x0, #0x3f
  40b734:	and	x2, x2, #0x3f
  40b738:	csneg	x2, x4, x2, mi  // mi = first
  40b73c:	lsl	x2, x5, x2
  40b740:	ldr	x4, [x19, x1, lsl #3]
  40b744:	orr	x2, x4, x2
  40b748:	str	x2, [x19, x1, lsl #3]
  40b74c:	b	40b704 <error@@Base+0x9544>
  40b750:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b754:	add	x1, x1, #0x220
  40b758:	mov	x0, x22
  40b75c:	bl	4019f0 <strcmp@plt>
  40b760:	mov	w20, w0
  40b764:	cbnz	w0, 40b814 <error@@Base+0x9654>
  40b768:	cbnz	x21, 40b780 <error@@Base+0x95c0>
  40b76c:	bl	401a00 <__ctype_b_loc@plt>
  40b770:	mov	x3, x0
  40b774:	mov	x0, #0x0                   	// #0
  40b778:	mov	x5, #0x1                   	// #1
  40b77c:	b	40b7d4 <error@@Base+0x9614>
  40b780:	bl	401a00 <__ctype_b_loc@plt>
  40b784:	mov	x2, x0
  40b788:	mov	x0, #0x0                   	// #0
  40b78c:	mov	x5, #0x1                   	// #1
  40b790:	b	40b7a0 <error@@Base+0x95e0>
  40b794:	add	x0, x0, #0x1
  40b798:	cmp	x0, #0x100
  40b79c:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b7a0:	ldr	x1, [x2]
  40b7a4:	ldrh	w1, [x1, x0, lsl #1]
  40b7a8:	tbz	w1, #2, 40b794 <error@@Base+0x95d4>
  40b7ac:	ldrb	w1, [x21, x0]
  40b7b0:	ubfx	x4, x1, #6, #2
  40b7b4:	lsl	x1, x5, x1
  40b7b8:	ldr	x3, [x19, x4, lsl #3]
  40b7bc:	orr	x1, x3, x1
  40b7c0:	str	x1, [x19, x4, lsl #3]
  40b7c4:	b	40b794 <error@@Base+0x95d4>
  40b7c8:	add	x0, x0, #0x1
  40b7cc:	cmp	x0, #0x100
  40b7d0:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b7d4:	ldr	x1, [x3]
  40b7d8:	ldrh	w1, [x1, x0, lsl #1]
  40b7dc:	tbz	w1, #2, 40b7c8 <error@@Base+0x9608>
  40b7e0:	add	x1, x0, #0x3f
  40b7e4:	cmp	x0, #0x0
  40b7e8:	csel	x1, x1, x0, lt  // lt = tstop
  40b7ec:	asr	x1, x1, #6
  40b7f0:	negs	x2, x0
  40b7f4:	and	x4, x0, #0x3f
  40b7f8:	and	x2, x2, #0x3f
  40b7fc:	csneg	x2, x4, x2, mi  // mi = first
  40b800:	lsl	x2, x5, x2
  40b804:	ldr	x4, [x19, x1, lsl #3]
  40b808:	orr	x2, x4, x2
  40b80c:	str	x2, [x19, x1, lsl #3]
  40b810:	b	40b7c8 <error@@Base+0x9608>
  40b814:	adrp	x1, 415000 <error@@Base+0x12e40>
  40b818:	add	x1, x1, #0x228
  40b81c:	mov	x0, x22
  40b820:	bl	4019f0 <strcmp@plt>
  40b824:	mov	w20, w0
  40b828:	cbnz	w0, 40b8f4 <error@@Base+0x9734>
  40b82c:	cbnz	x21, 40b844 <error@@Base+0x9684>
  40b830:	bl	401a00 <__ctype_b_loc@plt>
  40b834:	mov	x3, x0
  40b838:	mov	x0, #0x0                   	// #0
  40b83c:	mov	x5, #0x1                   	// #1
  40b840:	b	40b898 <error@@Base+0x96d8>
  40b844:	bl	401a00 <__ctype_b_loc@plt>
  40b848:	mov	x2, x0
  40b84c:	mov	x0, #0x0                   	// #0
  40b850:	mov	x5, #0x1                   	// #1
  40b854:	b	40b864 <error@@Base+0x96a4>
  40b858:	add	x0, x0, #0x1
  40b85c:	cmp	x0, #0x100
  40b860:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b864:	ldr	x1, [x2]
  40b868:	ldrh	w1, [x1, x0, lsl #1]
  40b86c:	tbz	w1, #12, 40b858 <error@@Base+0x9698>
  40b870:	ldrb	w1, [x21, x0]
  40b874:	ubfx	x4, x1, #6, #2
  40b878:	lsl	x1, x5, x1
  40b87c:	ldr	x3, [x19, x4, lsl #3]
  40b880:	orr	x1, x3, x1
  40b884:	str	x1, [x19, x4, lsl #3]
  40b888:	b	40b858 <error@@Base+0x9698>
  40b88c:	add	x0, x0, #0x1
  40b890:	cmp	x0, #0x100
  40b894:	b.eq	40b8dc <error@@Base+0x971c>  // b.none
  40b898:	ldr	x1, [x3]
  40b89c:	ldrh	w1, [x1, x0, lsl #1]
  40b8a0:	tbz	w1, #12, 40b88c <error@@Base+0x96cc>
  40b8a4:	add	x1, x0, #0x3f
  40b8a8:	cmp	x0, #0x0
  40b8ac:	csel	x1, x1, x0, lt  // lt = tstop
  40b8b0:	asr	x1, x1, #6
  40b8b4:	negs	x2, x0
  40b8b8:	and	x4, x0, #0x3f
  40b8bc:	and	x2, x2, #0x3f
  40b8c0:	csneg	x2, x4, x2, mi  // mi = first
  40b8c4:	lsl	x2, x5, x2
  40b8c8:	ldr	x4, [x19, x1, lsl #3]
  40b8cc:	orr	x2, x4, x2
  40b8d0:	str	x2, [x19, x1, lsl #3]
  40b8d4:	b	40b88c <error@@Base+0x96cc>
  40b8d8:	mov	w20, #0xc                   	// #12
  40b8dc:	mov	w0, w20
  40b8e0:	ldp	x19, x20, [sp, #16]
  40b8e4:	ldp	x21, x22, [sp, #32]
  40b8e8:	ldp	x23, x24, [sp, #48]
  40b8ec:	ldp	x29, x30, [sp], #64
  40b8f0:	ret
  40b8f4:	mov	w20, #0x4                   	// #4
  40b8f8:	b	40b8dc <error@@Base+0x971c>
  40b8fc:	stp	x29, x30, [sp, #-112]!
  40b900:	mov	x29, sp
  40b904:	stp	x19, x20, [sp, #16]
  40b908:	stp	x21, x22, [sp, #32]
  40b90c:	stp	x23, x24, [sp, #48]
  40b910:	stp	x25, x26, [sp, #64]
  40b914:	mov	x21, x0
  40b918:	mov	x25, x1
  40b91c:	mov	x26, x2
  40b920:	mov	x20, x3
  40b924:	and	w24, w4, #0xff
  40b928:	mov	x23, x5
  40b92c:	str	xzr, [sp, #104]
  40b930:	mov	x1, #0x1                   	// #1
  40b934:	mov	x0, #0x20                  	// #32
  40b938:	bl	4018c0 <calloc@plt>
  40b93c:	mov	x19, x0
  40b940:	cbz	x0, 40ba98 <error@@Base+0x98d8>
  40b944:	mov	x1, #0x1                   	// #1
  40b948:	mov	x0, #0x50                  	// #80
  40b94c:	bl	4018c0 <calloc@plt>
  40b950:	mov	x22, x0
  40b954:	cbz	x0, 40baa8 <error@@Base+0x98e8>
  40b958:	ldrb	w0, [x0, #32]
  40b95c:	bfxil	w0, w24, #0, #1
  40b960:	strb	w0, [x22, #32]
  40b964:	mov	x5, #0x0                   	// #0
  40b968:	mov	x4, x26
  40b96c:	add	x3, sp, #0x68
  40b970:	mov	x2, x22
  40b974:	mov	x1, x19
  40b978:	mov	x0, x25
  40b97c:	bl	40aef4 <error@@Base+0x8d34>
  40b980:	mov	w25, w0
  40b984:	cbnz	w0, 40bac0 <error@@Base+0x9900>
  40b988:	ldrb	w1, [x20]
  40b98c:	mov	x3, #0x1                   	// #1
  40b990:	cbz	w1, 40b9b0 <error@@Base+0x97f0>
  40b994:	ubfx	x0, x1, #6, #2
  40b998:	lsl	x1, x3, x1
  40b99c:	ldr	x2, [x19, x0, lsl #3]
  40b9a0:	orr	x1, x2, x1
  40b9a4:	str	x1, [x19, x0, lsl #3]
  40b9a8:	ldrb	w1, [x20, #1]!
  40b9ac:	cbnz	w1, 40b994 <error@@Base+0x97d4>
  40b9b0:	cbz	w24, 40b9d0 <error@@Base+0x9810>
  40b9b4:	mov	x0, #0x0                   	// #0
  40b9b8:	ldr	x1, [x19, x0, lsl #3]
  40b9bc:	mvn	x1, x1
  40b9c0:	str	x1, [x19, x0, lsl #3]
  40b9c4:	add	x0, x0, #0x1
  40b9c8:	cmp	x0, #0x4
  40b9cc:	b.ne	40b9b8 <error@@Base+0x97f8>  // b.any
  40b9d0:	ldr	w0, [x21, #180]
  40b9d4:	cmp	w0, #0x1
  40b9d8:	b.le	40ba00 <error@@Base+0x9840>
  40b9dc:	ldr	x3, [x21, #120]
  40b9e0:	mov	x0, #0x0                   	// #0
  40b9e4:	ldr	x1, [x19, x0]
  40b9e8:	ldr	x2, [x3, x0]
  40b9ec:	and	x1, x1, x2
  40b9f0:	str	x1, [x19, x0]
  40b9f4:	add	x0, x0, #0x8
  40b9f8:	cmp	x0, #0x20
  40b9fc:	b.ne	40b9e4 <error@@Base+0x9824>  // b.any
  40ba00:	mov	w0, #0x3                   	// #3
  40ba04:	strb	w0, [sp, #96]
  40ba08:	str	x19, [sp, #88]
  40ba0c:	add	x3, sp, #0x58
  40ba10:	mov	x2, #0x0                   	// #0
  40ba14:	mov	x1, #0x0                   	// #0
  40ba18:	mov	x0, x21
  40ba1c:	bl	4075b4 <error@@Base+0x53f4>
  40ba20:	mov	x20, x0
  40ba24:	cbz	x0, 40bae8 <error@@Base+0x9928>
  40ba28:	ldr	w0, [x21, #180]
  40ba2c:	cmp	w0, #0x1
  40ba30:	b.le	40badc <error@@Base+0x991c>
  40ba34:	mov	w0, #0x6                   	// #6
  40ba38:	strb	w0, [sp, #96]
  40ba3c:	str	x22, [sp, #88]
  40ba40:	ldrb	w0, [x21, #176]
  40ba44:	orr	w0, w0, #0x2
  40ba48:	strb	w0, [x21, #176]
  40ba4c:	add	x3, sp, #0x58
  40ba50:	mov	x2, #0x0                   	// #0
  40ba54:	mov	x1, #0x0                   	// #0
  40ba58:	mov	x0, x21
  40ba5c:	bl	4075b4 <error@@Base+0x53f4>
  40ba60:	mov	x2, x0
  40ba64:	cbz	x0, 40bae8 <error@@Base+0x9928>
  40ba68:	mov	w3, #0xa                   	// #10
  40ba6c:	mov	x1, x20
  40ba70:	mov	x0, x21
  40ba74:	bl	407720 <error@@Base+0x5560>
  40ba78:	mov	x20, x0
  40ba7c:	mov	x0, x20
  40ba80:	ldp	x19, x20, [sp, #16]
  40ba84:	ldp	x21, x22, [sp, #32]
  40ba88:	ldp	x23, x24, [sp, #48]
  40ba8c:	ldp	x25, x26, [sp, #64]
  40ba90:	ldp	x29, x30, [sp], #112
  40ba94:	ret
  40ba98:	mov	w0, #0xc                   	// #12
  40ba9c:	str	w0, [x23]
  40baa0:	mov	x20, x19
  40baa4:	b	40ba7c <error@@Base+0x98bc>
  40baa8:	mov	x0, x19
  40baac:	bl	401a20 <free@plt>
  40bab0:	mov	w0, #0xc                   	// #12
  40bab4:	str	w0, [x23]
  40bab8:	mov	x20, x22
  40babc:	b	40ba7c <error@@Base+0x98bc>
  40bac0:	mov	x0, x19
  40bac4:	bl	401a20 <free@plt>
  40bac8:	mov	x0, x22
  40bacc:	bl	4098dc <error@@Base+0x771c>
  40bad0:	str	w25, [x23]
  40bad4:	mov	x20, #0x0                   	// #0
  40bad8:	b	40ba7c <error@@Base+0x98bc>
  40badc:	mov	x0, x22
  40bae0:	bl	4098dc <error@@Base+0x771c>
  40bae4:	b	40ba7c <error@@Base+0x98bc>
  40bae8:	mov	x0, x19
  40baec:	bl	401a20 <free@plt>
  40baf0:	mov	x0, x22
  40baf4:	bl	4098dc <error@@Base+0x771c>
  40baf8:	mov	w0, #0xc                   	// #12
  40bafc:	str	w0, [x23]
  40bb00:	mov	x20, #0x0                   	// #0
  40bb04:	b	40ba7c <error@@Base+0x98bc>
  40bb08:	stp	x29, x30, [sp, #-384]!
  40bb0c:	mov	x29, sp
  40bb10:	stp	x21, x22, [sp, #32]
  40bb14:	stp	x23, x24, [sp, #48]
  40bb18:	stp	x25, x26, [sp, #64]
  40bb1c:	stp	x27, x28, [sp, #80]
  40bb20:	str	x0, [sp, #104]
  40bb24:	mov	x28, x1
  40bb28:	mov	x22, x2
  40bb2c:	ldr	x26, [x0]
  40bb30:	ldr	w0, [x26, #180]
  40bb34:	mov	w24, #0x0                   	// #0
  40bb38:	cmp	w0, #0x1
  40bb3c:	b.eq	40bb5c <error@@Base+0x999c>  // b.none
  40bb40:	ldr	x0, [x28, #16]
  40bb44:	cmp	x0, #0x0
  40bb48:	b.le	40be90 <error@@Base+0x9cd0>
  40bb4c:	stp	x19, x20, [sp, #16]
  40bb50:	mov	x25, #0x0                   	// #0
  40bb54:	mov	w23, #0x1                   	// #1
  40bb58:	b	40bbb0 <error@@Base+0x99f0>
  40bb5c:	ldr	x0, [sp, #104]
  40bb60:	ldr	x24, [x0, #24]
  40bb64:	ubfx	w24, w24, #22, #1
  40bb68:	b	40bb40 <error@@Base+0x9980>
  40bb6c:	ldrb	w20, [x1, x27]
  40bb70:	strb	w23, [x22, x20]
  40bb74:	cbz	w24, 40bb88 <error@@Base+0x99c8>
  40bb78:	bl	4017e0 <__ctype_tolower_loc@plt>
  40bb7c:	ldr	x0, [x0]
  40bb80:	ldrsw	x0, [x0, x20, lsl #2]
  40bb84:	strb	w23, [x22, x0]
  40bb88:	ldr	x0, [sp, #104]
  40bb8c:	ldr	x0, [x0, #24]
  40bb90:	tbz	w0, #22, 40bba0 <error@@Base+0x99e0>
  40bb94:	ldr	w0, [x26, #180]
  40bb98:	cmp	w0, #0x1
  40bb9c:	b.gt	40bc18 <error@@Base+0x9a58>
  40bba0:	add	x25, x25, #0x1
  40bba4:	ldr	x0, [x28, #16]
  40bba8:	cmp	x0, x25
  40bbac:	b.le	40be8c <error@@Base+0x9ccc>
  40bbb0:	ldr	x0, [x28, #24]
  40bbb4:	ldr	x19, [x0, x25, lsl #3]
  40bbb8:	lsl	x27, x19, #4
  40bbbc:	ldr	x1, [x26]
  40bbc0:	add	x0, x1, x27
  40bbc4:	ldrb	w0, [x0, #8]
  40bbc8:	mov	w20, w0
  40bbcc:	cmp	w0, #0x1
  40bbd0:	b.eq	40bb6c <error@@Base+0x99ac>  // b.none
  40bbd4:	cmp	w0, #0x3
  40bbd8:	b.eq	40bcd8 <error@@Base+0x9b18>  // b.none
  40bbdc:	cmp	w0, #0x6
  40bbe0:	b.eq	40bd54 <error@@Base+0x9b94>  // b.none
  40bbe4:	and	w1, w0, #0xfffffffd
  40bbe8:	and	w1, w1, #0xff
  40bbec:	cmp	w1, #0x5
  40bbf0:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  40bbf4:	b.ne	40bba0 <error@@Base+0x99e0>  // b.any
  40bbf8:	mov	x2, #0x100                 	// #256
  40bbfc:	mov	w1, #0x1                   	// #1
  40bc00:	mov	x0, x22
  40bc04:	bl	4018b0 <memset@plt>
  40bc08:	cmp	w20, #0x2
  40bc0c:	b.eq	40be74 <error@@Base+0x9cb4>  // b.none
  40bc10:	ldp	x19, x20, [sp, #16]
  40bc14:	b	40be90 <error@@Base+0x9cd0>
  40bc18:	ldr	x0, [x26]
  40bc1c:	ldrb	w0, [x0, x27]
  40bc20:	strb	w0, [sp, #128]
  40bc24:	add	x19, x19, #0x1
  40bc28:	ldr	x0, [x26, #16]
  40bc2c:	add	x3, sp, #0x81
  40bc30:	cmp	x19, x0
  40bc34:	b.cs	40bcd0 <error@@Base+0x9b10>  // b.hs, b.nlast
  40bc38:	mov	w5, #0xff                  	// #255
  40bc3c:	movk	w5, #0x20, lsl #16
  40bc40:	mov	w4, #0x1                   	// #1
  40bc44:	movk	w4, #0x20, lsl #16
  40bc48:	lsl	x1, x19, #4
  40bc4c:	ldr	x2, [x26]
  40bc50:	add	x0, x2, x1
  40bc54:	ldr	w0, [x0, #8]
  40bc58:	and	w0, w0, w5
  40bc5c:	cmp	w0, w4
  40bc60:	b.ne	40bc7c <error@@Base+0x9abc>  // b.any
  40bc64:	ldrb	w0, [x2, x1]
  40bc68:	strb	w0, [x3], #1
  40bc6c:	add	x19, x19, #0x1
  40bc70:	ldr	x0, [x26, #16]
  40bc74:	cmp	x0, x19
  40bc78:	b.hi	40bc48 <error@@Base+0x9a88>  // b.pmore
  40bc7c:	str	xzr, [sp, #120]
  40bc80:	add	x0, sp, #0x80
  40bc84:	sub	x19, x3, x0
  40bc88:	add	x3, sp, #0x78
  40bc8c:	mov	x2, x19
  40bc90:	mov	x1, x0
  40bc94:	add	x0, sp, #0x74
  40bc98:	bl	4067f0 <error@@Base+0x4630>
  40bc9c:	cmp	x19, x0
  40bca0:	b.ne	40bba0 <error@@Base+0x99e0>  // b.any
  40bca4:	ldr	w0, [sp, #116]
  40bca8:	bl	401b40 <towlower@plt>
  40bcac:	add	x2, sp, #0x78
  40bcb0:	mov	w1, w0
  40bcb4:	add	x0, sp, #0x80
  40bcb8:	bl	401b70 <wcrtomb@plt>
  40bcbc:	cmn	x0, #0x1
  40bcc0:	b.eq	40bba0 <error@@Base+0x99e0>  // b.none
  40bcc4:	ldrb	w0, [sp, #128]
  40bcc8:	strb	w23, [x22, x0]
  40bccc:	b	40bba0 <error@@Base+0x99e0>
  40bcd0:	add	x3, sp, #0x81
  40bcd4:	b	40bc7c <error@@Base+0x9abc>
  40bcd8:	str	xzr, [sp, #96]
  40bcdc:	b	40bd38 <error@@Base+0x9b78>
  40bce0:	strb	w23, [x22, w2, sxtw]
  40bce4:	add	w20, w20, #0x1
  40bce8:	add	x19, x19, #0x1
  40bcec:	cmp	w20, #0x40
  40bcf0:	b.eq	40bd24 <error@@Base+0x9b64>  // b.none
  40bcf4:	mov	w2, w19
  40bcf8:	lsr	x0, x21, x20
  40bcfc:	tbz	w0, #0, 40bce4 <error@@Base+0x9b24>
  40bd00:	strb	w23, [x22, x19]
  40bd04:	cbz	w24, 40bce4 <error@@Base+0x9b24>
  40bd08:	add	w1, w19, #0x80
  40bd0c:	cmp	w1, #0x17f
  40bd10:	b.hi	40bce0 <error@@Base+0x9b20>  // b.pmore
  40bd14:	bl	4017e0 <__ctype_tolower_loc@plt>
  40bd18:	ldr	x0, [x0]
  40bd1c:	ldr	w2, [x0, x19, lsl #2]
  40bd20:	b	40bce0 <error@@Base+0x9b20>
  40bd24:	ldr	x0, [sp, #96]
  40bd28:	add	x0, x0, #0x8
  40bd2c:	str	x0, [sp, #96]
  40bd30:	cmp	x0, #0x20
  40bd34:	b.eq	40bba0 <error@@Base+0x99e0>  // b.none
  40bd38:	ldr	x0, [x26]
  40bd3c:	ldr	x0, [x0, x27]
  40bd40:	ldr	x1, [sp, #96]
  40bd44:	ldr	x21, [x0, x1]
  40bd48:	lsl	x19, x1, #3
  40bd4c:	mov	w20, #0x0                   	// #0
  40bd50:	b	40bcf4 <error@@Base+0x9b34>
  40bd54:	ldr	x20, [x1, x27]
  40bd58:	ldr	w0, [x26, #180]
  40bd5c:	cmp	w0, #0x1
  40bd60:	b.le	40bd88 <error@@Base+0x9bc8>
  40bd64:	ldr	x0, [x20, #72]
  40bd68:	cbnz	x0, 40bd7c <error@@Base+0x9bbc>
  40bd6c:	ldrb	w0, [x20, #32]
  40bd70:	tbnz	w0, #0, 40bd7c <error@@Base+0x9bbc>
  40bd74:	ldr	x0, [x20, #64]
  40bd78:	cbz	x0, 40bd88 <error@@Base+0x9bc8>
  40bd7c:	strb	wzr, [sp, #120]
  40bd80:	mov	x19, #0x1                   	// #1
  40bd84:	b	40bdb0 <error@@Base+0x9bf0>
  40bd88:	ldr	x0, [x20, #40]
  40bd8c:	mov	x19, #0x0                   	// #0
  40bd90:	cmp	x0, #0x0
  40bd94:	b.gt	40bdec <error@@Base+0x9c2c>
  40bd98:	b	40bba0 <error@@Base+0x99e0>
  40bd9c:	ldrb	w0, [sp, #120]
  40bda0:	add	w0, w0, #0x1
  40bda4:	and	w0, w0, #0xff
  40bda8:	strb	w0, [sp, #120]
  40bdac:	cbz	w0, 40bba0 <error@@Base+0x99e0>
  40bdb0:	str	xzr, [sp, #128]
  40bdb4:	add	x3, sp, #0x80
  40bdb8:	mov	x2, x19
  40bdbc:	add	x1, sp, #0x78
  40bdc0:	mov	x0, #0x0                   	// #0
  40bdc4:	bl	4067f0 <error@@Base+0x4630>
  40bdc8:	cmn	x0, #0x2
  40bdcc:	b.ne	40bd9c <error@@Base+0x9bdc>  // b.any
  40bdd0:	ldrb	w0, [sp, #120]
  40bdd4:	strb	w23, [x22, x0]
  40bdd8:	b	40bd9c <error@@Base+0x9bdc>
  40bddc:	add	x19, x19, #0x1
  40bde0:	ldr	x0, [x20, #40]
  40bde4:	cmp	x0, x19
  40bde8:	b.le	40bba0 <error@@Base+0x99e0>
  40bdec:	str	xzr, [sp, #120]
  40bdf0:	lsl	x27, x19, #2
  40bdf4:	ldr	x0, [x20]
  40bdf8:	add	x2, sp, #0x78
  40bdfc:	ldr	w1, [x0, x19, lsl #2]
  40be00:	add	x0, sp, #0x80
  40be04:	bl	401b70 <wcrtomb@plt>
  40be08:	cmn	x0, #0x1
  40be0c:	b.eq	40be2c <error@@Base+0x9c6c>  // b.none
  40be10:	ldrb	w21, [sp, #128]
  40be14:	strb	w23, [x22, x21]
  40be18:	cbz	w24, 40be2c <error@@Base+0x9c6c>
  40be1c:	bl	4017e0 <__ctype_tolower_loc@plt>
  40be20:	ldr	x0, [x0]
  40be24:	ldrsw	x0, [x0, x21, lsl #2]
  40be28:	strb	w23, [x22, x0]
  40be2c:	ldr	x0, [sp, #104]
  40be30:	ldr	x0, [x0, #24]
  40be34:	tbz	w0, #22, 40bddc <error@@Base+0x9c1c>
  40be38:	ldr	w0, [x26, #180]
  40be3c:	cmp	w0, #0x1
  40be40:	b.le	40bddc <error@@Base+0x9c1c>
  40be44:	ldr	x0, [x20]
  40be48:	ldr	w0, [x0, x27]
  40be4c:	bl	401b40 <towlower@plt>
  40be50:	add	x2, sp, #0x78
  40be54:	mov	w1, w0
  40be58:	add	x0, sp, #0x80
  40be5c:	bl	401b70 <wcrtomb@plt>
  40be60:	cmn	x0, #0x1
  40be64:	b.eq	40bddc <error@@Base+0x9c1c>  // b.none
  40be68:	ldrb	w0, [sp, #128]
  40be6c:	strb	w23, [x22, x0]
  40be70:	b	40bddc <error@@Base+0x9c1c>
  40be74:	ldr	x1, [sp, #104]
  40be78:	ldrb	w0, [x1, #56]
  40be7c:	orr	w0, w0, #0x1
  40be80:	strb	w0, [x1, #56]
  40be84:	ldp	x19, x20, [sp, #16]
  40be88:	b	40be90 <error@@Base+0x9cd0>
  40be8c:	ldp	x19, x20, [sp, #16]
  40be90:	ldp	x21, x22, [sp, #32]
  40be94:	ldp	x23, x24, [sp, #48]
  40be98:	ldp	x25, x26, [sp, #64]
  40be9c:	ldp	x27, x28, [sp, #80]
  40bea0:	ldp	x29, x30, [sp], #384
  40bea4:	ret
  40bea8:	stp	x29, x30, [sp, #-128]!
  40beac:	mov	x29, sp
  40beb0:	stp	x19, x20, [sp, #16]
  40beb4:	stp	x21, x22, [sp, #32]
  40beb8:	mov	x19, x0
  40bebc:	mov	x21, x1
  40bec0:	mov	w22, w2
  40bec4:	ldr	x20, [x0, #40]
  40bec8:	cmp	x20, x1
  40becc:	b.le	40bfd0 <error@@Base+0x9e10>
  40bed0:	ldr	w0, [x0, #144]
  40bed4:	cmp	w0, #0x1
  40bed8:	b.gt	40bfd8 <error@@Base+0x9e18>
  40bedc:	ldr	x0, [x19, #80]
  40bee0:	str	x0, [x19, #88]
  40bee4:	ldr	x0, [x19, #96]
  40bee8:	str	x0, [x19, #104]
  40beec:	str	xzr, [x19, #48]
  40bef0:	str	xzr, [x19, #40]
  40bef4:	str	xzr, [x19, #56]
  40bef8:	strb	wzr, [x19, #140]
  40befc:	tst	x22, #0x1
  40bf00:	mov	w0, #0x4                   	// #4
  40bf04:	mov	w1, #0x6                   	// #6
  40bf08:	csel	w0, w0, w1, ne  // ne = any
  40bf0c:	str	w0, [x19, #112]
  40bf10:	ldrb	w0, [x19, #139]
  40bf14:	mov	x20, x21
  40bf18:	cbnz	w0, 40bf24 <error@@Base+0x9d64>
  40bf1c:	ldr	x0, [x19]
  40bf20:	str	x0, [x19, #8]
  40bf24:	cbz	x20, 40bf90 <error@@Base+0x9dd0>
  40bf28:	ldr	x0, [x19, #56]
  40bf2c:	cmp	x0, x20
  40bf30:	b.le	40c1e4 <error@@Base+0xa024>
  40bf34:	ldrb	w0, [x19, #140]
  40bf38:	cbnz	w0, 40bfe0 <error@@Base+0x9e20>
  40bf3c:	mov	w2, w22
  40bf40:	sub	x1, x20, #0x1
  40bf44:	mov	x0, x19
  40bf48:	bl	408df4 <error@@Base+0x6c34>
  40bf4c:	str	w0, [x19, #112]
  40bf50:	ldr	w0, [x19, #144]
  40bf54:	cmp	w0, #0x1
  40bf58:	b.gt	40c1b0 <error@@Base+0x9ff0>
  40bf5c:	ldrb	w0, [x19, #139]
  40bf60:	cbnz	w0, 40c1cc <error@@Base+0xa00c>
  40bf64:	ldr	x0, [x19, #48]
  40bf68:	sub	x0, x0, x20
  40bf6c:	str	x0, [x19, #48]
  40bf70:	ldr	x0, [x19, #56]
  40bf74:	sub	x0, x0, x20
  40bf78:	str	x0, [x19, #56]
  40bf7c:	ldrb	w0, [x19, #139]
  40bf80:	cbnz	w0, 40bf90 <error@@Base+0x9dd0>
  40bf84:	ldr	x0, [x19, #8]
  40bf88:	add	x0, x0, x20
  40bf8c:	str	x0, [x19, #8]
  40bf90:	str	x21, [x19, #40]
  40bf94:	ldr	x0, [x19, #88]
  40bf98:	sub	x0, x0, x20
  40bf9c:	str	x0, [x19, #88]
  40bfa0:	ldr	x1, [x19, #104]
  40bfa4:	sub	x20, x1, x20
  40bfa8:	str	x20, [x19, #104]
  40bfac:	ldr	w1, [x19, #144]
  40bfb0:	cmp	w1, #0x1
  40bfb4:	b.le	40c4f8 <error@@Base+0xa338>
  40bfb8:	ldrb	w0, [x19, #136]
  40bfbc:	cbz	w0, 40c4ec <error@@Base+0xa32c>
  40bfc0:	mov	x0, x19
  40bfc4:	bl	4080b4 <error@@Base+0x5ef4>
  40bfc8:	cbz	w0, 40c504 <error@@Base+0xa344>
  40bfcc:	b	40c50c <error@@Base+0xa34c>
  40bfd0:	sub	x20, x1, x20
  40bfd4:	b	40bf24 <error@@Base+0x9d64>
  40bfd8:	str	xzr, [x19, #32]
  40bfdc:	b	40bedc <error@@Base+0x9d1c>
  40bfe0:	stp	x23, x24, [sp, #48]
  40bfe4:	stp	x25, x26, [sp, #64]
  40bfe8:	ldr	x25, [x19, #48]
  40bfec:	ldr	x24, [x19, #24]
  40bff0:	mov	x1, x25
  40bff4:	mov	x2, #0x0                   	// #0
  40bff8:	b	40c008 <error@@Base+0x9e48>
  40bffc:	mov	x1, x23
  40c000:	cmp	x2, x1
  40c004:	b.ge	40c02c <error@@Base+0x9e6c>  // b.tcont
  40c008:	add	x23, x2, x1
  40c00c:	add	x23, x23, x23, lsr #63
  40c010:	asr	x23, x23, #1
  40c014:	ldr	x0, [x24, x23, lsl #3]
  40c018:	cmp	x0, x20
  40c01c:	b.gt	40bffc <error@@Base+0x9e3c>
  40c020:	b.ge	40c034 <error@@Base+0x9e74>  // b.tcont
  40c024:	add	x2, x23, #0x1
  40c028:	b	40c000 <error@@Base+0x9e40>
  40c02c:	cmp	x0, x20
  40c030:	cinc	x23, x23, lt  // lt = tstop
  40c034:	mov	w2, w22
  40c038:	sub	x1, x23, #0x1
  40c03c:	mov	x0, x19
  40c040:	bl	408df4 <error@@Base+0x6c34>
  40c044:	str	w0, [x19, #112]
  40c048:	cmp	x20, x25
  40c04c:	ccmp	x20, x23, #0x0, lt  // lt = tstop
  40c050:	b.eq	40c0d4 <error@@Base+0x9f14>  // b.none
  40c054:	ldr	x0, [x19, #80]
  40c058:	sub	x0, x0, x21
  40c05c:	add	x0, x0, x20
  40c060:	str	x0, [x19, #88]
  40c064:	ldr	x0, [x19, #96]
  40c068:	sub	x0, x0, x21
  40c06c:	add	x0, x0, x20
  40c070:	str	x0, [x19, #104]
  40c074:	strb	wzr, [x19, #140]
  40c078:	sub	x1, x24, #0x8
  40c07c:	cmp	x23, #0x0
  40c080:	b.le	40c098 <error@@Base+0x9ed8>
  40c084:	ldr	x0, [x1, x23, lsl #3]
  40c088:	cmp	x0, x20
  40c08c:	b.ne	40c098 <error@@Base+0x9ed8>  // b.any
  40c090:	subs	x23, x23, #0x1
  40c094:	b.ne	40c084 <error@@Base+0x9ec4>  // b.any
  40c098:	cmp	x23, x25
  40c09c:	b.ge	40c160 <error@@Base+0x9fa0>  // b.tcont
  40c0a0:	ldr	x1, [x19, #16]
  40c0a4:	ldr	w0, [x1, x23, lsl #2]
  40c0a8:	cmn	w0, #0x1
  40c0ac:	b.ne	40c160 <error@@Base+0x9fa0>  // b.any
  40c0b0:	add	x23, x23, #0x1
  40c0b4:	cmp	x25, x23
  40c0b8:	b.ne	40c0a4 <error@@Base+0x9ee4>  // b.any
  40c0bc:	str	xzr, [x19, #48]
  40c0c0:	ldr	x0, [x19, #48]
  40c0c4:	str	x0, [x19, #56]
  40c0c8:	ldp	x23, x24, [sp, #48]
  40c0cc:	ldp	x25, x26, [sp, #64]
  40c0d0:	b	40bf7c <error@@Base+0x9dbc>
  40c0d4:	ldr	x0, [x24, x23, lsl #3]
  40c0d8:	cmp	x0, x20
  40c0dc:	b.ne	40c054 <error@@Base+0x9e94>  // b.any
  40c0e0:	ldr	x0, [x19, #16]
  40c0e4:	sub	x2, x25, x20
  40c0e8:	lsl	x2, x2, #2
  40c0ec:	add	x1, x0, x20, lsl #2
  40c0f0:	bl	401720 <memmove@plt>
  40c0f4:	ldr	x0, [x19, #8]
  40c0f8:	ldr	x2, [x19, #48]
  40c0fc:	sub	x2, x2, x20
  40c100:	add	x1, x0, x20
  40c104:	bl	401720 <memmove@plt>
  40c108:	ldr	x0, [x19, #48]
  40c10c:	sub	x0, x0, x20
  40c110:	str	x0, [x19, #48]
  40c114:	ldr	x1, [x19, #56]
  40c118:	sub	x1, x1, x20
  40c11c:	str	x1, [x19, #56]
  40c120:	cmp	x0, #0x0
  40c124:	b.le	40c4e0 <error@@Base+0xa320>
  40c128:	lsl	x2, x20, #3
  40c12c:	mov	x0, #0x0                   	// #0
  40c130:	ldr	x3, [x19, #24]
  40c134:	ldr	x1, [x3, x2]
  40c138:	sub	x1, x1, x20
  40c13c:	str	x1, [x3, x0, lsl #3]
  40c140:	add	x0, x0, #0x1
  40c144:	add	x2, x2, #0x8
  40c148:	ldr	x1, [x19, #48]
  40c14c:	cmp	x1, x0
  40c150:	b.gt	40c130 <error@@Base+0x9f70>
  40c154:	ldp	x23, x24, [sp, #48]
  40c158:	ldp	x25, x26, [sp, #64]
  40c15c:	b	40bf7c <error@@Base+0x9dbc>
  40c160:	cmp	x23, x25
  40c164:	b.eq	40c0bc <error@@Base+0x9efc>  // b.none
  40c168:	ldr	x2, [x24, x23, lsl #3]
  40c16c:	sub	x2, x2, x20
  40c170:	str	x2, [x19, #48]
  40c174:	cbz	x2, 40c0c0 <error@@Base+0x9f00>
  40c178:	cmp	x2, #0x0
  40c17c:	b.le	40c1a0 <error@@Base+0x9fe0>
  40c180:	mov	x0, #0x0                   	// #0
  40c184:	mov	w3, #0xffffffff            	// #-1
  40c188:	ldr	x1, [x19, #16]
  40c18c:	str	w3, [x1, x0, lsl #2]
  40c190:	add	x0, x0, #0x1
  40c194:	ldr	x2, [x19, #48]
  40c198:	cmp	x2, x0
  40c19c:	b.gt	40c188 <error@@Base+0x9fc8>
  40c1a0:	mov	w1, #0xff                  	// #255
  40c1a4:	ldr	x0, [x19, #8]
  40c1a8:	bl	4018b0 <memset@plt>
  40c1ac:	b	40c0c0 <error@@Base+0x9f00>
  40c1b0:	ldr	x0, [x19, #16]
  40c1b4:	ldr	x2, [x19, #48]
  40c1b8:	sub	x2, x2, x20
  40c1bc:	lsl	x2, x2, #2
  40c1c0:	add	x1, x0, x20, lsl #2
  40c1c4:	bl	401720 <memmove@plt>
  40c1c8:	b	40bf5c <error@@Base+0x9d9c>
  40c1cc:	ldr	x0, [x19, #8]
  40c1d0:	ldr	x2, [x19, #48]
  40c1d4:	sub	x2, x2, x20
  40c1d8:	add	x1, x0, x20
  40c1dc:	bl	401720 <memmove@plt>
  40c1e0:	b	40bf64 <error@@Base+0x9da4>
  40c1e4:	stp	x25, x26, [sp, #64]
  40c1e8:	ldr	x26, [x19, #48]
  40c1ec:	ldrb	w0, [x19, #140]
  40c1f0:	cbnz	w0, 40c2e8 <error@@Base+0xa128>
  40c1f4:	str	xzr, [x19, #48]
  40c1f8:	ldr	w0, [x19, #144]
  40c1fc:	cmp	w0, #0x1
  40c200:	b.le	40c474 <error@@Base+0xa2b4>
  40c204:	stp	x23, x24, [sp, #48]
  40c208:	ldrb	w1, [x19, #137]
  40c20c:	cbz	w1, 40c25c <error@@Base+0xa09c>
  40c210:	ldr	x1, [x19]
  40c214:	ldr	x24, [x19, #40]
  40c218:	add	x24, x1, x24
  40c21c:	sub	x0, x20, w0, sxtw
  40c220:	add	x0, x24, x0
  40c224:	cmp	x1, x0
  40c228:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40c22c:	mov	x25, x20
  40c230:	sub	x23, x20, #0x1
  40c234:	add	x23, x24, x23
  40c238:	cmp	x1, x23
  40c23c:	b.hi	40c25c <error@@Base+0xa09c>  // b.pmore
  40c240:	ldrb	w0, [x23]
  40c244:	and	w0, w0, #0xc0
  40c248:	cmp	w0, #0x80
  40c24c:	b.ne	40c310 <error@@Base+0xa150>  // b.any
  40c250:	sub	x23, x23, #0x1
  40c254:	cmp	x1, x23
  40c258:	b.ls	40c240 <error@@Base+0xa080>  // b.plast
  40c25c:	ldr	x0, [x19, #40]
  40c260:	ldr	x1, [x19, #56]
  40c264:	add	x0, x0, x1
  40c268:	cmp	x21, x0
  40c26c:	b.le	40c544 <error@@Base+0xa384>
  40c270:	stp	x27, x28, [sp, #80]
  40c274:	add	x27, x19, #0x20
  40c278:	ldr	x23, [x19, #80]
  40c27c:	sub	x23, x23, x0
  40c280:	ldr	x28, [x19, #32]
  40c284:	mov	x25, x0
  40c288:	ldr	x1, [x19]
  40c28c:	mov	x3, x27
  40c290:	mov	x2, x23
  40c294:	add	x1, x1, x0
  40c298:	add	x0, sp, #0x78
  40c29c:	bl	4067f0 <error@@Base+0x4630>
  40c2a0:	sub	x1, x0, #0x1
  40c2a4:	cmn	x1, #0x4
  40c2a8:	b.hi	40c3d8 <error@@Base+0xa218>  // b.pmore
  40c2ac:	ldr	w24, [sp, #120]
  40c2b0:	add	x0, x25, x0
  40c2b4:	cmp	x21, x0
  40c2b8:	b.gt	40c278 <error@@Base+0xa0b8>
  40c2bc:	sub	x0, x0, x21
  40c2c0:	str	x0, [x19, #48]
  40c2c4:	cmn	w24, #0x1
  40c2c8:	b.ne	40c3fc <error@@Base+0xa23c>  // b.any
  40c2cc:	ldp	x27, x28, [sp, #80]
  40c2d0:	mov	w2, w22
  40c2d4:	sub	x1, x26, #0x1
  40c2d8:	mov	x0, x19
  40c2dc:	bl	408df4 <error@@Base+0x6c34>
  40c2e0:	str	w0, [x19, #112]
  40c2e4:	b	40c37c <error@@Base+0xa1bc>
  40c2e8:	ldr	x0, [x19, #80]
  40c2ec:	sub	x0, x0, x21
  40c2f0:	add	x0, x0, x20
  40c2f4:	str	x0, [x19, #88]
  40c2f8:	ldr	x0, [x19, #96]
  40c2fc:	sub	x0, x0, x21
  40c300:	add	x0, x0, x20
  40c304:	str	x0, [x19, #104]
  40c308:	strb	wzr, [x19, #140]
  40c30c:	b	40c1f4 <error@@Base+0xa034>
  40c310:	ldr	x2, [x19, #88]
  40c314:	add	x2, x24, x2
  40c318:	sub	x2, x2, x23
  40c31c:	ldr	x3, [x19, #120]
  40c320:	mov	x1, x23
  40c324:	cbnz	x3, 40c398 <error@@Base+0xa1d8>
  40c328:	str	xzr, [sp, #120]
  40c32c:	add	x3, sp, #0x78
  40c330:	add	x0, sp, #0x6c
  40c334:	bl	4067f0 <error@@Base+0x4630>
  40c338:	add	x24, x24, x25
  40c33c:	sub	x23, x24, x23
  40c340:	cmp	x23, x0
  40c344:	ccmn	x0, #0x3, #0x2, ls  // ls = plast
  40c348:	b.hi	40c25c <error@@Base+0xa09c>  // b.pmore
  40c34c:	str	xzr, [x19, #32]
  40c350:	sub	x23, x0, x23
  40c354:	str	x23, [x19, #48]
  40c358:	ldr	w24, [sp, #108]
  40c35c:	cmn	w24, #0x1
  40c360:	b.eq	40c25c <error@@Base+0xa09c>  // b.none
  40c364:	ldrb	w0, [x19, #142]
  40c368:	cbnz	w0, 40c404 <error@@Base+0xa244>
  40c36c:	mov	w1, #0x0                   	// #0
  40c370:	cmp	w24, #0xa
  40c374:	b.eq	40c420 <error@@Base+0xa260>  // b.none
  40c378:	str	w1, [x19, #112]
  40c37c:	ldr	x2, [x19, #48]
  40c380:	cbnz	x2, 40c434 <error@@Base+0xa274>
  40c384:	ldr	x0, [x19, #48]
  40c388:	str	x0, [x19, #56]
  40c38c:	ldp	x23, x24, [sp, #48]
  40c390:	ldp	x25, x26, [sp, #64]
  40c394:	b	40bf7c <error@@Base+0x9dbc>
  40c398:	cmp	x2, #0x6
  40c39c:	mov	x0, #0x6                   	// #6
  40c3a0:	csel	x0, x2, x0, le
  40c3a4:	subs	w0, w0, #0x1
  40c3a8:	b.mi	40c3d0 <error@@Base+0xa210>  // b.first
  40c3ac:	sxtw	x0, w0
  40c3b0:	add	x4, sp, #0x70
  40c3b4:	ldrb	w1, [x23, x0]
  40c3b8:	ldrb	w1, [x3, x1]
  40c3bc:	strb	w1, [x0, x4]
  40c3c0:	sub	x0, x0, #0x1
  40c3c4:	tbz	w0, #31, 40c3b4 <error@@Base+0xa1f4>
  40c3c8:	add	x1, sp, #0x70
  40c3cc:	b	40c328 <error@@Base+0xa168>
  40c3d0:	add	x1, sp, #0x70
  40c3d4:	b	40c328 <error@@Base+0xa168>
  40c3d8:	cmp	x0, #0x0
  40c3dc:	mov	w24, #0x0                   	// #0
  40c3e0:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  40c3e4:	b.eq	40c3f0 <error@@Base+0xa230>  // b.none
  40c3e8:	ldr	x0, [x19]
  40c3ec:	ldrb	w24, [x0, x25]
  40c3f0:	str	x28, [x19, #32]
  40c3f4:	mov	x0, #0x1                   	// #1
  40c3f8:	b	40c2b0 <error@@Base+0xa0f0>
  40c3fc:	ldp	x27, x28, [sp, #80]
  40c400:	b	40c364 <error@@Base+0xa1a4>
  40c404:	mov	w0, w24
  40c408:	bl	401aa0 <iswalnum@plt>
  40c40c:	cmp	w24, #0x5f
  40c410:	mov	w1, #0x1                   	// #1
  40c414:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40c418:	b.ne	40c378 <error@@Base+0xa1b8>  // b.any
  40c41c:	b	40c36c <error@@Base+0xa1ac>
  40c420:	ldrb	w0, [x19, #141]
  40c424:	cmp	w0, #0x0
  40c428:	cset	w1, ne  // ne = any
  40c42c:	lsl	w1, w1, #1
  40c430:	b	40c378 <error@@Base+0xa1b8>
  40c434:	cmp	x2, #0x0
  40c438:	b.le	40c45c <error@@Base+0xa29c>
  40c43c:	mov	x0, #0x0                   	// #0
  40c440:	mov	w3, #0xffffffff            	// #-1
  40c444:	ldr	x1, [x19, #16]
  40c448:	str	w3, [x1, x0, lsl #2]
  40c44c:	add	x0, x0, #0x1
  40c450:	ldr	x2, [x19, #48]
  40c454:	cmp	x2, x0
  40c458:	b.gt	40c444 <error@@Base+0xa284>
  40c45c:	ldrb	w0, [x19, #139]
  40c460:	cbz	w0, 40c384 <error@@Base+0xa1c4>
  40c464:	mov	w1, #0xff                  	// #255
  40c468:	ldr	x0, [x19, #8]
  40c46c:	bl	4018b0 <memset@plt>
  40c470:	b	40c384 <error@@Base+0xa1c4>
  40c474:	ldr	x0, [x19]
  40c478:	ldr	x1, [x19, #40]
  40c47c:	add	x0, x0, x20
  40c480:	add	x0, x0, x1
  40c484:	ldurb	w0, [x0, #-1]
  40c488:	str	xzr, [x19, #56]
  40c48c:	ldr	x1, [x19, #120]
  40c490:	cbz	x1, 40c49c <error@@Base+0xa2dc>
  40c494:	and	x0, x0, #0xff
  40c498:	ldrb	w0, [x1, x0]
  40c49c:	ubfx	x1, x0, #6, #2
  40c4a0:	ldr	x2, [x19, #128]
  40c4a4:	ldr	x1, [x2, x1, lsl #3]
  40c4a8:	lsr	x1, x1, x0
  40c4ac:	mov	w2, #0x1                   	// #1
  40c4b0:	tbnz	w1, #0, 40c4c0 <error@@Base+0xa300>
  40c4b4:	mov	w2, #0x0                   	// #0
  40c4b8:	cmp	w0, #0xa
  40c4bc:	b.eq	40c4cc <error@@Base+0xa30c>  // b.none
  40c4c0:	str	w2, [x19, #112]
  40c4c4:	ldp	x25, x26, [sp, #64]
  40c4c8:	b	40bf7c <error@@Base+0x9dbc>
  40c4cc:	ldrb	w0, [x19, #141]
  40c4d0:	cmp	w0, #0x0
  40c4d4:	cset	w2, ne  // ne = any
  40c4d8:	lsl	w2, w2, #1
  40c4dc:	b	40c4c0 <error@@Base+0xa300>
  40c4e0:	ldp	x23, x24, [sp, #48]
  40c4e4:	ldp	x25, x26, [sp, #64]
  40c4e8:	b	40bf7c <error@@Base+0x9dbc>
  40c4ec:	mov	x0, x19
  40c4f0:	bl	407ee0 <error@@Base+0x5d20>
  40c4f4:	b	40c504 <error@@Base+0xa344>
  40c4f8:	ldrb	w1, [x19, #139]
  40c4fc:	cbnz	w1, 40c51c <error@@Base+0xa35c>
  40c500:	str	x0, [x19, #48]
  40c504:	str	xzr, [x19, #72]
  40c508:	mov	w0, #0x0                   	// #0
  40c50c:	ldp	x19, x20, [sp, #16]
  40c510:	ldp	x21, x22, [sp, #32]
  40c514:	ldp	x29, x30, [sp], #128
  40c518:	ret
  40c51c:	ldrb	w0, [x19, #136]
  40c520:	cbnz	w0, 40c538 <error@@Base+0xa378>
  40c524:	ldr	x0, [x19, #120]
  40c528:	cbz	x0, 40c504 <error@@Base+0xa344>
  40c52c:	mov	x0, x19
  40c530:	bl	4068d8 <error@@Base+0x4718>
  40c534:	b	40c504 <error@@Base+0xa344>
  40c538:	mov	x0, x19
  40c53c:	bl	407e48 <error@@Base+0x5c88>
  40c540:	b	40c504 <error@@Base+0xa344>
  40c544:	sub	x0, x0, x21
  40c548:	str	x0, [x19, #48]
  40c54c:	b	40c2d0 <error@@Base+0xa110>
  40c550:	stp	x29, x30, [sp, #-80]!
  40c554:	mov	x29, sp
  40c558:	stp	x19, x20, [sp, #16]
  40c55c:	stp	x21, x22, [sp, #32]
  40c560:	stp	x23, x24, [sp, #48]
  40c564:	mov	x24, x2
  40c568:	mov	x20, x3
  40c56c:	lsl	x21, x1, #4
  40c570:	ldr	x23, [x0]
  40c574:	add	x1, x23, x21
  40c578:	ldrb	w22, [x1, #8]
  40c57c:	cmp	w22, #0x7
  40c580:	b.eq	40c5d0 <error@@Base+0xa410>  // b.none
  40c584:	str	x25, [sp, #64]
  40c588:	mov	x25, x0
  40c58c:	mov	x1, x3
  40c590:	mov	x0, x2
  40c594:	bl	406864 <error@@Base+0x46a4>
  40c598:	mov	w19, w0
  40c59c:	cmp	w22, #0x5
  40c5a0:	b.eq	40c6d8 <error@@Base+0xa518>  // b.none
  40c5a4:	cmp	w22, #0x6
  40c5a8:	ccmp	w0, #0x1, #0x4, eq  // eq = none
  40c5ac:	b.gt	40c714 <error@@Base+0xa554>
  40c5b0:	mov	w19, #0x0                   	// #0
  40c5b4:	ldr	x25, [sp, #64]
  40c5b8:	mov	w0, w19
  40c5bc:	ldp	x19, x20, [sp, #16]
  40c5c0:	ldp	x21, x22, [sp, #32]
  40c5c4:	ldp	x23, x24, [sp, #48]
  40c5c8:	ldp	x29, x30, [sp], #80
  40c5cc:	ret
  40c5d0:	ldr	x0, [x2, #8]
  40c5d4:	add	x2, x0, x3
  40c5d8:	ldrb	w1, [x0, x3]
  40c5dc:	mov	w19, #0x0                   	// #0
  40c5e0:	cmp	w1, #0xc1
  40c5e4:	b.ls	40c5b8 <error@@Base+0xa3f8>  // b.plast
  40c5e8:	ldr	x4, [x24, #88]
  40c5ec:	add	x3, x3, #0x1
  40c5f0:	cmp	x3, x4
  40c5f4:	b.ge	40c5b8 <error@@Base+0xa3f8>  // b.tcont
  40c5f8:	ldrb	w0, [x2, #1]
  40c5fc:	cmp	w1, #0xdf
  40c600:	b.ls	40c65c <error@@Base+0xa49c>  // b.plast
  40c604:	cmp	w1, #0xef
  40c608:	b.hi	40c674 <error@@Base+0xa4b4>  // b.pmore
  40c60c:	cmp	w1, #0xe0
  40c610:	mov	w19, #0x0                   	// #0
  40c614:	mov	w1, #0x9f                  	// #159
  40c618:	ccmp	w0, w1, #0x2, eq  // eq = none
  40c61c:	b.ls	40c5b8 <error@@Base+0xa3f8>  // b.plast
  40c620:	mov	w19, #0x3                   	// #3
  40c624:	sxtw	x3, w19
  40c628:	add	x20, x3, x20
  40c62c:	cmp	x4, x20
  40c630:	b.lt	40c814 <error@@Base+0xa654>  // b.tstop
  40c634:	mov	x1, #0x1                   	// #1
  40c638:	ldrb	w0, [x2, x1]
  40c63c:	sub	w0, w0, #0x80
  40c640:	and	w0, w0, #0xff
  40c644:	cmp	w0, #0x3f
  40c648:	b.hi	40c81c <error@@Base+0xa65c>  // b.pmore
  40c64c:	add	x1, x1, #0x1
  40c650:	cmp	x3, x1
  40c654:	b.gt	40c638 <error@@Base+0xa478>
  40c658:	b	40c5b8 <error@@Base+0xa3f8>
  40c65c:	sub	w0, w0, #0x80
  40c660:	and	w0, w0, #0xff
  40c664:	cmp	w0, #0x40
  40c668:	cset	w19, cc  // cc = lo, ul, last
  40c66c:	lsl	w19, w19, #1
  40c670:	b	40c5b8 <error@@Base+0xa3f8>
  40c674:	cmp	w1, #0xf7
  40c678:	b.hi	40c698 <error@@Base+0xa4d8>  // b.pmore
  40c67c:	cmp	w1, #0xf0
  40c680:	mov	w19, #0x0                   	// #0
  40c684:	mov	w1, #0x8f                  	// #143
  40c688:	ccmp	w0, w1, #0x2, eq  // eq = none
  40c68c:	b.ls	40c5b8 <error@@Base+0xa3f8>  // b.plast
  40c690:	mov	w19, #0x4                   	// #4
  40c694:	b	40c624 <error@@Base+0xa464>
  40c698:	cmp	w1, #0xfb
  40c69c:	b.hi	40c6b8 <error@@Base+0xa4f8>  // b.pmore
  40c6a0:	cmp	w1, #0xf8
  40c6a4:	mov	w1, #0x87                  	// #135
  40c6a8:	ccmp	w0, w1, #0x2, eq  // eq = none
  40c6ac:	b.ls	40c7fc <error@@Base+0xa63c>  // b.plast
  40c6b0:	mov	w19, #0x5                   	// #5
  40c6b4:	b	40c624 <error@@Base+0xa464>
  40c6b8:	cmp	w1, #0xfd
  40c6bc:	b.hi	40c804 <error@@Base+0xa644>  // b.pmore
  40c6c0:	cmp	w1, #0xfc
  40c6c4:	mov	w1, #0x83                  	// #131
  40c6c8:	ccmp	w0, w1, #0x2, eq  // eq = none
  40c6cc:	b.ls	40c80c <error@@Base+0xa64c>  // b.plast
  40c6d0:	mov	w19, #0x6                   	// #6
  40c6d4:	b	40c624 <error@@Base+0xa464>
  40c6d8:	cmp	w0, #0x1
  40c6dc:	b.le	40c824 <error@@Base+0xa664>
  40c6e0:	ldr	x0, [x25, #216]
  40c6e4:	tbnz	w0, #6, 40c6f8 <error@@Base+0xa538>
  40c6e8:	ldr	x1, [x24, #8]
  40c6ec:	ldrb	w1, [x1, x20]
  40c6f0:	cmp	w1, #0xa
  40c6f4:	b.eq	40c830 <error@@Base+0xa670>  // b.none
  40c6f8:	tbz	w0, #7, 40c880 <error@@Base+0xa6c0>
  40c6fc:	ldr	x0, [x24, #8]
  40c700:	ldrb	w0, [x0, x20]
  40c704:	cmp	w0, #0x0
  40c708:	csel	w19, w19, wzr, ne  // ne = any
  40c70c:	ldr	x25, [sp, #64]
  40c710:	b	40c5b8 <error@@Base+0xa3f8>
  40c714:	ldr	x22, [x23, x21]
  40c718:	ldr	x0, [x22, #64]
  40c71c:	cbnz	x0, 40c738 <error@@Base+0xa578>
  40c720:	ldr	x0, [x22, #72]
  40c724:	cbnz	x0, 40c738 <error@@Base+0xa578>
  40c728:	ldr	x0, [x22, #40]
  40c72c:	cbnz	x0, 40c860 <error@@Base+0xa6a0>
  40c730:	mov	w20, #0x0                   	// #0
  40c734:	b	40c7a8 <error@@Base+0xa5e8>
  40c738:	mov	x1, x20
  40c73c:	mov	x0, x24
  40c740:	bl	4068b4 <error@@Base+0x46f4>
  40c744:	mov	w20, w0
  40c748:	ldr	x2, [x22, #40]
  40c74c:	cmp	x2, #0x0
  40c750:	b.le	40c774 <error@@Base+0xa5b4>
  40c754:	ldr	x3, [x22]
  40c758:	mov	x1, #0x0                   	// #0
  40c75c:	ldr	w0, [x3, x1, lsl #2]
  40c760:	cmp	w0, w20
  40c764:	b.eq	40c7e8 <error@@Base+0xa628>  // b.none
  40c768:	add	x1, x1, #0x1
  40c76c:	cmp	x2, x1
  40c770:	b.ne	40c75c <error@@Base+0xa59c>  // b.any
  40c774:	ldr	x0, [x22, #72]
  40c778:	cmp	x0, #0x0
  40c77c:	b.le	40c7a8 <error@@Base+0xa5e8>
  40c780:	mov	x21, #0x0                   	// #0
  40c784:	ldr	x0, [x22, #24]
  40c788:	ldr	x1, [x0, x21, lsl #3]
  40c78c:	mov	w0, w20
  40c790:	bl	401830 <iswctype@plt>
  40c794:	cbnz	w0, 40c7e8 <error@@Base+0xa628>
  40c798:	add	x21, x21, #0x1
  40c79c:	ldr	x0, [x22, #72]
  40c7a0:	cmp	x0, x21
  40c7a4:	b.gt	40c784 <error@@Base+0xa5c4>
  40c7a8:	ldr	x2, [x22, #64]
  40c7ac:	cmp	x2, #0x0
  40c7b0:	b.le	40c848 <error@@Base+0xa688>
  40c7b4:	ldr	x3, [x22, #8]
  40c7b8:	mov	x0, #0x0                   	// #0
  40c7bc:	b	40c7cc <error@@Base+0xa60c>
  40c7c0:	add	x0, x0, #0x1
  40c7c4:	cmp	x2, x0
  40c7c8:	b.eq	40c848 <error@@Base+0xa688>  // b.none
  40c7cc:	ldr	w1, [x3, x0, lsl #2]
  40c7d0:	cmp	w20, w1
  40c7d4:	b.cc	40c7c0 <error@@Base+0xa600>  // b.lo, b.ul, b.last
  40c7d8:	ldr	x1, [x22, #16]
  40c7dc:	ldr	w1, [x1, x0, lsl #2]
  40c7e0:	cmp	w20, w1
  40c7e4:	b.hi	40c7c0 <error@@Base+0xa600>  // b.pmore
  40c7e8:	ldrb	w0, [x22, #32]
  40c7ec:	tst	x0, #0x1
  40c7f0:	csel	w19, w19, wzr, eq  // eq = none
  40c7f4:	ldr	x25, [sp, #64]
  40c7f8:	b	40c5b8 <error@@Base+0xa3f8>
  40c7fc:	mov	w19, #0x0                   	// #0
  40c800:	b	40c5b8 <error@@Base+0xa3f8>
  40c804:	mov	w19, #0x0                   	// #0
  40c808:	b	40c5b8 <error@@Base+0xa3f8>
  40c80c:	mov	w19, #0x0                   	// #0
  40c810:	b	40c5b8 <error@@Base+0xa3f8>
  40c814:	mov	w19, #0x0                   	// #0
  40c818:	b	40c5b8 <error@@Base+0xa3f8>
  40c81c:	mov	w19, #0x0                   	// #0
  40c820:	b	40c5b8 <error@@Base+0xa3f8>
  40c824:	mov	w19, #0x0                   	// #0
  40c828:	ldr	x25, [sp, #64]
  40c82c:	b	40c5b8 <error@@Base+0xa3f8>
  40c830:	mov	w19, #0x0                   	// #0
  40c834:	ldr	x25, [sp, #64]
  40c838:	b	40c5b8 <error@@Base+0xa3f8>
  40c83c:	mov	w19, #0x0                   	// #0
  40c840:	ldr	x25, [sp, #64]
  40c844:	b	40c5b8 <error@@Base+0xa3f8>
  40c848:	ldrb	w0, [x22, #32]
  40c84c:	tbz	w0, #0, 40c83c <error@@Base+0xa67c>
  40c850:	cmp	w19, #0x0
  40c854:	csinc	w19, w19, wzr, gt
  40c858:	ldr	x25, [sp, #64]
  40c85c:	b	40c5b8 <error@@Base+0xa3f8>
  40c860:	mov	x1, x20
  40c864:	mov	x0, x24
  40c868:	bl	4068b4 <error@@Base+0x46f4>
  40c86c:	mov	w20, w0
  40c870:	ldr	x2, [x22, #40]
  40c874:	cmp	x2, #0x0
  40c878:	b.gt	40c754 <error@@Base+0xa594>
  40c87c:	b	40c7a8 <error@@Base+0xa5e8>
  40c880:	ldr	x25, [sp, #64]
  40c884:	b	40c5b8 <error@@Base+0xa3f8>
  40c888:	stp	x29, x30, [sp, #-288]!
  40c88c:	mov	x29, sp
  40c890:	stp	x23, x24, [sp, #48]
  40c894:	stp	x27, x28, [sp, #80]
  40c898:	mov	x24, x0
  40c89c:	mov	x28, x1
  40c8a0:	mov	x0, #0x3800                	// #14336
  40c8a4:	bl	401840 <malloc@plt>
  40c8a8:	str	x0, [sp, #112]
  40c8ac:	cbz	x0, 40d218 <error@@Base+0xb058>
  40c8b0:	stp	x19, x20, [sp, #16]
  40c8b4:	str	x0, [sp, #120]
  40c8b8:	add	x0, x0, #0x1, lsl #12
  40c8bc:	add	x0, x0, #0x800
  40c8c0:	str	x0, [sp, #96]
  40c8c4:	str	xzr, [x28, #88]
  40c8c8:	str	xzr, [x28, #96]
  40c8cc:	stp	xzr, xzr, [sp, #128]
  40c8d0:	stp	xzr, xzr, [sp, #144]
  40c8d4:	ldr	x0, [x28, #16]
  40c8d8:	cmp	x0, #0x0
  40c8dc:	b.le	40d220 <error@@Base+0xb060>
  40c8e0:	stp	x21, x22, [sp, #32]
  40c8e4:	stp	x25, x26, [sp, #64]
  40c8e8:	mov	x19, #0x0                   	// #0
  40c8ec:	mov	x27, #0x0                   	// #0
  40c8f0:	b	40cc90 <error@@Base+0xaad0>
  40c8f4:	ldrb	w2, [x2, x1]
  40c8f8:	add	x3, sp, #0x80
  40c8fc:	ubfx	x4, x2, #6, #2
  40c900:	mov	x1, #0x1                   	// #1
  40c904:	lsl	x2, x1, x2
  40c908:	ldr	x1, [x3, x4, lsl #3]
  40c90c:	orr	x1, x1, x2
  40c910:	str	x1, [x3, x4, lsl #3]
  40c914:	cbz	w0, 40c9d0 <error@@Base+0xa810>
  40c918:	tbnz	w0, #5, 40ca88 <error@@Base+0xa8c8>
  40c91c:	tbnz	w0, #7, 40caa4 <error@@Base+0xa8e4>
  40c920:	tbz	w0, #2, 40c978 <error@@Base+0xa7b8>
  40c924:	cmp	w25, #0x1
  40c928:	b.eq	40cab0 <error@@Base+0xa8f0>  // b.none
  40c92c:	ldr	w1, [x24, #180]
  40c930:	cmp	w1, #0x1
  40c934:	b.le	40cac4 <error@@Base+0xa904>
  40c938:	ldr	x7, [x24, #120]
  40c93c:	add	x4, sp, #0x80
  40c940:	mov	x3, #0x0                   	// #0
  40c944:	mov	x2, #0x0                   	// #0
  40c948:	add	x6, x24, #0xb8
  40c94c:	ldr	x1, [x7, x2, lsl #3]
  40c950:	ldr	x5, [x6, x2, lsl #3]
  40c954:	orn	x1, x5, x1
  40c958:	ldr	x5, [x4]
  40c95c:	and	x1, x1, x5
  40c960:	str	x1, [x4], #8
  40c964:	orr	x3, x3, x1
  40c968:	add	x2, x2, #0x1
  40c96c:	cmp	x2, #0x4
  40c970:	b.ne	40c94c <error@@Base+0xa78c>  // b.any
  40c974:	cbz	x3, 40cc80 <error@@Base+0xaac0>
  40c978:	tbz	w0, #3, 40c9d0 <error@@Base+0xa810>
  40c97c:	cmp	w25, #0x1
  40c980:	b.eq	40caf8 <error@@Base+0xa938>  // b.none
  40c984:	ldr	w0, [x24, #180]
  40c988:	cmp	w0, #0x1
  40c98c:	b.le	40cb0c <error@@Base+0xa94c>
  40c990:	ldr	x6, [x24, #120]
  40c994:	add	x3, sp, #0x80
  40c998:	mov	x2, #0x0                   	// #0
  40c99c:	mov	x1, #0x0                   	// #0
  40c9a0:	add	x5, x24, #0xb8
  40c9a4:	ldr	x0, [x5, x1, lsl #3]
  40c9a8:	ldr	x4, [x6, x1, lsl #3]
  40c9ac:	and	x0, x0, x4
  40c9b0:	ldr	x4, [x3]
  40c9b4:	bic	x0, x4, x0
  40c9b8:	str	x0, [x3], #8
  40c9bc:	orr	x2, x2, x0
  40c9c0:	add	x1, x1, #0x1
  40c9c4:	cmp	x1, #0x4
  40c9c8:	b.ne	40c9a4 <error@@Base+0xa7e4>  // b.any
  40c9cc:	cbz	x2, 40cc80 <error@@Base+0xaac0>
  40c9d0:	cmp	x19, #0x0
  40c9d4:	b.le	40cd08 <error@@Base+0xab48>
  40c9d8:	ldr	x23, [sp, #112]
  40c9dc:	add	x21, x23, #0x1, lsl #12
  40c9e0:	add	x21, x21, #0x7f8
  40c9e4:	mov	x20, #0x0                   	// #0
  40c9e8:	b	40cb98 <error@@Base+0xa9d8>
  40c9ec:	ldr	x5, [x2, x1]
  40c9f0:	add	x3, sp, #0x80
  40c9f4:	mov	x1, #0x0                   	// #0
  40c9f8:	ldr	x2, [x3]
  40c9fc:	ldr	x4, [x5, x1]
  40ca00:	orr	x2, x2, x4
  40ca04:	str	x2, [x3], #8
  40ca08:	add	x1, x1, #0x8
  40ca0c:	cmp	x1, #0x20
  40ca10:	b.ne	40c9f8 <error@@Base+0xa838>  // b.any
  40ca14:	b	40c914 <error@@Base+0xa754>
  40ca18:	ldr	w1, [x24, #180]
  40ca1c:	cmp	w1, #0x1
  40ca20:	b.le	40ca50 <error@@Base+0xa890>
  40ca24:	ldr	x5, [x24, #120]
  40ca28:	add	x3, sp, #0x80
  40ca2c:	mov	x1, #0x0                   	// #0
  40ca30:	ldr	x2, [x3]
  40ca34:	ldr	x4, [x5, x1]
  40ca38:	orr	x2, x2, x4
  40ca3c:	str	x2, [x3], #8
  40ca40:	add	x1, x1, #0x8
  40ca44:	cmp	x1, #0x20
  40ca48:	b.ne	40ca30 <error@@Base+0xa870>  // b.any
  40ca4c:	b	40ca60 <error@@Base+0xa8a0>
  40ca50:	mov	x2, #0xffffffffffffffff    	// #-1
  40ca54:	mov	x3, #0xffffffffffffffff    	// #-1
  40ca58:	stp	x2, x3, [sp, #128]
  40ca5c:	stp	x2, x3, [sp, #144]
  40ca60:	ldr	x1, [x24, #216]
  40ca64:	tbnz	w1, #6, 40ca74 <error@@Base+0xa8b4>
  40ca68:	ldr	x2, [sp, #128]
  40ca6c:	and	x2, x2, #0xfffffffffffffbff
  40ca70:	str	x2, [sp, #128]
  40ca74:	tbz	w1, #7, 40c914 <error@@Base+0xa754>
  40ca78:	ldr	x1, [sp, #128]
  40ca7c:	and	x1, x1, #0xfffffffffffffffe
  40ca80:	str	x1, [sp, #128]
  40ca84:	b	40c914 <error@@Base+0xa754>
  40ca88:	ldr	x1, [sp, #128]
  40ca8c:	stp	xzr, xzr, [sp, #128]
  40ca90:	stp	xzr, xzr, [sp, #144]
  40ca94:	tbz	w1, #10, 40cc80 <error@@Base+0xaac0>
  40ca98:	mov	x1, #0x400                 	// #1024
  40ca9c:	str	x1, [sp, #128]
  40caa0:	b	40c91c <error@@Base+0xa75c>
  40caa4:	stp	xzr, xzr, [sp, #128]
  40caa8:	stp	xzr, xzr, [sp, #144]
  40caac:	b	40cc80 <error@@Base+0xaac0>
  40cab0:	ldrb	w1, [x26, #10]
  40cab4:	tbnz	w1, #6, 40c92c <error@@Base+0xa76c>
  40cab8:	stp	xzr, xzr, [sp, #128]
  40cabc:	stp	xzr, xzr, [sp, #144]
  40cac0:	b	40cc80 <error@@Base+0xaac0>
  40cac4:	add	x4, sp, #0x80
  40cac8:	mov	x3, #0x0                   	// #0
  40cacc:	mov	x2, #0x0                   	// #0
  40cad0:	add	x6, x24, #0xb8
  40cad4:	ldr	x1, [x6, x2, lsl #3]
  40cad8:	ldr	x5, [x4]
  40cadc:	and	x1, x1, x5
  40cae0:	str	x1, [x4], #8
  40cae4:	orr	x3, x3, x1
  40cae8:	add	x2, x2, #0x1
  40caec:	cmp	x2, #0x4
  40caf0:	b.ne	40cad4 <error@@Base+0xa914>  // b.any
  40caf4:	b	40c974 <error@@Base+0xa7b4>
  40caf8:	ldrb	w0, [x26, #10]
  40cafc:	tbz	w0, #6, 40c984 <error@@Base+0xa7c4>
  40cb00:	stp	xzr, xzr, [sp, #128]
  40cb04:	stp	xzr, xzr, [sp, #144]
  40cb08:	b	40cc80 <error@@Base+0xaac0>
  40cb0c:	add	x3, sp, #0x80
  40cb10:	mov	x2, #0x0                   	// #0
  40cb14:	mov	x1, #0x0                   	// #0
  40cb18:	add	x5, x24, #0xb8
  40cb1c:	ldr	x0, [x5, x1, lsl #3]
  40cb20:	ldr	x4, [x3]
  40cb24:	bic	x0, x4, x0
  40cb28:	str	x0, [x3], #8
  40cb2c:	orr	x2, x2, x0
  40cb30:	add	x1, x1, #0x1
  40cb34:	cmp	x1, #0x4
  40cb38:	b.ne	40cb1c <error@@Base+0xa95c>  // b.any
  40cb3c:	b	40c9cc <error@@Base+0xa80c>
  40cb40:	mov	x0, #0x1                   	// #1
  40cb44:	mov	x3, #0x0                   	// #0
  40cb48:	mov	x6, x21
  40cb4c:	lsl	x2, x0, #3
  40cb50:	add	x1, sp, #0x80
  40cb54:	add	x1, x2, x1
  40cb58:	ldur	x1, [x1, #-8]
  40cb5c:	ldr	x4, [x21, x0, lsl #3]
  40cb60:	and	x1, x1, x4
  40cb64:	add	x4, sp, #0xa0
  40cb68:	add	x2, x2, x4
  40cb6c:	stur	x1, [x2, #-8]
  40cb70:	orr	x3, x3, x1
  40cb74:	add	x0, x0, #0x1
  40cb78:	cmp	x0, #0x5
  40cb7c:	b.ne	40cb4c <error@@Base+0xa98c>  // b.any
  40cb80:	cbnz	x3, 40cbcc <error@@Base+0xaa0c>
  40cb84:	add	x20, x20, #0x1
  40cb88:	add	x21, x21, #0x20
  40cb8c:	add	x23, x23, #0x18
  40cb90:	cmp	x20, x19
  40cb94:	b.ge	40cc78 <error@@Base+0xaab8>  // b.tcont
  40cb98:	cmp	w25, #0x1
  40cb9c:	b.ne	40cb40 <error@@Base+0xa980>  // b.any
  40cba0:	ldrb	w2, [x26]
  40cba4:	ubfx	x0, x2, #6, #2
  40cba8:	lsl	x1, x20, #5
  40cbac:	add	x0, x1, x0, lsl #3
  40cbb0:	ldr	x1, [sp, #96]
  40cbb4:	ldr	x1, [x1, x0]
  40cbb8:	lsr	x1, x1, x2
  40cbbc:	and	x0, x1, #0x1
  40cbc0:	mov	x3, #0x0                   	// #0
  40cbc4:	tbz	w1, #0, 40cb84 <error@@Base+0xa9c4>
  40cbc8:	b	40cb48 <error@@Base+0xa988>
  40cbcc:	add	x2, sp, #0x80
  40cbd0:	mov	x1, #0x1                   	// #1
  40cbd4:	mov	x22, #0x0                   	// #0
  40cbd8:	mov	x5, #0x0                   	// #0
  40cbdc:	ldr	x3, [x2]
  40cbe0:	ldr	x0, [x6, x1, lsl #3]
  40cbe4:	bic	x4, x0, x3
  40cbe8:	add	x7, sp, #0xc0
  40cbec:	add	x7, x7, x1, lsl #3
  40cbf0:	stur	x4, [x7, #-8]
  40cbf4:	orr	x5, x5, x4
  40cbf8:	bic	x0, x3, x0
  40cbfc:	str	x0, [x2], #8
  40cc00:	orr	x22, x22, x0
  40cc04:	add	x1, x1, #0x1
  40cc08:	cmp	x1, #0x5
  40cc0c:	b.ne	40cbdc <error@@Base+0xaa1c>  // b.any
  40cc10:	cbz	x5, 40cc58 <error@@Base+0xaa98>
  40cc14:	ldr	x0, [sp, #96]
  40cc18:	add	x0, x0, x19, lsl #5
  40cc1c:	ldp	x2, x3, [sp, #192]
  40cc20:	stp	x2, x3, [x0]
  40cc24:	ldp	x2, x3, [sp, #208]
  40cc28:	stp	x2, x3, [x0, #16]
  40cc2c:	ldp	x0, x1, [sp, #160]
  40cc30:	stp	x0, x1, [x6, #8]
  40cc34:	ldp	x0, x1, [sp, #176]
  40cc38:	stp	x0, x1, [x6, #24]
  40cc3c:	add	x0, x19, x19, lsl #1
  40cc40:	mov	x1, x23
  40cc44:	ldr	x2, [sp, #120]
  40cc48:	add	x0, x2, x0, lsl #3
  40cc4c:	bl	408a1c <error@@Base+0x685c>
  40cc50:	cbnz	w0, 40cd58 <error@@Base+0xab98>
  40cc54:	add	x19, x19, #0x1
  40cc58:	ldr	x0, [x28, #24]
  40cc5c:	ldr	x1, [sp, #104]
  40cc60:	ldr	x1, [x0, x1]
  40cc64:	mov	x0, x23
  40cc68:	bl	407974 <error@@Base+0x57b4>
  40cc6c:	and	w0, w0, #0xff
  40cc70:	cbz	w0, 40cd58 <error@@Base+0xab98>
  40cc74:	cbnz	x22, 40cb84 <error@@Base+0xa9c4>
  40cc78:	cmp	x19, x20
  40cc7c:	b.eq	40cd10 <error@@Base+0xab50>  // b.none
  40cc80:	add	x27, x27, #0x1
  40cc84:	ldr	x0, [x28, #16]
  40cc88:	cmp	x27, x0
  40cc8c:	b.ge	40cda8 <error@@Base+0xabe8>  // b.tcont
  40cc90:	lsl	x0, x27, #3
  40cc94:	str	x0, [sp, #104]
  40cc98:	ldr	x0, [x28, #24]
  40cc9c:	ldr	x1, [x0, x27, lsl #3]
  40cca0:	lsl	x1, x1, #4
  40cca4:	ldr	x2, [x24]
  40cca8:	add	x26, x2, x1
  40ccac:	ldrb	w25, [x26, #8]
  40ccb0:	ldr	w0, [x26, #8]
  40ccb4:	ubfx	x0, x0, #8, #10
  40ccb8:	cmp	w25, #0x1
  40ccbc:	b.eq	40c8f4 <error@@Base+0xa734>  // b.none
  40ccc0:	cmp	w25, #0x3
  40ccc4:	b.eq	40c9ec <error@@Base+0xa82c>  // b.none
  40ccc8:	cmp	w25, #0x5
  40cccc:	b.eq	40ca18 <error@@Base+0xa858>  // b.none
  40ccd0:	cmp	w25, #0x7
  40ccd4:	b.ne	40cc80 <error@@Base+0xaac0>  // b.any
  40ccd8:	mov	x2, #0xffffffffffffffff    	// #-1
  40ccdc:	mov	x3, #0xffffffffffffffff    	// #-1
  40cce0:	stp	x2, x3, [sp, #128]
  40cce4:	ldr	x1, [x24, #216]
  40cce8:	tbnz	w1, #6, 40ccf4 <error@@Base+0xab34>
  40ccec:	mov	x2, #0xfffffffffffffbff    	// #-1025
  40ccf0:	str	x2, [sp, #128]
  40ccf4:	tbz	w1, #7, 40c914 <error@@Base+0xa754>
  40ccf8:	ldr	x1, [sp, #128]
  40ccfc:	and	x1, x1, #0xfffffffffffffffe
  40cd00:	str	x1, [sp, #128]
  40cd04:	b	40c914 <error@@Base+0xa754>
  40cd08:	mov	x20, #0x0                   	// #0
  40cd0c:	b	40cc78 <error@@Base+0xaab8>
  40cd10:	ldr	x0, [sp, #96]
  40cd14:	add	x0, x0, x19, lsl #5
  40cd18:	ldp	x2, x3, [sp, #128]
  40cd1c:	stp	x2, x3, [x0]
  40cd20:	ldp	x2, x3, [sp, #144]
  40cd24:	stp	x2, x3, [x0, #16]
  40cd28:	ldr	x1, [x28, #24]
  40cd2c:	add	x0, x19, x19, lsl #1
  40cd30:	ldr	x2, [sp, #104]
  40cd34:	ldr	x1, [x1, x2]
  40cd38:	ldr	x2, [sp, #120]
  40cd3c:	add	x0, x2, x0, lsl #3
  40cd40:	bl	407920 <error@@Base+0x5760>
  40cd44:	cbnz	w0, 40cd58 <error@@Base+0xab98>
  40cd48:	add	x19, x19, #0x1
  40cd4c:	stp	xzr, xzr, [sp, #128]
  40cd50:	stp	xzr, xzr, [sp, #144]
  40cd54:	b	40cc80 <error@@Base+0xaac0>
  40cd58:	cmp	x19, #0x0
  40cd5c:	b.le	40d228 <error@@Base+0xb068>
  40cd60:	ldr	x0, [sp, #112]
  40cd64:	mov	x20, x0
  40cd68:	add	x19, x19, x19, lsl #1
  40cd6c:	add	x19, x0, x19, lsl #3
  40cd70:	ldr	x0, [x20, #16]
  40cd74:	bl	401a20 <free@plt>
  40cd78:	add	x20, x20, #0x18
  40cd7c:	cmp	x20, x19
  40cd80:	b.ne	40cd70 <error@@Base+0xabb0>  // b.any
  40cd84:	mov	x19, #0xffffffffffffffff    	// #-1
  40cd88:	ldp	x21, x22, [sp, #32]
  40cd8c:	ldp	x25, x26, [sp, #64]
  40cd90:	ldr	x0, [sp, #112]
  40cd94:	bl	401a20 <free@plt>
  40cd98:	mov	w0, #0x0                   	// #0
  40cd9c:	cbz	x19, 40ce28 <error@@Base+0xac68>
  40cda0:	ldp	x19, x20, [sp, #16]
  40cda4:	b	40ced8 <error@@Base+0xad18>
  40cda8:	cmp	x19, #0x0
  40cdac:	b.le	40ce1c <error@@Base+0xac5c>
  40cdb0:	add	x1, x19, #0x1
  40cdb4:	add	x0, sp, #0x100
  40cdb8:	bl	407bb0 <error@@Base+0x59f0>
  40cdbc:	str	w0, [sp, #284]
  40cdc0:	cbnz	w0, 40ce94 <error@@Base+0xacd4>
  40cdc4:	mov	x0, #0xa855                	// #43093
  40cdc8:	movk	x0, #0xaaaa, lsl #16
  40cdcc:	movk	x0, #0xaaaa, lsl #32
  40cdd0:	movk	x0, #0xaaa, lsl #48
  40cdd4:	cmp	x19, x0
  40cdd8:	b.hi	40ce94 <error@@Base+0xacd4>  // b.pmore
  40cddc:	add	x0, x19, x19, lsl #1
  40cde0:	lsl	x0, x0, #3
  40cde4:	str	x0, [sp, #120]
  40cde8:	bl	401840 <malloc@plt>
  40cdec:	mov	x22, x0
  40cdf0:	cbz	x0, 40ce94 <error@@Base+0xacd4>
  40cdf4:	lsl	x27, x19, #3
  40cdf8:	add	x26, x0, x27
  40cdfc:	add	x27, x26, x27
  40ce00:	stp	xzr, xzr, [sp, #224]
  40ce04:	stp	xzr, xzr, [sp, #240]
  40ce08:	ldr	x0, [sp, #112]
  40ce0c:	add	x23, x0, #0x8
  40ce10:	str	wzr, [sp, #104]
  40ce14:	mov	x25, #0x0                   	// #0
  40ce18:	b	40cf5c <error@@Base+0xad9c>
  40ce1c:	ldp	x21, x22, [sp, #32]
  40ce20:	ldp	x25, x26, [sp, #64]
  40ce24:	b	40cd90 <error@@Base+0xabd0>
  40ce28:	mov	x1, #0x100                 	// #256
  40ce2c:	mov	x0, #0x8                   	// #8
  40ce30:	bl	4018c0 <calloc@plt>
  40ce34:	str	x0, [x28, #88]
  40ce38:	cmp	x0, #0x0
  40ce3c:	cset	w0, ne  // ne = any
  40ce40:	ldp	x19, x20, [sp, #16]
  40ce44:	b	40ced8 <error@@Base+0xad18>
  40ce48:	add	x20, x20, #0x1
  40ce4c:	ldr	x0, [x21]
  40ce50:	cmp	x0, x20
  40ce54:	b.le	40cee8 <error@@Base+0xad28>
  40ce58:	ldr	x0, [x21, #8]
  40ce5c:	ldr	x1, [x0, x20, lsl #3]
  40ce60:	ldr	x0, [x24, #24]
  40ce64:	ldr	x1, [x0, x1, lsl #3]
  40ce68:	cmn	x1, #0x1
  40ce6c:	b.eq	40ce48 <error@@Base+0xac88>  // b.none
  40ce70:	add	x1, x1, x1, lsl #1
  40ce74:	ldr	x0, [x24, #48]
  40ce78:	add	x1, x0, x1, lsl #3
  40ce7c:	add	x0, sp, #0x100
  40ce80:	bl	40886c <error@@Base+0x66ac>
  40ce84:	str	w0, [sp, #284]
  40ce88:	cbz	w0, 40ce48 <error@@Base+0xac88>
  40ce8c:	mov	x0, x22
  40ce90:	bl	401a20 <free@plt>
  40ce94:	ldr	x0, [sp, #272]
  40ce98:	bl	401a20 <free@plt>
  40ce9c:	ldr	x0, [sp, #112]
  40cea0:	mov	x20, x0
  40cea4:	add	x19, x19, x19, lsl #1
  40cea8:	add	x19, x0, x19, lsl #3
  40ceac:	ldr	x0, [x20, #16]
  40ceb0:	bl	401a20 <free@plt>
  40ceb4:	add	x20, x20, #0x18
  40ceb8:	cmp	x19, x20
  40cebc:	b.ne	40ceac <error@@Base+0xacec>  // b.any
  40cec0:	ldr	x0, [sp, #112]
  40cec4:	bl	401a20 <free@plt>
  40cec8:	mov	w0, #0x0                   	// #0
  40cecc:	ldp	x19, x20, [sp, #16]
  40ced0:	ldp	x21, x22, [sp, #32]
  40ced4:	ldp	x25, x26, [sp, #64]
  40ced8:	ldp	x23, x24, [sp, #48]
  40cedc:	ldp	x27, x28, [sp, #80]
  40cee0:	ldp	x29, x30, [sp], #288
  40cee4:	ret
  40cee8:	mov	w3, #0x0                   	// #0
  40ceec:	add	x2, sp, #0x100
  40cef0:	mov	x1, x24
  40cef4:	add	x0, sp, #0x11c
  40cef8:	bl	40a270 <error@@Base+0x80b0>
  40cefc:	mov	x20, x25
  40cf00:	str	x0, [x22, x25, lsl #3]
  40cf04:	cbz	x0, 40cf78 <error@@Base+0xadb8>
  40cf08:	ldrsb	w1, [x0, #104]
  40cf0c:	tbnz	w1, #31, 40cf84 <error@@Base+0xadc4>
  40cf10:	str	x0, [x26, x20, lsl #3]
  40cf14:	str	x0, [x27, x20, lsl #3]
  40cf18:	add	x21, sp, #0xe0
  40cf1c:	ldr	x0, [sp, #112]
  40cf20:	str	x0, [sp, #96]
  40cf24:	add	x20, x0, x20, lsl #5
  40cf28:	add	x3, x21, #0x20
  40cf2c:	mov	x0, x21
  40cf30:	ldr	x1, [x0]
  40cf34:	ldr	x2, [x20, #6144]
  40cf38:	orr	x1, x1, x2
  40cf3c:	str	x1, [x0], #8
  40cf40:	add	x20, x20, #0x8
  40cf44:	cmp	x3, x0
  40cf48:	b.ne	40cf30 <error@@Base+0xad70>  // b.any
  40cf4c:	add	x25, x25, #0x1
  40cf50:	add	x23, x23, #0x18
  40cf54:	cmp	x25, x19
  40cf58:	b.eq	40cff4 <error@@Base+0xae34>  // b.none
  40cf5c:	str	xzr, [sp, #264]
  40cf60:	mov	x21, x23
  40cf64:	ldr	x0, [x23]
  40cf68:	cmp	x0, #0x0
  40cf6c:	b.le	40cee8 <error@@Base+0xad28>
  40cf70:	mov	x20, #0x0                   	// #0
  40cf74:	b	40ce58 <error@@Base+0xac98>
  40cf78:	ldr	w1, [sp, #284]
  40cf7c:	cbz	w1, 40cf08 <error@@Base+0xad48>
  40cf80:	b	40ce8c <error@@Base+0xaccc>
  40cf84:	mov	w3, #0x1                   	// #1
  40cf88:	add	x2, sp, #0x100
  40cf8c:	mov	x1, x24
  40cf90:	add	x0, sp, #0x11c
  40cf94:	bl	40a270 <error@@Base+0x80b0>
  40cf98:	str	x0, [x26, x20, lsl #3]
  40cf9c:	cbz	x0, 40cfe8 <error@@Base+0xae28>
  40cfa0:	ldr	x1, [x22, x20, lsl #3]
  40cfa4:	cmp	x0, x1
  40cfa8:	b.eq	40cfc0 <error@@Base+0xae00>  // b.none
  40cfac:	ldr	w0, [x24, #180]
  40cfb0:	cmp	w0, #0x2
  40cfb4:	ldr	w0, [sp, #104]
  40cfb8:	csinc	w0, w0, wzr, lt  // lt = tstop
  40cfbc:	str	w0, [sp, #104]
  40cfc0:	mov	w3, #0x2                   	// #2
  40cfc4:	add	x2, sp, #0x100
  40cfc8:	mov	x1, x24
  40cfcc:	add	x0, sp, #0x11c
  40cfd0:	bl	40a270 <error@@Base+0x80b0>
  40cfd4:	str	x0, [x27, x20, lsl #3]
  40cfd8:	cbnz	x0, 40cf18 <error@@Base+0xad58>
  40cfdc:	ldr	w0, [sp, #284]
  40cfe0:	cbz	w0, 40cf18 <error@@Base+0xad58>
  40cfe4:	b	40ce8c <error@@Base+0xaccc>
  40cfe8:	ldr	w1, [sp, #284]
  40cfec:	cbz	w1, 40cfa0 <error@@Base+0xade0>
  40cff0:	b	40ce8c <error@@Base+0xaccc>
  40cff4:	ldr	w0, [sp, #104]
  40cff8:	cbnz	w0, 40d144 <error@@Base+0xaf84>
  40cffc:	mov	x1, #0x100                 	// #256
  40d000:	mov	x0, #0x8                   	// #8
  40d004:	bl	4018c0 <calloc@plt>
  40d008:	mov	x9, x0
  40d00c:	str	x0, [x28, #88]
  40d010:	cbz	x0, 40ce8c <error@@Base+0xaccc>
  40d014:	ldr	x0, [sp, #112]
  40d018:	add	x8, x0, #0x1, lsl #12
  40d01c:	add	x8, x8, #0x800
  40d020:	mov	x7, #0x0                   	// #0
  40d024:	add	x24, x24, #0xb8
  40d028:	mov	x11, #0x0                   	// #0
  40d02c:	ldr	x0, [x21]
  40d030:	cbz	x0, 40d054 <error@@Base+0xae94>
  40d034:	mov	x10, x7
  40d038:	add	x3, x9, x7, lsl #9
  40d03c:	mov	x2, #0x1                   	// #1
  40d040:	tbnz	w0, #0, 40d0ec <error@@Base+0xaf2c>
  40d044:	lsl	x2, x2, #1
  40d048:	lsr	x0, x0, #1
  40d04c:	add	x3, x3, #0x8
  40d050:	cbnz	x0, 40d040 <error@@Base+0xae80>
  40d054:	add	x7, x7, #0x1
  40d058:	add	x21, x21, #0x8
  40d05c:	add	x8, x8, #0x8
  40d060:	cmp	x7, #0x4
  40d064:	b.ne	40d02c <error@@Base+0xae6c>  // b.any
  40d068:	ldr	x0, [sp, #224]
  40d06c:	tbz	w0, #10, 40d098 <error@@Base+0xaed8>
  40d070:	mov	x0, #0x0                   	// #0
  40d074:	ldr	x1, [sp, #112]
  40d078:	add	x3, x1, #0x1, lsl #12
  40d07c:	add	x3, x3, #0x800
  40d080:	lsl	x1, x0, #5
  40d084:	ldr	x1, [x3, x1]
  40d088:	tbnz	w1, #10, 40d200 <error@@Base+0xb040>
  40d08c:	add	x0, x0, #0x1
  40d090:	cmp	x0, x19
  40d094:	b.ne	40d080 <error@@Base+0xaec0>  // b.any
  40d098:	mov	x0, x22
  40d09c:	bl	401a20 <free@plt>
  40d0a0:	ldr	x0, [sp, #272]
  40d0a4:	bl	401a20 <free@plt>
  40d0a8:	ldr	x0, [sp, #120]
  40d0ac:	ldr	x1, [sp, #96]
  40d0b0:	add	x19, x0, x1
  40d0b4:	ldr	x20, [sp, #96]
  40d0b8:	ldr	x0, [x20, #16]
  40d0bc:	bl	401a20 <free@plt>
  40d0c0:	add	x0, x20, #0x18
  40d0c4:	str	x0, [sp, #96]
  40d0c8:	cmp	x19, x0
  40d0cc:	b.ne	40d0b4 <error@@Base+0xaef4>  // b.any
  40d0d0:	ldr	x0, [sp, #112]
  40d0d4:	bl	401a20 <free@plt>
  40d0d8:	mov	w0, #0x1                   	// #1
  40d0dc:	ldp	x19, x20, [sp, #16]
  40d0e0:	ldp	x21, x22, [sp, #32]
  40d0e4:	ldp	x25, x26, [sp, #64]
  40d0e8:	b	40ced8 <error@@Base+0xad18>
  40d0ec:	mov	x6, x8
  40d0f0:	ldr	x1, [x8]
  40d0f4:	tst	x2, x1
  40d0f8:	b.ne	40d130 <error@@Base+0xaf70>  // b.any
  40d0fc:	mov	x1, #0x0                   	// #0
  40d100:	add	x1, x1, #0x1
  40d104:	mov	x5, x1
  40d108:	lsl	x4, x1, #5
  40d10c:	ldr	x4, [x6, x4]
  40d110:	tst	x2, x4
  40d114:	b.eq	40d100 <error@@Base+0xaf40>  // b.none
  40d118:	ldr	x1, [x24, x10, lsl #3]
  40d11c:	tst	x2, x1
  40d120:	b.eq	40d138 <error@@Base+0xaf78>  // b.none
  40d124:	ldr	x1, [x26, x5, lsl #3]
  40d128:	str	x1, [x3]
  40d12c:	b	40d044 <error@@Base+0xae84>
  40d130:	mov	x5, x11
  40d134:	b	40d118 <error@@Base+0xaf58>
  40d138:	ldr	x1, [x22, x5, lsl #3]
  40d13c:	str	x1, [x3]
  40d140:	b	40d044 <error@@Base+0xae84>
  40d144:	mov	x1, #0x200                 	// #512
  40d148:	mov	x0, #0x8                   	// #8
  40d14c:	bl	4018c0 <calloc@plt>
  40d150:	mov	x9, x0
  40d154:	str	x0, [x28, #96]
  40d158:	cbz	x0, 40ce8c <error@@Base+0xaccc>
  40d15c:	add	x10, x0, #0x800
  40d160:	ldr	x0, [sp, #112]
  40d164:	add	x7, x0, #0x1, lsl #12
  40d168:	add	x7, x7, #0x800
  40d16c:	mov	w8, #0x0                   	// #0
  40d170:	mov	x11, #0x0                   	// #0
  40d174:	ldr	x0, [x21]
  40d178:	cbz	x0, 40d198 <error@@Base+0xafd8>
  40d17c:	mov	x3, x10
  40d180:	mov	x2, #0x1                   	// #1
  40d184:	tbnz	w0, #0, 40d1b4 <error@@Base+0xaff4>
  40d188:	lsl	x2, x2, #1
  40d18c:	lsr	x0, x0, #1
  40d190:	add	x3, x3, #0x8
  40d194:	cbnz	x0, 40d184 <error@@Base+0xafc4>
  40d198:	add	x21, x21, #0x8
  40d19c:	add	w8, w8, #0x40
  40d1a0:	add	x10, x10, #0x200
  40d1a4:	add	x7, x7, #0x8
  40d1a8:	cmp	w8, #0x100
  40d1ac:	b.ne	40d174 <error@@Base+0xafb4>  // b.any
  40d1b0:	b	40d068 <error@@Base+0xaea8>
  40d1b4:	mov	x6, x7
  40d1b8:	ldr	x1, [x7]
  40d1bc:	tst	x2, x1
  40d1c0:	b.ne	40d1f8 <error@@Base+0xb038>  // b.any
  40d1c4:	mov	x1, #0x0                   	// #0
  40d1c8:	add	x1, x1, #0x1
  40d1cc:	mov	x5, x1
  40d1d0:	lsl	x4, x1, #5
  40d1d4:	ldr	x4, [x6, x4]
  40d1d8:	tst	x2, x4
  40d1dc:	b.eq	40d1c8 <error@@Base+0xb008>  // b.none
  40d1e0:	sub	x1, x3, #0x8, lsl #12
  40d1e4:	ldr	x4, [x22, x5, lsl #3]
  40d1e8:	str	x4, [x1, #30720]
  40d1ec:	ldr	x1, [x26, x5, lsl #3]
  40d1f0:	str	x1, [x3]
  40d1f4:	b	40d188 <error@@Base+0xafc8>
  40d1f8:	mov	x5, x11
  40d1fc:	b	40d1e0 <error@@Base+0xb020>
  40d200:	ldr	x0, [x27, x0, lsl #3]
  40d204:	str	x0, [x9, #80]
  40d208:	ldr	w1, [sp, #104]
  40d20c:	cbz	w1, 40d098 <error@@Base+0xaed8>
  40d210:	str	x0, [x9, #2128]
  40d214:	b	40d098 <error@@Base+0xaed8>
  40d218:	mov	w0, #0x0                   	// #0
  40d21c:	b	40ced8 <error@@Base+0xad18>
  40d220:	mov	x19, #0x0                   	// #0
  40d224:	b	40cd90 <error@@Base+0xabd0>
  40d228:	mov	x19, #0xffffffffffffffff    	// #-1
  40d22c:	ldp	x21, x22, [sp, #32]
  40d230:	ldp	x25, x26, [sp, #64]
  40d234:	b	40cd90 <error@@Base+0xabd0>
  40d238:	stp	x29, x30, [sp, #-208]!
  40d23c:	mov	x29, sp
  40d240:	stp	x19, x20, [sp, #16]
  40d244:	stp	x21, x22, [sp, #32]
  40d248:	stp	x23, x24, [sp, #48]
  40d24c:	stp	x25, x26, [sp, #64]
  40d250:	stp	x27, x28, [sp, #80]
  40d254:	mov	x21, x1
  40d258:	str	x2, [x29, #120]
  40d25c:	mov	x22, x3
  40d260:	ldr	x0, [x0]
  40d264:	str	x0, [x29, #136]
  40d268:	str	xzr, [x29, #152]
  40d26c:	mov	x0, #0x2                   	// #2
  40d270:	str	x0, [x29, #160]
  40d274:	str	xzr, [x29, #168]
  40d278:	tst	w4, #0xff
  40d27c:	b.eq	40d2e8 <error@@Base+0xb128>  // b.none
  40d280:	mov	x0, #0x60                  	// #96
  40d284:	bl	401840 <malloc@plt>
  40d288:	str	x0, [x29, #168]
  40d28c:	cbz	x0, 40d7f8 <error@@Base+0xb638>
  40d290:	add	x26, x29, #0x98
  40d294:	ldr	x0, [x29, #136]
  40d298:	ldr	x19, [x0, #144]
  40d29c:	stp	xzr, xzr, [x29, #176]
  40d2a0:	str	xzr, [x29, #192]
  40d2a4:	ldr	x0, [x29, #120]
  40d2a8:	lsl	x0, x0, #4
  40d2ac:	str	x0, [x29, #112]
  40d2b0:	cmp	x0, #0xfbf
  40d2b4:	b.hi	40d2f0 <error@@Base+0xb130>  // b.pmore
  40d2b8:	sub	sp, sp, x0
  40d2bc:	mov	x0, sp
  40d2c0:	str	x0, [x29, #104]
  40d2c4:	str	wzr, [x29, #100]
  40d2c8:	ldr	x2, [x29, #112]
  40d2cc:	mov	x1, x22
  40d2d0:	ldr	x0, [x29, #104]
  40d2d4:	bl	401710 <memcpy@plt>
  40d2d8:	ldr	x0, [x22]
  40d2dc:	str	x0, [x29, #200]
  40d2e0:	ldr	x25, [x29, #120]
  40d2e4:	b	40d644 <error@@Base+0xb484>
  40d2e8:	mov	x26, #0x0                   	// #0
  40d2ec:	b	40d294 <error@@Base+0xb0d4>
  40d2f0:	ldr	x0, [x29, #112]
  40d2f4:	bl	401840 <malloc@plt>
  40d2f8:	str	x0, [x29, #104]
  40d2fc:	mov	w1, #0x1                   	// #1
  40d300:	str	w1, [x29, #100]
  40d304:	cbnz	x0, 40d2c8 <error@@Base+0xb108>
  40d308:	mov	x0, x26
  40d30c:	bl	40ab3c <error@@Base+0x897c>
  40d310:	mov	w0, #0xc                   	// #12
  40d314:	b	40d7cc <error@@Base+0xb60c>
  40d318:	ldr	x0, [x2, x1]
  40d31c:	add	x0, x0, #0x1
  40d320:	ldr	x1, [x29, #120]
  40d324:	cmp	x1, x0
  40d328:	b.le	40d67c <error@@Base+0xb4bc>
  40d32c:	lsl	x0, x0, #4
  40d330:	add	x1, x22, x0
  40d334:	str	x20, [x22, x0]
  40d338:	mov	x0, #0xffffffffffffffff    	// #-1
  40d33c:	str	x0, [x1, #8]
  40d340:	b	40d67c <error@@Base+0xb4bc>
  40d344:	ldr	x0, [x2, x1]
  40d348:	add	x0, x0, #0x1
  40d34c:	ldr	x1, [x29, #120]
  40d350:	cmp	x1, x0
  40d354:	b.le	40d67c <error@@Base+0xb4bc>
  40d358:	lsl	x0, x0, #4
  40d35c:	add	x2, x22, x0
  40d360:	ldr	x1, [x22, x0]
  40d364:	cmp	x20, x1
  40d368:	b.gt	40d38c <error@@Base+0xb1cc>
  40d36c:	ldrb	w1, [x3, #10]
  40d370:	tbz	w1, #3, 40d384 <error@@Base+0xb1c4>
  40d374:	ldr	x1, [x29, #104]
  40d378:	ldr	x0, [x1, x0]
  40d37c:	cmn	x0, #0x1
  40d380:	b.ne	40d3a4 <error@@Base+0xb1e4>  // b.any
  40d384:	str	x20, [x2, #8]
  40d388:	b	40d67c <error@@Base+0xb4bc>
  40d38c:	str	x20, [x2, #8]
  40d390:	ldr	x2, [x29, #112]
  40d394:	mov	x1, x22
  40d398:	ldr	x0, [x29, #104]
  40d39c:	bl	401710 <memcpy@plt>
  40d3a0:	b	40d67c <error@@Base+0xb4bc>
  40d3a4:	ldr	x2, [x29, #112]
  40d3a8:	mov	x0, x22
  40d3ac:	bl	401710 <memcpy@plt>
  40d3b0:	b	40d67c <error@@Base+0xb4bc>
  40d3b4:	cbz	x26, 40d444 <error@@Base+0xb284>
  40d3b8:	ldr	x0, [x29, #120]
  40d3bc:	cbz	x0, 40d41c <error@@Base+0xb25c>
  40d3c0:	mov	x0, x22
  40d3c4:	mov	x1, #0x0                   	// #0
  40d3c8:	b	40d3dc <error@@Base+0xb21c>
  40d3cc:	add	x1, x1, #0x1
  40d3d0:	add	x0, x0, #0x10
  40d3d4:	cmp	x25, x1
  40d3d8:	b.eq	40d41c <error@@Base+0xb25c>  // b.none
  40d3dc:	ldr	x2, [x0]
  40d3e0:	tbnz	x2, #63, 40d3cc <error@@Base+0xb20c>
  40d3e4:	ldr	x2, [x0, #8]
  40d3e8:	cmn	x2, #0x1
  40d3ec:	b.ne	40d3cc <error@@Base+0xb20c>  // b.any
  40d3f0:	ldr	x0, [x29, #120]
  40d3f4:	cmp	x0, x1
  40d3f8:	b.eq	40d41c <error@@Base+0xb25c>  // b.none
  40d3fc:	add	x4, x29, #0xb0
  40d400:	mov	x3, x22
  40d404:	mov	x2, x25
  40d408:	add	x1, x29, #0xc8
  40d40c:	mov	x0, x26
  40d410:	bl	40ae30 <error@@Base+0x8c70>
  40d414:	mov	x19, x0
  40d418:	b	40d694 <error@@Base+0xb4d4>
  40d41c:	ldr	x0, [x29, #192]
  40d420:	bl	401a20 <free@plt>
  40d424:	ldr	w0, [x29, #100]
  40d428:	cbnz	w0, 40d438 <error@@Base+0xb278>
  40d42c:	mov	x0, x26
  40d430:	bl	40ab3c <error@@Base+0x897c>
  40d434:	b	40d7cc <error@@Base+0xb60c>
  40d438:	ldr	x0, [x29, #104]
  40d43c:	bl	401a20 <free@plt>
  40d440:	b	40d42c <error@@Base+0xb26c>
  40d444:	ldr	x0, [x29, #192]
  40d448:	bl	401a20 <free@plt>
  40d44c:	mov	w0, #0x0                   	// #0
  40d450:	ldr	w1, [x29, #100]
  40d454:	cbz	w1, 40d7cc <error@@Base+0xb60c>
  40d458:	ldr	x0, [x29, #104]
  40d45c:	bl	401a20 <free@plt>
  40d460:	mov	w0, #0x0                   	// #0
  40d464:	b	40d7cc <error@@Base+0xb60c>
  40d468:	ldr	x0, [x21, #184]
  40d46c:	ldr	x1, [x29, #200]
  40d470:	ldr	x24, [x0, x1, lsl #3]
  40d474:	add	x24, x24, #0x8
  40d478:	add	x20, x19, x19, lsl #1
  40d47c:	ldr	x0, [x23, #40]
  40d480:	add	x20, x0, x20, lsl #3
  40d484:	mov	x1, x19
  40d488:	add	x0, x29, #0xb0
  40d48c:	bl	407974 <error@@Base+0x57b4>
  40d490:	and	w0, w0, #0xff
  40d494:	cbz	w0, 40d54c <error@@Base+0xb38c>
  40d498:	ldr	x27, [x20, #8]
  40d49c:	cmp	x27, #0x0
  40d4a0:	b.le	40d800 <error@@Base+0xb640>
  40d4a4:	ldr	x28, [x20, #16]
  40d4a8:	mov	x19, #0xffffffffffffffff    	// #-1
  40d4ac:	mov	x20, #0x0                   	// #0
  40d4b0:	b	40d5a0 <error@@Base+0xb3e0>
  40d4b4:	mov	x1, x19
  40d4b8:	add	x0, x29, #0xb0
  40d4bc:	bl	406990 <error@@Base+0x47d0>
  40d4c0:	cbnz	x0, 40d77c <error@@Base+0xb5bc>
  40d4c4:	cbz	x26, 40d640 <error@@Base+0xb480>
  40d4c8:	ldr	x20, [x29, #200]
  40d4cc:	ldr	x24, [x26]
  40d4d0:	add	x0, x24, #0x1
  40d4d4:	str	x0, [x26]
  40d4d8:	ldr	x1, [x26, #8]
  40d4dc:	cmp	x0, x1
  40d4e0:	b.eq	40d56c <error@@Base+0xb3ac>  // b.none
  40d4e4:	add	x24, x24, x24, lsl #1
  40d4e8:	lsl	x24, x24, #4
  40d4ec:	ldr	x0, [x26, #16]
  40d4f0:	str	x20, [x0, x24]
  40d4f4:	ldr	x0, [x26, #16]
  40d4f8:	add	x0, x0, x24
  40d4fc:	str	x23, [x0, #8]
  40d500:	ldr	x20, [x26, #16]
  40d504:	add	x20, x20, x24
  40d508:	ldr	x23, [x29, #112]
  40d50c:	mov	x0, x23
  40d510:	bl	401840 <malloc@plt>
  40d514:	str	x0, [x20, #16]
  40d518:	ldr	x0, [x26, #16]
  40d51c:	add	x0, x0, x24
  40d520:	ldr	x0, [x0, #16]
  40d524:	cbz	x0, 40d54c <error@@Base+0xb38c>
  40d528:	mov	x2, x23
  40d52c:	mov	x1, x22
  40d530:	bl	401710 <memcpy@plt>
  40d534:	ldr	x0, [x26, #16]
  40d538:	add	x0, x0, x24
  40d53c:	add	x1, x29, #0xb0
  40d540:	add	x0, x0, #0x18
  40d544:	bl	408a1c <error@@Base+0x685c>
  40d548:	cbz	w0, 40d640 <error@@Base+0xb480>
  40d54c:	ldr	x0, [x29, #192]
  40d550:	bl	401a20 <free@plt>
  40d554:	ldr	w0, [x29, #100]
  40d558:	cbnz	w0, 40d784 <error@@Base+0xb5c4>
  40d55c:	mov	x0, x26
  40d560:	bl	40ab3c <error@@Base+0x897c>
  40d564:	mov	w0, #0xc                   	// #12
  40d568:	b	40d7cc <error@@Base+0xb60c>
  40d56c:	add	x1, x1, x1, lsl #1
  40d570:	lsl	x1, x1, #5
  40d574:	ldr	x0, [x26, #16]
  40d578:	bl	4018d0 <realloc@plt>
  40d57c:	cbz	x0, 40d54c <error@@Base+0xb38c>
  40d580:	ldr	x1, [x26, #8]
  40d584:	lsl	x1, x1, #1
  40d588:	str	x1, [x26, #8]
  40d58c:	str	x0, [x26, #16]
  40d590:	b	40d4e4 <error@@Base+0xb324>
  40d594:	add	x20, x20, #0x1
  40d598:	cmp	x27, x20
  40d59c:	b.eq	40d640 <error@@Base+0xb480>  // b.none
  40d5a0:	ldr	x23, [x28, x20, lsl #3]
  40d5a4:	mov	x1, x23
  40d5a8:	mov	x0, x24
  40d5ac:	bl	406990 <error@@Base+0x47d0>
  40d5b0:	cbz	x0, 40d594 <error@@Base+0xb3d4>
  40d5b4:	cmn	x19, #0x1
  40d5b8:	b.ne	40d4b4 <error@@Base+0xb2f4>  // b.any
  40d5bc:	mov	x19, x23
  40d5c0:	b	40d594 <error@@Base+0xb3d4>
  40d5c4:	ldr	x3, [x29, #200]
  40d5c8:	mov	x2, x21
  40d5cc:	mov	x1, x19
  40d5d0:	mov	x0, x23
  40d5d4:	bl	40c550 <error@@Base+0xa390>
  40d5d8:	sxtw	x20, w0
  40d5dc:	cbnz	w0, 40d71c <error@@Base+0xb55c>
  40d5e0:	ldr	x20, [x29, #200]
  40d5e4:	ldr	x1, [x23]
  40d5e8:	mov	x2, x20
  40d5ec:	add	x1, x1, x24
  40d5f0:	mov	x0, x21
  40d5f4:	bl	408ef0 <error@@Base+0x6d30>
  40d5f8:	and	w0, w0, #0xff
  40d5fc:	cbz	w0, 40d800 <error@@Base+0xb640>
  40d600:	ldr	x0, [x23, #24]
  40d604:	ldr	x19, [x0, x27, lsl #3]
  40d608:	add	x20, x20, #0x1
  40d60c:	str	x20, [x29, #200]
  40d610:	cbz	x26, 40d63c <error@@Base+0xb47c>
  40d614:	ldr	x0, [x21, #168]
  40d618:	cmp	x20, x0
  40d61c:	b.gt	40d800 <error@@Base+0xb640>
  40d620:	ldr	x0, [x21, #184]
  40d624:	ldr	x0, [x0, x20, lsl #3]
  40d628:	cbz	x0, 40d800 <error@@Base+0xb640>
  40d62c:	mov	x1, x19
  40d630:	add	x0, x0, #0x8
  40d634:	bl	406990 <error@@Base+0x47d0>
  40d638:	cbz	x0, 40d800 <error@@Base+0xb640>
  40d63c:	str	xzr, [x29, #184]
  40d640:	tbnz	x19, #63, 40d804 <error@@Base+0xb644>
  40d644:	ldr	x20, [x29, #200]
  40d648:	ldr	x0, [x22, #8]
  40d64c:	cmp	x0, x20
  40d650:	b.lt	40d7b4 <error@@Base+0xb5f4>  // b.tstop
  40d654:	str	x25, [x29, #128]
  40d658:	lsl	x1, x19, #4
  40d65c:	ldr	x0, [x29, #136]
  40d660:	ldr	x2, [x0]
  40d664:	add	x3, x2, x1
  40d668:	ldrb	w0, [x3, #8]
  40d66c:	cmp	w0, #0x8
  40d670:	b.eq	40d318 <error@@Base+0xb158>  // b.none
  40d674:	cmp	w0, #0x9
  40d678:	b.eq	40d344 <error@@Base+0xb184>  // b.none
  40d67c:	ldr	x0, [x22, #8]
  40d680:	cmp	x0, x20
  40d684:	b.ne	40d694 <error@@Base+0xb4d4>  // b.any
  40d688:	ldr	x0, [x21, #176]
  40d68c:	cmp	x0, x19
  40d690:	b.eq	40d3b4 <error@@Base+0xb1f4>  // b.none
  40d694:	ldr	x23, [x21, #152]
  40d698:	mov	x27, x19
  40d69c:	lsl	x24, x19, #4
  40d6a0:	ldr	x2, [x23]
  40d6a4:	add	x0, x2, x24
  40d6a8:	ldrb	w1, [x0, #8]
  40d6ac:	tbnz	w1, #3, 40d468 <error@@Base+0xb2a8>
  40d6b0:	ldrb	w0, [x0, #10]
  40d6b4:	tbnz	w0, #4, 40d5c4 <error@@Base+0xb404>
  40d6b8:	cmp	w1, #0x4
  40d6bc:	b.ne	40d5e0 <error@@Base+0xb420>  // b.any
  40d6c0:	ldr	x0, [x2, x24]
  40d6c4:	add	x0, x0, #0x1
  40d6c8:	lsl	x0, x0, #4
  40d6cc:	add	x1, x22, x0
  40d6d0:	ldr	x1, [x1, #8]
  40d6d4:	ldr	x0, [x22, x0]
  40d6d8:	sub	x20, x1, x0
  40d6dc:	cbz	x26, 40d730 <error@@Base+0xb570>
  40d6e0:	cmn	x1, #0x1
  40d6e4:	ccmn	x0, #0x1, #0x4, ne  // ne = any
  40d6e8:	b.eq	40d800 <error@@Base+0xb640>  // b.none
  40d6ec:	cbz	x20, 40d734 <error@@Base+0xb574>
  40d6f0:	ldr	x3, [x21, #8]
  40d6f4:	ldr	x1, [x29, #200]
  40d6f8:	ldr	x2, [x21, #48]
  40d6fc:	sub	x2, x2, x1
  40d700:	cmp	x20, x2
  40d704:	b.gt	40d800 <error@@Base+0xb640>
  40d708:	mov	x2, x20
  40d70c:	add	x1, x3, x1
  40d710:	add	x0, x3, x0
  40d714:	bl	4019b0 <memcmp@plt>
  40d718:	cbnz	w0, 40d800 <error@@Base+0xb640>
  40d71c:	ldr	x0, [x23, #24]
  40d720:	ldr	x19, [x0, x27, lsl #3]
  40d724:	ldr	x0, [x29, #200]
  40d728:	add	x20, x20, x0
  40d72c:	b	40d60c <error@@Base+0xb44c>
  40d730:	cbnz	x20, 40d71c <error@@Base+0xb55c>
  40d734:	mov	x1, x19
  40d738:	add	x0, x29, #0xb0
  40d73c:	bl	407974 <error@@Base+0x57b4>
  40d740:	and	w0, w0, #0xff
  40d744:	cbz	w0, 40d54c <error@@Base+0xb38c>
  40d748:	ldr	x1, [x23, #40]
  40d74c:	add	x0, x27, x27, lsl #1
  40d750:	add	x0, x1, x0, lsl #3
  40d754:	ldr	x0, [x0, #16]
  40d758:	ldr	x19, [x0]
  40d75c:	ldr	x0, [x21, #184]
  40d760:	ldr	x1, [x29, #200]
  40d764:	ldr	x0, [x0, x1, lsl #3]
  40d768:	mov	x1, x19
  40d76c:	add	x0, x0, #0x8
  40d770:	bl	406990 <error@@Base+0x47d0>
  40d774:	cbz	x0, 40d5e0 <error@@Base+0xb420>
  40d778:	b	40d640 <error@@Base+0xb480>
  40d77c:	mov	x19, x23
  40d780:	b	40d640 <error@@Base+0xb480>
  40d784:	ldr	x0, [x29, #104]
  40d788:	bl	401a20 <free@plt>
  40d78c:	b	40d55c <error@@Base+0xb39c>
  40d790:	ldr	x0, [x29, #192]
  40d794:	bl	401a20 <free@plt>
  40d798:	mov	w0, #0x1                   	// #1
  40d79c:	ldr	w1, [x29, #100]
  40d7a0:	cbz	w1, 40d7cc <error@@Base+0xb60c>
  40d7a4:	ldr	x0, [x29, #104]
  40d7a8:	bl	401a20 <free@plt>
  40d7ac:	mov	w0, #0x1                   	// #1
  40d7b0:	b	40d7cc <error@@Base+0xb60c>
  40d7b4:	ldr	x0, [x29, #192]
  40d7b8:	bl	401a20 <free@plt>
  40d7bc:	ldr	w0, [x29, #100]
  40d7c0:	cbnz	w0, 40d7ec <error@@Base+0xb62c>
  40d7c4:	mov	x0, x26
  40d7c8:	bl	40ab3c <error@@Base+0x897c>
  40d7cc:	mov	sp, x29
  40d7d0:	ldp	x19, x20, [sp, #16]
  40d7d4:	ldp	x21, x22, [sp, #32]
  40d7d8:	ldp	x23, x24, [sp, #48]
  40d7dc:	ldp	x25, x26, [sp, #64]
  40d7e0:	ldp	x27, x28, [sp, #80]
  40d7e4:	ldp	x29, x30, [sp], #208
  40d7e8:	ret
  40d7ec:	ldr	x0, [x29, #104]
  40d7f0:	bl	401a20 <free@plt>
  40d7f4:	b	40d7c4 <error@@Base+0xb604>
  40d7f8:	mov	w0, #0xc                   	// #12
  40d7fc:	b	40d7cc <error@@Base+0xb60c>
  40d800:	mov	x19, #0xffffffffffffffff    	// #-1
  40d804:	cmn	x19, #0x2
  40d808:	b.eq	40d54c <error@@Base+0xb38c>  // b.none
  40d80c:	cbz	x26, 40d790 <error@@Base+0xb5d0>
  40d810:	add	x4, x29, #0xb0
  40d814:	mov	x3, x22
  40d818:	ldr	x2, [x29, #128]
  40d81c:	add	x1, x29, #0xc8
  40d820:	mov	x0, x26
  40d824:	bl	40ae30 <error@@Base+0x8c70>
  40d828:	mov	x19, x0
  40d82c:	b	40d644 <error@@Base+0xb484>
  40d830:	stp	x29, x30, [sp, #-288]!
  40d834:	mov	x29, sp
  40d838:	stp	x19, x20, [sp, #16]
  40d83c:	stp	x23, x24, [sp, #48]
  40d840:	stp	x25, x26, [sp, #64]
  40d844:	stp	x27, x28, [sp, #80]
  40d848:	mov	x26, x0
  40d84c:	mov	x19, x1
  40d850:	mov	x24, x2
  40d854:	mov	x27, x3
  40d858:	mov	x20, x4
  40d85c:	mov	x28, x5
  40d860:	ldr	x23, [x1]
  40d864:	ldrb	w0, [x2, #8]
  40d868:	cmp	w0, #0x13
  40d86c:	b.hi	40da68 <error@@Base+0xb8a8>  // b.pmore
  40d870:	cmp	w0, #0x11
  40d874:	b.hi	40e448 <error@@Base+0xc288>  // b.pmore
  40d878:	cmp	w0, #0x8
  40d87c:	b.eq	40dbc8 <error@@Base+0xba08>  // b.none
  40d880:	b.ls	40d940 <error@@Base+0xb780>  // b.plast
  40d884:	cmp	w0, #0xb
  40d888:	b.eq	40e448 <error@@Base+0xc288>  // b.none
  40d88c:	cmp	w0, #0xc
  40d890:	b.ne	40da48 <error@@Base+0xb888>  // b.any
  40d894:	ldr	w1, [x2]
  40d898:	mov	w0, #0x30f                 	// #783
  40d89c:	tst	w1, w0
  40d8a0:	b.eq	40d8ac <error@@Base+0xb6ec>  // b.none
  40d8a4:	ldrb	w0, [x23, #176]
  40d8a8:	tbz	w0, #4, 40e4bc <error@@Base+0xc2fc>
  40d8ac:	ldr	w0, [x24]
  40d8b0:	sub	w1, w0, #0x100
  40d8b4:	tst	w1, #0xfffffeff
  40d8b8:	b.ne	40e5cc <error@@Base+0xc40c>  // b.any
  40d8bc:	cmp	w0, #0x100
  40d8c0:	b.eq	40e590 <error@@Base+0xc3d0>  // b.none
  40d8c4:	mov	w0, #0x5                   	// #5
  40d8c8:	str	w0, [x24]
  40d8cc:	mov	x3, x24
  40d8d0:	mov	x2, #0x0                   	// #0
  40d8d4:	mov	x1, #0x0                   	// #0
  40d8d8:	mov	x0, x23
  40d8dc:	bl	4075b4 <error@@Base+0x53f4>
  40d8e0:	mov	x20, x0
  40d8e4:	mov	w0, #0xa                   	// #10
  40d8e8:	str	w0, [x24]
  40d8ec:	mov	x3, x24
  40d8f0:	mov	x2, #0x0                   	// #0
  40d8f4:	mov	x1, #0x0                   	// #0
  40d8f8:	mov	x0, x23
  40d8fc:	bl	4075b4 <error@@Base+0x53f4>
  40d900:	mov	x19, x0
  40d904:	mov	w3, #0xa                   	// #10
  40d908:	mov	x2, x0
  40d90c:	mov	x1, x20
  40d910:	mov	x0, x23
  40d914:	bl	407720 <error@@Base+0x5560>
  40d918:	mov	x25, x0
  40d91c:	cmp	x20, #0x0
  40d920:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40d924:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40d928:	b.eq	40e5bc <error@@Base+0xc3fc>  // b.none
  40d92c:	mov	x2, x27
  40d930:	mov	x1, x26
  40d934:	mov	x0, x24
  40d938:	bl	4097e0 <error@@Base+0x7620>
  40d93c:	b	40ea60 <error@@Base+0xc8a0>
  40d940:	cmp	w0, #0x4
  40d944:	b.eq	40e3c8 <error@@Base+0xc208>  // b.none
  40d948:	cmp	w0, #0x5
  40d94c:	b.ne	40d988 <error@@Base+0xb7c8>  // b.any
  40d950:	mov	x3, x2
  40d954:	mov	x2, #0x0                   	// #0
  40d958:	mov	x1, #0x0                   	// #0
  40d95c:	mov	x0, x23
  40d960:	bl	4075b4 <error@@Base+0x53f4>
  40d964:	mov	x25, x0
  40d968:	cbz	x0, 40e5f4 <error@@Base+0xc434>
  40d96c:	ldr	w0, [x23, #180]
  40d970:	cmp	w0, #0x1
  40d974:	b.le	40daac <error@@Base+0xb8ec>
  40d978:	ldrb	w0, [x23, #176]
  40d97c:	orr	w0, w0, #0x2
  40d980:	strb	w0, [x23, #176]
  40d984:	b	40daac <error@@Base+0xb8ec>
  40d988:	mov	x25, #0x0                   	// #0
  40d98c:	cmp	w0, #0x1
  40d990:	b.ne	40ea60 <error@@Base+0xc8a0>  // b.any
  40d994:	mov	x3, x2
  40d998:	mov	x2, #0x0                   	// #0
  40d99c:	mov	x1, #0x0                   	// #0
  40d9a0:	mov	x0, x23
  40d9a4:	bl	4075b4 <error@@Base+0x53f4>
  40d9a8:	mov	x25, x0
  40d9ac:	cbz	x0, 40dbbc <error@@Base+0xb9fc>
  40d9b0:	ldr	w0, [x23, #180]
  40d9b4:	mov	w20, #0x10                  	// #16
  40d9b8:	cmp	w0, #0x1
  40d9bc:	b.le	40daac <error@@Base+0xb8ec>
  40d9c0:	ldr	x0, [x26, #72]
  40d9c4:	ldr	x1, [x26, #104]
  40d9c8:	cmp	x1, x0
  40d9cc:	b.le	40daac <error@@Base+0xb8ec>
  40d9d0:	ldr	x1, [x26, #48]
  40d9d4:	cmp	x0, x1
  40d9d8:	b.eq	40daac <error@@Base+0xb8ec>  // b.none
  40d9dc:	ldr	x1, [x26, #16]
  40d9e0:	ldr	w0, [x1, x0, lsl #2]
  40d9e4:	cmn	w0, #0x1
  40d9e8:	b.ne	40daac <error@@Base+0xb8ec>  // b.any
  40d9ec:	mov	x2, x27
  40d9f0:	mov	x1, x26
  40d9f4:	mov	x0, x24
  40d9f8:	bl	4097e0 <error@@Base+0x7620>
  40d9fc:	mov	x3, x24
  40da00:	mov	x2, #0x0                   	// #0
  40da04:	mov	x1, #0x0                   	// #0
  40da08:	mov	x0, x23
  40da0c:	bl	4075b4 <error@@Base+0x53f4>
  40da10:	mov	x19, x0
  40da14:	mov	w3, w20
  40da18:	mov	x2, x0
  40da1c:	mov	x1, x25
  40da20:	mov	x0, x23
  40da24:	bl	407720 <error@@Base+0x5560>
  40da28:	mov	x25, x0
  40da2c:	cmp	x19, #0x0
  40da30:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40da34:	b.ne	40d9c0 <error@@Base+0xb800>  // b.any
  40da38:	mov	w0, #0xc                   	// #12
  40da3c:	str	w0, [x28]
  40da40:	mov	x25, #0x0                   	// #0
  40da44:	b	40ea60 <error@@Base+0xc8a0>
  40da48:	mov	x25, #0x0                   	// #0
  40da4c:	cmp	w0, #0x9
  40da50:	b.ne	40ea60 <error@@Base+0xc8a0>  // b.any
  40da54:	tbnz	w27, #17, 40da88 <error@@Base+0xb8c8>
  40da58:	mov	w0, #0x10                  	// #16
  40da5c:	str	w0, [x28]
  40da60:	mov	x25, #0x0                   	// #0
  40da64:	b	40ea60 <error@@Base+0xc8a0>
  40da68:	cmp	w0, #0x21
  40da6c:	b.hi	40db98 <error@@Base+0xb9d8>  // b.pmore
  40da70:	cmp	w0, #0x1f
  40da74:	b.hi	40e600 <error@@Base+0xc440>  // b.pmore
  40da78:	cmp	w0, #0x17
  40da7c:	b.eq	40e444 <error@@Base+0xc284>  // b.none
  40da80:	cmp	w0, #0x18
  40da84:	b.ne	40db00 <error@@Base+0xb940>  // b.any
  40da88:	mov	w0, #0x1                   	// #1
  40da8c:	strb	w0, [x24, #8]
  40da90:	mov	x3, x24
  40da94:	mov	x2, #0x0                   	// #0
  40da98:	mov	x1, #0x0                   	// #0
  40da9c:	mov	x0, x23
  40daa0:	bl	4075b4 <error@@Base+0x53f4>
  40daa4:	mov	x25, x0
  40daa8:	cbz	x0, 40e4b0 <error@@Base+0xc2f0>
  40daac:	mov	x2, x27
  40dab0:	mov	x1, x26
  40dab4:	mov	x0, x24
  40dab8:	bl	4097e0 <error@@Base+0x7620>
  40dabc:	ldrb	w1, [x24, #8]
  40dac0:	cmp	w1, #0x12
  40dac4:	cset	w19, eq  // eq = none
  40dac8:	sub	w0, w1, #0x12
  40dacc:	and	w0, w0, #0xff
  40dad0:	cmp	w1, #0xb
  40dad4:	ccmp	w1, #0x17, #0x4, ne  // ne = any
  40dad8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40dadc:	b.hi	40ea60 <error@@Base+0xc8a0>  // b.pmore
  40dae0:	stp	x21, x22, [sp, #32]
  40dae4:	adrp	x0, 406000 <error@@Base+0x3e40>
  40dae8:	add	x0, x0, #0xcd8
  40daec:	str	x0, [sp, #112]
  40daf0:	adrp	x0, 409000 <error@@Base+0x6e40>
  40daf4:	add	x0, x0, #0x964
  40daf8:	str	x0, [sp, #120]
  40dafc:	b	40e8d0 <error@@Base+0xc710>
  40db00:	mov	x25, #0x0                   	// #0
  40db04:	cmp	w0, #0x14
  40db08:	b.ne	40ea60 <error@@Base+0xc8a0>  // b.any
  40db0c:	stp	x21, x22, [sp, #32]
  40db10:	str	xzr, [sp, #168]
  40db14:	mov	x1, #0x1                   	// #1
  40db18:	mov	x0, #0x20                  	// #32
  40db1c:	bl	4018c0 <calloc@plt>
  40db20:	mov	x20, x0
  40db24:	mov	x1, #0x1                   	// #1
  40db28:	mov	x0, #0x50                  	// #80
  40db2c:	bl	4018c0 <calloc@plt>
  40db30:	mov	x21, x0
  40db34:	cmp	x20, #0x0
  40db38:	cset	w0, eq  // eq = none
  40db3c:	cmp	x21, #0x0
  40db40:	csinc	w0, w0, wzr, ne  // ne = any
  40db44:	str	w0, [sp, #96]
  40db48:	cbnz	w0, 40dca8 <error@@Base+0xbae8>
  40db4c:	mov	x2, x27
  40db50:	mov	x1, x26
  40db54:	mov	x0, x24
  40db58:	bl	406b48 <error@@Base+0x4988>
  40db5c:	mov	w19, w0
  40db60:	ldrb	w0, [x24, #8]
  40db64:	cmp	w0, #0x2
  40db68:	b.eq	40dcc4 <error@@Base+0xbb04>  // b.none
  40db6c:	ldr	w1, [sp, #96]
  40db70:	str	w1, [sp, #152]
  40db74:	cmp	w0, #0x19
  40db78:	b.eq	40dccc <error@@Base+0xbb0c>  // b.none
  40db7c:	ldrb	w0, [x24, #8]
  40db80:	cmp	w0, #0x15
  40db84:	b.eq	40dd24 <error@@Base+0xbb64>  // b.none
  40db88:	str	xzr, [sp, #136]
  40db8c:	mov	w6, #0x1                   	// #1
  40db90:	str	xzr, [sp, #120]
  40db94:	b	40e0dc <error@@Base+0xbf1c>
  40db98:	cmp	w0, #0x23
  40db9c:	b.ls	40e640 <error@@Base+0xc480>  // b.plast
  40dba0:	mov	x25, #0x0                   	// #0
  40dba4:	cmp	w0, #0x24
  40dba8:	b.ne	40ea60 <error@@Base+0xc8a0>  // b.any
  40dbac:	mov	w0, #0x5                   	// #5
  40dbb0:	str	w0, [x5]
  40dbb4:	mov	x25, #0x0                   	// #0
  40dbb8:	b	40ea60 <error@@Base+0xc8a0>
  40dbbc:	mov	w0, #0xc                   	// #12
  40dbc0:	str	w0, [x28]
  40dbc4:	b	40ea60 <error@@Base+0xc8a0>
  40dbc8:	stp	x21, x22, [sp, #32]
  40dbcc:	ldr	x21, [x1, #48]
  40dbd0:	add	x0, x21, #0x1
  40dbd4:	str	x0, [x1, #48]
  40dbd8:	orr	x2, x3, #0x800000
  40dbdc:	mov	x1, x26
  40dbe0:	mov	x0, x24
  40dbe4:	bl	4097e0 <error@@Base+0x7620>
  40dbe8:	ldrb	w1, [x24, #8]
  40dbec:	mov	x0, #0x0                   	// #0
  40dbf0:	cmp	w1, #0x9
  40dbf4:	b.ne	40dc40 <error@@Base+0xba80>  // b.any
  40dbf8:	cmp	x21, #0x8
  40dbfc:	b.hi	40dc18 <error@@Base+0xba58>  // b.pmore
  40dc00:	mov	w1, #0x1                   	// #1
  40dc04:	lsl	w1, w1, w21
  40dc08:	sxtw	x1, w1
  40dc0c:	ldr	x2, [x23, #168]
  40dc10:	orr	x1, x2, x1
  40dc14:	str	x1, [x23, #168]
  40dc18:	mov	w3, #0x11                  	// #17
  40dc1c:	mov	x2, #0x0                   	// #0
  40dc20:	mov	x1, x0
  40dc24:	mov	x0, x23
  40dc28:	bl	407720 <error@@Base+0x5560>
  40dc2c:	mov	x25, x0
  40dc30:	cbz	x0, 40dc9c <error@@Base+0xbadc>
  40dc34:	str	x21, [x0, #40]
  40dc38:	ldp	x21, x22, [sp, #32]
  40dc3c:	b	40daac <error@@Base+0xb8ec>
  40dc40:	mov	x5, x28
  40dc44:	add	x4, x20, #0x1
  40dc48:	mov	x3, x27
  40dc4c:	mov	x2, x24
  40dc50:	mov	x1, x19
  40dc54:	mov	x0, x26
  40dc58:	bl	40ec94 <error@@Base+0xcad4>
  40dc5c:	ldr	w1, [x28]
  40dc60:	cbz	w1, 40dc70 <error@@Base+0xbab0>
  40dc64:	mov	x25, #0x0                   	// #0
  40dc68:	ldp	x21, x22, [sp, #32]
  40dc6c:	b	40ea60 <error@@Base+0xc8a0>
  40dc70:	ldrb	w1, [x24, #8]
  40dc74:	cmp	w1, #0x9
  40dc78:	b.eq	40dbf8 <error@@Base+0xba38>  // b.none
  40dc7c:	cbz	x0, 40dc90 <error@@Base+0xbad0>
  40dc80:	mov	x2, #0x0                   	// #0
  40dc84:	adrp	x1, 409000 <error@@Base+0x6e40>
  40dc88:	add	x1, x1, #0x964
  40dc8c:	bl	4073ac <error@@Base+0x51ec>
  40dc90:	mov	w0, #0x8                   	// #8
  40dc94:	str	w0, [x28]
  40dc98:	b	40dc64 <error@@Base+0xbaa4>
  40dc9c:	mov	w0, #0xc                   	// #12
  40dca0:	str	w0, [x28]
  40dca4:	b	40dc64 <error@@Base+0xbaa4>
  40dca8:	mov	x0, x20
  40dcac:	bl	401a20 <free@plt>
  40dcb0:	mov	x0, x21
  40dcb4:	bl	401a20 <free@plt>
  40dcb8:	mov	w0, #0xc                   	// #12
  40dcbc:	str	w0, [x28]
  40dcc0:	b	40dd44 <error@@Base+0xbb84>
  40dcc4:	str	w0, [x28]
  40dcc8:	b	40dd34 <error@@Base+0xbb74>
  40dccc:	ldrb	w0, [x21, #32]
  40dcd0:	orr	w0, w0, #0x1
  40dcd4:	strb	w0, [x21, #32]
  40dcd8:	tbz	w27, #8, 40dce8 <error@@Base+0xbb28>
  40dcdc:	ldr	x0, [x20]
  40dce0:	orr	x0, x0, #0x400
  40dce4:	str	x0, [x20]
  40dce8:	ldr	x0, [x26, #72]
  40dcec:	add	x19, x0, w19, sxtw
  40dcf0:	str	x19, [x26, #72]
  40dcf4:	mov	x2, x27
  40dcf8:	mov	x1, x26
  40dcfc:	mov	x0, x24
  40dd00:	bl	406b48 <error@@Base+0x4988>
  40dd04:	mov	w19, w0
  40dd08:	ldrb	w0, [x24, #8]
  40dd0c:	mov	w1, #0x1                   	// #1
  40dd10:	str	w1, [sp, #152]
  40dd14:	cmp	w0, #0x2
  40dd18:	b.ne	40db7c <error@@Base+0xb9bc>  // b.any
  40dd1c:	str	w0, [x28]
  40dd20:	b	40dd34 <error@@Base+0xbb74>
  40dd24:	mov	w0, #0x1                   	// #1
  40dd28:	strb	w0, [x24, #8]
  40dd2c:	b	40db88 <error@@Base+0xb9c8>
  40dd30:	str	w0, [x28]
  40dd34:	mov	x0, x20
  40dd38:	bl	401a20 <free@plt>
  40dd3c:	mov	x0, x21
  40dd40:	bl	4098dc <error@@Base+0x771c>
  40dd44:	ldr	w0, [x28]
  40dd48:	cbnz	w0, 40ea84 <error@@Base+0xc8c4>
  40dd4c:	mov	x25, #0x0                   	// #0
  40dd50:	ldp	x21, x22, [sp, #32]
  40dd54:	b	40daac <error@@Base+0xb8ec>
  40dd58:	mov	w0, #0x7                   	// #7
  40dd5c:	str	w0, [x28]
  40dd60:	b	40dd34 <error@@Base+0xbb74>
  40dd64:	ldr	x0, [x26, #72]
  40dd68:	add	x0, x0, w19, sxtw
  40dd6c:	str	x0, [x26, #72]
  40dd70:	mov	x2, x27
  40dd74:	mov	x1, x26
  40dd78:	add	x0, sp, #0xd0
  40dd7c:	bl	406b48 <error@@Base+0x4988>
  40dd80:	mov	w3, w0
  40dd84:	ldrb	w0, [sp, #216]
  40dd88:	cmp	w0, #0x2
  40dd8c:	b.eq	40ddb4 <error@@Base+0xbbf4>  // b.none
  40dd90:	cmp	w0, #0x15
  40dd94:	b.ne	40ddc0 <error@@Base+0xbc00>  // b.any
  40dd98:	neg	w0, w19
  40dd9c:	ldr	x1, [x26, #72]
  40dda0:	add	x0, x1, w0, sxtw
  40dda4:	str	x0, [x26, #72]
  40dda8:	mov	w0, #0x1                   	// #1
  40ddac:	strb	w0, [x24, #8]
  40ddb0:	b	40e144 <error@@Base+0xbf84>
  40ddb4:	mov	w0, #0x7                   	// #7
  40ddb8:	str	w0, [x28]
  40ddbc:	b	40dd34 <error@@Base+0xbb74>
  40ddc0:	add	x0, sp, #0x100
  40ddc4:	str	x0, [sp, #200]
  40ddc8:	mov	w0, #0x3                   	// #3
  40ddcc:	str	w0, [sp, #192]
  40ddd0:	mov	w6, #0x1                   	// #1
  40ddd4:	mov	x5, x27
  40ddd8:	mov	x4, x23
  40dddc:	add	x2, sp, #0xd0
  40dde0:	mov	x1, x26
  40dde4:	add	x0, sp, #0xc0
  40dde8:	bl	407108 <error@@Base+0x4f48>
  40ddec:	cbnz	w0, 40df00 <error@@Base+0xbd40>
  40ddf0:	mov	x2, x27
  40ddf4:	mov	x1, x26
  40ddf8:	mov	x0, x24
  40ddfc:	bl	406b48 <error@@Base+0x4988>
  40de00:	mov	w19, w0
  40de04:	ldr	w0, [x23, #180]
  40de08:	cmp	w0, #0x2
  40de0c:	csel	x0, x21, xzr, ge  // ge = tcont
  40de10:	str	x0, [sp, #112]
  40de14:	ldr	w1, [sp, #176]
  40de18:	str	w1, [sp, #144]
  40de1c:	sub	w0, w1, #0x2
  40de20:	tst	w0, #0xfffffffd
  40de24:	b.eq	40eaa8 <error@@Base+0xc8e8>  // b.none
  40de28:	ldr	w0, [sp, #192]
  40de2c:	str	w0, [sp, #128]
  40de30:	sub	w0, w0, #0x2
  40de34:	tst	w0, #0xfffffffd
  40de38:	b.eq	40eab0 <error@@Base+0xc8f0>  // b.none
  40de3c:	cmp	w1, #0x3
  40de40:	cset	w0, eq  // eq = none
  40de44:	str	w0, [sp, #156]
  40de48:	b.eq	40df08 <error@@Base+0xbd48>  // b.none
  40de4c:	ldr	w0, [sp, #128]
  40de50:	cmp	w0, #0x3
  40de54:	b.eq	40df30 <error@@Base+0xbd70>  // b.none
  40de58:	ldr	w0, [sp, #144]
  40de5c:	mov	w22, #0x0                   	// #0
  40de60:	cbnz	w0, 40de68 <error@@Base+0xbca8>
  40de64:	ldrb	w22, [sp, #184]
  40de68:	ldr	w0, [sp, #128]
  40de6c:	cbnz	w0, 40df5c <error@@Base+0xbd9c>
  40de70:	ldrb	w25, [sp, #200]
  40de74:	ldr	w0, [sp, #144]
  40de78:	cmp	w0, #0x0
  40de7c:	ldr	w0, [sp, #156]
  40de80:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40de84:	b.ne	40df78 <error@@Base+0xbdb8>  // b.any
  40de88:	ldr	w22, [sp, #184]
  40de8c:	ldr	w0, [sp, #128]
  40de90:	cmp	w0, #0x0
  40de94:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  40de98:	b.eq	40dfa0 <error@@Base+0xbde0>  // b.none
  40de9c:	ldr	w25, [sp, #200]
  40dea0:	cmn	w22, #0x1
  40dea4:	ccmn	w25, #0x1, #0x4, ne  // ne = any
  40dea8:	b.eq	40eacc <error@@Base+0xc90c>  // b.none
  40deac:	tst	x27, #0x10000
  40deb0:	ccmp	w25, w22, #0x2, ne  // ne = any
  40deb4:	b.cc	40ead4 <error@@Base+0xc914>  // b.lo, b.ul, b.last
  40deb8:	ldr	x0, [sp, #112]
  40debc:	cbz	x0, 40def4 <error@@Base+0xbd34>
  40dec0:	ldr	x0, [x0, #64]
  40dec4:	ldr	x1, [sp, #136]
  40dec8:	cmp	x0, x1
  40decc:	b.eq	40dfb8 <error@@Base+0xbdf8>  // b.none
  40ded0:	ldr	x3, [sp, #112]
  40ded4:	ldr	x1, [x3, #64]
  40ded8:	ldr	x0, [x3, #8]
  40dedc:	str	w22, [x0, x1, lsl #2]
  40dee0:	ldr	x1, [x3, #16]
  40dee4:	ldr	x0, [x3, #64]
  40dee8:	add	x2, x0, #0x1
  40deec:	str	x2, [x3, #64]
  40def0:	str	w25, [x1, x0, lsl #2]
  40def4:	mov	x0, #0x0                   	// #0
  40def8:	mov	x4, #0x1                   	// #1
  40defc:	b	40e060 <error@@Base+0xbea0>
  40df00:	str	w0, [x28]
  40df04:	b	40dd34 <error@@Base+0xbb74>
  40df08:	ldr	x0, [sp, #184]
  40df0c:	bl	401740 <strlen@plt>
  40df10:	cmp	x0, #0x1
  40df14:	b.hi	40eabc <error@@Base+0xc8fc>  // b.pmore
  40df18:	ldr	w0, [sp, #128]
  40df1c:	cmp	w0, #0x3
  40df20:	b.eq	40eb08 <error@@Base+0xc948>  // b.none
  40df24:	ldr	x0, [sp, #184]
  40df28:	ldrb	w22, [x0]
  40df2c:	b	40de68 <error@@Base+0xbca8>
  40df30:	ldr	x0, [sp, #200]
  40df34:	bl	401740 <strlen@plt>
  40df38:	cmp	x0, #0x1
  40df3c:	b.hi	40eac4 <error@@Base+0xc904>  // b.pmore
  40df40:	ldr	w0, [sp, #144]
  40df44:	cbz	w0, 40de64 <error@@Base+0xbca4>
  40df48:	ldr	w0, [sp, #144]
  40df4c:	cmp	w0, #0x3
  40df50:	b.eq	40df24 <error@@Base+0xbd64>  // b.none
  40df54:	mov	w22, #0x0                   	// #0
  40df58:	b	40de68 <error@@Base+0xbca8>
  40df5c:	mov	w25, #0x0                   	// #0
  40df60:	ldr	w0, [sp, #128]
  40df64:	cmp	w0, #0x3
  40df68:	b.ne	40de74 <error@@Base+0xbcb4>  // b.any
  40df6c:	ldr	x0, [sp, #200]
  40df70:	ldrb	w25, [x0]
  40df74:	b	40de74 <error@@Base+0xbcb4>
  40df78:	ldr	x0, [sp, #112]
  40df7c:	cbz	x0, 40eaf4 <error@@Base+0xc934>
  40df80:	mov	w0, w22
  40df84:	bl	401950 <btowc@plt>
  40df88:	mov	w22, w0
  40df8c:	ldr	w0, [sp, #192]
  40df90:	cmp	w0, #0x0
  40df94:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  40df98:	b.ne	40de9c <error@@Base+0xbcdc>  // b.any
  40df9c:	b	40dfa8 <error@@Base+0xbde8>
  40dfa0:	ldr	x0, [sp, #112]
  40dfa4:	cbz	x0, 40dea0 <error@@Base+0xbce0>
  40dfa8:	mov	w0, w25
  40dfac:	bl	401950 <btowc@plt>
  40dfb0:	mov	w25, w0
  40dfb4:	b	40dea0 <error@@Base+0xbce0>
  40dfb8:	lsl	x0, x1, #1
  40dfbc:	add	x0, x0, #0x1
  40dfc0:	str	x0, [sp, #136]
  40dfc4:	lsl	x0, x0, #2
  40dfc8:	str	x0, [sp, #144]
  40dfcc:	mov	x1, x0
  40dfd0:	ldr	x2, [sp, #112]
  40dfd4:	ldr	x0, [x2, #8]
  40dfd8:	bl	4018d0 <realloc@plt>
  40dfdc:	str	x0, [sp, #128]
  40dfe0:	ldr	x1, [sp, #144]
  40dfe4:	ldr	x2, [sp, #112]
  40dfe8:	ldr	x0, [x2, #16]
  40dfec:	bl	4018d0 <realloc@plt>
  40dff0:	str	x0, [sp, #144]
  40dff4:	ldr	x1, [sp, #128]
  40dff8:	cmp	x1, #0x0
  40dffc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40e000:	b.eq	40e01c <error@@Base+0xbe5c>  // b.none
  40e004:	ldr	x0, [sp, #112]
  40e008:	ldr	x1, [sp, #128]
  40e00c:	str	x1, [x0, #8]
  40e010:	ldr	x1, [sp, #144]
  40e014:	str	x1, [x0, #16]
  40e018:	b	40ded0 <error@@Base+0xbd10>
  40e01c:	mov	x0, x1
  40e020:	bl	401a20 <free@plt>
  40e024:	ldr	x0, [sp, #144]
  40e028:	bl	401a20 <free@plt>
  40e02c:	mov	w0, #0xc                   	// #12
  40e030:	b	40eab4 <error@@Base+0xc8f4>
  40e034:	add	x1, x0, #0x3f
  40e038:	cmp	x0, #0x0
  40e03c:	csel	x1, x1, x0, lt  // lt = tstop
  40e040:	asr	x1, x1, #6
  40e044:	lsl	x2, x4, x0
  40e048:	ldr	x3, [x20, x1, lsl #3]
  40e04c:	orr	x2, x3, x2
  40e050:	str	x2, [x20, x1, lsl #3]
  40e054:	add	x0, x0, #0x1
  40e058:	cmp	x0, #0x100
  40e05c:	b.eq	40eadc <error@@Base+0xc91c>  // b.none
  40e060:	cmp	w0, w22
  40e064:	ccmp	w25, w0, #0x0, cs  // cs = hs, nlast
  40e068:	b.cc	40e054 <error@@Base+0xbe94>  // b.lo, b.ul, b.last
  40e06c:	b	40e034 <error@@Base+0xbe74>
  40e070:	cmp	w0, #0x3
  40e074:	b.eq	40e1dc <error@@Base+0xc01c>  // b.none
  40e078:	cmp	w0, #0x4
  40e07c:	b.ne	40e210 <error@@Base+0xc050>  // b.any
  40e080:	mov	x5, x27
  40e084:	ldr	x4, [sp, #184]
  40e088:	add	x3, sp, #0xa8
  40e08c:	mov	x2, x21
  40e090:	mov	x1, x20
  40e094:	ldr	x0, [x26, #120]
  40e098:	bl	40aef4 <error@@Base+0x8d34>
  40e09c:	str	w0, [x28]
  40e0a0:	cbz	w0, 40e0c4 <error@@Base+0xbf04>
  40e0a4:	b	40dd34 <error@@Base+0xbb74>
  40e0a8:	ldrb	w1, [sp, #184]
  40e0ac:	ubfx	x2, x1, #6, #2
  40e0b0:	mov	x0, #0x1                   	// #1
  40e0b4:	lsl	x1, x0, x1
  40e0b8:	ldr	x0, [x20, x2, lsl #3]
  40e0bc:	orr	x0, x0, x1
  40e0c0:	str	x0, [x20, x2, lsl #3]
  40e0c4:	ldrb	w0, [x24, #8]
  40e0c8:	cmp	w0, #0x2
  40e0cc:	b.eq	40e234 <error@@Base+0xc074>  // b.none
  40e0d0:	cmp	w0, #0x15
  40e0d4:	b.eq	40e240 <error@@Base+0xc080>  // b.none
  40e0d8:	ldr	w6, [sp, #96]
  40e0dc:	add	x0, sp, #0xe0
  40e0e0:	str	x0, [sp, #184]
  40e0e4:	mov	w0, #0x3                   	// #3
  40e0e8:	str	w0, [sp, #176]
  40e0ec:	mov	x5, x27
  40e0f0:	mov	x4, x23
  40e0f4:	mov	w3, w19
  40e0f8:	mov	x2, x24
  40e0fc:	mov	x1, x26
  40e100:	add	x0, sp, #0xb0
  40e104:	bl	407108 <error@@Base+0x4f48>
  40e108:	cbnz	w0, 40dd30 <error@@Base+0xbb70>
  40e10c:	mov	x2, x27
  40e110:	mov	x1, x26
  40e114:	mov	x0, x24
  40e118:	bl	406b48 <error@@Base+0x4988>
  40e11c:	mov	w19, w0
  40e120:	ldr	w0, [sp, #176]
  40e124:	sub	w0, w0, #0x2
  40e128:	tst	w0, #0xfffffffd
  40e12c:	b.eq	40e144 <error@@Base+0xbf84>  // b.none
  40e130:	ldrb	w0, [x24, #8]
  40e134:	cmp	w0, #0x2
  40e138:	b.eq	40dd58 <error@@Base+0xbb98>  // b.none
  40e13c:	cmp	w0, #0x16
  40e140:	b.eq	40dd64 <error@@Base+0xbba4>  // b.none
  40e144:	ldr	w0, [sp, #176]
  40e148:	cmp	w0, #0x2
  40e14c:	b.eq	40e1a8 <error@@Base+0xbfe8>  // b.none
  40e150:	b.hi	40e070 <error@@Base+0xbeb0>  // b.pmore
  40e154:	cbz	w0, 40e0a8 <error@@Base+0xbee8>
  40e158:	ldr	x0, [x21, #40]
  40e15c:	ldr	x1, [sp, #120]
  40e160:	cmp	x0, x1
  40e164:	b.eq	40e184 <error@@Base+0xbfc4>  // b.none
  40e168:	ldr	x1, [x21]
  40e16c:	ldr	x0, [x21, #40]
  40e170:	add	x2, x0, #0x1
  40e174:	str	x2, [x21, #40]
  40e178:	ldr	w2, [sp, #184]
  40e17c:	str	w2, [x1, x0, lsl #2]
  40e180:	b	40e0c4 <error@@Base+0xbf04>
  40e184:	lsl	x0, x1, #1
  40e188:	add	x0, x0, #0x1
  40e18c:	str	x0, [sp, #120]
  40e190:	lsl	x1, x0, #2
  40e194:	ldr	x0, [x21]
  40e198:	bl	4018d0 <realloc@plt>
  40e19c:	cbz	x0, 40e3bc <error@@Base+0xc1fc>
  40e1a0:	str	x0, [x21]
  40e1a4:	b	40e168 <error@@Base+0xbfa8>
  40e1a8:	ldr	x22, [sp, #184]
  40e1ac:	mov	x0, x22
  40e1b0:	bl	401740 <strlen@plt>
  40e1b4:	cmp	x0, #0x1
  40e1b8:	b.ne	40ea90 <error@@Base+0xc8d0>  // b.any
  40e1bc:	ldrb	w1, [x22]
  40e1c0:	ubfx	x2, x1, #6, #2
  40e1c4:	lsl	x1, x0, x1
  40e1c8:	ldr	x0, [x20, x2, lsl #3]
  40e1cc:	orr	x0, x0, x1
  40e1d0:	str	x0, [x20, x2, lsl #3]
  40e1d4:	str	wzr, [x28]
  40e1d8:	b	40e0c4 <error@@Base+0xbf04>
  40e1dc:	ldr	x22, [sp, #184]
  40e1e0:	mov	x0, x22
  40e1e4:	bl	401740 <strlen@plt>
  40e1e8:	cmp	x0, #0x1
  40e1ec:	b.ne	40ea9c <error@@Base+0xc8dc>  // b.any
  40e1f0:	ldrb	w1, [x22]
  40e1f4:	ubfx	x2, x1, #6, #2
  40e1f8:	lsl	x1, x0, x1
  40e1fc:	ldr	x0, [x20, x2, lsl #3]
  40e200:	orr	x0, x0, x1
  40e204:	str	x0, [x20, x2, lsl #3]
  40e208:	str	wzr, [x28]
  40e20c:	b	40e0c4 <error@@Base+0xbf04>
  40e210:	adrp	x3, 414000 <error@@Base+0x11e40>
  40e214:	add	x3, x3, #0xeb0
  40e218:	add	x3, x3, #0x40
  40e21c:	mov	w2, #0xced                 	// #3309
  40e220:	adrp	x1, 415000 <error@@Base+0x12e40>
  40e224:	add	x1, x1, #0x140
  40e228:	adrp	x0, 414000 <error@@Base+0x11e40>
  40e22c:	add	x0, x0, #0xdb0
  40e230:	bl	401b10 <__assert_fail@plt>
  40e234:	mov	w0, #0x7                   	// #7
  40e238:	str	w0, [x28]
  40e23c:	b	40dd34 <error@@Base+0xbb74>
  40e240:	ldr	x0, [x26, #72]
  40e244:	add	x19, x0, w19, sxtw
  40e248:	str	x19, [x26, #72]
  40e24c:	ldr	w0, [sp, #152]
  40e250:	cbz	w0, 40e270 <error@@Base+0xc0b0>
  40e254:	mov	x0, #0x0                   	// #0
  40e258:	ldr	x1, [x20, x0, lsl #3]
  40e25c:	mvn	x1, x1
  40e260:	str	x1, [x20, x0, lsl #3]
  40e264:	add	x0, x0, #0x1
  40e268:	cmp	x0, #0x4
  40e26c:	b.ne	40e258 <error@@Base+0xc098>  // b.any
  40e270:	ldr	w2, [x23, #180]
  40e274:	cmp	w2, #0x1
  40e278:	b.le	40e2a0 <error@@Base+0xc0e0>
  40e27c:	ldr	x3, [x23, #120]
  40e280:	mov	x0, #0x0                   	// #0
  40e284:	ldr	x1, [x20, x0]
  40e288:	ldr	x4, [x3, x0]
  40e28c:	and	x1, x1, x4
  40e290:	str	x1, [x20, x0]
  40e294:	add	x0, x0, #0x8
  40e298:	cmp	x0, #0x20
  40e29c:	b.ne	40e284 <error@@Base+0xc0c4>  // b.any
  40e2a0:	ldr	x0, [x21, #40]
  40e2a4:	cbnz	x0, 40e2d8 <error@@Base+0xc118>
  40e2a8:	ldr	x0, [x21, #48]
  40e2ac:	cbnz	x0, 40e2d8 <error@@Base+0xc118>
  40e2b0:	ldr	x0, [x21, #56]
  40e2b4:	cbnz	x0, 40e2d8 <error@@Base+0xc118>
  40e2b8:	ldr	x0, [x21, #64]
  40e2bc:	cbnz	x0, 40e2d8 <error@@Base+0xc118>
  40e2c0:	cmp	w2, #0x1
  40e2c4:	b.le	40e384 <error@@Base+0xc1c4>
  40e2c8:	ldr	x0, [x21, #72]
  40e2cc:	cbnz	x0, 40e2d8 <error@@Base+0xc118>
  40e2d0:	ldrb	w0, [x21, #32]
  40e2d4:	tbz	w0, #0, 40e384 <error@@Base+0xc1c4>
  40e2d8:	ldrb	w0, [x23, #176]
  40e2dc:	orr	w0, w0, #0x2
  40e2e0:	strb	w0, [x23, #176]
  40e2e4:	mov	w0, #0x6                   	// #6
  40e2e8:	strb	w0, [sp, #264]
  40e2ec:	str	x21, [sp, #256]
  40e2f0:	add	x3, sp, #0x100
  40e2f4:	mov	x2, #0x0                   	// #0
  40e2f8:	mov	x1, #0x0                   	// #0
  40e2fc:	mov	x0, x23
  40e300:	bl	4075b4 <error@@Base+0x53f4>
  40e304:	mov	x25, x0
  40e308:	cbz	x0, 40e3bc <error@@Base+0xc1fc>
  40e30c:	mov	x0, #0x0                   	// #0
  40e310:	ldr	x2, [x20, x0, lsl #3]
  40e314:	cbnz	x2, 40e334 <error@@Base+0xc174>
  40e318:	add	x0, x0, #0x1
  40e31c:	cmp	x0, #0x4
  40e320:	b.ne	40e310 <error@@Base+0xc150>  // b.any
  40e324:	mov	x0, x20
  40e328:	bl	401a20 <free@plt>
  40e32c:	ldp	x21, x22, [sp, #32]
  40e330:	b	40daac <error@@Base+0xb8ec>
  40e334:	cmp	w0, #0x3
  40e338:	b.gt	40e324 <error@@Base+0xc164>
  40e33c:	mov	w0, #0x3                   	// #3
  40e340:	strb	w0, [sp, #264]
  40e344:	str	x20, [sp, #256]
  40e348:	add	x3, sp, #0x100
  40e34c:	mov	x2, #0x0                   	// #0
  40e350:	mov	x1, #0x0                   	// #0
  40e354:	mov	x0, x23
  40e358:	bl	4075b4 <error@@Base+0x53f4>
  40e35c:	mov	x1, x0
  40e360:	cbz	x0, 40e3bc <error@@Base+0xc1fc>
  40e364:	mov	w3, #0xa                   	// #10
  40e368:	mov	x2, x25
  40e36c:	mov	x0, x23
  40e370:	bl	407720 <error@@Base+0x5560>
  40e374:	mov	x25, x0
  40e378:	cbz	x0, 40e3bc <error@@Base+0xc1fc>
  40e37c:	ldp	x21, x22, [sp, #32]
  40e380:	b	40daac <error@@Base+0xb8ec>
  40e384:	mov	x0, x21
  40e388:	bl	4098dc <error@@Base+0x771c>
  40e38c:	mov	w0, #0x3                   	// #3
  40e390:	strb	w0, [sp, #264]
  40e394:	str	x20, [sp, #256]
  40e398:	add	x3, sp, #0x100
  40e39c:	mov	x2, #0x0                   	// #0
  40e3a0:	mov	x1, #0x0                   	// #0
  40e3a4:	mov	x0, x23
  40e3a8:	bl	4075b4 <error@@Base+0x53f4>
  40e3ac:	mov	x25, x0
  40e3b0:	cbz	x0, 40e3bc <error@@Base+0xc1fc>
  40e3b4:	ldp	x21, x22, [sp, #32]
  40e3b8:	b	40daac <error@@Base+0xb8ec>
  40e3bc:	mov	w0, #0xc                   	// #12
  40e3c0:	str	w0, [x28]
  40e3c4:	b	40dd34 <error@@Base+0xbb74>
  40e3c8:	ldr	x1, [x2]
  40e3cc:	mov	w0, #0x1                   	// #1
  40e3d0:	lsl	w0, w0, w1
  40e3d4:	sxtw	x0, w0
  40e3d8:	ldr	x1, [x23, #168]
  40e3dc:	tst	x0, x1
  40e3e0:	b.eq	40e428 <error@@Base+0xc268>  // b.none
  40e3e4:	ldr	x1, [x23, #160]
  40e3e8:	orr	x0, x1, x0
  40e3ec:	str	x0, [x23, #160]
  40e3f0:	mov	x3, x2
  40e3f4:	mov	x2, #0x0                   	// #0
  40e3f8:	mov	x1, #0x0                   	// #0
  40e3fc:	mov	x0, x23
  40e400:	bl	4075b4 <error@@Base+0x53f4>
  40e404:	mov	x25, x0
  40e408:	cbz	x0, 40e438 <error@@Base+0xc278>
  40e40c:	ldr	x0, [x23, #152]
  40e410:	add	x0, x0, #0x1
  40e414:	str	x0, [x23, #152]
  40e418:	ldrb	w0, [x23, #176]
  40e41c:	orr	w0, w0, #0x2
  40e420:	strb	w0, [x23, #176]
  40e424:	b	40daac <error@@Base+0xb8ec>
  40e428:	mov	w0, #0x6                   	// #6
  40e42c:	str	w0, [x5]
  40e430:	mov	x25, #0x0                   	// #0
  40e434:	b	40ea60 <error@@Base+0xc8a0>
  40e438:	mov	w0, #0xc                   	// #12
  40e43c:	str	w0, [x28]
  40e440:	b	40ea60 <error@@Base+0xc8a0>
  40e444:	tbnz	w3, #24, 40e45c <error@@Base+0xc29c>
  40e448:	tbnz	w27, #5, 40e46c <error@@Base+0xc2ac>
  40e44c:	tbnz	w27, #4, 40e47c <error@@Base+0xc2bc>
  40e450:	cmp	w0, #0x9
  40e454:	b.ne	40da88 <error@@Base+0xb8c8>  // b.any
  40e458:	b	40da54 <error@@Base+0xb894>
  40e45c:	mov	w0, #0xd                   	// #13
  40e460:	str	w0, [x5]
  40e464:	mov	x25, #0x0                   	// #0
  40e468:	b	40ea60 <error@@Base+0xc8a0>
  40e46c:	mov	w0, #0xd                   	// #13
  40e470:	str	w0, [x28]
  40e474:	mov	x25, #0x0                   	// #0
  40e478:	b	40ea60 <error@@Base+0xc8a0>
  40e47c:	mov	x2, x27
  40e480:	mov	x1, x26
  40e484:	mov	x0, x24
  40e488:	bl	4097e0 <error@@Base+0x7620>
  40e48c:	mov	x5, x28
  40e490:	mov	x4, x20
  40e494:	mov	x3, x27
  40e498:	mov	x2, x24
  40e49c:	mov	x1, x19
  40e4a0:	mov	x0, x26
  40e4a4:	bl	40d830 <error@@Base+0xb670>
  40e4a8:	mov	x25, x0
  40e4ac:	b	40ea60 <error@@Base+0xc8a0>
  40e4b0:	mov	w0, #0xc                   	// #12
  40e4b4:	str	w0, [x28]
  40e4b8:	b	40ea60 <error@@Base+0xc8a0>
  40e4bc:	ldrb	w0, [x23, #176]
  40e4c0:	orr	w0, w0, #0x10
  40e4c4:	strb	w0, [x23, #176]
  40e4c8:	tbnz	w0, #3, 40e500 <error@@Base+0xc340>
  40e4cc:	mov	x0, #0x3ff000000000000     	// #287948901175001088
  40e4d0:	str	x0, [x23, #184]
  40e4d4:	mov	x0, #0x7fffffe07fffffe     	// #576460743847706622
  40e4d8:	movk	x0, #0x87ff, lsl #16
  40e4dc:	str	x0, [x23, #192]
  40e4e0:	ldrb	w0, [x23, #176]
  40e4e4:	tbz	w0, #2, 40e4f0 <error@@Base+0xc330>
  40e4e8:	stp	xzr, xzr, [x23, #200]
  40e4ec:	b	40d8ac <error@@Base+0xb6ec>
  40e4f0:	stp	x21, x22, [sp, #32]
  40e4f4:	mov	w20, #0x80                  	// #128
  40e4f8:	mov	w19, #0x2                   	// #2
  40e4fc:	b	40e50c <error@@Base+0xc34c>
  40e500:	stp	x21, x22, [sp, #32]
  40e504:	mov	w20, #0x0                   	// #0
  40e508:	mov	w19, #0x0                   	// #0
  40e50c:	sxtw	x19, w19
  40e510:	sbfiz	x21, x20, #1, #32
  40e514:	bl	401a00 <__ctype_b_loc@plt>
  40e518:	mov	x5, x0
  40e51c:	add	x4, x23, #0xb8
  40e520:	mov	x6, #0x1                   	// #1
  40e524:	b	40e57c <error@@Base+0xc3bc>
  40e528:	add	w0, w0, #0x1
  40e52c:	add	x3, x3, #0x2
  40e530:	cmp	w0, #0x40
  40e534:	b.eq	40e568 <error@@Base+0xc3a8>  // b.none
  40e538:	add	w2, w20, w0
  40e53c:	ldr	x1, [x5]
  40e540:	ldrh	w1, [x1, x3]
  40e544:	and	w1, w1, #0x8
  40e548:	cmp	w2, #0x5f
  40e54c:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40e550:	b.eq	40e528 <error@@Base+0xc368>  // b.none
  40e554:	lsl	x1, x6, x0
  40e558:	ldr	x2, [x4, x19, lsl #3]
  40e55c:	orr	x1, x2, x1
  40e560:	str	x1, [x4, x19, lsl #3]
  40e564:	b	40e528 <error@@Base+0xc368>
  40e568:	add	w20, w20, #0x40
  40e56c:	add	x19, x19, #0x1
  40e570:	add	x21, x21, #0x80
  40e574:	cmp	w19, #0x3
  40e578:	b.gt	40e588 <error@@Base+0xc3c8>
  40e57c:	mov	x3, x21
  40e580:	mov	w0, #0x0                   	// #0
  40e584:	b	40e538 <error@@Base+0xc378>
  40e588:	ldp	x21, x22, [sp, #32]
  40e58c:	b	40d8ac <error@@Base+0xb6ec>
  40e590:	mov	w0, #0x6                   	// #6
  40e594:	str	w0, [x24]
  40e598:	mov	x3, x24
  40e59c:	mov	x2, #0x0                   	// #0
  40e5a0:	mov	x1, #0x0                   	// #0
  40e5a4:	mov	x0, x23
  40e5a8:	bl	4075b4 <error@@Base+0x53f4>
  40e5ac:	mov	x20, x0
  40e5b0:	mov	w0, #0x9                   	// #9
  40e5b4:	str	w0, [x24]
  40e5b8:	b	40d8ec <error@@Base+0xb72c>
  40e5bc:	mov	w0, #0xc                   	// #12
  40e5c0:	str	w0, [x28]
  40e5c4:	mov	x25, #0x0                   	// #0
  40e5c8:	b	40ea60 <error@@Base+0xc8a0>
  40e5cc:	mov	x3, x24
  40e5d0:	mov	x2, #0x0                   	// #0
  40e5d4:	mov	x1, #0x0                   	// #0
  40e5d8:	mov	x0, x23
  40e5dc:	bl	4075b4 <error@@Base+0x53f4>
  40e5e0:	mov	x25, x0
  40e5e4:	cbnz	x0, 40d92c <error@@Base+0xb76c>
  40e5e8:	mov	w0, #0xc                   	// #12
  40e5ec:	str	w0, [x28]
  40e5f0:	b	40ea60 <error@@Base+0xc8a0>
  40e5f4:	mov	w0, #0xc                   	// #12
  40e5f8:	str	w0, [x28]
  40e5fc:	b	40ea60 <error@@Base+0xc8a0>
  40e600:	cmp	w0, #0x21
  40e604:	cset	w4, eq  // eq = none
  40e608:	adrp	x3, 415000 <error@@Base+0x12e40>
  40e60c:	add	x3, x3, #0x230
  40e610:	adrp	x2, 415000 <error@@Base+0x12e40>
  40e614:	add	x2, x2, #0x1e8
  40e618:	ldr	x1, [x26, #120]
  40e61c:	mov	x0, x23
  40e620:	bl	40b8fc <error@@Base+0x973c>
  40e624:	mov	x25, x0
  40e628:	ldr	w0, [x28]
  40e62c:	cmp	w0, #0x0
  40e630:	ccmp	x25, #0x0, #0x0, ne  // ne = any
  40e634:	b.ne	40daac <error@@Base+0xb8ec>  // b.any
  40e638:	mov	x25, #0x0                   	// #0
  40e63c:	b	40ea60 <error@@Base+0xc8a0>
  40e640:	cset	w4, eq  // eq = none
  40e644:	adrp	x3, 414000 <error@@Base+0x11e40>
  40e648:	add	x3, x3, #0x638
  40e64c:	adrp	x2, 415000 <error@@Base+0x12e40>
  40e650:	add	x2, x2, #0x1f8
  40e654:	ldr	x1, [x26, #120]
  40e658:	mov	x0, x23
  40e65c:	bl	40b8fc <error@@Base+0x973c>
  40e660:	mov	x25, x0
  40e664:	ldr	w0, [x28]
  40e668:	cmp	w0, #0x0
  40e66c:	ccmp	x25, #0x0, #0x0, ne  // ne = any
  40e670:	b.ne	40daac <error@@Base+0xb8ec>  // b.any
  40e674:	mov	x25, #0x0                   	// #0
  40e678:	b	40ea60 <error@@Base+0xc8a0>
  40e67c:	mov	x2, x27
  40e680:	mov	x1, x24
  40e684:	mov	x0, x26
  40e688:	bl	40980c <error@@Base+0x764c>
  40e68c:	mov	x21, x0
  40e690:	cmn	x0, #0x1
  40e694:	b.eq	40e6d4 <error@@Base+0xc514>  // b.none
  40e698:	cmn	x0, #0x2
  40e69c:	b.eq	40e6b4 <error@@Base+0xc4f4>  // b.none
  40e6a0:	ldrb	w0, [x24, #8]
  40e6a4:	cmp	w0, #0x18
  40e6a8:	b.eq	40e7c8 <error@@Base+0xc608>  // b.none
  40e6ac:	cmp	w0, #0x1
  40e6b0:	b.eq	40e72c <error@@Base+0xc56c>  // b.none
  40e6b4:	tbnz	w27, #21, 40e700 <error@@Base+0xc540>
  40e6b8:	ldrb	w0, [x24, #8]
  40e6bc:	cmp	w0, #0x2
  40e6c0:	b.ne	40e7b8 <error@@Base+0xc5f8>  // b.any
  40e6c4:	mov	w0, #0x9                   	// #9
  40e6c8:	str	w0, [x28]
  40e6cc:	mov	x0, #0x0                   	// #0
  40e6d0:	b	40e884 <error@@Base+0xc6c4>
  40e6d4:	ldrb	w0, [x24, #8]
  40e6d8:	cmp	w0, #0x1
  40e6dc:	b.ne	40e71c <error@@Base+0xc55c>  // b.any
  40e6e0:	ldrb	w0, [x24]
  40e6e4:	mov	x22, #0x0                   	// #0
  40e6e8:	cmp	w0, #0x2c
  40e6ec:	b.ne	40e71c <error@@Base+0xc55c>  // b.any
  40e6f0:	ldrb	w0, [x24]
  40e6f4:	cmp	w0, #0x2c
  40e6f8:	b.eq	40e734 <error@@Base+0xc574>  // b.none
  40e6fc:	tbz	w27, #21, 40e7b8 <error@@Base+0xc5f8>
  40e700:	str	x20, [x26, #72]
  40e704:	ldp	x0, x1, [sp, #96]
  40e708:	stp	x0, x1, [x24]
  40e70c:	mov	w0, #0x1                   	// #1
  40e710:	strb	w0, [x24, #8]
  40e714:	mov	x0, x25
  40e718:	b	40e884 <error@@Base+0xc6c4>
  40e71c:	mov	w0, #0xa                   	// #10
  40e720:	str	w0, [x28]
  40e724:	mov	x0, #0x0                   	// #0
  40e728:	b	40e884 <error@@Base+0xc6c4>
  40e72c:	mov	x22, x21
  40e730:	b	40e6f0 <error@@Base+0xc530>
  40e734:	mov	x2, x27
  40e738:	mov	x1, x24
  40e73c:	mov	x0, x26
  40e740:	bl	40980c <error@@Base+0x764c>
  40e744:	mov	x21, x0
  40e748:	cmn	x22, #0x2
  40e74c:	ccmn	x0, #0x2, #0x4, ne  // ne = any
  40e750:	b.eq	40e6b4 <error@@Base+0xc4f4>  // b.none
  40e754:	cmp	x0, x22
  40e758:	ccmn	x0, #0x1, #0x4, lt  // lt = tstop
  40e75c:	b.ne	40e7d0 <error@@Base+0xc610>  // b.any
  40e760:	ldrb	w0, [x24, #8]
  40e764:	cmp	w0, #0x18
  40e768:	b.ne	40e7d0 <error@@Base+0xc610>  // b.any
  40e76c:	cmn	x21, #0x1
  40e770:	b.eq	40e7e0 <error@@Base+0xc620>  // b.none
  40e774:	mov	x0, #0x7fff                	// #32767
  40e778:	cmp	x21, x0
  40e77c:	cset	x0, gt
  40e780:	cbnz	x0, 40e7f0 <error@@Base+0xc630>
  40e784:	mov	x2, x27
  40e788:	mov	x1, x26
  40e78c:	mov	x0, x24
  40e790:	bl	4097e0 <error@@Base+0x7620>
  40e794:	cbz	x25, 40e9fc <error@@Base+0xc83c>
  40e798:	orr	x0, x21, x22
  40e79c:	cbnz	x0, 40e800 <error@@Base+0xc640>
  40e7a0:	mov	x2, #0x0                   	// #0
  40e7a4:	ldr	x1, [sp, #120]
  40e7a8:	mov	x0, x25
  40e7ac:	bl	4073ac <error@@Base+0x51ec>
  40e7b0:	mov	x0, #0x0                   	// #0
  40e7b4:	b	40e884 <error@@Base+0xc6c4>
  40e7b8:	mov	w0, #0xa                   	// #10
  40e7bc:	str	w0, [x28]
  40e7c0:	mov	x0, #0x0                   	// #0
  40e7c4:	b	40e884 <error@@Base+0xc6c4>
  40e7c8:	mov	x22, x21
  40e7cc:	b	40e760 <error@@Base+0xc5a0>
  40e7d0:	mov	w0, #0xa                   	// #10
  40e7d4:	str	w0, [x28]
  40e7d8:	mov	x0, #0x0                   	// #0
  40e7dc:	b	40e884 <error@@Base+0xc6c4>
  40e7e0:	mov	x0, #0x7fff                	// #32767
  40e7e4:	cmp	x22, x0
  40e7e8:	cset	x0, gt
  40e7ec:	b	40e780 <error@@Base+0xc5c0>
  40e7f0:	mov	w0, #0xf                   	// #15
  40e7f4:	str	w0, [x28]
  40e7f8:	mov	x0, #0x0                   	// #0
  40e7fc:	b	40e884 <error@@Base+0xc6c4>
  40e800:	cmp	x22, #0x0
  40e804:	b.le	40e9dc <error@@Base+0xc81c>
  40e808:	cmp	x22, #0x1
  40e80c:	b.le	40e9c8 <error@@Base+0xc808>
  40e810:	str	x25, [sp, #96]
  40e814:	mov	x19, x25
  40e818:	mov	x20, #0x2                   	// #2
  40e81c:	mov	x1, x23
  40e820:	mov	x0, x19
  40e824:	bl	407670 <error@@Base+0x54b0>
  40e828:	mov	x19, x0
  40e82c:	mov	w3, #0x10                  	// #16
  40e830:	mov	x2, x0
  40e834:	ldr	x1, [sp, #96]
  40e838:	mov	x0, x23
  40e83c:	bl	407720 <error@@Base+0x5560>
  40e840:	str	x0, [sp, #96]
  40e844:	cmp	x19, #0x0
  40e848:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40e84c:	b.eq	40e878 <error@@Base+0xc6b8>  // b.none
  40e850:	add	x20, x20, #0x1
  40e854:	cmp	x20, x22
  40e858:	b.le	40e81c <error@@Base+0xc65c>
  40e85c:	cmp	x21, x22
  40e860:	b.eq	40eaec <error@@Base+0xc92c>  // b.none
  40e864:	mov	x1, x23
  40e868:	mov	x0, x19
  40e86c:	bl	407670 <error@@Base+0x54b0>
  40e870:	mov	x19, x0
  40e874:	cbnz	x0, 40e914 <error@@Base+0xc754>
  40e878:	mov	w0, #0xc                   	// #12
  40e87c:	str	w0, [x28]
  40e880:	mov	x0, #0x0                   	// #0
  40e884:	ldr	w1, [x28]
  40e888:	cmp	w1, #0x0
  40e88c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40e890:	b.eq	40ea14 <error@@Base+0xc854>  // b.none
  40e894:	mov	x25, x0
  40e898:	tbz	w27, #24, 40e8ac <error@@Base+0xc6ec>
  40e89c:	ldrb	w0, [x24, #8]
  40e8a0:	cmp	w0, #0xb
  40e8a4:	ccmp	w0, #0x17, #0x4, ne  // ne = any
  40e8a8:	b.eq	40ea38 <error@@Base+0xc878>  // b.none
  40e8ac:	ldrb	w1, [x24, #8]
  40e8b0:	cmp	w1, #0x12
  40e8b4:	cset	w19, eq  // eq = none
  40e8b8:	sub	w0, w1, #0x12
  40e8bc:	and	w0, w0, #0xff
  40e8c0:	cmp	w1, #0x17
  40e8c4:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  40e8c8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40e8cc:	b.hi	40ea7c <error@@Base+0xc8bc>  // b.pmore
  40e8d0:	ldr	x20, [x26, #72]
  40e8d4:	ldp	x2, x3, [x24]
  40e8d8:	stp	x2, x3, [sp, #96]
  40e8dc:	cmp	w1, #0x17
  40e8e0:	b.eq	40e67c <error@@Base+0xc4bc>  // b.none
  40e8e4:	and	x22, x19, #0xff
  40e8e8:	mov	x21, #0xffffffffffffffff    	// #-1
  40e8ec:	cmp	w1, #0x13
  40e8f0:	cneg	x21, x21, eq  // eq = none
  40e8f4:	mov	x2, x27
  40e8f8:	mov	x1, x26
  40e8fc:	mov	x0, x24
  40e900:	bl	4097e0 <error@@Base+0x7620>
  40e904:	cbz	x25, 40ea0c <error@@Base+0xc84c>
  40e908:	cbnz	w19, 40e9c8 <error@@Base+0xc808>
  40e90c:	mov	x19, x25
  40e910:	str	xzr, [sp, #96]
  40e914:	ldrb	w0, [x19, #48]
  40e918:	cmp	w0, #0x11
  40e91c:	b.eq	40e9e8 <error@@Base+0xc828>  // b.none
  40e920:	cmn	x21, #0x1
  40e924:	cset	w3, eq  // eq = none
  40e928:	add	w3, w3, #0xa
  40e92c:	mov	x2, #0x0                   	// #0
  40e930:	mov	x1, x19
  40e934:	mov	x0, x23
  40e938:	bl	407720 <error@@Base+0x5560>
  40e93c:	mov	x20, x0
  40e940:	cbz	x0, 40e878 <error@@Base+0xc6b8>
  40e944:	add	x22, x22, #0x2
  40e948:	cmp	x21, x22
  40e94c:	b.lt	40e9a8 <error@@Base+0xc7e8>  // b.tstop
  40e950:	mov	x1, x23
  40e954:	mov	x0, x19
  40e958:	bl	407670 <error@@Base+0x54b0>
  40e95c:	mov	x19, x0
  40e960:	mov	w3, #0x10                  	// #16
  40e964:	mov	x2, x0
  40e968:	mov	x1, x20
  40e96c:	mov	x0, x23
  40e970:	bl	407720 <error@@Base+0x5560>
  40e974:	mov	x1, x0
  40e978:	cmp	x19, #0x0
  40e97c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40e980:	b.eq	40e878 <error@@Base+0xc6b8>  // b.none
  40e984:	mov	w3, #0xa                   	// #10
  40e988:	mov	x2, #0x0                   	// #0
  40e98c:	mov	x0, x23
  40e990:	bl	407720 <error@@Base+0x5560>
  40e994:	mov	x20, x0
  40e998:	cbz	x0, 40e878 <error@@Base+0xc6b8>
  40e99c:	add	x22, x22, #0x1
  40e9a0:	cmp	x21, x22
  40e9a4:	b.ge	40e950 <error@@Base+0xc790>  // b.tcont
  40e9a8:	ldr	x0, [sp, #96]
  40e9ac:	cbz	x0, 40eae4 <error@@Base+0xc924>
  40e9b0:	mov	w3, #0x10                  	// #16
  40e9b4:	mov	x2, x20
  40e9b8:	ldr	x1, [sp, #96]
  40e9bc:	mov	x0, x23
  40e9c0:	bl	407720 <error@@Base+0x5560>
  40e9c4:	b	40e884 <error@@Base+0xc6c4>
  40e9c8:	cmp	x22, x21
  40e9cc:	b.eq	40ea04 <error@@Base+0xc844>  // b.none
  40e9d0:	mov	x19, x25
  40e9d4:	str	x25, [sp, #96]
  40e9d8:	b	40e864 <error@@Base+0xc6a4>
  40e9dc:	mov	x19, x25
  40e9e0:	str	xzr, [sp, #96]
  40e9e4:	b	40e914 <error@@Base+0xc754>
  40e9e8:	ldr	x2, [x19, #40]
  40e9ec:	ldr	x1, [sp, #112]
  40e9f0:	mov	x0, x19
  40e9f4:	bl	4073ac <error@@Base+0x51ec>
  40e9f8:	b	40e920 <error@@Base+0xc760>
  40e9fc:	mov	x0, x25
  40ea00:	b	40e884 <error@@Base+0xc6c4>
  40ea04:	mov	x0, x25
  40ea08:	b	40e884 <error@@Base+0xc6c4>
  40ea0c:	mov	x0, x25
  40ea10:	b	40e884 <error@@Base+0xc6c4>
  40ea14:	cbz	x25, 40eb20 <error@@Base+0xc960>
  40ea18:	mov	x2, #0x0                   	// #0
  40ea1c:	adrp	x1, 409000 <error@@Base+0x6e40>
  40ea20:	add	x1, x1, #0x964
  40ea24:	mov	x0, x25
  40ea28:	bl	4073ac <error@@Base+0x51ec>
  40ea2c:	mov	x25, #0x0                   	// #0
  40ea30:	ldp	x21, x22, [sp, #32]
  40ea34:	b	40ea60 <error@@Base+0xc8a0>
  40ea38:	cbz	x25, 40ea50 <error@@Base+0xc890>
  40ea3c:	mov	x2, #0x0                   	// #0
  40ea40:	adrp	x1, 409000 <error@@Base+0x6e40>
  40ea44:	add	x1, x1, #0x964
  40ea48:	mov	x0, x25
  40ea4c:	bl	4073ac <error@@Base+0x51ec>
  40ea50:	mov	w0, #0xd                   	// #13
  40ea54:	str	w0, [x28]
  40ea58:	mov	x25, #0x0                   	// #0
  40ea5c:	ldp	x21, x22, [sp, #32]
  40ea60:	mov	x0, x25
  40ea64:	ldp	x19, x20, [sp, #16]
  40ea68:	ldp	x23, x24, [sp, #48]
  40ea6c:	ldp	x25, x26, [sp, #64]
  40ea70:	ldp	x27, x28, [sp, #80]
  40ea74:	ldp	x29, x30, [sp], #288
  40ea78:	ret
  40ea7c:	ldp	x21, x22, [sp, #32]
  40ea80:	b	40ea60 <error@@Base+0xc8a0>
  40ea84:	mov	x25, #0x0                   	// #0
  40ea88:	ldp	x21, x22, [sp, #32]
  40ea8c:	b	40ea60 <error@@Base+0xc8a0>
  40ea90:	mov	w0, #0x3                   	// #3
  40ea94:	str	w0, [x28]
  40ea98:	b	40dd34 <error@@Base+0xbb74>
  40ea9c:	mov	w0, #0x3                   	// #3
  40eaa0:	str	w0, [x28]
  40eaa4:	b	40dd34 <error@@Base+0xbb74>
  40eaa8:	mov	w0, #0xb                   	// #11
  40eaac:	b	40eab4 <error@@Base+0xc8f4>
  40eab0:	mov	w0, #0xb                   	// #11
  40eab4:	str	w0, [x28]
  40eab8:	b	40dd34 <error@@Base+0xbb74>
  40eabc:	mov	w0, #0x3                   	// #3
  40eac0:	b	40eab4 <error@@Base+0xc8f4>
  40eac4:	mov	w0, #0x3                   	// #3
  40eac8:	b	40eab4 <error@@Base+0xc8f4>
  40eacc:	mov	w0, #0x3                   	// #3
  40ead0:	b	40eab4 <error@@Base+0xc8f4>
  40ead4:	mov	w0, #0xb                   	// #11
  40ead8:	b	40eab4 <error@@Base+0xc8f4>
  40eadc:	str	wzr, [x28]
  40eae0:	b	40e0c4 <error@@Base+0xbf04>
  40eae4:	mov	x25, x20
  40eae8:	b	40e898 <error@@Base+0xc6d8>
  40eaec:	ldr	x25, [sp, #96]
  40eaf0:	b	40e898 <error@@Base+0xc6d8>
  40eaf4:	ldr	w0, [sp, #128]
  40eaf8:	cmp	w0, #0x0
  40eafc:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  40eb00:	b.ne	40de9c <error@@Base+0xbcdc>  // b.any
  40eb04:	b	40dea0 <error@@Base+0xbce0>
  40eb08:	ldr	x0, [sp, #200]
  40eb0c:	bl	401740 <strlen@plt>
  40eb10:	cmp	x0, #0x1
  40eb14:	b.ls	40df24 <error@@Base+0xbd64>  // b.plast
  40eb18:	mov	w0, #0x3                   	// #3
  40eb1c:	b	40eab4 <error@@Base+0xc8f4>
  40eb20:	ldp	x21, x22, [sp, #32]
  40eb24:	b	40ea60 <error@@Base+0xc8a0>
  40eb28:	stp	x29, x30, [sp, #-96]!
  40eb2c:	mov	x29, sp
  40eb30:	stp	x19, x20, [sp, #16]
  40eb34:	stp	x21, x22, [sp, #32]
  40eb38:	stp	x23, x24, [sp, #48]
  40eb3c:	stp	x25, x26, [sp, #64]
  40eb40:	stp	x27, x28, [sp, #80]
  40eb44:	mov	x26, x0
  40eb48:	mov	x25, x1
  40eb4c:	mov	x22, x2
  40eb50:	mov	x27, x3
  40eb54:	mov	x23, x4
  40eb58:	mov	x21, x5
  40eb5c:	ldr	x28, [x1]
  40eb60:	bl	40d830 <error@@Base+0xb670>
  40eb64:	mov	x20, x0
  40eb68:	ldr	w0, [x21]
  40eb6c:	cmp	w0, #0x0
  40eb70:	ccmp	x20, #0x0, #0x0, ne  // ne = any
  40eb74:	b.eq	40ec8c <error@@Base+0xcacc>  // b.none
  40eb78:	ldrb	w1, [x22, #8]
  40eb7c:	and	w0, w1, #0xfffffff7
  40eb80:	and	w0, w0, #0xff
  40eb84:	cmp	w0, #0x2
  40eb88:	b.ne	40ebe4 <error@@Base+0xca24>  // b.any
  40eb8c:	b	40ec6c <error@@Base+0xcaac>
  40eb90:	cbz	x20, 40ec6c <error@@Base+0xcaac>
  40eb94:	mov	x2, #0x0                   	// #0
  40eb98:	adrp	x1, 409000 <error@@Base+0x6e40>
  40eb9c:	add	x1, x1, #0x964
  40eba0:	mov	x0, x20
  40eba4:	bl	4073ac <error@@Base+0x51ec>
  40eba8:	mov	x20, #0x0                   	// #0
  40ebac:	b	40ec6c <error@@Base+0xcaac>
  40ebb0:	mov	w3, #0x10                  	// #16
  40ebb4:	mov	x2, x19
  40ebb8:	mov	x1, x20
  40ebbc:	mov	x0, x28
  40ebc0:	bl	407720 <error@@Base+0x5560>
  40ebc4:	mov	x24, x0
  40ebc8:	cbz	x0, 40ec38 <error@@Base+0xca78>
  40ebcc:	mov	x20, x0
  40ebd0:	ldrb	w1, [x22, #8]
  40ebd4:	and	w0, w1, #0xfffffff7
  40ebd8:	and	w0, w0, #0xff
  40ebdc:	cmp	w0, #0x2
  40ebe0:	b.eq	40ec6c <error@@Base+0xcaac>  // b.none
  40ebe4:	cmp	x23, #0x0
  40ebe8:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  40ebec:	b.eq	40ec6c <error@@Base+0xcaac>  // b.none
  40ebf0:	mov	x5, x21
  40ebf4:	mov	x4, x23
  40ebf8:	mov	x3, x27
  40ebfc:	mov	x2, x22
  40ec00:	mov	x1, x25
  40ec04:	mov	x0, x26
  40ec08:	bl	40d830 <error@@Base+0xb670>
  40ec0c:	mov	x19, x0
  40ec10:	ldr	w0, [x21]
  40ec14:	cmp	w0, #0x0
  40ec18:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  40ec1c:	b.eq	40eb90 <error@@Base+0xc9d0>  // b.none
  40ec20:	cmp	x20, #0x0
  40ec24:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40ec28:	b.ne	40ebb0 <error@@Base+0xc9f0>  // b.any
  40ec2c:	cmp	x20, #0x0
  40ec30:	csel	x20, x20, x19, ne  // ne = any
  40ec34:	b	40ebd0 <error@@Base+0xca10>
  40ec38:	adrp	x22, 409000 <error@@Base+0x6e40>
  40ec3c:	add	x22, x22, #0x964
  40ec40:	mov	x2, #0x0                   	// #0
  40ec44:	mov	x1, x22
  40ec48:	mov	x0, x19
  40ec4c:	bl	4073ac <error@@Base+0x51ec>
  40ec50:	mov	x2, #0x0                   	// #0
  40ec54:	mov	x1, x22
  40ec58:	mov	x0, x20
  40ec5c:	bl	4073ac <error@@Base+0x51ec>
  40ec60:	mov	w0, #0xc                   	// #12
  40ec64:	str	w0, [x21]
  40ec68:	mov	x20, x24
  40ec6c:	mov	x0, x20
  40ec70:	ldp	x19, x20, [sp, #16]
  40ec74:	ldp	x21, x22, [sp, #32]
  40ec78:	ldp	x23, x24, [sp, #48]
  40ec7c:	ldp	x25, x26, [sp, #64]
  40ec80:	ldp	x27, x28, [sp, #80]
  40ec84:	ldp	x29, x30, [sp], #96
  40ec88:	ret
  40ec8c:	mov	x20, #0x0                   	// #0
  40ec90:	b	40ec6c <error@@Base+0xcaac>
  40ec94:	stp	x29, x30, [sp, #-112]!
  40ec98:	mov	x29, sp
  40ec9c:	stp	x19, x20, [sp, #16]
  40eca0:	stp	x21, x22, [sp, #32]
  40eca4:	stp	x23, x24, [sp, #48]
  40eca8:	stp	x25, x26, [sp, #64]
  40ecac:	stp	x27, x28, [sp, #80]
  40ecb0:	mov	x22, x0
  40ecb4:	str	x1, [sp, #96]
  40ecb8:	mov	x20, x2
  40ecbc:	mov	x25, x3
  40ecc0:	str	x3, [sp, #104]
  40ecc4:	mov	x24, x4
  40ecc8:	mov	x23, x5
  40eccc:	ldr	x21, [x1]
  40ecd0:	ldr	x28, [x21, #168]
  40ecd4:	bl	40eb28 <error@@Base+0xc968>
  40ecd8:	mov	x19, x0
  40ecdc:	ldr	w0, [x23]
  40ece0:	cmp	w0, #0x0
  40ece4:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  40ece8:	b.eq	40ede8 <error@@Base+0xcc28>  // b.none
  40ecec:	orr	x25, x25, #0x800000
  40ecf0:	mov	w26, #0xa                   	// #10
  40ecf4:	b	40ed34 <error@@Base+0xcb74>
  40ecf8:	cbz	x19, 40edc8 <error@@Base+0xcc08>
  40ecfc:	mov	x2, #0x0                   	// #0
  40ed00:	adrp	x1, 409000 <error@@Base+0x6e40>
  40ed04:	add	x1, x1, #0x964
  40ed08:	mov	x0, x19
  40ed0c:	bl	4073ac <error@@Base+0x51ec>
  40ed10:	mov	x19, #0x0                   	// #0
  40ed14:	b	40edc8 <error@@Base+0xcc08>
  40ed18:	mov	x2, #0x0                   	// #0
  40ed1c:	mov	w3, w26
  40ed20:	mov	x1, x19
  40ed24:	mov	x0, x21
  40ed28:	bl	407720 <error@@Base+0x5560>
  40ed2c:	mov	x19, x0
  40ed30:	cbz	x0, 40edc0 <error@@Base+0xcc00>
  40ed34:	ldrb	w0, [x20, #8]
  40ed38:	cmp	w0, #0xa
  40ed3c:	b.ne	40edc8 <error@@Base+0xcc08>  // b.any
  40ed40:	mov	x2, x25
  40ed44:	mov	x1, x22
  40ed48:	mov	x0, x20
  40ed4c:	bl	4097e0 <error@@Base+0x7620>
  40ed50:	ldrb	w1, [x20, #8]
  40ed54:	and	w0, w1, #0xfffffff7
  40ed58:	and	w0, w0, #0xff
  40ed5c:	cmp	w0, #0x2
  40ed60:	b.eq	40ed18 <error@@Base+0xcb58>  // b.none
  40ed64:	cmp	x24, #0x0
  40ed68:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  40ed6c:	b.eq	40edb8 <error@@Base+0xcbf8>  // b.none
  40ed70:	ldr	x27, [x21, #168]
  40ed74:	str	x28, [x21, #168]
  40ed78:	mov	x5, x23
  40ed7c:	mov	x4, x24
  40ed80:	ldr	x3, [sp, #104]
  40ed84:	mov	x2, x20
  40ed88:	ldr	x1, [sp, #96]
  40ed8c:	mov	x0, x22
  40ed90:	bl	40eb28 <error@@Base+0xc968>
  40ed94:	mov	x2, x0
  40ed98:	ldr	w0, [x23]
  40ed9c:	cmp	w0, #0x0
  40eda0:	ccmp	x2, #0x0, #0x0, ne  // ne = any
  40eda4:	b.eq	40ecf8 <error@@Base+0xcb38>  // b.none
  40eda8:	ldr	x0, [x21, #168]
  40edac:	orr	x27, x0, x27
  40edb0:	str	x27, [x21, #168]
  40edb4:	b	40ed1c <error@@Base+0xcb5c>
  40edb8:	mov	x2, #0x0                   	// #0
  40edbc:	b	40ed1c <error@@Base+0xcb5c>
  40edc0:	mov	w0, #0xc                   	// #12
  40edc4:	str	w0, [x23]
  40edc8:	mov	x0, x19
  40edcc:	ldp	x19, x20, [sp, #16]
  40edd0:	ldp	x21, x22, [sp, #32]
  40edd4:	ldp	x23, x24, [sp, #48]
  40edd8:	ldp	x25, x26, [sp, #64]
  40eddc:	ldp	x27, x28, [sp, #80]
  40ede0:	ldp	x29, x30, [sp], #112
  40ede4:	ret
  40ede8:	mov	x19, #0x0                   	// #0
  40edec:	b	40edc8 <error@@Base+0xcc08>
  40edf0:	stp	x29, x30, [sp, #-80]!
  40edf4:	mov	x29, sp
  40edf8:	stp	x19, x20, [sp, #16]
  40edfc:	stp	x21, x22, [sp, #32]
  40ee00:	stp	x23, x24, [sp, #48]
  40ee04:	mov	x23, x0
  40ee08:	mov	x22, x1
  40ee0c:	ldr	x1, [x2, #8]
  40ee10:	cbz	x1, 40ee70 <error@@Base+0xccb0>
  40ee14:	stp	x25, x26, [sp, #64]
  40ee18:	mov	x25, x2
  40ee1c:	mov	x21, x1
  40ee20:	cmp	x1, #0x0
  40ee24:	b.le	40ee40 <error@@Base+0xcc80>
  40ee28:	ldr	x3, [x2, #16]
  40ee2c:	add	x1, x3, x1, lsl #3
  40ee30:	ldr	x0, [x3], #8
  40ee34:	add	x21, x21, x0
  40ee38:	cmp	x3, x1
  40ee3c:	b.ne	40ee30 <error@@Base+0xcc70>  // b.any
  40ee40:	ldr	x0, [x22, #136]
  40ee44:	and	x0, x21, x0
  40ee48:	add	x0, x0, x0, lsl #1
  40ee4c:	lsl	x0, x0, #3
  40ee50:	ldr	x1, [x22, #64]
  40ee54:	add	x2, x1, x0
  40ee58:	ldr	x24, [x1, x0]
  40ee5c:	cmp	x24, #0x0
  40ee60:	b.le	40eeb4 <error@@Base+0xccf4>
  40ee64:	ldr	x26, [x2, #16]
  40ee68:	mov	x20, #0x0                   	// #0
  40ee6c:	b	40ee88 <error@@Base+0xccc8>
  40ee70:	str	wzr, [x0]
  40ee74:	mov	x19, #0x0                   	// #0
  40ee78:	b	40efe8 <error@@Base+0xce28>
  40ee7c:	add	x20, x20, #0x1
  40ee80:	cmp	x24, x20
  40ee84:	b.eq	40eeb4 <error@@Base+0xccf4>  // b.none
  40ee88:	ldr	x19, [x26, x20, lsl #3]
  40ee8c:	ldr	x0, [x19]
  40ee90:	cmp	x21, x0
  40ee94:	b.ne	40ee7c <error@@Base+0xccbc>  // b.any
  40ee98:	mov	x1, x25
  40ee9c:	add	x0, x19, #0x8
  40eea0:	bl	406934 <error@@Base+0x4774>
  40eea4:	and	w0, w0, #0xff
  40eea8:	cbz	w0, 40ee7c <error@@Base+0xccbc>
  40eeac:	ldp	x25, x26, [sp, #64]
  40eeb0:	b	40efe8 <error@@Base+0xce28>
  40eeb4:	mov	x1, #0x1                   	// #1
  40eeb8:	mov	x0, #0x70                  	// #112
  40eebc:	bl	4018c0 <calloc@plt>
  40eec0:	mov	x19, x0
  40eec4:	cbz	x0, 40ef04 <error@@Base+0xcd44>
  40eec8:	add	x20, x0, #0x8
  40eecc:	mov	x1, x25
  40eed0:	mov	x0, x20
  40eed4:	bl	408a1c <error@@Base+0x685c>
  40eed8:	cbnz	w0, 40eefc <error@@Base+0xcd3c>
  40eedc:	str	x20, [x19, #80]
  40eee0:	ldr	x6, [x25, #8]
  40eee4:	cmp	x6, #0x0
  40eee8:	b.le	40efd0 <error@@Base+0xce10>
  40eeec:	ldr	x7, [x22]
  40eef0:	ldr	x0, [x25, #16]
  40eef4:	add	x6, x0, x6, lsl #3
  40eef8:	b	40ef68 <error@@Base+0xcda8>
  40eefc:	mov	x0, x19
  40ef00:	bl	401a20 <free@plt>
  40ef04:	mov	w0, #0xc                   	// #12
  40ef08:	str	w0, [x23]
  40ef0c:	mov	x19, #0x0                   	// #0
  40ef10:	ldp	x25, x26, [sp, #64]
  40ef14:	b	40efe8 <error@@Base+0xce28>
  40ef18:	ldr	w1, [x2, #8]
  40ef1c:	tst	w1, #0x3ff00
  40ef20:	b.eq	40ef5c <error@@Base+0xcd9c>  // b.none
  40ef24:	ldrb	w1, [x19, #104]
  40ef28:	ubfx	x3, x1, #5, #1
  40ef2c:	ldrb	w4, [x2, #10]
  40ef30:	ubfx	x4, x4, #4, #1
  40ef34:	orr	w3, w3, w4
  40ef38:	bfi	w1, w3, #5, #1
  40ef3c:	strb	w1, [x19, #104]
  40ef40:	ldr	w1, [x2, #8]
  40ef44:	tst	w1, #0x3ff00
  40ef48:	b.eq	40ef5c <error@@Base+0xcd9c>  // b.none
  40ef4c:	b	40efc0 <error@@Base+0xce00>
  40ef50:	and	x1, x1, #0xff
  40ef54:	orr	w1, w1, #0x10
  40ef58:	strb	w1, [x19, #104]
  40ef5c:	add	x0, x0, #0x8
  40ef60:	cmp	x6, x0
  40ef64:	b.eq	40efd0 <error@@Base+0xce10>  // b.none
  40ef68:	ldr	x2, [x0]
  40ef6c:	add	x2, x7, x2, lsl #4
  40ef70:	ldrb	w3, [x2, #8]
  40ef74:	cmp	w3, #0x1
  40ef78:	b.eq	40ef18 <error@@Base+0xcd58>  // b.none
  40ef7c:	ldrb	w1, [x19, #104]
  40ef80:	ubfx	x4, x1, #5, #1
  40ef84:	ldrb	w5, [x2, #10]
  40ef88:	ubfx	x5, x5, #4, #1
  40ef8c:	orr	w4, w4, w5
  40ef90:	bfi	w1, w4, #5, #1
  40ef94:	strb	w1, [x19, #104]
  40ef98:	cmp	w3, #0x2
  40ef9c:	b.eq	40ef50 <error@@Base+0xcd90>  // b.none
  40efa0:	cmp	w3, #0x4
  40efa4:	b.ne	40efb8 <error@@Base+0xcdf8>  // b.any
  40efa8:	ldrb	w1, [x19, #104]
  40efac:	orr	w1, w1, #0x40
  40efb0:	strb	w1, [x19, #104]
  40efb4:	b	40ef5c <error@@Base+0xcd9c>
  40efb8:	cmp	w3, #0xc
  40efbc:	b.ne	40ef40 <error@@Base+0xcd80>  // b.any
  40efc0:	ldrb	w1, [x19, #104]
  40efc4:	orr	w1, w1, #0xffffff80
  40efc8:	strb	w1, [x19, #104]
  40efcc:	b	40ef5c <error@@Base+0xcd9c>
  40efd0:	mov	x2, x21
  40efd4:	mov	x1, x19
  40efd8:	mov	x0, x22
  40efdc:	bl	407bec <error@@Base+0x5a2c>
  40efe0:	cbnz	w0, 40f000 <error@@Base+0xce40>
  40efe4:	ldp	x25, x26, [sp, #64]
  40efe8:	mov	x0, x19
  40efec:	ldp	x19, x20, [sp, #16]
  40eff0:	ldp	x21, x22, [sp, #32]
  40eff4:	ldp	x23, x24, [sp, #48]
  40eff8:	ldp	x29, x30, [sp], #80
  40effc:	ret
  40f000:	mov	x0, x19
  40f004:	bl	40a204 <error@@Base+0x8044>
  40f008:	b	40ef04 <error@@Base+0xcd44>
  40f00c:	stp	x29, x30, [sp, #-144]!
  40f010:	mov	x29, sp
  40f014:	stp	x21, x22, [sp, #32]
  40f018:	stp	x23, x24, [sp, #48]
  40f01c:	stp	x27, x28, [sp, #80]
  40f020:	mov	x24, x0
  40f024:	mov	x23, x1
  40f028:	mov	x22, x2
  40f02c:	str	x3, [sp, #104]
  40f030:	mov	w28, w4
  40f034:	mov	x1, x2
  40f038:	bl	406f88 <error@@Base+0x4dc8>
  40f03c:	cmn	x0, #0x1
  40f040:	b.eq	40f220 <error@@Base+0xd060>  // b.none
  40f044:	stp	x19, x20, [sp, #16]
  40f048:	stp	x25, x26, [sp, #64]
  40f04c:	ldr	x25, [x24, #152]
  40f050:	add	x0, x0, x0, lsl #2
  40f054:	lsl	x27, x0, #3
  40f058:	b	40f0d0 <error@@Base+0xcf10>
  40f05c:	ldr	x0, [x25, #40]
  40f060:	add	x21, x21, x21, lsl #1
  40f064:	add	x21, x0, x21, lsl #3
  40f068:	ldr	x0, [x21, #16]
  40f06c:	ldr	x20, [x0]
  40f070:	mov	x1, x20
  40f074:	mov	x0, x23
  40f078:	bl	406990 <error@@Base+0x47d0>
  40f07c:	cbnz	x0, 40f134 <error@@Base+0xcf74>
  40f080:	mov	x1, x20
  40f084:	add	x0, sp, #0x70
  40f088:	bl	407920 <error@@Base+0x5760>
  40f08c:	str	w0, [sp, #140]
  40f090:	mov	w3, w28
  40f094:	ldr	x2, [sp, #104]
  40f098:	add	x1, sp, #0x70
  40f09c:	mov	x0, x25
  40f0a0:	bl	40a74c <error@@Base+0x858c>
  40f0a4:	mov	w19, w0
  40f0a8:	add	x1, sp, #0x70
  40f0ac:	mov	x0, x23
  40f0b0:	bl	40886c <error@@Base+0x66ac>
  40f0b4:	mov	w20, w0
  40f0b8:	ldr	x0, [sp, #128]
  40f0bc:	bl	401a20 <free@plt>
  40f0c0:	ldr	w0, [sp, #140]
  40f0c4:	orr	w1, w19, w20
  40f0c8:	orr	w1, w1, w0
  40f0cc:	cbnz	w1, 40f0dc <error@@Base+0xcf1c>
  40f0d0:	ldr	x19, [x24, #216]
  40f0d4:	add	x19, x19, x27
  40f0d8:	b	40f140 <error@@Base+0xcf80>
  40f0dc:	cbnz	w0, 40f228 <error@@Base+0xd068>
  40f0e0:	cmp	w19, #0x0
  40f0e4:	csel	w0, w19, w20, ne  // ne = any
  40f0e8:	ldp	x19, x20, [sp, #16]
  40f0ec:	ldp	x25, x26, [sp, #64]
  40f0f0:	b	40f20c <error@@Base+0xd04c>
  40f0f4:	mov	x1, x26
  40f0f8:	add	x0, sp, #0x70
  40f0fc:	bl	407920 <error@@Base+0x5760>
  40f100:	str	w0, [sp, #140]
  40f104:	cbnz	w0, 40f234 <error@@Base+0xd074>
  40f108:	ldr	x21, [x24, #184]
  40f10c:	add	x2, sp, #0x70
  40f110:	mov	x1, x25
  40f114:	add	x0, sp, #0x8c
  40f118:	bl	40edf0 <error@@Base+0xcc30>
  40f11c:	str	x0, [x21, x20, lsl #3]
  40f120:	ldr	x0, [sp, #128]
  40f124:	bl	401a20 <free@plt>
  40f128:	ldr	x0, [x24, #184]
  40f12c:	ldr	x0, [x0, x20, lsl #3]
  40f130:	cbz	x0, 40f1f0 <error@@Base+0xd030>
  40f134:	add	x19, x19, #0x28
  40f138:	ldurb	w0, [x19, #-8]
  40f13c:	cbz	w0, 40f204 <error@@Base+0xd044>
  40f140:	ldr	x21, [x19]
  40f144:	mov	x1, x21
  40f148:	mov	x0, x23
  40f14c:	bl	406990 <error@@Base+0x47d0>
  40f150:	cbz	x0, 40f134 <error@@Base+0xcf74>
  40f154:	ldr	x20, [x19, #24]
  40f158:	add	x20, x22, x20
  40f15c:	ldr	x0, [x19, #16]
  40f160:	sub	x20, x20, x0
  40f164:	cmp	x22, x20
  40f168:	b.eq	40f05c <error@@Base+0xce9c>  // b.none
  40f16c:	ldr	x0, [x25, #24]
  40f170:	ldr	x26, [x0, x21, lsl #3]
  40f174:	ldr	x0, [x24, #184]
  40f178:	ldr	x21, [x0, x20, lsl #3]
  40f17c:	cbz	x21, 40f0f4 <error@@Base+0xcf34>
  40f180:	add	x21, x21, #0x8
  40f184:	mov	x1, x26
  40f188:	mov	x0, x21
  40f18c:	bl	406990 <error@@Base+0x47d0>
  40f190:	cbnz	x0, 40f134 <error@@Base+0xcf74>
  40f194:	mov	x1, x21
  40f198:	add	x0, sp, #0x70
  40f19c:	bl	408a1c <error@@Base+0x685c>
  40f1a0:	str	w0, [sp, #140]
  40f1a4:	mov	x1, x26
  40f1a8:	add	x0, sp, #0x70
  40f1ac:	bl	407974 <error@@Base+0x57b4>
  40f1b0:	and	w0, w0, #0xff
  40f1b4:	ldr	w1, [sp, #140]
  40f1b8:	cmp	w1, #0x0
  40f1bc:	cset	w1, ne  // ne = any
  40f1c0:	eor	w0, w0, #0x1
  40f1c4:	orr	w0, w1, w0
  40f1c8:	cbz	w0, 40f108 <error@@Base+0xcf48>
  40f1cc:	ldr	x0, [sp, #128]
  40f1d0:	bl	401a20 <free@plt>
  40f1d4:	ldr	w0, [sp, #140]
  40f1d8:	cmp	w0, #0x0
  40f1dc:	mov	w1, #0xc                   	// #12
  40f1e0:	csel	w0, w0, w1, ne  // ne = any
  40f1e4:	ldp	x19, x20, [sp, #16]
  40f1e8:	ldp	x25, x26, [sp, #64]
  40f1ec:	b	40f20c <error@@Base+0xd04c>
  40f1f0:	ldr	w0, [sp, #140]
  40f1f4:	cbz	w0, 40f134 <error@@Base+0xcf74>
  40f1f8:	ldp	x19, x20, [sp, #16]
  40f1fc:	ldp	x25, x26, [sp, #64]
  40f200:	b	40f20c <error@@Base+0xd04c>
  40f204:	ldp	x19, x20, [sp, #16]
  40f208:	ldp	x25, x26, [sp, #64]
  40f20c:	ldp	x21, x22, [sp, #32]
  40f210:	ldp	x23, x24, [sp, #48]
  40f214:	ldp	x27, x28, [sp, #80]
  40f218:	ldp	x29, x30, [sp], #144
  40f21c:	ret
  40f220:	mov	w0, #0x0                   	// #0
  40f224:	b	40f20c <error@@Base+0xd04c>
  40f228:	ldp	x19, x20, [sp, #16]
  40f22c:	ldp	x25, x26, [sp, #64]
  40f230:	b	40f20c <error@@Base+0xd04c>
  40f234:	ldp	x19, x20, [sp, #16]
  40f238:	ldp	x25, x26, [sp, #64]
  40f23c:	b	40f20c <error@@Base+0xd04c>
  40f240:	cmp	x3, #0x0
  40f244:	b.le	40f2f0 <error@@Base+0xd130>
  40f248:	stp	x29, x30, [sp, #-96]!
  40f24c:	mov	x29, sp
  40f250:	stp	x19, x20, [sp, #16]
  40f254:	stp	x21, x22, [sp, #32]
  40f258:	stp	x23, x24, [sp, #48]
  40f25c:	mov	x24, x0
  40f260:	mov	x20, x1
  40f264:	mov	x23, x2
  40f268:	mov	x21, x3
  40f26c:	mov	x19, #0x0                   	// #0
  40f270:	b	40f288 <error@@Base+0xd0c8>
  40f274:	ldr	x0, [x23, x19, lsl #3]
  40f278:	str	x0, [x20, x19, lsl #3]
  40f27c:	add	x19, x19, #0x1
  40f280:	cmp	x21, x19
  40f284:	b.eq	40f2d8 <error@@Base+0xd118>  // b.none
  40f288:	ldr	x1, [x20, x19, lsl #3]
  40f28c:	cbz	x1, 40f274 <error@@Base+0xd0b4>
  40f290:	ldr	x2, [x23, x19, lsl #3]
  40f294:	cbz	x2, 40f27c <error@@Base+0xd0bc>
  40f298:	add	x2, x2, #0x8
  40f29c:	add	x1, x1, #0x8
  40f2a0:	add	x0, sp, #0x40
  40f2a4:	bl	408a94 <error@@Base+0x68d4>
  40f2a8:	str	w0, [sp, #92]
  40f2ac:	cbnz	w0, 40f2dc <error@@Base+0xd11c>
  40f2b0:	add	x2, sp, #0x40
  40f2b4:	mov	x1, x24
  40f2b8:	add	x0, sp, #0x5c
  40f2bc:	bl	40edf0 <error@@Base+0xcc30>
  40f2c0:	str	x0, [x20, x19, lsl #3]
  40f2c4:	ldr	x0, [sp, #80]
  40f2c8:	bl	401a20 <free@plt>
  40f2cc:	ldr	w0, [sp, #92]
  40f2d0:	cbz	w0, 40f27c <error@@Base+0xd0bc>
  40f2d4:	b	40f2dc <error@@Base+0xd11c>
  40f2d8:	mov	w0, #0x0                   	// #0
  40f2dc:	ldp	x19, x20, [sp, #16]
  40f2e0:	ldp	x21, x22, [sp, #32]
  40f2e4:	ldp	x23, x24, [sp, #48]
  40f2e8:	ldp	x29, x30, [sp], #96
  40f2ec:	ret
  40f2f0:	mov	w0, #0x0                   	// #0
  40f2f4:	ret
  40f2f8:	stp	x29, x30, [sp, #-240]!
  40f2fc:	mov	x29, sp
  40f300:	stp	x19, x20, [sp, #16]
  40f304:	stp	x21, x22, [sp, #32]
  40f308:	stp	x23, x24, [sp, #48]
  40f30c:	stp	x27, x28, [sp, #80]
  40f310:	mov	x19, x0
  40f314:	mov	x7, x1
  40f318:	str	x1, [sp, #144]
  40f31c:	mov	x20, x2
  40f320:	mov	x23, x3
  40f324:	str	x4, [sp, #168]
  40f328:	str	x5, [sp, #120]
  40f32c:	str	w6, [sp, #140]
  40f330:	ldr	x27, [x0, #152]
  40f334:	str	wzr, [sp, #236]
  40f338:	ldr	x1, [x27]
  40f33c:	lsl	x0, x2, #4
  40f340:	ldr	x0, [x1, x0]
  40f344:	str	x0, [sp, #128]
  40f348:	ldrsw	x22, [x19, #224]
  40f34c:	add	x22, x22, x5
  40f350:	ldr	x21, [x7, #8]
  40f354:	cmp	x22, x21
  40f358:	b.ge	40f42c <error@@Base+0xd26c>  // b.tcont
  40f35c:	ldr	x0, [sp, #144]
  40f360:	ldr	x22, [x0]
  40f364:	cbz	x22, 40f848 <error@@Base+0xd688>
  40f368:	ldr	x1, [x19, #184]
  40f36c:	str	x1, [sp, #160]
  40f370:	ldr	x1, [x19, #72]
  40f374:	str	x1, [sp, #152]
  40f378:	ldr	x21, [x0, #16]
  40f37c:	str	x21, [x19, #184]
  40f380:	str	x22, [x19, #72]
  40f384:	str	x19, [sp, #104]
  40f388:	ldr	w2, [x19, #160]
  40f38c:	sub	x1, x22, #0x1
  40f390:	mov	x0, x19
  40f394:	bl	408df4 <error@@Base+0x6c34>
  40f398:	mov	w24, w0
  40f39c:	cmp	x22, x23
  40f3a0:	b.eq	40f880 <error@@Base+0xd6c0>  // b.none
  40f3a4:	ldr	x21, [x21, x22, lsl #3]
  40f3a8:	cbz	x21, 40f8c4 <error@@Base+0xd704>
  40f3ac:	ldrb	w0, [x21, #104]
  40f3b0:	tbnz	w0, #6, 40f488 <error@@Base+0xd2c8>
  40f3b4:	stp	xzr, xzr, [sp, #208]
  40f3b8:	str	xzr, [sp, #224]
  40f3bc:	ldrb	w0, [x21, #104]
  40f3c0:	tbz	w0, #6, 40f410 <error@@Base+0xd250>
  40f3c4:	ldr	x0, [sp, #216]
  40f3c8:	cbz	x0, 40f3ec <error@@Base+0xd22c>
  40f3cc:	ldr	w4, [sp, #140]
  40f3d0:	ldr	x3, [sp, #128]
  40f3d4:	mov	x2, x22
  40f3d8:	add	x1, sp, #0xd0
  40f3dc:	mov	x0, x19
  40f3e0:	bl	40f00c <error@@Base+0xce4c>
  40f3e4:	str	w0, [sp, #236]
  40f3e8:	cbnz	w0, 40f4a0 <error@@Base+0xd2e0>
  40f3ec:	mov	w3, w24
  40f3f0:	add	x2, sp, #0xd0
  40f3f4:	mov	x1, x27
  40f3f8:	add	x0, sp, #0xec
  40f3fc:	bl	40a270 <error@@Base+0x80b0>
  40f400:	mov	x21, x0
  40f404:	cbz	x0, 40f4b0 <error@@Base+0xd2f0>
  40f408:	ldr	x0, [x19, #184]
  40f40c:	str	x21, [x0, x22, lsl #3]
  40f410:	ldr	x0, [sp, #120]
  40f414:	cmp	x22, x0
  40f418:	b.ge	40f7ac <error@@Base+0xd5ec>  // b.tcont
  40f41c:	stp	x25, x26, [sp, #64]
  40f420:	add	x24, x22, #0x1
  40f424:	str	xzr, [sp, #96]
  40f428:	b	40f680 <error@@Base+0xd4c0>
  40f42c:	add	x22, x22, #0x1
  40f430:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40f434:	sub	x0, x0, x21
  40f438:	cmp	x0, x22
  40f43c:	b.lt	40f800 <error@@Base+0xd640>  // b.tstop
  40f440:	add	x24, x21, x22
  40f444:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  40f448:	cmp	x24, x0
  40f44c:	b.hi	40f808 <error@@Base+0xd648>  // b.pmore
  40f450:	stp	x25, x26, [sp, #64]
  40f454:	lsl	x1, x24, #3
  40f458:	mov	x25, x7
  40f45c:	ldr	x0, [x7, #16]
  40f460:	bl	4018d0 <realloc@plt>
  40f464:	cbz	x0, 40f810 <error@@Base+0xd650>
  40f468:	str	x0, [x25, #16]
  40f46c:	str	x24, [x25, #8]
  40f470:	lsl	x2, x22, #3
  40f474:	mov	w1, #0x0                   	// #0
  40f478:	add	x0, x0, x21, lsl #3
  40f47c:	bl	4018b0 <memset@plt>
  40f480:	ldp	x25, x26, [sp, #64]
  40f484:	b	40f35c <error@@Base+0xd19c>
  40f488:	add	x1, x21, #0x8
  40f48c:	add	x0, sp, #0xd0
  40f490:	bl	408a1c <error@@Base+0x685c>
  40f494:	str	w0, [sp, #236]
  40f498:	cbz	w0, 40f3bc <error@@Base+0xd1fc>
  40f49c:	b	40f4d8 <error@@Base+0xd318>
  40f4a0:	ldr	x0, [sp, #224]
  40f4a4:	bl	401a20 <free@plt>
  40f4a8:	ldr	w0, [sp, #236]
  40f4ac:	b	40f4d8 <error@@Base+0xd318>
  40f4b0:	ldr	w0, [sp, #236]
  40f4b4:	cbz	w0, 40f408 <error@@Base+0xd248>
  40f4b8:	ldr	x0, [sp, #224]
  40f4bc:	bl	401a20 <free@plt>
  40f4c0:	ldr	w0, [sp, #236]
  40f4c4:	b	40f4d8 <error@@Base+0xd318>
  40f4c8:	ldr	x0, [sp, #224]
  40f4cc:	bl	401a20 <free@plt>
  40f4d0:	ldr	w0, [sp, #236]
  40f4d4:	ldp	x25, x26, [sp, #64]
  40f4d8:	ldp	x19, x20, [sp, #16]
  40f4dc:	ldp	x21, x22, [sp, #32]
  40f4e0:	ldp	x23, x24, [sp, #48]
  40f4e4:	ldp	x27, x28, [sp, #80]
  40f4e8:	ldp	x29, x30, [sp], #240
  40f4ec:	ret
  40f4f0:	mov	x3, x22
  40f4f4:	ldr	x2, [sp, #104]
  40f4f8:	mov	x1, x25
  40f4fc:	mov	x0, x23
  40f500:	bl	40c550 <error@@Base+0xa390>
  40f504:	cmp	w0, #0x1
  40f508:	b.le	40f70c <error@@Base+0xd54c>
  40f50c:	ldr	x1, [x23, #24]
  40f510:	ldr	x28, [x1, x25, lsl #3]
  40f514:	add	x20, x22, w0, sxtw
  40f518:	ldr	x0, [x19, #184]
  40f51c:	ldr	x1, [x0, x20, lsl #3]
  40f520:	str	xzr, [sp, #192]
  40f524:	cbz	x1, 40f53c <error@@Base+0xd37c>
  40f528:	add	x1, x1, #0x8
  40f52c:	add	x0, sp, #0xb8
  40f530:	bl	40886c <error@@Base+0x66ac>
  40f534:	str	w0, [sp, #180]
  40f538:	cbnz	w0, 40f5d8 <error@@Base+0xd418>
  40f53c:	mov	x1, x28
  40f540:	add	x0, sp, #0xb8
  40f544:	bl	407974 <error@@Base+0x57b4>
  40f548:	and	w0, w0, #0xff
  40f54c:	cbz	w0, 40f6e8 <error@@Base+0xd528>
  40f550:	ldr	x28, [x19, #184]
  40f554:	add	x2, sp, #0xb8
  40f558:	mov	x1, x23
  40f55c:	add	x0, sp, #0xb4
  40f560:	bl	40edf0 <error@@Base+0xcc30>
  40f564:	str	x0, [x28, x20, lsl #3]
  40f568:	ldr	x0, [x19, #184]
  40f56c:	ldr	x0, [x0, x20, lsl #3]
  40f570:	cbz	x0, 40f6f4 <error@@Base+0xd534>
  40f574:	ldr	x0, [x23, #24]
  40f578:	ldr	x1, [x0, x25, lsl #3]
  40f57c:	add	x0, sp, #0xd0
  40f580:	bl	407974 <error@@Base+0x57b4>
  40f584:	and	w0, w0, #0xff
  40f588:	cbz	w0, 40f714 <error@@Base+0xd554>
  40f58c:	add	x26, x26, #0x1
  40f590:	ldr	x0, [x21, #40]
  40f594:	cmp	x26, x0
  40f598:	b.ge	40f738 <error@@Base+0xd578>  // b.tcont
  40f59c:	ldr	x0, [x21, #48]
  40f5a0:	ldr	x25, [x0, x26, lsl #3]
  40f5a4:	lsl	x28, x25, #4
  40f5a8:	ldr	x0, [x23]
  40f5ac:	add	x0, x0, x28
  40f5b0:	ldrb	w0, [x0, #10]
  40f5b4:	tbnz	w0, #4, 40f4f0 <error@@Base+0xd330>
  40f5b8:	ldr	x1, [x23]
  40f5bc:	mov	x2, x22
  40f5c0:	add	x1, x1, x28
  40f5c4:	mov	x0, x19
  40f5c8:	bl	408ef0 <error@@Base+0x6d30>
  40f5cc:	and	w0, w0, #0xff
  40f5d0:	cbz	w0, 40f58c <error@@Base+0xd3cc>
  40f5d4:	b	40f574 <error@@Base+0xd3b4>
  40f5d8:	ldr	x0, [sp, #200]
  40f5dc:	bl	401a20 <free@plt>
  40f5e0:	ldr	w0, [sp, #180]
  40f5e4:	str	w0, [sp, #236]
  40f5e8:	cbnz	w0, 40f724 <error@@Base+0xd564>
  40f5ec:	mov	x20, x24
  40f5f0:	ldr	x0, [sp, #216]
  40f5f4:	cbz	x0, 40f634 <error@@Base+0xd474>
  40f5f8:	ldr	w3, [sp, #140]
  40f5fc:	ldr	x2, [sp, #128]
  40f600:	add	x1, sp, #0xd0
  40f604:	mov	x0, x27
  40f608:	bl	40a74c <error@@Base+0x858c>
  40f60c:	str	w0, [sp, #236]
  40f610:	cbnz	w0, 40f748 <error@@Base+0xd588>
  40f614:	ldr	w4, [sp, #140]
  40f618:	ldr	x3, [sp, #128]
  40f61c:	mov	x2, x24
  40f620:	add	x1, sp, #0xd0
  40f624:	mov	x0, x19
  40f628:	bl	40f00c <error@@Base+0xce4c>
  40f62c:	str	w0, [sp, #236]
  40f630:	cbnz	w0, 40f75c <error@@Base+0xd59c>
  40f634:	ldr	w2, [x19, #160]
  40f638:	mov	x1, x22
  40f63c:	ldr	x0, [sp, #104]
  40f640:	bl	408df4 <error@@Base+0x6c34>
  40f644:	mov	w3, w0
  40f648:	add	x2, sp, #0xd0
  40f64c:	mov	x1, x27
  40f650:	add	x0, sp, #0xec
  40f654:	bl	40a270 <error@@Base+0x80b0>
  40f658:	mov	x21, x0
  40f65c:	cbz	x0, 40f770 <error@@Base+0xd5b0>
  40f660:	ldr	x0, [x19, #184]
  40f664:	ldr	x1, [sp, #112]
  40f668:	str	x21, [x0, x1]
  40f66c:	str	xzr, [sp, #96]
  40f670:	add	x24, x24, #0x1
  40f674:	ldr	x0, [sp, #120]
  40f678:	cmp	x0, x20
  40f67c:	b.le	40f7f4 <error@@Base+0xd634>
  40f680:	sub	x22, x24, #0x1
  40f684:	ldrsw	x0, [x19, #224]
  40f688:	ldr	x1, [sp, #96]
  40f68c:	cmp	x1, x0
  40f690:	b.gt	40f7a8 <error@@Base+0xd5e8>
  40f694:	str	xzr, [sp, #216]
  40f698:	lsl	x0, x24, #3
  40f69c:	str	x0, [sp, #112]
  40f6a0:	ldr	x0, [x19, #184]
  40f6a4:	ldr	x1, [x0, x24, lsl #3]
  40f6a8:	cbz	x1, 40f83c <error@@Base+0xd67c>
  40f6ac:	add	x1, x1, #0x8
  40f6b0:	add	x0, sp, #0xd0
  40f6b4:	bl	40886c <error@@Base+0x66ac>
  40f6b8:	str	w0, [sp, #236]
  40f6bc:	cbnz	w0, 40f4c8 <error@@Base+0xd308>
  40f6c0:	cbz	x21, 40f5ec <error@@Base+0xd42c>
  40f6c4:	ldr	x23, [x19, #152]
  40f6c8:	str	wzr, [sp, #180]
  40f6cc:	stp	xzr, xzr, [sp, #184]
  40f6d0:	str	xzr, [sp, #200]
  40f6d4:	ldr	x0, [x21, #40]
  40f6d8:	cmp	x0, #0x0
  40f6dc:	b.le	40f738 <error@@Base+0xd578>
  40f6e0:	mov	x26, #0x0                   	// #0
  40f6e4:	b	40f59c <error@@Base+0xd3dc>
  40f6e8:	ldr	x0, [sp, #200]
  40f6ec:	bl	401a20 <free@plt>
  40f6f0:	b	40f71c <error@@Base+0xd55c>
  40f6f4:	ldr	w0, [sp, #180]
  40f6f8:	cbz	w0, 40f574 <error@@Base+0xd3b4>
  40f6fc:	ldr	x0, [sp, #200]
  40f700:	bl	401a20 <free@plt>
  40f704:	ldr	w0, [sp, #180]
  40f708:	b	40f5e4 <error@@Base+0xd424>
  40f70c:	cbz	w0, 40f5b8 <error@@Base+0xd3f8>
  40f710:	b	40f574 <error@@Base+0xd3b4>
  40f714:	ldr	x0, [sp, #200]
  40f718:	bl	401a20 <free@plt>
  40f71c:	mov	w0, #0xc                   	// #12
  40f720:	str	w0, [sp, #236]
  40f724:	ldr	x0, [sp, #224]
  40f728:	bl	401a20 <free@plt>
  40f72c:	ldr	w0, [sp, #236]
  40f730:	ldp	x25, x26, [sp, #64]
  40f734:	b	40f4d8 <error@@Base+0xd318>
  40f738:	ldr	x0, [sp, #200]
  40f73c:	bl	401a20 <free@plt>
  40f740:	str	wzr, [sp, #236]
  40f744:	b	40f5ec <error@@Base+0xd42c>
  40f748:	ldr	x0, [sp, #224]
  40f74c:	bl	401a20 <free@plt>
  40f750:	ldr	w0, [sp, #236]
  40f754:	ldp	x25, x26, [sp, #64]
  40f758:	b	40f4d8 <error@@Base+0xd318>
  40f75c:	ldr	x0, [sp, #224]
  40f760:	bl	401a20 <free@plt>
  40f764:	ldr	w0, [sp, #236]
  40f768:	ldp	x25, x26, [sp, #64]
  40f76c:	b	40f4d8 <error@@Base+0xd318>
  40f770:	ldr	w0, [sp, #236]
  40f774:	cbnz	w0, 40f794 <error@@Base+0xd5d4>
  40f778:	ldr	x0, [x19, #184]
  40f77c:	ldr	x1, [sp, #112]
  40f780:	str	xzr, [x0, x1]
  40f784:	ldr	x0, [sp, #96]
  40f788:	add	x0, x0, #0x1
  40f78c:	str	x0, [sp, #96]
  40f790:	b	40f670 <error@@Base+0xd4b0>
  40f794:	ldr	x0, [sp, #224]
  40f798:	bl	401a20 <free@plt>
  40f79c:	ldr	w0, [sp, #236]
  40f7a0:	ldp	x25, x26, [sp, #64]
  40f7a4:	b	40f4d8 <error@@Base+0xd318>
  40f7a8:	ldp	x25, x26, [sp, #64]
  40f7ac:	ldr	x0, [sp, #224]
  40f7b0:	bl	401a20 <free@plt>
  40f7b4:	ldr	x0, [x19, #184]
  40f7b8:	ldr	x1, [sp, #120]
  40f7bc:	ldr	x0, [x0, x1, lsl #3]
  40f7c0:	cbz	x0, 40f81c <error@@Base+0xd65c>
  40f7c4:	ldr	x1, [sp, #144]
  40f7c8:	str	x22, [x1]
  40f7cc:	ldr	x1, [sp, #160]
  40f7d0:	str	x1, [x19, #184]
  40f7d4:	ldr	x1, [sp, #152]
  40f7d8:	str	x1, [x19, #72]
  40f7dc:	ldr	x1, [sp, #168]
  40f7e0:	add	x0, x0, #0x8
  40f7e4:	bl	406990 <error@@Base+0x47d0>
  40f7e8:	cmp	x0, #0x0
  40f7ec:	cset	w0, eq  // eq = none
  40f7f0:	b	40f4d8 <error@@Base+0xd318>
  40f7f4:	mov	x22, x20
  40f7f8:	ldp	x25, x26, [sp, #64]
  40f7fc:	b	40f7ac <error@@Base+0xd5ec>
  40f800:	mov	w0, #0xc                   	// #12
  40f804:	b	40f4d8 <error@@Base+0xd318>
  40f808:	mov	w0, #0xc                   	// #12
  40f80c:	b	40f4d8 <error@@Base+0xd318>
  40f810:	mov	w0, #0xc                   	// #12
  40f814:	ldp	x25, x26, [sp, #64]
  40f818:	b	40f4d8 <error@@Base+0xd318>
  40f81c:	ldr	x0, [sp, #144]
  40f820:	str	x22, [x0]
  40f824:	ldr	x0, [sp, #160]
  40f828:	str	x0, [x19, #184]
  40f82c:	ldr	x0, [sp, #152]
  40f830:	str	x0, [x19, #72]
  40f834:	mov	w0, #0x1                   	// #1
  40f838:	b	40f4d8 <error@@Base+0xd318>
  40f83c:	cbnz	x21, 40f6c4 <error@@Base+0xd504>
  40f840:	mov	x20, x24
  40f844:	b	40f634 <error@@Base+0xd474>
  40f848:	ldr	x0, [x19, #184]
  40f84c:	str	x0, [sp, #160]
  40f850:	ldr	x0, [x19, #72]
  40f854:	str	x0, [sp, #152]
  40f858:	ldr	x0, [sp, #144]
  40f85c:	ldr	x0, [x0, #16]
  40f860:	str	x0, [x19, #184]
  40f864:	str	x23, [x19, #72]
  40f868:	str	x19, [sp, #104]
  40f86c:	ldr	w2, [x19, #160]
  40f870:	sub	x1, x23, #0x1
  40f874:	mov	x0, x19
  40f878:	bl	408df4 <error@@Base+0x6c34>
  40f87c:	mov	w24, w0
  40f880:	mov	x1, x20
  40f884:	add	x0, sp, #0xd0
  40f888:	bl	407920 <error@@Base+0x5760>
  40f88c:	str	w0, [sp, #236]
  40f890:	cbnz	w0, 40f4d8 <error@@Base+0xd318>
  40f894:	ldr	w3, [sp, #140]
  40f898:	ldr	x2, [sp, #128]
  40f89c:	add	x1, sp, #0xd0
  40f8a0:	mov	x0, x27
  40f8a4:	bl	40a74c <error@@Base+0x858c>
  40f8a8:	str	w0, [sp, #236]
  40f8ac:	mov	x22, x23
  40f8b0:	cbz	w0, 40f3c4 <error@@Base+0xd204>
  40f8b4:	ldr	x0, [sp, #224]
  40f8b8:	bl	401a20 <free@plt>
  40f8bc:	ldr	w0, [sp, #236]
  40f8c0:	b	40f4d8 <error@@Base+0xd318>
  40f8c4:	stp	xzr, xzr, [sp, #208]
  40f8c8:	str	xzr, [sp, #224]
  40f8cc:	b	40f410 <error@@Base+0xd250>
  40f8d0:	stp	x29, x30, [sp, #-80]!
  40f8d4:	mov	x29, sp
  40f8d8:	stp	x19, x20, [sp, #16]
  40f8dc:	stp	x21, x22, [sp, #32]
  40f8e0:	stp	x23, x24, [sp, #48]
  40f8e4:	mov	x19, x0
  40f8e8:	mov	x23, x1
  40f8ec:	mov	x22, x2
  40f8f0:	mov	x21, x3
  40f8f4:	mov	x20, x4
  40f8f8:	mov	x1, x2
  40f8fc:	mov	w6, #0x8                   	// #8
  40f900:	mov	x5, x4
  40f904:	mov	x4, x3
  40f908:	ldr	x3, [x2, #8]
  40f90c:	ldr	x2, [x1], #16
  40f910:	bl	40f2f8 <error@@Base+0xd138>
  40f914:	cbz	w0, 40f92c <error@@Base+0xd76c>
  40f918:	ldp	x19, x20, [sp, #16]
  40f91c:	ldp	x21, x22, [sp, #32]
  40f920:	ldp	x23, x24, [sp, #48]
  40f924:	ldp	x29, x30, [sp], #80
  40f928:	ret
  40f92c:	str	x25, [sp, #64]
  40f930:	ldr	x25, [x23]
  40f934:	ldr	x24, [x22, #8]
  40f938:	ldr	x1, [x19, #208]
  40f93c:	ldr	x0, [x19, #200]
  40f940:	cmp	x0, x1
  40f944:	b.ge	40fa30 <error@@Base+0xd870>  // b.tcont
  40f948:	ldr	x0, [x19, #200]
  40f94c:	cmp	x0, #0x0
  40f950:	b.le	40f974 <error@@Base+0xd7b4>
  40f954:	add	x0, x0, x0, lsl #2
  40f958:	lsl	x0, x0, #3
  40f95c:	sub	x0, x0, #0x28
  40f960:	ldr	x1, [x19, #216]
  40f964:	add	x0, x1, x0
  40f968:	ldr	x1, [x0, #8]
  40f96c:	cmp	x20, x1
  40f970:	b.eq	40fa8c <error@@Base+0xd8cc>  // b.none
  40f974:	ldr	x0, [x19, #200]
  40f978:	ldr	x1, [x19, #216]
  40f97c:	add	x0, x0, x0, lsl #2
  40f980:	str	x21, [x1, x0, lsl #3]
  40f984:	ldr	x0, [x19, #200]
  40f988:	ldr	x1, [x19, #216]
  40f98c:	add	x0, x0, x0, lsl #2
  40f990:	add	x0, x1, x0, lsl #3
  40f994:	str	x20, [x0, #8]
  40f998:	ldr	x0, [x19, #200]
  40f99c:	ldr	x1, [x19, #216]
  40f9a0:	add	x0, x0, x0, lsl #2
  40f9a4:	add	x0, x1, x0, lsl #3
  40f9a8:	str	x25, [x0, #16]
  40f9ac:	ldr	x0, [x19, #200]
  40f9b0:	ldr	x1, [x19, #216]
  40f9b4:	add	x0, x0, x0, lsl #2
  40f9b8:	add	x0, x1, x0, lsl #3
  40f9bc:	str	x24, [x0, #24]
  40f9c0:	ldr	x0, [x19, #200]
  40f9c4:	ldr	x1, [x19, #216]
  40f9c8:	add	x0, x0, x0, lsl #2
  40f9cc:	add	x0, x1, x0, lsl #3
  40f9d0:	cmp	x25, x24
  40f9d4:	csetm	w1, eq  // eq = none
  40f9d8:	strh	w1, [x0, #34]
  40f9dc:	ldr	x1, [x19, #216]
  40f9e0:	ldr	x0, [x19, #200]
  40f9e4:	add	x2, x0, #0x1
  40f9e8:	str	x2, [x19, #200]
  40f9ec:	add	x0, x0, x0, lsl #2
  40f9f0:	add	x0, x1, x0, lsl #3
  40f9f4:	strb	wzr, [x0, #32]
  40f9f8:	ldrsw	x1, [x19, #224]
  40f9fc:	sub	x0, x24, x25
  40fa00:	cmp	x1, x0
  40fa04:	b.ge	40fa10 <error@@Base+0xd850>  // b.tcont
  40fa08:	sub	w24, w24, w25
  40fa0c:	str	w24, [x19, #224]
  40fa10:	ldr	x1, [x22, #8]
  40fa14:	add	x20, x20, x1
  40fa18:	ldr	x1, [x23]
  40fa1c:	sub	x1, x20, x1
  40fa20:	mov	x0, x19
  40fa24:	bl	4087cc <error@@Base+0x660c>
  40fa28:	ldr	x25, [sp, #64]
  40fa2c:	b	40f918 <error@@Base+0xd758>
  40fa30:	add	x1, x1, x1, lsl #2
  40fa34:	lsl	x1, x1, #4
  40fa38:	ldr	x0, [x19, #216]
  40fa3c:	bl	4018d0 <realloc@plt>
  40fa40:	cbz	x0, 40fa78 <error@@Base+0xd8b8>
  40fa44:	str	x0, [x19, #216]
  40fa48:	ldr	x2, [x19, #208]
  40fa4c:	add	x2, x2, x2, lsl #2
  40fa50:	ldr	x1, [x19, #200]
  40fa54:	add	x3, x1, x1, lsl #2
  40fa58:	lsl	x2, x2, #3
  40fa5c:	mov	w1, #0x0                   	// #0
  40fa60:	add	x0, x0, x3, lsl #3
  40fa64:	bl	4018b0 <memset@plt>
  40fa68:	ldr	x0, [x19, #208]
  40fa6c:	lsl	x0, x0, #1
  40fa70:	str	x0, [x19, #208]
  40fa74:	b	40f948 <error@@Base+0xd788>
  40fa78:	ldr	x0, [x19, #216]
  40fa7c:	bl	401a20 <free@plt>
  40fa80:	mov	w0, #0xc                   	// #12
  40fa84:	ldr	x25, [sp, #64]
  40fa88:	b	40f918 <error@@Base+0xd758>
  40fa8c:	mov	w1, #0x1                   	// #1
  40fa90:	strb	w1, [x0, #32]
  40fa94:	b	40f974 <error@@Base+0xd7b4>
  40fa98:	stp	x29, x30, [sp, #-208]!
  40fa9c:	mov	x29, sp
  40faa0:	stp	x19, x20, [sp, #16]
  40faa4:	stp	x27, x28, [sp, #80]
  40faa8:	mov	x19, x0
  40faac:	mov	x28, x1
  40fab0:	ldr	x27, [x0, #152]
  40fab4:	ldr	x0, [x0, #72]
  40fab8:	mov	x1, x0
  40fabc:	str	x0, [sp, #104]
  40fac0:	ldr	x0, [x28, #8]
  40fac4:	cmp	x0, #0x0
  40fac8:	b.le	410114 <error@@Base+0xdf54>
  40facc:	stp	x21, x22, [sp, #32]
  40fad0:	stp	x23, x24, [sp, #48]
  40fad4:	stp	x25, x26, [sp, #64]
  40fad8:	lsl	x0, x1, #3
  40fadc:	str	x0, [sp, #128]
  40fae0:	str	xzr, [sp, #96]
  40fae4:	b	40fb1c <error@@Base+0xd95c>
  40fae8:	tbz	w1, #3, 40faf0 <error@@Base+0xd930>
  40faec:	tbnz	w0, #0, 40fb00 <error@@Base+0xd940>
  40faf0:	tbz	w1, #5, 40faf8 <error@@Base+0xd938>
  40faf4:	tbz	w0, #1, 40fb00 <error@@Base+0xd940>
  40faf8:	tbz	w1, #7, 40fb74 <error@@Base+0xd9b4>
  40fafc:	tbnz	w0, #3, 40fb74 <error@@Base+0xd9b4>
  40fb00:	ldr	x0, [sp, #96]
  40fb04:	add	x0, x0, #0x1
  40fb08:	mov	x1, x0
  40fb0c:	str	x0, [sp, #96]
  40fb10:	ldr	x0, [x28, #8]
  40fb14:	cmp	x0, x1
  40fb18:	b.le	410108 <error@@Base+0xdf48>
  40fb1c:	ldr	x0, [x28, #16]
  40fb20:	ldr	x1, [sp, #96]
  40fb24:	ldr	x21, [x0, x1, lsl #3]
  40fb28:	lsl	x22, x21, #4
  40fb2c:	ldr	x20, [x27]
  40fb30:	add	x20, x20, x22
  40fb34:	ldrb	w0, [x20, #8]
  40fb38:	cmp	w0, #0x4
  40fb3c:	b.ne	40fb00 <error@@Base+0xd940>  // b.any
  40fb40:	ldr	w0, [x20, #8]
  40fb44:	tst	w0, #0x3ff00
  40fb48:	b.eq	40fb74 <error@@Base+0xd9b4>  // b.none
  40fb4c:	ldr	w2, [x19, #160]
  40fb50:	ldr	x1, [sp, #104]
  40fb54:	mov	x0, x19
  40fb58:	bl	408df4 <error@@Base+0x6c34>
  40fb5c:	ldr	w2, [x20, #8]
  40fb60:	ubfx	x1, x2, #8, #10
  40fb64:	tbz	w2, #10, 40fae8 <error@@Base+0xd928>
  40fb68:	tbz	w0, #0, 40fb00 <error@@Base+0xd940>
  40fb6c:	tbz	w1, #3, 40faf0 <error@@Base+0xd930>
  40fb70:	b	40fb00 <error@@Base+0xd940>
  40fb74:	ldr	x20, [x19, #200]
  40fb78:	ldr	x1, [sp, #104]
  40fb7c:	mov	x0, x19
  40fb80:	bl	406f88 <error@@Base+0x4dc8>
  40fb84:	cmn	x0, #0x1
  40fb88:	b.eq	40fbb0 <error@@Base+0xd9f0>  // b.none
  40fb8c:	add	x0, x0, x0, lsl #2
  40fb90:	ldr	x1, [x19, #216]
  40fb94:	add	x0, x1, x0, lsl #3
  40fb98:	ldr	x1, [x0]
  40fb9c:	cmp	x21, x1
  40fba0:	b.eq	40fee8 <error@@Base+0xdd28>  // b.none
  40fba4:	add	x0, x0, #0x28
  40fba8:	ldurb	w1, [x0, #-8]
  40fbac:	cbnz	w1, 40fb98 <error@@Base+0xd9d8>
  40fbb0:	ldr	x0, [x19, #152]
  40fbb4:	str	x0, [sp, #112]
  40fbb8:	ldr	x0, [x0]
  40fbbc:	ldr	x0, [x0, x22]
  40fbc0:	str	x0, [sp, #120]
  40fbc4:	ldr	x0, [x19, #232]
  40fbc8:	cmp	x0, #0x0
  40fbcc:	b.le	40fee8 <error@@Base+0xdd28>
  40fbd0:	ldr	x0, [x19, #8]
  40fbd4:	mov	x1, #0x0                   	// #0
  40fbd8:	str	x27, [sp, #152]
  40fbdc:	str	x21, [sp, #136]
  40fbe0:	str	x20, [sp, #160]
  40fbe4:	mov	x27, x0
  40fbe8:	str	x28, [sp, #168]
  40fbec:	mov	x28, x1
  40fbf0:	b	40fcd4 <error@@Base+0xdb14>
  40fbf4:	mov	x2, x21
  40fbf8:	add	x1, x27, x26
  40fbfc:	add	x0, x27, x24
  40fc00:	bl	4019b0 <memcmp@plt>
  40fc04:	cbnz	w0, 40fcb4 <error@@Base+0xdaf4>
  40fc08:	add	x24, x24, x21
  40fc0c:	ldr	x4, [sp, #104]
  40fc10:	mov	x3, x28
  40fc14:	mov	x2, x25
  40fc18:	mov	x1, x20
  40fc1c:	mov	x0, x19
  40fc20:	bl	40f8d0 <error@@Base+0xd710>
  40fc24:	ldr	x27, [x19, #8]
  40fc28:	cmp	w0, #0x1
  40fc2c:	b.hi	410144 <error@@Base+0xdf84>  // b.pmore
  40fc30:	add	x22, x22, #0x1
  40fc34:	ldr	x0, [x20, #32]
  40fc38:	cmp	x22, x0
  40fc3c:	b.ge	40fc8c <error@@Base+0xdacc>  // b.tcont
  40fc40:	ldr	x0, [x20, #40]
  40fc44:	ldr	x25, [x0, x22, lsl #3]
  40fc48:	mov	x26, x23
  40fc4c:	ldr	x23, [x25, #8]
  40fc50:	sub	x21, x23, x26
  40fc54:	cmp	x21, #0x0
  40fc58:	b.le	40fc08 <error@@Base+0xda48>
  40fc5c:	add	x1, x21, x24
  40fc60:	ldr	x0, [x19, #48]
  40fc64:	cmp	x1, x0
  40fc68:	b.le	40fbf4 <error@@Base+0xda34>
  40fc6c:	ldr	x0, [x19, #88]
  40fc70:	cmp	x1, x0
  40fc74:	b.gt	40fcb4 <error@@Base+0xdaf4>
  40fc78:	mov	x0, x19
  40fc7c:	bl	4087cc <error@@Base+0x660c>
  40fc80:	cbnz	w0, 410130 <error@@Base+0xdf70>
  40fc84:	ldr	x27, [x19, #8]
  40fc88:	b	40fbf4 <error@@Base+0xda34>
  40fc8c:	ldr	x28, [sp, #144]
  40fc90:	cmp	x22, #0x0
  40fc94:	cinc	x23, x23, gt
  40fc98:	ldr	x0, [sp, #104]
  40fc9c:	cmp	x0, x23
  40fca0:	b.lt	40fcc4 <error@@Base+0xdb04>  // b.tstop
  40fca4:	mov	x25, x0
  40fca8:	ldr	x26, [sp, #112]
  40fcac:	ldr	x22, [sp, #120]
  40fcb0:	b	40fe30 <error@@Base+0xdc70>
  40fcb4:	ldr	x28, [sp, #144]
  40fcb8:	ldr	x0, [x20, #32]
  40fcbc:	cmp	x0, x22
  40fcc0:	b.le	40fd20 <error@@Base+0xdb60>
  40fcc4:	add	x28, x28, #0x1
  40fcc8:	ldr	x0, [x19, #232]
  40fccc:	cmp	x28, x0
  40fcd0:	b.ge	40fed8 <error@@Base+0xdd18>  // b.tcont
  40fcd4:	ldr	x0, [x19, #248]
  40fcd8:	ldr	x20, [x0, x28, lsl #3]
  40fcdc:	ldr	x0, [x20, #8]
  40fce0:	ldr	x1, [sp, #112]
  40fce4:	ldr	x1, [x1]
  40fce8:	lsl	x0, x0, #4
  40fcec:	ldr	x0, [x1, x0]
  40fcf0:	ldr	x1, [sp, #120]
  40fcf4:	cmp	x1, x0
  40fcf8:	b.ne	40fcc4 <error@@Base+0xdb04>  // b.any
  40fcfc:	ldr	x23, [x20]
  40fd00:	ldr	x0, [x20, #32]
  40fd04:	cmp	x0, #0x0
  40fd08:	b.le	40fd28 <error@@Base+0xdb68>
  40fd0c:	ldr	x24, [sp, #104]
  40fd10:	mov	x22, #0x0                   	// #0
  40fd14:	str	x28, [sp, #144]
  40fd18:	ldr	x28, [sp, #136]
  40fd1c:	b	40fc40 <error@@Base+0xda80>
  40fd20:	mov	x23, x26
  40fd24:	b	40fc90 <error@@Base+0xdad0>
  40fd28:	ldr	x24, [sp, #104]
  40fd2c:	b	40fc98 <error@@Base+0xdad8>
  40fd30:	ldr	x0, [x19, #88]
  40fd34:	cmp	x0, x24
  40fd38:	b.le	40fcc4 <error@@Base+0xdb04>
  40fd3c:	add	w1, w24, #0x1
  40fd40:	mov	x0, x19
  40fd44:	bl	4086e8 <error@@Base+0x6528>
  40fd48:	cbnz	w0, 410130 <error@@Base+0xdf70>
  40fd4c:	ldr	x27, [x19, #8]
  40fd50:	b	40fe4c <error@@Base+0xdc8c>
  40fd54:	add	x0, x0, #0x1
  40fd58:	cmp	x4, x0
  40fd5c:	b.eq	40fe24 <error@@Base+0xdc64>  // b.none
  40fd60:	ldr	x21, [x5, x0, lsl #3]
  40fd64:	lsl	x1, x21, #4
  40fd68:	add	x2, x3, x1
  40fd6c:	ldrb	w2, [x2, #8]
  40fd70:	cmp	w2, #0x9
  40fd74:	b.ne	40fd54 <error@@Base+0xdb94>  // b.any
  40fd78:	ldr	x1, [x3, x1]
  40fd7c:	cmp	x22, x1
  40fd80:	b.ne	40fd54 <error@@Base+0xdb94>  // b.any
  40fd84:	cmn	x21, #0x1
  40fd88:	b.eq	40fe24 <error@@Base+0xdc64>  // b.none
  40fd8c:	ldr	x0, [x20, #16]
  40fd90:	cbz	x0, 40fe90 <error@@Base+0xdcd0>
  40fd94:	mov	w6, #0x9                   	// #9
  40fd98:	mov	x5, x23
  40fd9c:	mov	x4, x21
  40fda0:	ldr	x3, [x20]
  40fda4:	ldr	x2, [x20, #8]
  40fda8:	ldr	x1, [x20, #16]
  40fdac:	mov	x0, x19
  40fdb0:	bl	40f2f8 <error@@Base+0xd138>
  40fdb4:	cmp	w0, #0x1
  40fdb8:	b.eq	40fe24 <error@@Base+0xdc64>  // b.none
  40fdbc:	cbnz	w0, 410130 <error@@Base+0xdf70>
  40fdc0:	ldr	x0, [x20, #24]
  40fdc4:	ldr	x1, [x20, #32]
  40fdc8:	cmp	x1, x0
  40fdcc:	b.eq	40feb4 <error@@Base+0xdcf4>  // b.none
  40fdd0:	mov	x1, #0x28                  	// #40
  40fdd4:	mov	x0, #0x1                   	// #1
  40fdd8:	bl	4018c0 <calloc@plt>
  40fddc:	mov	x2, x0
  40fde0:	cbz	x0, 41012c <error@@Base+0xdf6c>
  40fde4:	ldr	x1, [x20, #32]
  40fde8:	ldr	x0, [x20, #40]
  40fdec:	str	x2, [x0, x1, lsl #3]
  40fdf0:	str	x21, [x2]
  40fdf4:	str	x23, [x2, #8]
  40fdf8:	ldr	x0, [x20, #32]
  40fdfc:	add	x0, x0, #0x1
  40fe00:	str	x0, [x20, #32]
  40fe04:	mov	x4, x25
  40fe08:	ldr	x3, [sp, #136]
  40fe0c:	mov	x1, x20
  40fe10:	mov	x0, x19
  40fe14:	bl	40f8d0 <error@@Base+0xd710>
  40fe18:	ldr	x27, [x19, #8]
  40fe1c:	cmp	w0, #0x1
  40fe20:	b.hi	410144 <error@@Base+0xdf84>  // b.pmore
  40fe24:	add	x23, x23, #0x1
  40fe28:	cmp	x25, x23
  40fe2c:	b.lt	40fcc4 <error@@Base+0xdb04>  // b.tstop
  40fe30:	ldr	x0, [x20]
  40fe34:	sub	x0, x23, x0
  40fe38:	cmp	x0, #0x0
  40fe3c:	b.le	40fe68 <error@@Base+0xdca8>
  40fe40:	ldr	x0, [x19, #48]
  40fe44:	cmp	x0, x24
  40fe48:	b.le	40fd30 <error@@Base+0xdb70>
  40fe4c:	add	x1, x24, #0x1
  40fe50:	add	x0, x27, x23
  40fe54:	ldrb	w2, [x27, x24]
  40fe58:	ldurb	w0, [x0, #-1]
  40fe5c:	cmp	w2, w0
  40fe60:	b.ne	40fcc4 <error@@Base+0xdb04>  // b.any
  40fe64:	mov	x24, x1
  40fe68:	ldr	x0, [x19, #184]
  40fe6c:	ldr	x0, [x0, x23, lsl #3]
  40fe70:	cbz	x0, 40fe24 <error@@Base+0xdc64>
  40fe74:	ldr	x4, [x0, #16]
  40fe78:	cmp	x4, #0x0
  40fe7c:	b.le	40fe24 <error@@Base+0xdc64>
  40fe80:	ldr	x5, [x0, #24]
  40fe84:	ldr	x3, [x26]
  40fe88:	mov	x0, #0x0                   	// #0
  40fe8c:	b	40fd60 <error@@Base+0xdba0>
  40fe90:	ldr	x1, [x20]
  40fe94:	sub	x1, x23, x1
  40fe98:	add	x1, x1, #0x1
  40fe9c:	mov	x0, #0x18                  	// #24
  40fea0:	bl	4018c0 <calloc@plt>
  40fea4:	str	x0, [x20, #16]
  40fea8:	cbnz	x0, 40fd94 <error@@Base+0xdbd4>
  40feac:	mov	w0, #0xc                   	// #12
  40feb0:	b	410130 <error@@Base+0xdf70>
  40feb4:	lsl	x0, x0, #1
  40feb8:	add	x27, x0, #0x1
  40febc:	lsl	x1, x27, #3
  40fec0:	ldr	x0, [x20, #40]
  40fec4:	bl	4018d0 <realloc@plt>
  40fec8:	cbz	x0, 41012c <error@@Base+0xdf6c>
  40fecc:	str	x0, [x20, #40]
  40fed0:	str	x27, [x20, #24]
  40fed4:	b	40fdd0 <error@@Base+0xdc10>
  40fed8:	ldr	x27, [sp, #152]
  40fedc:	ldr	x21, [sp, #136]
  40fee0:	ldr	x20, [sp, #160]
  40fee4:	ldr	x28, [sp, #168]
  40fee8:	str	wzr, [sp, #204]
  40feec:	ldr	x0, [x19, #200]
  40fef0:	cmp	x0, x20
  40fef4:	b.le	40fb00 <error@@Base+0xd940>
  40fef8:	lsl	x0, x21, #3
  40fefc:	str	x0, [sp, #144]
  40ff00:	add	x0, x21, x21, lsl #1
  40ff04:	lsl	x0, x0, #3
  40ff08:	str	x0, [sp, #136]
  40ff0c:	add	x22, x20, x20, lsl #2
  40ff10:	lsl	x22, x22, #3
  40ff14:	ldr	x26, [sp, #104]
  40ff18:	str	x28, [sp, #152]
  40ff1c:	b	40ffcc <error@@Base+0xde0c>
  40ff20:	ldr	x1, [x27, #24]
  40ff24:	ldr	x2, [sp, #144]
  40ff28:	ldr	x24, [x1, x2]
  40ff2c:	add	x24, x24, x24, lsl #1
  40ff30:	ldr	x1, [x27, #48]
  40ff34:	add	x24, x1, x24, lsl #3
  40ff38:	b	41001c <error@@Base+0xde5c>
  40ff3c:	ldr	w3, [sp, #120]
  40ff40:	mov	x2, x24
  40ff44:	mov	x1, x27
  40ff48:	add	x0, sp, #0xcc
  40ff4c:	bl	40a270 <error@@Base+0x80b0>
  40ff50:	str	x0, [x25, x23, lsl #3]
  40ff54:	ldr	x0, [x19, #184]
  40ff58:	ldr	x0, [x0, x23, lsl #3]
  40ff5c:	cbnz	x0, 4100a4 <error@@Base+0xdee4>
  40ff60:	ldr	w0, [sp, #204]
  40ff64:	cbz	w0, 4100a4 <error@@Base+0xdee4>
  40ff68:	ldp	x21, x22, [sp, #32]
  40ff6c:	ldp	x23, x24, [sp, #48]
  40ff70:	ldp	x25, x26, [sp, #64]
  40ff74:	b	40ff8c <error@@Base+0xddcc>
  40ff78:	ldr	x0, [sp, #192]
  40ff7c:	bl	401a20 <free@plt>
  40ff80:	ldp	x21, x22, [sp, #32]
  40ff84:	ldp	x23, x24, [sp, #48]
  40ff88:	ldp	x25, x26, [sp, #64]
  40ff8c:	ldr	w0, [sp, #204]
  40ff90:	ldp	x19, x20, [sp, #16]
  40ff94:	ldp	x27, x28, [sp, #80]
  40ff98:	ldp	x29, x30, [sp], #208
  40ff9c:	ret
  40ffa0:	ldr	w0, [sp, #204]
  40ffa4:	cbz	w0, 4100a4 <error@@Base+0xdee4>
  40ffa8:	ldp	x21, x22, [sp, #32]
  40ffac:	ldp	x23, x24, [sp, #48]
  40ffb0:	ldp	x25, x26, [sp, #64]
  40ffb4:	b	40ff8c <error@@Base+0xddcc>
  40ffb8:	add	x20, x20, #0x1
  40ffbc:	add	x22, x22, #0x28
  40ffc0:	ldr	x0, [x19, #200]
  40ffc4:	cmp	x0, x20
  40ffc8:	b.le	410100 <error@@Base+0xdf40>
  40ffcc:	ldr	x0, [x19, #216]
  40ffd0:	add	x1, x0, x22
  40ffd4:	ldr	x0, [x0, x22]
  40ffd8:	cmp	x0, x21
  40ffdc:	b.ne	40ffb8 <error@@Base+0xddf8>  // b.any
  40ffe0:	ldr	x0, [x1, #8]
  40ffe4:	cmp	x0, x26
  40ffe8:	b.ne	40ffb8 <error@@Base+0xddf8>  // b.any
  40ffec:	ldr	x0, [x1, #24]
  40fff0:	ldr	x23, [x1, #16]
  40fff4:	subs	x28, x0, x23
  40fff8:	b.ne	40ff20 <error@@Base+0xdd60>  // b.any
  40fffc:	ldr	x1, [x27, #40]
  410000:	ldr	x2, [sp, #136]
  410004:	add	x1, x1, x2
  410008:	ldr	x1, [x1, #16]
  41000c:	ldr	x24, [x1]
  410010:	add	x24, x24, x24, lsl #1
  410014:	ldr	x1, [x27, #48]
  410018:	add	x24, x1, x24, lsl #3
  41001c:	add	x0, x0, x26
  410020:	sub	x23, x0, x23
  410024:	ldr	w2, [x19, #160]
  410028:	sub	x1, x23, #0x1
  41002c:	mov	x0, x19
  410030:	bl	408df4 <error@@Base+0x6c34>
  410034:	str	w0, [sp, #120]
  410038:	ldr	x25, [x19, #184]
  41003c:	ldr	x0, [x25, x23, lsl #3]
  410040:	ldr	x1, [sp, #128]
  410044:	ldr	x1, [x25, x1]
  410048:	str	xzr, [sp, #112]
  41004c:	cbz	x1, 410058 <error@@Base+0xde98>
  410050:	ldr	x1, [x1, #16]
  410054:	str	x1, [sp, #112]
  410058:	cbz	x0, 40ff3c <error@@Base+0xdd7c>
  41005c:	mov	x2, x24
  410060:	ldr	x1, [x0, #80]
  410064:	add	x0, sp, #0xb0
  410068:	bl	408a94 <error@@Base+0x68d4>
  41006c:	str	w0, [sp, #204]
  410070:	cbnz	w0, 40ff78 <error@@Base+0xddb8>
  410074:	ldr	x25, [x19, #184]
  410078:	ldr	w3, [sp, #120]
  41007c:	add	x2, sp, #0xb0
  410080:	mov	x1, x27
  410084:	add	x0, sp, #0xcc
  410088:	bl	40a270 <error@@Base+0x80b0>
  41008c:	str	x0, [x25, x23, lsl #3]
  410090:	ldr	x0, [sp, #192]
  410094:	bl	401a20 <free@plt>
  410098:	ldr	x0, [x19, #184]
  41009c:	ldr	x0, [x0, x23, lsl #3]
  4100a0:	cbz	x0, 40ffa0 <error@@Base+0xdde0>
  4100a4:	cbnz	x28, 40ffb8 <error@@Base+0xddf8>
  4100a8:	ldr	x0, [x19, #184]
  4100ac:	ldr	x1, [sp, #128]
  4100b0:	ldr	x0, [x0, x1]
  4100b4:	ldr	x0, [x0, #16]
  4100b8:	ldr	x1, [sp, #112]
  4100bc:	cmp	x0, x1
  4100c0:	b.le	40ffb8 <error@@Base+0xddf8>
  4100c4:	mov	x2, x26
  4100c8:	mov	x1, x24
  4100cc:	mov	x0, x19
  4100d0:	bl	407d04 <error@@Base+0x5b44>
  4100d4:	str	w0, [sp, #204]
  4100d8:	cbnz	w0, 41011c <error@@Base+0xdf5c>
  4100dc:	mov	x1, x24
  4100e0:	mov	x0, x19
  4100e4:	bl	40fa98 <error@@Base+0xd8d8>
  4100e8:	str	w0, [sp, #204]
  4100ec:	cbz	w0, 40ffb8 <error@@Base+0xddf8>
  4100f0:	ldp	x21, x22, [sp, #32]
  4100f4:	ldp	x23, x24, [sp, #48]
  4100f8:	ldp	x25, x26, [sp, #64]
  4100fc:	b	40ff8c <error@@Base+0xddcc>
  410100:	ldr	x28, [sp, #152]
  410104:	b	40fb00 <error@@Base+0xd940>
  410108:	ldp	x21, x22, [sp, #32]
  41010c:	ldp	x23, x24, [sp, #48]
  410110:	ldp	x25, x26, [sp, #64]
  410114:	str	wzr, [sp, #204]
  410118:	b	40ff8c <error@@Base+0xddcc>
  41011c:	ldp	x21, x22, [sp, #32]
  410120:	ldp	x23, x24, [sp, #48]
  410124:	ldp	x25, x26, [sp, #64]
  410128:	b	40ff8c <error@@Base+0xddcc>
  41012c:	mov	w0, #0xc                   	// #12
  410130:	str	w0, [sp, #204]
  410134:	ldp	x21, x22, [sp, #32]
  410138:	ldp	x23, x24, [sp, #48]
  41013c:	ldp	x25, x26, [sp, #64]
  410140:	b	40ff8c <error@@Base+0xddcc>
  410144:	str	w0, [sp, #204]
  410148:	ldp	x21, x22, [sp, #32]
  41014c:	ldp	x23, x24, [sp, #48]
  410150:	ldp	x25, x26, [sp, #64]
  410154:	b	40ff8c <error@@Base+0xddcc>
  410158:	stp	x29, x30, [sp, #-112]!
  41015c:	mov	x29, sp
  410160:	stp	x19, x20, [sp, #16]
  410164:	stp	x21, x22, [sp, #32]
  410168:	stp	x23, x24, [sp, #48]
  41016c:	mov	x23, x0
  410170:	mov	x20, x1
  410174:	mov	x19, x2
  410178:	ldr	x22, [x1, #152]
  41017c:	ldr	x21, [x1, #72]
  410180:	ldr	x1, [x1, #192]
  410184:	cmp	x1, x21
  410188:	b.ge	4101c0 <error@@Base+0xe000>  // b.tcont
  41018c:	ldr	x0, [x20, #184]
  410190:	str	x2, [x0, x21, lsl #3]
  410194:	str	x21, [x20, #192]
  410198:	ldr	x0, [x22, #152]
  41019c:	cmp	x0, #0x0
  4101a0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4101a4:	b.ne	41028c <error@@Base+0xe0cc>  // b.any
  4101a8:	mov	x0, x19
  4101ac:	ldp	x19, x20, [sp, #16]
  4101b0:	ldp	x21, x22, [sp, #32]
  4101b4:	ldp	x23, x24, [sp, #48]
  4101b8:	ldp	x29, x30, [sp], #112
  4101bc:	ret
  4101c0:	ldr	x24, [x20, #184]
  4101c4:	ldr	x0, [x24, x21, lsl #3]
  4101c8:	cbz	x0, 41023c <error@@Base+0xe07c>
  4101cc:	ldr	x2, [x0, #80]
  4101d0:	cbz	x19, 410244 <error@@Base+0xe084>
  4101d4:	ldr	x24, [x19, #80]
  4101d8:	mov	x1, x24
  4101dc:	add	x0, sp, #0x58
  4101e0:	bl	408a94 <error@@Base+0x68d4>
  4101e4:	str	w0, [x23]
  4101e8:	mov	x19, #0x0                   	// #0
  4101ec:	cbnz	w0, 4101a8 <error@@Base+0xdfe8>
  4101f0:	str	x25, [sp, #64]
  4101f4:	ldr	x1, [x20, #72]
  4101f8:	ldr	w2, [x20, #160]
  4101fc:	sub	x1, x1, #0x1
  410200:	mov	x0, x20
  410204:	bl	408df4 <error@@Base+0x6c34>
  410208:	ldr	x25, [x20, #184]
  41020c:	mov	w3, w0
  410210:	add	x2, sp, #0x58
  410214:	mov	x1, x22
  410218:	mov	x0, x23
  41021c:	bl	40a270 <error@@Base+0x80b0>
  410220:	mov	x19, x0
  410224:	str	x0, [x25, x21, lsl #3]
  410228:	cbz	x24, 410284 <error@@Base+0xe0c4>
  41022c:	ldr	x0, [sp, #104]
  410230:	bl	401a20 <free@plt>
  410234:	ldr	x25, [sp, #64]
  410238:	b	410198 <error@@Base+0xdfd8>
  41023c:	str	x2, [x24, x21, lsl #3]
  410240:	b	410198 <error@@Base+0xdfd8>
  410244:	ldp	x0, x1, [x2]
  410248:	stp	x0, x1, [sp, #88]
  41024c:	ldr	x0, [x2, #16]
  410250:	str	x0, [sp, #104]
  410254:	ldr	w2, [x20, #160]
  410258:	sub	x1, x21, #0x1
  41025c:	mov	x0, x20
  410260:	bl	408df4 <error@@Base+0x6c34>
  410264:	mov	w3, w0
  410268:	add	x2, sp, #0x58
  41026c:	mov	x1, x22
  410270:	mov	x0, x23
  410274:	bl	40a270 <error@@Base+0x80b0>
  410278:	mov	x19, x0
  41027c:	str	x0, [x24, x21, lsl #3]
  410280:	b	410198 <error@@Base+0xdfd8>
  410284:	ldr	x25, [sp, #64]
  410288:	b	410198 <error@@Base+0xdfd8>
  41028c:	add	x22, x19, #0x8
  410290:	mov	x2, x21
  410294:	mov	x1, x22
  410298:	mov	x0, x20
  41029c:	bl	407d04 <error@@Base+0x5b44>
  4102a0:	str	w0, [x23]
  4102a4:	cbnz	w0, 4102d0 <error@@Base+0xe110>
  4102a8:	ldrb	w0, [x19, #104]
  4102ac:	tbz	w0, #6, 4101a8 <error@@Base+0xdfe8>
  4102b0:	mov	x1, x22
  4102b4:	mov	x0, x20
  4102b8:	bl	40fa98 <error@@Base+0xd8d8>
  4102bc:	str	w0, [x23]
  4102c0:	cbnz	w0, 4102d8 <error@@Base+0xe118>
  4102c4:	ldr	x0, [x20, #184]
  4102c8:	ldr	x19, [x0, x21, lsl #3]
  4102cc:	b	4101a8 <error@@Base+0xdfe8>
  4102d0:	mov	x19, #0x0                   	// #0
  4102d4:	b	4101a8 <error@@Base+0xdfe8>
  4102d8:	mov	x19, #0x0                   	// #0
  4102dc:	b	4101a8 <error@@Base+0xdfe8>
  4102e0:	stp	x29, x30, [sp, #-240]!
  4102e4:	mov	x29, sp
  4102e8:	stp	x19, x20, [sp, #16]
  4102ec:	stp	x21, x22, [sp, #32]
  4102f0:	stp	x23, x24, [sp, #48]
  4102f4:	stp	x25, x26, [sp, #64]
  4102f8:	mov	x22, x0
  4102fc:	mov	x20, x1
  410300:	mov	x19, x2
  410304:	mov	x24, x3
  410308:	ldr	x25, [x0, #152]
  41030c:	str	wzr, [sp, #236]
  410310:	lsl	x0, x2, #3
  410314:	str	x0, [sp, #112]
  410318:	ldr	x0, [x22, #184]
  41031c:	ldr	x23, [x0, x2, lsl #3]
  410320:	cbz	x23, 410400 <error@@Base+0xe240>
  410324:	add	x23, x23, #0x8
  410328:	ldr	x0, [x3, #8]
  41032c:	cbz	x0, 410408 <error@@Base+0xe248>
  410330:	str	wzr, [sp, #176]
  410334:	mov	x2, x3
  410338:	mov	x1, x25
  41033c:	add	x0, sp, #0xb0
  410340:	bl	40edf0 <error@@Base+0xcc30>
  410344:	mov	x26, x0
  410348:	ldr	w21, [sp, #176]
  41034c:	cbnz	w21, 41042c <error@@Base+0xe26c>
  410350:	ldr	x21, [x0, #56]
  410354:	cbnz	x21, 4103b8 <error@@Base+0xe1f8>
  410358:	stp	x27, x28, [sp, #80]
  41035c:	add	x27, x0, #0x38
  410360:	ldr	x1, [x24, #8]
  410364:	mov	x0, x27
  410368:	bl	407bb0 <error@@Base+0x59f0>
  41036c:	str	w0, [sp, #176]
  410370:	cbnz	w0, 410904 <error@@Base+0xe744>
  410374:	ldr	x0, [x24, #8]
  410378:	cmp	x0, #0x0
  41037c:	b.le	410448 <error@@Base+0xe288>
  410380:	ldr	x0, [x24, #16]
  410384:	ldr	x1, [x0, x21, lsl #3]
  410388:	add	x1, x1, x1, lsl #1
  41038c:	ldr	x0, [x25, #56]
  410390:	add	x1, x0, x1, lsl #3
  410394:	mov	x0, x27
  410398:	bl	40886c <error@@Base+0x66ac>
  41039c:	str	w0, [sp, #176]
  4103a0:	cbnz	w0, 410910 <error@@Base+0xe750>
  4103a4:	add	x21, x21, #0x1
  4103a8:	ldr	x0, [x24, #8]
  4103ac:	cmp	x21, x0
  4103b0:	b.lt	410380 <error@@Base+0xe1c0>  // b.tstop
  4103b4:	ldp	x27, x28, [sp, #80]
  4103b8:	add	x2, x26, #0x38
  4103bc:	mov	x1, x23
  4103c0:	mov	x0, x24
  4103c4:	bl	408c3c <error@@Base+0x6a7c>
  4103c8:	mov	w21, w0
  4103cc:	str	w0, [sp, #236]
  4103d0:	cbnz	w0, 41042c <error@@Base+0xe26c>
  4103d4:	ldr	x0, [x20, #40]
  4103d8:	cbnz	x0, 410450 <error@@Base+0xe290>
  4103dc:	ldr	x21, [x20]
  4103e0:	mov	x2, x24
  4103e4:	mov	x1, x25
  4103e8:	add	x0, sp, #0xec
  4103ec:	bl	40edf0 <error@@Base+0xcc30>
  4103f0:	str	x0, [x21, x19, lsl #3]
  4103f4:	ldr	w21, [sp, #236]
  4103f8:	cbz	w21, 410418 <error@@Base+0xe258>
  4103fc:	b	41042c <error@@Base+0xe26c>
  410400:	ldr	x0, [x3, #8]
  410404:	cbnz	x0, 410664 <error@@Base+0xe4a4>
  410408:	ldr	x0, [x20]
  41040c:	str	xzr, [x0, x19, lsl #3]
  410410:	mov	w21, #0x0                   	// #0
  410414:	cbz	x23, 41042c <error@@Base+0xe26c>
  410418:	ldr	x0, [x22, #184]
  41041c:	ldr	x0, [x0, x19, lsl #3]
  410420:	ldrb	w0, [x0, #104]
  410424:	mov	w21, #0x0                   	// #0
  410428:	tbnz	w0, #6, 410684 <error@@Base+0xe4c4>
  41042c:	mov	w0, w21
  410430:	ldp	x19, x20, [sp, #16]
  410434:	ldp	x21, x22, [sp, #32]
  410438:	ldp	x23, x24, [sp, #48]
  41043c:	ldp	x25, x26, [sp, #64]
  410440:	ldp	x29, x30, [sp], #240
  410444:	ret
  410448:	ldp	x27, x28, [sp, #80]
  41044c:	b	4103b8 <error@@Base+0xe1f8>
  410450:	ldr	x0, [x22, #216]
  410454:	str	x0, [sp, #120]
  410458:	ldr	x0, [x20, #40]
  41045c:	cmp	x0, #0x0
  410460:	b.le	41065c <error@@Base+0xe49c>
  410464:	stp	x27, x28, [sp, #80]
  410468:	mov	x27, #0x0                   	// #0
  41046c:	b	4104fc <error@@Base+0xe33c>
  410470:	ldr	x6, [x24, #8]
  410474:	cmp	x6, #0x0
  410478:	b.le	4104ec <error@@Base+0xe32c>
  41047c:	ldr	x0, [x24, #16]
  410480:	add	x6, x0, x6, lsl #3
  410484:	mov	x1, #0xffffffffffffffff    	// #-1
  410488:	str	x1, [sp, #104]
  41048c:	b	4104a8 <error@@Base+0xe2e8>
  410490:	ldr	x2, [x5, x4]
  410494:	cmp	x28, x2
  410498:	csel	x1, x1, x3, ne  // ne = any
  41049c:	add	x0, x0, #0x8
  4104a0:	cmp	x0, x6
  4104a4:	b.eq	4104e0 <error@@Base+0xe320>  // b.none
  4104a8:	ldr	x3, [x0]
  4104ac:	lsl	x4, x3, #4
  4104b0:	add	x2, x5, x4
  4104b4:	ldrb	w2, [x2, #8]
  4104b8:	cmp	w2, #0x8
  4104bc:	b.eq	410490 <error@@Base+0xe2d0>  // b.none
  4104c0:	cmp	w2, #0x9
  4104c4:	b.ne	41049c <error@@Base+0xe2dc>  // b.any
  4104c8:	ldr	x2, [x5, x4]
  4104cc:	cmp	x28, x2
  4104d0:	ldr	x2, [sp, #104]
  4104d4:	csel	x2, x2, x3, ne  // ne = any
  4104d8:	str	x2, [sp, #104]
  4104dc:	b	41049c <error@@Base+0xe2dc>
  4104e0:	tbz	x1, #63, 410558 <error@@Base+0xe398>
  4104e4:	ldr	x0, [sp, #104]
  4104e8:	tbz	x0, #63, 410584 <error@@Base+0xe3c4>
  4104ec:	add	x27, x27, #0x1
  4104f0:	ldr	x0, [x20, #40]
  4104f4:	cmp	x27, x0
  4104f8:	b.ge	410658 <error@@Base+0xe498>  // b.tcont
  4104fc:	ldr	x0, [x20, #48]
  410500:	ldr	x0, [x0, x27, lsl #3]
  410504:	add	x0, x0, x0, lsl #2
  410508:	ldr	x3, [sp, #120]
  41050c:	add	x1, x3, x0, lsl #3
  410510:	ldr	x2, [x1, #16]
  410514:	cmp	x19, x2
  410518:	b.le	4104ec <error@@Base+0xe32c>
  41051c:	ldr	x2, [x1, #8]
  410520:	cmp	x19, x2
  410524:	b.gt	4104ec <error@@Base+0xe32c>
  410528:	ldr	x5, [x25]
  41052c:	ldr	x0, [x3, x0, lsl #3]
  410530:	lsl	x0, x0, #4
  410534:	ldr	x28, [x5, x0]
  410538:	ldr	x0, [x1, #24]
  41053c:	cmp	x19, x0
  410540:	b.eq	410470 <error@@Base+0xe2b0>  // b.none
  410544:	ldr	x0, [x24, #8]
  410548:	mov	x26, #0x0                   	// #0
  41054c:	cmp	x0, #0x0
  410550:	b.gt	410608 <error@@Base+0xe448>
  410554:	b	4104ec <error@@Base+0xe32c>
  410558:	mov	x3, x23
  41055c:	mov	x2, x24
  410560:	mov	x0, x25
  410564:	bl	40a89c <error@@Base+0x86dc>
  410568:	mov	w21, w0
  41056c:	cbnz	w0, 41091c <error@@Base+0xe75c>
  410570:	ldr	x0, [sp, #104]
  410574:	tbnz	x0, #63, 4104ec <error@@Base+0xe32c>
  410578:	ldr	x0, [x24, #8]
  41057c:	cmp	x0, #0x0
  410580:	b.le	4104ec <error@@Base+0xe32c>
  410584:	mov	x26, #0x0                   	// #0
  410588:	b	41059c <error@@Base+0xe3dc>
  41058c:	add	x26, x26, #0x1
  410590:	ldr	x0, [x24, #8]
  410594:	cmp	x26, x0
  410598:	b.ge	4104ec <error@@Base+0xe32c>  // b.tcont
  41059c:	ldr	x0, [x24, #16]
  4105a0:	ldr	x21, [x0, x26, lsl #3]
  4105a4:	add	x28, x21, x21, lsl #1
  4105a8:	lsl	x28, x28, #3
  4105ac:	ldr	x0, [x25, #56]
  4105b0:	ldr	x1, [sp, #104]
  4105b4:	add	x0, x0, x28
  4105b8:	bl	406990 <error@@Base+0x47d0>
  4105bc:	cbnz	x0, 41058c <error@@Base+0xe3cc>
  4105c0:	ldr	x0, [x25, #48]
  4105c4:	ldr	x1, [sp, #104]
  4105c8:	add	x0, x0, x28
  4105cc:	bl	406990 <error@@Base+0x47d0>
  4105d0:	cbnz	x0, 41058c <error@@Base+0xe3cc>
  4105d4:	mov	x3, x23
  4105d8:	mov	x2, x24
  4105dc:	mov	x1, x21
  4105e0:	mov	x0, x25
  4105e4:	bl	40a89c <error@@Base+0x86dc>
  4105e8:	mov	w21, w0
  4105ec:	cbnz	w0, 410924 <error@@Base+0xe764>
  4105f0:	sub	x26, x26, #0x1
  4105f4:	b	41058c <error@@Base+0xe3cc>
  4105f8:	add	x26, x26, #0x1
  4105fc:	ldr	x0, [x24, #8]
  410600:	cmp	x26, x0
  410604:	b.ge	4104ec <error@@Base+0xe32c>  // b.tcont
  410608:	ldr	x0, [x24, #16]
  41060c:	ldr	x1, [x0, x26, lsl #3]
  410610:	lsl	x2, x1, #4
  410614:	ldr	x3, [x25]
  410618:	add	x0, x3, x2
  41061c:	ldrb	w0, [x0, #8]
  410620:	sub	w0, w0, #0x8
  410624:	cmp	w0, #0x1
  410628:	b.hi	4105f8 <error@@Base+0xe438>  // b.pmore
  41062c:	ldr	x0, [x3, x2]
  410630:	cmp	x28, x0
  410634:	b.ne	4105f8 <error@@Base+0xe438>  // b.any
  410638:	mov	x3, x23
  41063c:	mov	x2, x24
  410640:	mov	x0, x25
  410644:	bl	40a89c <error@@Base+0x86dc>
  410648:	mov	w21, w0
  41064c:	cbz	w0, 4105f8 <error@@Base+0xe438>
  410650:	ldp	x27, x28, [sp, #80]
  410654:	b	41042c <error@@Base+0xe26c>
  410658:	ldp	x27, x28, [sp, #80]
  41065c:	str	wzr, [sp, #236]
  410660:	b	4103dc <error@@Base+0xe21c>
  410664:	ldr	x20, [x1]
  410668:	mov	x2, x3
  41066c:	mov	x1, x25
  410670:	add	x0, sp, #0xec
  410674:	bl	40edf0 <error@@Base+0xcc30>
  410678:	str	x0, [x20, x19, lsl #3]
  41067c:	ldr	w21, [sp, #236]
  410680:	b	41042c <error@@Base+0xe26c>
  410684:	mov	x1, x19
  410688:	mov	x0, x22
  41068c:	bl	406f88 <error@@Base+0x4dc8>
  410690:	mov	x1, x0
  410694:	str	x0, [sp, #160]
  410698:	cmn	x0, #0x1
  41069c:	b.eq	41042c <error@@Base+0xe26c>  // b.none
  4106a0:	stp	x27, x28, [sp, #80]
  4106a4:	ldr	x28, [x22, #152]
  4106a8:	str	xzr, [sp, #176]
  4106ac:	ldr	x0, [x23, #8]
  4106b0:	cmp	x0, #0x0
  4106b4:	b.le	4108f8 <error@@Base+0xe738>
  4106b8:	add	x0, x1, x1, lsl #2
  4106bc:	lsl	x0, x0, #3
  4106c0:	str	x0, [sp, #168]
  4106c4:	mov	x27, #0x0                   	// #0
  4106c8:	add	x0, x20, #0x20
  4106cc:	str	x0, [sp, #144]
  4106d0:	add	x0, sp, #0xd0
  4106d4:	str	x0, [sp, #136]
  4106d8:	b	4106f4 <error@@Base+0xe534>
  4106dc:	cmp	w1, #0x4
  4106e0:	b.eq	410724 <error@@Base+0xe564>  // b.none
  4106e4:	add	x27, x27, #0x1
  4106e8:	ldr	x0, [x23, #8]
  4106ec:	cmp	x27, x0
  4106f0:	b.ge	4108d4 <error@@Base+0xe714>  // b.tcont
  4106f4:	ldr	x0, [x23, #16]
  4106f8:	ldr	x24, [x0, x27, lsl #3]
  4106fc:	ldr	x0, [x28]
  410700:	add	x0, x0, x24, lsl #4
  410704:	ldrb	w1, [x0, #8]
  410708:	ldr	x0, [x20, #16]
  41070c:	cmp	x24, x0
  410710:	b.ne	4106dc <error@@Base+0xe51c>  // b.any
  410714:	ldr	x0, [x20, #24]
  410718:	cmp	x19, x0
  41071c:	b.ne	4106dc <error@@Base+0xe51c>  // b.any
  410720:	b	4106e4 <error@@Base+0xe524>
  410724:	ldr	x21, [x22, #216]
  410728:	ldr	x0, [sp, #168]
  41072c:	add	x21, x21, x0
  410730:	add	x0, x24, x24, lsl #1
  410734:	lsl	x0, x0, #3
  410738:	str	x0, [sp, #128]
  41073c:	lsl	x0, x24, #3
  410740:	str	x0, [sp, #120]
  410744:	ldr	x25, [sp, #160]
  410748:	add	x0, x19, #0x1
  41074c:	str	x0, [sp, #152]
  410750:	b	4107f0 <error@@Base+0xe630>
  410754:	ldr	x0, [x28, #40]
  410758:	ldr	x1, [sp, #128]
  41075c:	add	x0, x0, x1
  410760:	ldr	x0, [x0, #16]
  410764:	ldr	x0, [x0]
  410768:	str	x0, [sp, #104]
  41076c:	b	410820 <error@@Base+0xe660>
  410770:	ldp	x0, x1, [x20]
  410774:	stp	x0, x1, [sp, #176]
  410778:	ldp	x0, x1, [x20, #16]
  41077c:	stp	x0, x1, [sp, #192]
  410780:	ldp	x0, x1, [x20, #32]
  410784:	stp	x0, x1, [sp, #208]
  410788:	ldr	x0, [x20, #48]
  41078c:	str	x0, [sp, #224]
  410790:	ldr	x1, [sp, #144]
  410794:	ldr	x0, [sp, #136]
  410798:	bl	408a1c <error@@Base+0x685c>
  41079c:	mov	w21, w0
  4107a0:	cbz	w0, 410874 <error@@Base+0xe6b4>
  4107a4:	b	4108e0 <error@@Base+0xe720>
  4107a8:	ldr	x0, [sp, #176]
  4107ac:	ldr	x1, [sp, #112]
  4107b0:	str	x26, [x0, x1]
  4107b4:	mov	x1, x25
  4107b8:	ldr	x21, [sp, #136]
  4107bc:	mov	x0, x21
  4107c0:	bl	406990 <error@@Base+0x47d0>
  4107c4:	sub	x1, x0, #0x1
  4107c8:	mov	x0, x21
  4107cc:	bl	4069f0 <error@@Base+0x4830>
  4107d0:	add	x21, x25, x25, lsl #2
  4107d4:	ldr	x0, [x22, #216]
  4107d8:	add	x21, x0, x21, lsl #3
  4107dc:	add	x25, x25, #0x1
  4107e0:	add	x1, x21, #0x28
  4107e4:	ldrb	w0, [x21, #32]
  4107e8:	cbz	w0, 4106e4 <error@@Base+0xe524>
  4107ec:	mov	x21, x1
  4107f0:	ldr	x0, [x21]
  4107f4:	cmp	x24, x0
  4107f8:	b.ne	4107dc <error@@Base+0xe61c>  // b.any
  4107fc:	ldr	x0, [x21, #24]
  410800:	ldr	x1, [x21, #16]
  410804:	sub	x0, x0, x1
  410808:	add	x26, x19, x0
  41080c:	cbz	x0, 410754 <error@@Base+0xe594>
  410810:	ldr	x0, [x28, #24]
  410814:	ldr	x1, [sp, #120]
  410818:	ldr	x0, [x0, x1]
  41081c:	str	x0, [sp, #104]
  410820:	ldr	x0, [x20, #24]
  410824:	cmp	x26, x0
  410828:	b.gt	4107dc <error@@Base+0xe61c>
  41082c:	ldr	x0, [x20]
  410830:	ldr	x0, [x0, x26, lsl #3]
  410834:	cbz	x0, 4107dc <error@@Base+0xe61c>
  410838:	ldr	x1, [sp, #104]
  41083c:	add	x0, x0, #0x8
  410840:	bl	406990 <error@@Base+0x47d0>
  410844:	cbz	x0, 4107dc <error@@Base+0xe61c>
  410848:	mov	x5, x26
  41084c:	ldr	x4, [sp, #104]
  410850:	mov	x3, x19
  410854:	mov	x2, x24
  410858:	ldr	x1, [sp, #144]
  41085c:	mov	x0, x22
  410860:	bl	407000 <error@@Base+0x4e40>
  410864:	and	w0, w0, #0xff
  410868:	cbnz	w0, 4107dc <error@@Base+0xe61c>
  41086c:	ldr	x0, [sp, #176]
  410870:	cbz	x0, 410770 <error@@Base+0xe5b0>
  410874:	str	x24, [sp, #192]
  410878:	str	x19, [sp, #200]
  41087c:	mov	x1, x25
  410880:	ldr	x0, [sp, #136]
  410884:	bl	407974 <error@@Base+0x57b4>
  410888:	and	w0, w0, #0xff
  41088c:	cbz	w0, 4108dc <error@@Base+0xe71c>
  410890:	ldr	x0, [sp, #176]
  410894:	ldr	x1, [sp, #112]
  410898:	ldr	x26, [x0, x1]
  41089c:	add	x1, sp, #0xb0
  4108a0:	mov	x0, x22
  4108a4:	bl	410934 <error@@Base+0xe774>
  4108a8:	mov	w21, w0
  4108ac:	cbnz	w0, 4108e0 <error@@Base+0xe720>
  4108b0:	ldr	x1, [x20, #8]
  4108b4:	cbz	x1, 4107a8 <error@@Base+0xe5e8>
  4108b8:	ldr	x3, [sp, #152]
  4108bc:	ldr	x2, [sp, #176]
  4108c0:	mov	x0, x28
  4108c4:	bl	40f240 <error@@Base+0xd080>
  4108c8:	mov	w21, w0
  4108cc:	cbz	w0, 4107a8 <error@@Base+0xe5e8>
  4108d0:	b	4108e0 <error@@Base+0xe720>
  4108d4:	mov	w21, #0x0                   	// #0
  4108d8:	b	4108e0 <error@@Base+0xe720>
  4108dc:	mov	w21, #0xc                   	// #12
  4108e0:	ldr	x0, [sp, #176]
  4108e4:	cbz	x0, 41092c <error@@Base+0xe76c>
  4108e8:	ldr	x0, [sp, #224]
  4108ec:	bl	401a20 <free@plt>
  4108f0:	ldp	x27, x28, [sp, #80]
  4108f4:	b	41042c <error@@Base+0xe26c>
  4108f8:	mov	w21, #0x0                   	// #0
  4108fc:	ldp	x27, x28, [sp, #80]
  410900:	b	41042c <error@@Base+0xe26c>
  410904:	mov	w21, #0xc                   	// #12
  410908:	ldp	x27, x28, [sp, #80]
  41090c:	b	41042c <error@@Base+0xe26c>
  410910:	mov	w21, #0xc                   	// #12
  410914:	ldp	x27, x28, [sp, #80]
  410918:	b	41042c <error@@Base+0xe26c>
  41091c:	ldp	x27, x28, [sp, #80]
  410920:	b	41042c <error@@Base+0xe26c>
  410924:	ldp	x27, x28, [sp, #80]
  410928:	b	41042c <error@@Base+0xe26c>
  41092c:	ldp	x27, x28, [sp, #80]
  410930:	b	41042c <error@@Base+0xe26c>
  410934:	stp	x29, x30, [sp, #-176]!
  410938:	mov	x29, sp
  41093c:	stp	x19, x20, [sp, #16]
  410940:	stp	x21, x22, [sp, #32]
  410944:	stp	x23, x24, [sp, #48]
  410948:	mov	x20, x0
  41094c:	mov	x23, x1
  410950:	ldr	x19, [x1, #24]
  410954:	ldr	x1, [x1, #16]
  410958:	add	x0, sp, #0x98
  41095c:	bl	407920 <error@@Base+0x5760>
  410960:	mov	w21, w0
  410964:	cbnz	w0, 410b90 <error@@Base+0xe9d0>
  410968:	add	x3, sp, #0x98
  41096c:	mov	x2, x19
  410970:	mov	x1, x23
  410974:	mov	x0, x20
  410978:	bl	4102e0 <error@@Base+0xe120>
  41097c:	str	w0, [sp, #140]
  410980:	cbnz	w0, 410b74 <error@@Base+0xe9b4>
  410984:	stp	x25, x26, [sp, #64]
  410988:	stp	x27, x28, [sp, #80]
  41098c:	mov	w27, w0
  410990:	str	w0, [sp, #136]
  410994:	add	x0, x23, #0x20
  410998:	str	x0, [sp, #128]
  41099c:	b	410b00 <error@@Base+0xe940>
  4109a0:	ldr	x2, [sp, #104]
  4109a4:	mov	w1, #0x0                   	// #0
  4109a8:	bl	4018b0 <memset@plt>
  4109ac:	ldr	x0, [sp, #168]
  4109b0:	bl	401a20 <free@plt>
  4109b4:	ldr	w21, [sp, #140]
  4109b8:	ldp	x25, x26, [sp, #64]
  4109bc:	ldp	x27, x28, [sp, #80]
  4109c0:	b	410b90 <error@@Base+0xe9d0>
  4109c4:	ldr	x0, [x23, #24]
  4109c8:	str	x0, [sp, #112]
  4109cc:	ldr	x0, [x20, #152]
  4109d0:	mov	x3, x19
  4109d4:	mov	x2, x20
  4109d8:	mov	x1, x22
  4109dc:	str	x0, [sp, #120]
  4109e0:	bl	40c550 <error@@Base+0xa390>
  4109e4:	mov	w21, w0
  4109e8:	cmp	w0, #0x0
  4109ec:	b.le	410adc <error@@Base+0xe91c>
  4109f0:	add	x0, x19, w0, sxtw
  4109f4:	ldr	x2, [sp, #112]
  4109f8:	cmp	x2, x0
  4109fc:	b.lt	410a24 <error@@Base+0xe864>  // b.tstop
  410a00:	ldr	x1, [x23]
  410a04:	ldr	x0, [x1, x0, lsl #3]
  410a08:	cbz	x0, 410a94 <error@@Base+0xe8d4>
  410a0c:	ldr	x1, [sp, #120]
  410a10:	ldr	x1, [x1, #24]
  410a14:	ldr	x1, [x1, x22, lsl #3]
  410a18:	add	x0, x0, #0x8
  410a1c:	bl	406990 <error@@Base+0x47d0>
  410a20:	cbz	x0, 410a94 <error@@Base+0xe8d4>
  410a24:	ldr	x0, [x23, #40]
  410a28:	cbz	x0, 410a54 <error@@Base+0xe894>
  410a2c:	ldr	x0, [x24, #24]
  410a30:	mov	x5, x19
  410a34:	mov	x4, x22
  410a38:	add	x3, x19, w21, sxtw
  410a3c:	ldr	x2, [x0, x22, lsl #3]
  410a40:	ldr	x1, [sp, #128]
  410a44:	mov	x0, x20
  410a48:	bl	407000 <error@@Base+0x4e40>
  410a4c:	and	w0, w0, #0xff
  410a50:	cbnz	w0, 410a68 <error@@Base+0xe8a8>
  410a54:	mov	x1, x22
  410a58:	add	x0, sp, #0x98
  410a5c:	bl	407974 <error@@Base+0x57b4>
  410a60:	and	w0, w0, #0xff
  410a64:	cbz	w0, 410b7c <error@@Base+0xe9bc>
  410a68:	add	x25, x25, #0x1
  410a6c:	ldr	x0, [x26, #40]
  410a70:	cmp	x25, x0
  410a74:	b.ge	410ae4 <error@@Base+0xe924>  // b.tcont
  410a78:	ldr	x0, [x26, #48]
  410a7c:	ldr	x22, [x0, x25, lsl #3]
  410a80:	lsl	x28, x22, #4
  410a84:	ldr	x0, [x24]
  410a88:	add	x0, x0, x28
  410a8c:	ldrb	w0, [x0, #10]
  410a90:	tbnz	w0, #4, 4109c4 <error@@Base+0xe804>
  410a94:	ldr	x1, [x24]
  410a98:	mov	x2, x19
  410a9c:	add	x1, x1, x28
  410aa0:	mov	x0, x20
  410aa4:	bl	408ef0 <error@@Base+0x6d30>
  410aa8:	and	w0, w0, #0xff
  410aac:	cbz	w0, 410a68 <error@@Base+0xe8a8>
  410ab0:	ldr	x0, [x23]
  410ab4:	ldr	x1, [sp, #104]
  410ab8:	ldr	x0, [x0, x1]
  410abc:	cbz	x0, 410a68 <error@@Base+0xe8a8>
  410ac0:	ldr	x1, [x24, #24]
  410ac4:	ldr	x1, [x1, x22, lsl #3]
  410ac8:	add	x0, x0, #0x8
  410acc:	bl	406990 <error@@Base+0x47d0>
  410ad0:	cbz	x0, 410a68 <error@@Base+0xe8a8>
  410ad4:	mov	w21, #0x1                   	// #1
  410ad8:	b	410a24 <error@@Base+0xe864>
  410adc:	cbz	w0, 410a94 <error@@Base+0xe8d4>
  410ae0:	b	410a24 <error@@Base+0xe864>
  410ae4:	add	x3, sp, #0x98
  410ae8:	mov	x2, x19
  410aec:	mov	x1, x23
  410af0:	mov	x0, x20
  410af4:	bl	4102e0 <error@@Base+0xe120>
  410af8:	mov	w21, w0
  410afc:	cbnz	w0, 410ba8 <error@@Base+0xe9e8>
  410b00:	cmp	x19, #0x0
  410b04:	b.le	410b64 <error@@Base+0xe9a4>
  410b08:	ldr	x0, [x23]
  410b0c:	lsl	x1, x19, #3
  410b10:	str	x1, [sp, #104]
  410b14:	ldr	x1, [x0, x19, lsl #3]
  410b18:	cmp	x1, #0x0
  410b1c:	ldr	w1, [sp, #136]
  410b20:	csinc	w27, w1, w27, ne  // ne = any
  410b24:	ldr	w1, [x20, #224]
  410b28:	cmp	w1, w27
  410b2c:	b.lt	4109a0 <error@@Base+0xe7e0>  // b.tstop
  410b30:	str	xzr, [sp, #160]
  410b34:	sub	x19, x19, #0x1
  410b38:	ldr	x0, [x20, #184]
  410b3c:	ldr	x1, [sp, #104]
  410b40:	add	x0, x0, x1
  410b44:	ldur	x26, [x0, #-8]
  410b48:	cbz	x26, 410ae4 <error@@Base+0xe924>
  410b4c:	ldr	x24, [x20, #152]
  410b50:	ldr	x0, [x26, #40]
  410b54:	cmp	x0, #0x0
  410b58:	b.le	410ae4 <error@@Base+0xe924>
  410b5c:	mov	x25, #0x0                   	// #0
  410b60:	b	410a78 <error@@Base+0xe8b8>
  410b64:	ldr	w21, [sp, #140]
  410b68:	ldp	x25, x26, [sp, #64]
  410b6c:	ldp	x27, x28, [sp, #80]
  410b70:	b	410b88 <error@@Base+0xe9c8>
  410b74:	ldr	w21, [sp, #140]
  410b78:	b	410b88 <error@@Base+0xe9c8>
  410b7c:	mov	w21, #0xc                   	// #12
  410b80:	ldp	x25, x26, [sp, #64]
  410b84:	ldp	x27, x28, [sp, #80]
  410b88:	ldr	x0, [sp, #168]
  410b8c:	bl	401a20 <free@plt>
  410b90:	mov	w0, w21
  410b94:	ldp	x19, x20, [sp, #16]
  410b98:	ldp	x21, x22, [sp, #32]
  410b9c:	ldp	x23, x24, [sp, #48]
  410ba0:	ldp	x29, x30, [sp], #176
  410ba4:	ret
  410ba8:	ldp	x25, x26, [sp, #64]
  410bac:	ldp	x27, x28, [sp, #80]
  410bb0:	b	410b88 <error@@Base+0xe9c8>
  410bb4:	sub	sp, sp, #0x250
  410bb8:	stp	x29, x30, [sp]
  410bbc:	mov	x29, sp
  410bc0:	stp	x19, x20, [sp, #16]
  410bc4:	stp	x21, x22, [sp, #32]
  410bc8:	stp	x25, x26, [sp, #64]
  410bcc:	stp	x27, x28, [sp, #80]
  410bd0:	mov	x25, x0
  410bd4:	str	x1, [sp, #168]
  410bd8:	str	x2, [sp, #152]
  410bdc:	mov	x19, x3
  410be0:	mov	x21, x4
  410be4:	mov	x22, x5
  410be8:	str	x6, [sp, #160]
  410bec:	str	x7, [sp, #248]
  410bf0:	ldr	w0, [sp, #592]
  410bf4:	str	w0, [sp, #120]
  410bf8:	ldr	x27, [x25]
  410bfc:	mov	x2, #0x100                 	// #256
  410c00:	mov	w1, #0x0                   	// #0
  410c04:	add	x0, sp, #0x148
  410c08:	bl	4018b0 <memset@plt>
  410c0c:	str	x27, [sp, #480]
  410c10:	ldr	x26, [x25, #32]
  410c14:	cbz	x26, 410c2c <error@@Base+0xea6c>
  410c18:	ldrb	w0, [x25, #56]
  410c1c:	tst	x0, #0x8
  410c20:	ccmp	x19, x21, #0x4, ne  // ne = any
  410c24:	b.ne	410f28 <error@@Base+0xed68>  // b.any
  410c28:	mov	x26, #0x0                   	// #0
  410c2c:	ldr	x1, [x25, #48]
  410c30:	ldr	x2, [sp, #160]
  410c34:	sub	x0, x2, #0x1
  410c38:	sub	x0, x0, x1
  410c3c:	cmp	x1, x2
  410c40:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  410c44:	str	x0, [sp, #208]
  410c48:	ldr	x0, [x25, #16]
  410c4c:	cbz	x0, 411ae0 <error@@Base+0xf920>
  410c50:	ldr	x0, [x27, #72]
  410c54:	cbz	x0, 411aec <error@@Base+0xf92c>
  410c58:	ldr	x1, [x27, #80]
  410c5c:	cbz	x1, 411af8 <error@@Base+0xf938>
  410c60:	ldr	x2, [x27, #88]
  410c64:	cbz	x2, 411b04 <error@@Base+0xf944>
  410c68:	ldr	x3, [x27, #96]
  410c6c:	cbz	x3, 411b10 <error@@Base+0xf950>
  410c70:	ldr	x0, [x0, #16]
  410c74:	cbnz	x0, 410ca4 <error@@Base+0xeae4>
  410c78:	ldr	x0, [x1, #16]
  410c7c:	cbnz	x0, 410ca4 <error@@Base+0xeae4>
  410c80:	ldr	x1, [x2, #16]
  410c84:	cbz	x1, 410c90 <error@@Base+0xead0>
  410c88:	ldrsb	w1, [x25, #56]
  410c8c:	tbnz	w1, #31, 410ca4 <error@@Base+0xeae4>
  410c90:	cmp	x19, #0x0
  410c94:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  410c98:	b.ne	411b1c <error@@Base+0xf95c>  // b.any
  410c9c:	mov	x21, x0
  410ca0:	mov	x19, x0
  410ca4:	mov	w20, #0x1                   	// #1
  410ca8:	ldr	x0, [sp, #160]
  410cac:	ldr	x1, [sp, #208]
  410cb0:	subs	x0, x0, x1
  410cb4:	str	x0, [sp, #200]
  410cb8:	b.ne	410cc8 <error@@Base+0xeb08>  // b.any
  410cbc:	ldr	x0, [x27, #152]
  410cc0:	cmp	x0, #0x0
  410cc4:	cset	w20, ne  // ne = any
  410cc8:	ldr	x5, [x25, #40]
  410ccc:	str	x5, [sp, #216]
  410cd0:	ldr	x0, [x25, #24]
  410cd4:	ldr	w3, [x27, #180]
  410cd8:	ldr	x1, [x27, #16]
  410cdc:	add	x1, x1, #0x1
  410ce0:	sxtw	x2, w3
  410ce4:	cmp	x1, x2
  410ce8:	csel	x1, x1, x2, ge  // ge = tcont
  410cec:	ldr	x4, [sp, #152]
  410cf0:	add	x2, x4, #0x1
  410cf4:	cmp	x1, x2
  410cf8:	csel	x1, x1, x2, le
  410cfc:	ldr	x2, [sp, #168]
  410d00:	str	x2, [sp, #328]
  410d04:	str	x4, [sp, #416]
  410d08:	str	x4, [sp, #408]
  410d0c:	str	x5, [sp, #448]
  410d10:	and	x2, x0, #0x400000
  410d14:	ubfx	w0, w0, #22, #1
  410d18:	strb	w0, [sp, #464]
  410d1c:	orr	x0, x2, x5
  410d20:	cmp	x0, #0x0
  410d24:	cset	w0, ne  // ne = any
  410d28:	strb	w0, [sp, #467]
  410d2c:	str	w3, [sp, #472]
  410d30:	ldrb	w0, [x27, #176]
  410d34:	ubfx	x2, x0, #2, #1
  410d38:	strb	w2, [sp, #465]
  410d3c:	ubfx	x0, x0, #3, #1
  410d40:	strb	w0, [sp, #466]
  410d44:	str	x4, [sp, #432]
  410d48:	str	x4, [sp, #424]
  410d4c:	add	x0, sp, #0x148
  410d50:	bl	407494 <error@@Base+0x52d4>
  410d54:	str	w0, [sp, #188]
  410d58:	cbnz	w0, 411a40 <error@@Base+0xf880>
  410d5c:	stp	x23, x24, [sp, #48]
  410d60:	add	x0, x27, #0xb8
  410d64:	str	x0, [sp, #456]
  410d68:	ldrb	w0, [x27, #176]
  410d6c:	ubfx	x0, x0, #4, #1
  410d70:	strb	w0, [sp, #470]
  410d74:	ldrb	w0, [sp, #467]
  410d78:	cbz	w0, 411b7c <error@@Base+0xf9bc>
  410d7c:	mov	x0, #0x0                   	// #0
  410d80:	str	x0, [sp, #376]
  410d84:	str	x0, [sp, #384]
  410d88:	str	x22, [sp, #432]
  410d8c:	str	x22, [sp, #424]
  410d90:	ldrb	w0, [x25, #56]
  410d94:	ubfx	x0, x0, #7, #1
  410d98:	strb	w0, [sp, #469]
  410d9c:	ldr	x0, [x27, #152]
  410da0:	lsl	x22, x0, #1
  410da4:	ldr	w1, [sp, #120]
  410da8:	str	w1, [sp, #488]
  410dac:	mov	x1, #0xffffffffffffffff    	// #-1
  410db0:	str	x1, [sp, #496]
  410db4:	cmp	xzr, x0, lsl #1
  410db8:	b.ge	410df8 <error@@Base+0xec38>  // b.tcont
  410dbc:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  410dc0:	movk	x0, #0x666, lsl #48
  410dc4:	cmp	x22, x0
  410dc8:	b.hi	411b6c <error@@Base+0xf9ac>  // b.pmore
  410dcc:	add	x0, x22, x22, lsl #2
  410dd0:	lsl	x0, x0, #3
  410dd4:	bl	401840 <malloc@plt>
  410dd8:	mov	x23, x0
  410ddc:	str	x0, [sp, #544]
  410de0:	lsl	x0, x22, #3
  410de4:	bl	401840 <malloc@plt>
  410de8:	str	x0, [sp, #576]
  410dec:	cmp	x23, #0x0
  410df0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  410df4:	b.eq	411b6c <error@@Base+0xf9ac>  // b.none
  410df8:	str	x22, [sp, #536]
  410dfc:	mov	w0, #0x1                   	// #1
  410e00:	str	w0, [sp, #552]
  410e04:	str	x22, [sp, #568]
  410e08:	ldr	x0, [sp, #200]
  410e0c:	cmp	x0, #0x1
  410e10:	b.ls	410f34 <error@@Base+0xed74>  // b.plast
  410e14:	ldr	x0, [sp, #392]
  410e18:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  410e1c:	cmp	x0, x1
  410e20:	b.hi	411a4c <error@@Base+0xf88c>  // b.pmore
  410e24:	add	x0, x0, #0x1
  410e28:	lsl	x0, x0, #3
  410e2c:	bl	401840 <malloc@plt>
  410e30:	str	x0, [sp, #512]
  410e34:	cbz	x0, 411a5c <error@@Base+0xf89c>
  410e38:	str	x19, [sp, #584]
  410e3c:	ldr	x0, [sp, #120]
  410e40:	tst	x0, #0x1
  410e44:	mov	w0, #0x4                   	// #4
  410e48:	mov	w1, #0x6                   	// #6
  410e4c:	csel	w0, w0, w1, ne  // ne = any
  410e50:	str	w0, [sp, #440]
  410e54:	mov	w0, #0x1                   	// #1
  410e58:	cmp	x19, x21
  410e5c:	cneg	w0, w0, gt
  410e60:	str	w0, [sp, #192]
  410e64:	csel	x0, x19, x21, le
  410e68:	str	x0, [sp, #144]
  410e6c:	csel	x0, x19, x21, ge  // ge = tcont
  410e70:	mov	x3, x0
  410e74:	ldr	w0, [x27, #180]
  410e78:	str	w0, [sp, #232]
  410e7c:	mov	w1, #0x8                   	// #8
  410e80:	str	w1, [sp, #184]
  410e84:	cbz	x26, 410ed8 <error@@Base+0xed18>
  410e88:	mov	w2, #0x4                   	// #4
  410e8c:	cmp	w0, #0x1
  410e90:	b.eq	410eb0 <error@@Base+0xecf0>  // b.none
  410e94:	ldr	x0, [x25, #24]
  410e98:	and	x0, x0, #0x400000
  410e9c:	ldr	x1, [sp, #216]
  410ea0:	orr	x0, x1, x0
  410ea4:	cmp	x0, #0x0
  410ea8:	ldr	w0, [sp, #188]
  410eac:	csel	w2, w0, w2, ne  // ne = any
  410eb0:	cmp	x19, x21
  410eb4:	mov	w0, #0x2                   	// #2
  410eb8:	ldr	w1, [sp, #188]
  410ebc:	csel	w0, w1, w0, gt
  410ec0:	ldr	x1, [sp, #216]
  410ec4:	cmp	x1, #0x0
  410ec8:	cset	w1, ne  // ne = any
  410ecc:	orr	w1, w1, w2
  410ed0:	orr	w0, w1, w0
  410ed4:	str	w0, [sp, #184]
  410ed8:	ldr	x0, [sp, #144]
  410edc:	cmp	x19, x0
  410ee0:	cset	w1, lt  // lt = tstop
  410ee4:	cmp	x19, x3
  410ee8:	cset	w0, gt
  410eec:	orr	w0, w1, w0
  410ef0:	str	w0, [sp, #196]
  410ef4:	cbnz	w0, 411a6c <error@@Base+0xf8ac>
  410ef8:	str	w20, [sp, #136]
  410efc:	cmp	x19, x21
  410f00:	add	x0, sp, #0x248
  410f04:	csel	x0, x0, xzr, le
  410f08:	str	x0, [sp, #240]
  410f0c:	cmp	x0, #0x0
  410f10:	cset	w0, ne  // ne = any
  410f14:	str	w0, [sp, #236]
  410f18:	str	x27, [sp, #176]
  410f1c:	str	x25, [sp, #224]
  410f20:	mov	x25, x3
  410f24:	b	411bdc <error@@Base+0xfa1c>
  410f28:	tst	x0, #0x1
  410f2c:	csel	x26, x26, xzr, eq  // eq = none
  410f30:	b	410c2c <error@@Base+0xea6c>
  410f34:	ldrb	w0, [x27, #176]
  410f38:	tbnz	w0, #1, 410e14 <error@@Base+0xec54>
  410f3c:	str	xzr, [sp, #512]
  410f40:	b	410e38 <error@@Base+0xec78>
  410f44:	cmp	w0, #0x3
  410f48:	b.gt	410fe8 <error@@Base+0xee28>
  410f4c:	ldr	w20, [sp, #188]
  410f50:	ldrsw	x21, [sp, #192]
  410f54:	ldr	x23, [sp, #144]
  410f58:	ldr	x22, [sp, #152]
  410f5c:	b	411220 <error@@Base+0xf060>
  410f60:	ldr	x0, [sp, #584]
  410f64:	ldr	w2, [sp, #196]
  410f68:	mov	w3, #0x1                   	// #1
  410f6c:	cmp	x25, x0
  410f70:	b.le	411034 <error@@Base+0xee74>
  410f74:	ldr	x4, [sp, #216]
  410f78:	ldr	x5, [sp, #168]
  410f7c:	ldrb	w1, [x5, x0]
  410f80:	ldrb	w1, [x4, x1]
  410f84:	ldrb	w1, [x26, x1]
  410f88:	cbnz	w1, 41102c <error@@Base+0xee6c>
  410f8c:	add	x0, x0, #0x1
  410f90:	mov	w2, w3
  410f94:	cmp	x0, x25
  410f98:	b.ne	410f7c <error@@Base+0xedbc>  // b.any
  410f9c:	str	x25, [sp, #584]
  410fa0:	ldr	x0, [sp, #584]
  410fa4:	ldr	w1, [sp, #188]
  410fa8:	ldr	x2, [sp, #152]
  410fac:	cmp	x2, x0
  410fb0:	b.le	410fbc <error@@Base+0xedfc>
  410fb4:	ldr	x1, [sp, #168]
  410fb8:	ldrb	w1, [x1, x0]
  410fbc:	sxtw	x0, w1
  410fc0:	ldr	x2, [sp, #216]
  410fc4:	cbz	x2, 410fcc <error@@Base+0xee0c>
  410fc8:	ldrb	w0, [x2, w1, sxtw]
  410fcc:	ldrb	w0, [x26, x0]
  410fd0:	cbnz	w0, 411040 <error@@Base+0xee80>
  410fd4:	ldr	x27, [sp, #176]
  410fd8:	mov	w0, #0x1                   	// #1
  410fdc:	str	w0, [sp, #140]
  410fe0:	ldp	x23, x24, [sp, #48]
  410fe4:	b	41117c <error@@Base+0xefbc>
  410fe8:	ldr	x0, [sp, #584]
  410fec:	ldr	x1, [sp, #144]
  410ff0:	cmp	x1, x0
  410ff4:	b.gt	411018 <error@@Base+0xee58>
  410ff8:	ldr	w3, [sp, #196]
  410ffc:	ldr	w4, [sp, #188]
  411000:	mov	w5, #0x1                   	// #1
  411004:	ldr	x6, [sp, #216]
  411008:	ldr	x8, [sp, #144]
  41100c:	ldr	x9, [sp, #168]
  411010:	ldr	x7, [sp, #152]
  411014:	b	411154 <error@@Base+0xef94>
  411018:	ldr	x27, [sp, #176]
  41101c:	mov	w0, #0x1                   	// #1
  411020:	str	w0, [sp, #140]
  411024:	ldp	x23, x24, [sp, #48]
  411028:	b	41117c <error@@Base+0xefbc>
  41102c:	cbz	w2, 411040 <error@@Base+0xee80>
  411030:	str	x0, [sp, #584]
  411034:	ldr	x0, [sp, #584]
  411038:	cmp	x0, x25
  41103c:	b.eq	410fa4 <error@@Base+0xede4>  // b.none
  411040:	ldr	w2, [sp, #120]
  411044:	ldr	x1, [sp, #584]
  411048:	add	x0, sp, #0x148
  41104c:	bl	40bea8 <error@@Base+0x9ce8>
  411050:	str	w0, [sp, #140]
  411054:	cbnz	w0, 411aa0 <error@@Base+0xf8e0>
  411058:	ldr	w0, [sp, #232]
  41105c:	cmp	w0, #0x1
  411060:	b.eq	41107c <error@@Base+0xeebc>  // b.none
  411064:	ldr	x0, [sp, #376]
  411068:	cbz	x0, 41107c <error@@Base+0xeebc>
  41106c:	ldr	x0, [sp, #344]
  411070:	ldr	w0, [x0]
  411074:	cmn	w0, #0x1
  411078:	b.eq	411bbc <error@@Base+0xf9fc>  // b.none
  41107c:	str	wzr, [sp, #552]
  411080:	str	xzr, [sp, #528]
  411084:	str	xzr, [sp, #520]
  411088:	ldr	x19, [sp, #480]
  41108c:	ldr	x0, [sp, #400]
  411090:	mov	x1, x0
  411094:	str	x0, [sp, #112]
  411098:	str	wzr, [sp, #264]
  41109c:	ldr	x20, [x19, #72]
  4110a0:	ldrsb	w0, [x20, #104]
  4110a4:	tbz	w0, #31, 411264 <error@@Base+0xf0a4>
  4110a8:	ldr	w2, [sp, #488]
  4110ac:	sub	x1, x1, #0x1
  4110b0:	add	x0, sp, #0x148
  4110b4:	bl	408df4 <error@@Base+0x6c34>
  4110b8:	tbnz	w0, #0, 41125c <error@@Base+0xf09c>
  4110bc:	cbz	w0, 411264 <error@@Base+0xf0a4>
  4110c0:	and	w1, w0, #0x6
  4110c4:	cmp	w1, #0x6
  4110c8:	b.eq	4112c0 <error@@Base+0xf100>  // b.none
  4110cc:	tbnz	w0, #1, 4112c8 <error@@Base+0xf108>
  4110d0:	tbz	w0, #2, 411264 <error@@Base+0xf0a4>
  4110d4:	mov	w3, w0
  4110d8:	ldr	x2, [x20, #80]
  4110dc:	mov	x1, x19
  4110e0:	add	x0, sp, #0x108
  4110e4:	bl	40a270 <error@@Base+0x80b0>
  4110e8:	mov	x20, x0
  4110ec:	cbnz	x0, 411264 <error@@Base+0xf0a4>
  4110f0:	ldr	x27, [sp, #176]
  4110f4:	ldr	w0, [sp, #264]
  4110f8:	cmp	w0, #0xc
  4110fc:	b.eq	411b54 <error@@Base+0xf994>  // b.none
  411100:	adrp	x3, 414000 <error@@Base+0x11e40>
  411104:	add	x3, x3, #0xeb0
  411108:	add	x3, x3, #0x58
  41110c:	mov	w2, #0x435                 	// #1077
  411110:	adrp	x1, 415000 <error@@Base+0x12e40>
  411114:	add	x1, x1, #0x1b0
  411118:	adrp	x0, 415000 <error@@Base+0x12e40>
  41111c:	add	x0, x0, #0x238
  411120:	bl	401b10 <__assert_fail@plt>
  411124:	cbz	w2, 411040 <error@@Base+0xee80>
  411128:	str	x0, [sp, #584]
  41112c:	b	411034 <error@@Base+0xee74>
  411130:	sxtw	x2, w1
  411134:	cbz	x6, 41113c <error@@Base+0xef7c>
  411138:	ldrb	w2, [x6, w1, sxtw]
  41113c:	ldrb	w1, [x26, x2]
  411140:	cbnz	w1, 4111b4 <error@@Base+0xeff4>
  411144:	sub	x0, x0, #0x1
  411148:	mov	w3, w5
  41114c:	cmp	x0, x8
  411150:	b.lt	411168 <error@@Base+0xefa8>  // b.tstop
  411154:	mov	w1, w4
  411158:	cmp	x7, x0
  41115c:	b.le	411130 <error@@Base+0xef70>
  411160:	ldrb	w1, [x9, x0]
  411164:	b	411130 <error@@Base+0xef70>
  411168:	ldr	x27, [sp, #176]
  41116c:	str	x0, [sp, #584]
  411170:	mov	w0, #0x1                   	// #1
  411174:	str	w0, [sp, #140]
  411178:	ldp	x23, x24, [sp, #48]
  41117c:	ldr	x0, [sp, #512]
  411180:	bl	401a20 <free@plt>
  411184:	ldr	x0, [x27, #152]
  411188:	cbnz	x0, 411ac4 <error@@Base+0xf904>
  41118c:	add	x0, sp, #0x148
  411190:	bl	40a588 <error@@Base+0x83c8>
  411194:	ldr	w0, [sp, #140]
  411198:	ldp	x19, x20, [sp, #16]
  41119c:	ldp	x21, x22, [sp, #32]
  4111a0:	ldp	x25, x26, [sp, #64]
  4111a4:	ldp	x27, x28, [sp, #80]
  4111a8:	ldp	x29, x30, [sp]
  4111ac:	add	sp, sp, #0x250
  4111b0:	ret
  4111b4:	cbz	w3, 4111bc <error@@Base+0xeffc>
  4111b8:	str	x0, [sp, #584]
  4111bc:	ldr	x1, [sp, #144]
  4111c0:	cmp	x1, x0
  4111c4:	b.le	411040 <error@@Base+0xee80>
  4111c8:	ldr	x27, [sp, #176]
  4111cc:	mov	w0, #0x1                   	// #1
  4111d0:	str	w0, [sp, #140]
  4111d4:	ldp	x23, x24, [sp, #48]
  4111d8:	b	41117c <error@@Base+0xefbc>
  4111dc:	ldr	w2, [sp, #120]
  4111e0:	mov	x1, x19
  4111e4:	add	x0, sp, #0x148
  4111e8:	bl	40bea8 <error@@Base+0x9ce8>
  4111ec:	cbnz	w0, 411a90 <error@@Base+0xf8d0>
  4111f0:	ldr	x0, [sp, #368]
  4111f4:	sub	x0, x19, x0
  4111f8:	b	411238 <error@@Base+0xf078>
  4111fc:	ldr	x1, [sp, #336]
  411200:	ldrb	w1, [x1, x0]
  411204:	ldrb	w0, [x26, w1, sxtw]
  411208:	cbnz	w0, 411040 <error@@Base+0xee80>
  41120c:	add	x19, x21, x19
  411210:	str	x19, [sp, #584]
  411214:	cmp	x19, x23
  411218:	ccmp	x19, x25, #0x0, ge  // ge = tcont
  41121c:	b.gt	411248 <error@@Base+0xf088>
  411220:	ldr	x19, [sp, #584]
  411224:	ldr	x0, [sp, #368]
  411228:	sub	x0, x19, x0
  41122c:	ldr	x1, [sp, #384]
  411230:	cmp	x1, x0
  411234:	b.ls	4111dc <error@@Base+0xf01c>  // b.plast
  411238:	mov	w1, w20
  41123c:	cmp	x19, x22
  411240:	b.ge	411204 <error@@Base+0xf044>  // b.tcont
  411244:	b	4111fc <error@@Base+0xf03c>
  411248:	ldr	x27, [sp, #176]
  41124c:	mov	w0, #0x1                   	// #1
  411250:	str	w0, [sp, #140]
  411254:	ldp	x23, x24, [sp, #48]
  411258:	b	41117c <error@@Base+0xefbc>
  41125c:	ldr	x20, [x19, #80]
  411260:	cbz	x20, 411100 <error@@Base+0xef40>
  411264:	ldr	x0, [sp, #512]
  411268:	cbz	x0, 411324 <error@@Base+0xf164>
  41126c:	ldr	x1, [sp, #112]
  411270:	str	x20, [x0, x1, lsl #3]
  411274:	ldr	x0, [x19, #152]
  411278:	ldr	w1, [sp, #236]
  41127c:	mov	w22, w1
  411280:	cbnz	x0, 4112d0 <error@@Base+0xf110>
  411284:	ldrb	w0, [x20, #104]
  411288:	mov	x28, #0xffffffffffffffff    	// #-1
  41128c:	mov	x27, #0x0                   	// #0
  411290:	tbnz	w0, #4, 411330 <error@@Base+0xf170>
  411294:	ldr	x21, [sp, #400]
  411298:	ldr	x0, [sp, #240]
  41129c:	str	x0, [sp, #104]
  4112a0:	ldr	x0, [sp, #432]
  4112a4:	cmp	x0, x21
  4112a8:	b.le	41171c <error@@Base+0xf55c>
  4112ac:	add	x0, sp, #0x110
  4112b0:	str	x0, [sp, #96]
  4112b4:	str	x25, [sp, #128]
  4112b8:	mov	w25, w22
  4112bc:	b	411684 <error@@Base+0xf4c4>
  4112c0:	ldr	x20, [x19, #96]
  4112c4:	b	411260 <error@@Base+0xf0a0>
  4112c8:	ldr	x20, [x19, #88]
  4112cc:	b	411260 <error@@Base+0xf0a0>
  4112d0:	add	x19, x20, #0x8
  4112d4:	mov	x2, #0x0                   	// #0
  4112d8:	mov	x1, x19
  4112dc:	add	x0, sp, #0x148
  4112e0:	bl	407d04 <error@@Base+0x5b44>
  4112e4:	str	w0, [sp, #264]
  4112e8:	sxtw	x28, w0
  4112ec:	cbnz	w0, 41175c <error@@Base+0xf59c>
  4112f0:	ldrb	w0, [x20, #104]
  4112f4:	ldr	w1, [sp, #196]
  4112f8:	mov	w22, w1
  4112fc:	tbz	w0, #6, 411284 <error@@Base+0xf0c4>
  411300:	mov	x1, x19
  411304:	add	x0, sp, #0x148
  411308:	bl	40fa98 <error@@Base+0xd8d8>
  41130c:	str	w0, [sp, #264]
  411310:	ldr	w1, [sp, #196]
  411314:	mov	w22, w1
  411318:	sxtw	x28, w0
  41131c:	cbz	w0, 411284 <error@@Base+0xf0c4>
  411320:	b	41175c <error@@Base+0xf59c>
  411324:	ldr	w0, [sp, #236]
  411328:	mov	w22, w0
  41132c:	b	411284 <error@@Base+0xf0c4>
  411330:	ldrsb	w0, [x20, #104]
  411334:	tbnz	w0, #31, 41134c <error@@Base+0xf18c>
  411338:	ldr	x28, [sp, #112]
  41133c:	mov	x27, #0x1                   	// #1
  411340:	ldr	w0, [sp, #136]
  411344:	cbnz	w0, 411294 <error@@Base+0xf0d4>
  411348:	b	41175c <error@@Base+0xf59c>
  41134c:	ldr	x2, [sp, #112]
  411350:	mov	x1, x20
  411354:	add	x0, sp, #0x148
  411358:	bl	40901c <error@@Base+0x6e5c>
  41135c:	mov	x27, x0
  411360:	cbnz	x0, 411338 <error@@Base+0xf178>
  411364:	mov	x28, #0xffffffffffffffff    	// #-1
  411368:	b	411294 <error@@Base+0xf0d4>
  41136c:	ldr	x1, [sp, #416]
  411370:	cmp	x0, x1
  411374:	b.ge	411694 <error@@Base+0xf4d4>  // b.tcont
  411378:	add	w1, w21, #0x1
  41137c:	add	x0, sp, #0x148
  411380:	bl	4086e8 <error@@Base+0x6528>
  411384:	str	w0, [sp, #264]
  411388:	cbz	w0, 4116a0 <error@@Base+0xf4e0>
  41138c:	ldr	x27, [sp, #176]
  411390:	cmp	w0, #0xc
  411394:	b.eq	411b54 <error@@Base+0xf994>  // b.none
  411398:	adrp	x3, 414000 <error@@Base+0x11e40>
  41139c:	add	x3, x3, #0xeb0
  4113a0:	add	x3, x3, #0x58
  4113a4:	mov	w2, #0x46c                 	// #1132
  4113a8:	adrp	x1, 415000 <error@@Base+0x12e40>
  4113ac:	add	x1, x1, #0x1b0
  4113b0:	adrp	x0, 415000 <error@@Base+0x12e40>
  4113b4:	add	x0, x0, #0x238
  4113b8:	bl	401b10 <__assert_fail@plt>
  4113bc:	ldr	x1, [sp, #416]
  4113c0:	cmp	x0, x1
  4113c4:	b.ge	4116a0 <error@@Base+0xf4e0>  // b.tcont
  4113c8:	b	411378 <error@@Base+0xf1b8>
  4113cc:	ldr	x22, [sp, #480]
  4113d0:	ldr	x0, [x20, #16]
  4113d4:	cmp	x0, #0x0
  4113d8:	b.le	411b64 <error@@Base+0xf9a4>
  4113dc:	mov	x23, #0x0                   	// #0
  4113e0:	b	4114c4 <error@@Base+0xf304>
  4113e4:	tbz	w1, #3, 4113ec <error@@Base+0xf22c>
  4113e8:	tbnz	w0, #0, 4114b4 <error@@Base+0xf2f4>
  4113ec:	tbz	w1, #5, 4113f4 <error@@Base+0xf234>
  4113f0:	tbz	w0, #1, 4114b4 <error@@Base+0xf2f4>
  4113f4:	tbz	w1, #7, 4113fc <error@@Base+0xf23c>
  4113f8:	tbz	w0, #3, 4114b4 <error@@Base+0xf2f4>
  4113fc:	ldr	x3, [sp, #400]
  411400:	add	x2, sp, #0x148
  411404:	mov	x1, x24
  411408:	mov	x0, x22
  41140c:	bl	40c550 <error@@Base+0xa390>
  411410:	cbz	w0, 4114b4 <error@@Base+0xf2f4>
  411414:	ldr	x19, [sp, #400]
  411418:	add	x19, x19, w0, sxtw
  41141c:	ldr	w1, [sp, #552]
  411420:	cmp	w1, w0
  411424:	csel	w0, w1, w0, ge  // ge = tcont
  411428:	str	w0, [sp, #552]
  41142c:	mov	x1, x19
  411430:	add	x0, sp, #0x148
  411434:	bl	4087cc <error@@Base+0x660c>
  411438:	str	w0, [sp, #268]
  41143c:	cbnz	w0, 411554 <error@@Base+0xf394>
  411440:	ldr	x0, [x22, #24]
  411444:	ldr	x2, [x0, x24, lsl #3]
  411448:	add	x2, x2, x2, lsl #1
  41144c:	ldr	x0, [x22, #48]
  411450:	add	x2, x0, x2, lsl #3
  411454:	ldr	x24, [sp, #512]
  411458:	ldr	x0, [x24, x19, lsl #3]
  41145c:	cbz	x0, 411510 <error@@Base+0xf350>
  411460:	ldr	x1, [x0, #80]
  411464:	ldr	x0, [sp, #96]
  411468:	bl	408a94 <error@@Base+0x68d4>
  41146c:	str	w0, [sp, #268]
  411470:	cbnz	w0, 411554 <error@@Base+0xf394>
  411474:	ldr	w2, [sp, #488]
  411478:	sub	x1, x19, #0x1
  41147c:	add	x0, sp, #0x148
  411480:	bl	408df4 <error@@Base+0x6c34>
  411484:	ldr	x24, [sp, #512]
  411488:	mov	w3, w0
  41148c:	ldr	x2, [sp, #96]
  411490:	mov	x1, x22
  411494:	add	x0, sp, #0x10c
  411498:	bl	40a270 <error@@Base+0x80b0>
  41149c:	str	x0, [x24, x19, lsl #3]
  4114a0:	ldr	x0, [sp, #288]
  4114a4:	bl	401a20 <free@plt>
  4114a8:	ldr	x0, [sp, #512]
  4114ac:	ldr	x0, [x0, x19, lsl #3]
  4114b0:	cbz	x0, 41154c <error@@Base+0xf38c>
  4114b4:	add	x23, x23, #0x1
  4114b8:	ldr	x0, [x20, #16]
  4114bc:	cmp	x23, x0
  4114c0:	b.ge	411b64 <error@@Base+0xf9a4>  // b.tcont
  4114c4:	ldr	x0, [x20, #24]
  4114c8:	ldr	x24, [x0, x23, lsl #3]
  4114cc:	ldr	x19, [x22]
  4114d0:	add	x19, x19, x24, lsl #4
  4114d4:	ldrb	w0, [x19, #10]
  4114d8:	tbz	w0, #4, 4114b4 <error@@Base+0xf2f4>
  4114dc:	ldr	w0, [x19, #8]
  4114e0:	tst	w0, #0x3ff00
  4114e4:	b.eq	4113fc <error@@Base+0xf23c>  // b.none
  4114e8:	ldr	w2, [sp, #488]
  4114ec:	ldr	x1, [sp, #400]
  4114f0:	add	x0, sp, #0x148
  4114f4:	bl	408df4 <error@@Base+0x6c34>
  4114f8:	ldr	w2, [x19, #8]
  4114fc:	ubfx	x1, x2, #8, #10
  411500:	tbz	w2, #10, 4113e4 <error@@Base+0xf224>
  411504:	tbz	w0, #0, 4114b4 <error@@Base+0xf2f4>
  411508:	tbz	w1, #3, 4113ec <error@@Base+0xf22c>
  41150c:	b	4114b4 <error@@Base+0xf2f4>
  411510:	ldp	x0, x1, [x2]
  411514:	stp	x0, x1, [sp, #272]
  411518:	ldr	x0, [x2, #16]
  41151c:	str	x0, [sp, #288]
  411520:	ldr	w2, [sp, #488]
  411524:	sub	x1, x19, #0x1
  411528:	add	x0, sp, #0x148
  41152c:	bl	408df4 <error@@Base+0x6c34>
  411530:	mov	w3, w0
  411534:	ldr	x2, [sp, #96]
  411538:	mov	x1, x22
  41153c:	add	x0, sp, #0x10c
  411540:	bl	40a270 <error@@Base+0x80b0>
  411544:	str	x0, [x24, x19, lsl #3]
  411548:	b	4114a8 <error@@Base+0xf2e8>
  41154c:	ldr	w0, [sp, #268]
  411550:	cbz	w0, 4114b4 <error@@Base+0xf2f4>
  411554:	str	w0, [sp, #264]
  411558:	ldr	x0, [sp, #512]
  41155c:	cbz	x0, 411d6c <error@@Base+0xfbac>
  411560:	mov	x19, #0x0                   	// #0
  411564:	b	4116d4 <error@@Base+0xf514>
  411568:	ldr	x22, [x20, #96]
  41156c:	cbz	x22, 4115a0 <error@@Base+0xf3e0>
  411570:	ldr	w2, [sp, #488]
  411574:	ldr	x1, [sp, #400]
  411578:	sub	x1, x1, #0x1
  41157c:	add	x0, sp, #0x148
  411580:	bl	408df4 <error@@Base+0x6c34>
  411584:	tbz	w0, #0, 411594 <error@@Base+0xf3d4>
  411588:	add	x19, x22, w19, uxtb #3
  41158c:	ldr	x19, [x19, #2048]
  411590:	b	4116cc <error@@Base+0xf50c>
  411594:	and	x19, x19, #0xff
  411598:	ldr	x19, [x22, x19, lsl #3]
  41159c:	b	4116cc <error@@Base+0xf50c>
  4115a0:	mov	x1, x20
  4115a4:	ldr	x0, [sp, #480]
  4115a8:	bl	40c888 <error@@Base+0xa6c8>
  4115ac:	and	w0, w0, #0xff
  4115b0:	cbnz	w0, 4116bc <error@@Base+0xf4fc>
  4115b4:	mov	w0, #0xc                   	// #12
  4115b8:	str	w0, [sp, #264]
  4115bc:	b	411558 <error@@Base+0xf398>
  4115c0:	ldr	w0, [sp, #264]
  4115c4:	cbnz	w0, 411b50 <error@@Base+0xf990>
  4115c8:	ldr	x0, [sp, #512]
  4115cc:	cbz	x0, 411730 <error@@Base+0xf570>
  4115d0:	cmp	x27, #0x0
  4115d4:	ldr	w0, [sp, #136]
  4115d8:	eor	w0, w0, #0x1
  4115dc:	csel	w0, w0, wzr, ne  // ne = any
  4115e0:	cbnz	w0, 411738 <error@@Base+0xf578>
  4115e4:	ldr	x3, [sp, #520]
  4115e8:	ldr	x0, [sp, #400]
  4115ec:	ldr	x2, [sp, #512]
  4115f0:	add	x0, x0, #0x1
  4115f4:	cmp	x3, x0
  4115f8:	b.lt	411740 <error@@Base+0xf580>  // b.tstop
  4115fc:	ldr	x1, [sp, #400]
  411600:	add	x1, x1, #0x1
  411604:	str	x1, [sp, #400]
  411608:	ldr	x1, [x2, x0, lsl #3]
  41160c:	cbz	x1, 4115f0 <error@@Base+0xf430>
  411610:	mov	x2, #0x0                   	// #0
  411614:	add	x1, sp, #0x148
  411618:	add	x0, sp, #0x108
  41161c:	bl	410158 <error@@Base+0xdf98>
  411620:	ldr	w1, [sp, #264]
  411624:	cmp	w1, #0x0
  411628:	ccmp	x0, #0x0, #0x0, eq  // eq = none
  41162c:	b.eq	4115e4 <error@@Base+0xf424>  // b.none
  411630:	mov	x19, x0
  411634:	cbnz	x0, 4116ec <error@@Base+0xf52c>
  411638:	ldr	x25, [sp, #128]
  41163c:	b	411744 <error@@Base+0xf584>
  411640:	cmp	x20, x19
  411644:	ldr	w0, [sp, #196]
  411648:	csel	w25, w25, w0, eq  // eq = none
  41164c:	ldr	x0, [sp, #112]
  411650:	csel	x0, x21, x0, eq  // eq = none
  411654:	str	x0, [sp, #112]
  411658:	b	4116f0 <error@@Base+0xf530>
  41165c:	ldr	x28, [sp, #400]
  411660:	ldr	w0, [sp, #136]
  411664:	cbz	w0, 411714 <error@@Base+0xf554>
  411668:	mov	x27, #0x1                   	// #1
  41166c:	str	xzr, [sp, #104]
  411670:	ldr	x21, [sp, #400]
  411674:	ldr	x0, [sp, #432]
  411678:	cmp	x21, x0
  41167c:	b.ge	411728 <error@@Base+0xf568>  // b.tcont
  411680:	mov	x20, x19
  411684:	add	x21, x21, #0x1
  411688:	ldr	x0, [sp, #392]
  41168c:	cmp	x21, x0
  411690:	b.ge	41136c <error@@Base+0xf1ac>  // b.tcont
  411694:	ldr	x0, [sp, #376]
  411698:	cmp	x21, x0
  41169c:	b.ge	4113bc <error@@Base+0xf1fc>  // b.tcont
  4116a0:	ldrb	w0, [x20, #104]
  4116a4:	tbnz	w0, #5, 4113cc <error@@Base+0xf20c>
  4116a8:	ldr	x0, [sp, #400]
  4116ac:	add	x1, x0, #0x1
  4116b0:	str	x1, [sp, #400]
  4116b4:	ldr	x1, [sp, #336]
  4116b8:	ldrb	w19, [x1, x0]
  4116bc:	ldr	x0, [x20, #88]
  4116c0:	cbz	x0, 411568 <error@@Base+0xf3a8>
  4116c4:	and	x19, x19, #0xff
  4116c8:	ldr	x19, [x0, x19, lsl #3]
  4116cc:	ldr	x0, [sp, #512]
  4116d0:	cbz	x0, 4116e8 <error@@Base+0xf528>
  4116d4:	mov	x2, x19
  4116d8:	add	x1, sp, #0x148
  4116dc:	add	x0, sp, #0x108
  4116e0:	bl	410158 <error@@Base+0xdf98>
  4116e4:	mov	x19, x0
  4116e8:	cbz	x19, 4115c0 <error@@Base+0xf400>
  4116ec:	cbnz	w25, 411640 <error@@Base+0xf480>
  4116f0:	ldrb	w0, [x19, #104]
  4116f4:	tbz	w0, #4, 411670 <error@@Base+0xf4b0>
  4116f8:	tbz	w0, #7, 41165c <error@@Base+0xf49c>
  4116fc:	ldr	x2, [sp, #400]
  411700:	mov	x1, x19
  411704:	add	x0, sp, #0x148
  411708:	bl	40901c <error@@Base+0x6e5c>
  41170c:	cbz	x0, 411670 <error@@Base+0xf4b0>
  411710:	b	41165c <error@@Base+0xf49c>
  411714:	ldr	x25, [sp, #128]
  411718:	b	41175c <error@@Base+0xf59c>
  41171c:	ldr	x0, [sp, #240]
  411720:	str	x0, [sp, #104]
  411724:	b	411744 <error@@Base+0xf584>
  411728:	ldr	x25, [sp, #128]
  41172c:	b	411744 <error@@Base+0xf584>
  411730:	ldr	x25, [sp, #128]
  411734:	b	411744 <error@@Base+0xf584>
  411738:	ldr	x25, [sp, #128]
  41173c:	b	411744 <error@@Base+0xf584>
  411740:	ldr	x25, [sp, #128]
  411744:	ldr	x1, [sp, #104]
  411748:	cbz	x1, 41175c <error@@Base+0xf59c>
  41174c:	ldr	x0, [x1]
  411750:	ldr	x2, [sp, #112]
  411754:	add	x0, x0, x2
  411758:	str	x0, [x1]
  41175c:	cmn	x28, #0x1
  411760:	b.eq	411bb4 <error@@Base+0xf9f4>  // b.none
  411764:	cmn	x28, #0x2
  411768:	b.eq	411a7c <error@@Base+0xf8bc>  // b.none
  41176c:	str	x28, [sp, #496]
  411770:	ldr	x0, [sp, #200]
  411774:	cmp	x0, #0x1
  411778:	cset	w23, hi  // hi = pmore
  41177c:	ldr	x1, [sp, #224]
  411780:	ldrb	w0, [x1, #56]
  411784:	tst	x0, #0x10
  411788:	ccmp	w23, #0x0, #0x4, eq  // eq = none
  41178c:	b.ne	411c74 <error@@Base+0xfab4>  // b.any
  411790:	ldr	x27, [sp, #176]
  411794:	ldr	x0, [x27, #152]
  411798:	cbnz	x0, 411c9c <error@@Base+0xfadc>
  41179c:	mov	x25, x1
  4117a0:	ldr	x1, [sp, #200]
  4117a4:	cbz	x1, 411aac <error@@Base+0xf8ec>
  4117a8:	cmp	x1, #0x1
  4117ac:	b.ls	411b28 <error@@Base+0xf968>  // b.plast
  4117b0:	ldr	x2, [sp, #248]
  4117b4:	add	x0, x2, #0x10
  4117b8:	add	x2, x2, x1, lsl #4
  4117bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4117c0:	str	x1, [x0, #8]
  4117c4:	str	x1, [x0], #16
  4117c8:	cmp	x0, x2
  4117cc:	b.ne	4117c0 <error@@Base+0xf600>  // b.any
  4117d0:	ldr	x1, [sp, #248]
  4117d4:	str	xzr, [x1]
  4117d8:	ldr	x0, [sp, #496]
  4117dc:	str	x0, [x1, #8]
  4117e0:	ldrb	w0, [x25, #56]
  4117e4:	tst	x0, #0x10
  4117e8:	ccmp	w23, #0x0, #0x4, eq  // eq = none
  4117ec:	b.ne	4118f0 <error@@Base+0xf730>  // b.any
  4117f0:	ldrb	w6, [sp, #468]
  4117f4:	ldr	x8, [sp, #376]
  4117f8:	ldr	x9, [sp, #352]
  4117fc:	ldr	x4, [sp, #584]
  411800:	ldr	x0, [sp, #200]
  411804:	lsl	x0, x0, #4
  411808:	ldr	x1, [sp, #248]
  41180c:	add	x5, x0, x1
  411810:	ldr	x7, [sp, #384]
  411814:	b	411958 <error@@Base+0xf798>
  411818:	sub	x28, x28, #0x1
  41181c:	cmn	x28, #0x1
  411820:	b.eq	411c60 <error@@Base+0xfaa0>  // b.none
  411824:	ldr	x1, [x2, x28, lsl #3]
  411828:	cbz	x1, 411818 <error@@Base+0xf658>
  41182c:	ldrb	w0, [x1, #104]
  411830:	tbz	w0, #4, 411818 <error@@Base+0xf658>
  411834:	mov	x2, x28
  411838:	add	x0, sp, #0x148
  41183c:	bl	40901c <error@@Base+0x6e5c>
  411840:	mov	x22, x0
  411844:	b	411d04 <error@@Base+0xfb44>
  411848:	mov	x3, x27
  41184c:	mov	x2, x20
  411850:	mov	x1, x19
  411854:	mov	x0, x24
  411858:	bl	40f240 <error@@Base+0xd080>
  41185c:	mov	w21, w0
  411860:	mov	x0, x20
  411864:	bl	401a20 <free@plt>
  411868:	cbz	w21, 4118b0 <error@@Base+0xf6f0>
  41186c:	mov	x20, #0x0                   	// #0
  411870:	b	411b9c <error@@Base+0xf9dc>
  411874:	str	x19, [sp, #272]
  411878:	str	xzr, [sp, #280]
  41187c:	str	x22, [sp, #288]
  411880:	str	x28, [sp, #296]
  411884:	stp	xzr, xzr, [sp, #304]
  411888:	str	xzr, [sp, #320]
  41188c:	add	x1, sp, #0x110
  411890:	add	x0, sp, #0x148
  411894:	bl	410934 <error@@Base+0xe774>
  411898:	mov	w21, w0
  41189c:	ldr	x0, [sp, #320]
  4118a0:	bl	401a20 <free@plt>
  4118a4:	cbnz	w21, 411b98 <error@@Base+0xf9d8>
  4118a8:	ldr	x20, [x19]
  4118ac:	cbz	x20, 411c60 <error@@Base+0xfaa0>
  4118b0:	ldr	x27, [sp, #176]
  4118b4:	ldr	x25, [sp, #224]
  4118b8:	ldr	x0, [sp, #512]
  4118bc:	bl	401a20 <free@plt>
  4118c0:	str	x19, [sp, #512]
  4118c4:	str	x22, [sp, #504]
  4118c8:	str	x28, [sp, #496]
  4118cc:	b	4117a0 <error@@Base+0xf5e0>
  4118d0:	ldr	x27, [sp, #176]
  4118d4:	mov	w0, #0x1                   	// #1
  4118d8:	str	w0, [sp, #140]
  4118dc:	ldp	x23, x24, [sp, #48]
  4118e0:	b	41117c <error@@Base+0xefbc>
  4118e4:	ldr	x27, [sp, #176]
  4118e8:	ldr	x25, [sp, #224]
  4118ec:	b	4117a0 <error@@Base+0xf5e0>
  4118f0:	ldrb	w0, [x27, #176]
  4118f4:	ldr	w4, [sp, #140]
  4118f8:	tbz	w0, #0, 411908 <error@@Base+0xf748>
  4118fc:	ldr	x0, [x27, #152]
  411900:	cmp	x0, #0x0
  411904:	cset	w4, gt
  411908:	and	w4, w4, #0x1
  41190c:	ldr	x3, [sp, #248]
  411910:	ldr	x2, [sp, #200]
  411914:	add	x1, sp, #0x148
  411918:	mov	x0, x25
  41191c:	bl	40d238 <error@@Base+0xb078>
  411920:	cbz	w0, 4117f0 <error@@Base+0xf630>
  411924:	str	w0, [sp, #140]
  411928:	ldp	x23, x24, [sp, #48]
  41192c:	b	41117c <error@@Base+0xefbc>
  411930:	str	x3, [x2, #8]
  411934:	ldr	x3, [x2]
  411938:	add	x3, x3, x4
  41193c:	str	x3, [x2]
  411940:	ldr	x3, [x2, #8]
  411944:	add	x3, x3, x4
  411948:	str	x3, [x2, #8]
  41194c:	add	x1, x1, #0x10
  411950:	cmp	x1, x5
  411954:	b.eq	411998 <error@@Base+0xf7d8>  // b.none
  411958:	mov	x2, x1
  41195c:	ldr	x3, [x1]
  411960:	cmn	x3, #0x1
  411964:	b.eq	41194c <error@@Base+0xf78c>  // b.none
  411968:	cbz	w6, 411934 <error@@Base+0xf774>
  41196c:	mov	x10, x7
  411970:	cmp	x3, x8
  411974:	b.eq	41197c <error@@Base+0xf7bc>  // b.none
  411978:	ldr	x10, [x9, x3, lsl #3]
  41197c:	str	x10, [x2]
  411980:	ldr	x10, [x2, #8]
  411984:	mov	x3, x7
  411988:	cmp	x8, x10
  41198c:	b.eq	411930 <error@@Base+0xf770>  // b.none
  411990:	ldr	x3, [x9, x10, lsl #3]
  411994:	b	411930 <error@@Base+0xf770>
  411998:	ldr	x1, [sp, #208]
  41199c:	cmp	x1, #0x0
  4119a0:	b.le	4119cc <error@@Base+0xf80c>
  4119a4:	ldr	x1, [sp, #248]
  4119a8:	add	x0, x1, x0
  4119ac:	ldr	x2, [sp, #160]
  4119b0:	add	x2, x1, x2, lsl #4
  4119b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4119b8:	str	x1, [x0]
  4119bc:	str	x1, [x0, #8]
  4119c0:	add	x0, x0, #0x10
  4119c4:	cmp	x2, x0
  4119c8:	b.ne	4119b8 <error@@Base+0xf7f8>  // b.any
  4119cc:	ldr	x0, [x27, #224]
  4119d0:	cbz	x0, 411ab4 <error@@Base+0xf8f4>
  4119d4:	ldr	x0, [sp, #200]
  4119d8:	cmp	x0, #0x1
  4119dc:	b.ls	411abc <error@@Base+0xf8fc>  // b.plast
  4119e0:	ldr	x4, [sp, #248]
  4119e4:	add	x2, x4, #0x10
  4119e8:	sub	x3, x0, #0x1
  4119ec:	mov	x0, #0x0                   	// #0
  4119f0:	b	411a04 <error@@Base+0xf844>
  4119f4:	add	x0, x0, #0x1
  4119f8:	add	x2, x2, #0x10
  4119fc:	cmp	x3, x0
  411a00:	b.eq	411a38 <error@@Base+0xf878>  // b.none
  411a04:	ldr	x1, [x27, #224]
  411a08:	ldr	x1, [x1, x0, lsl #3]
  411a0c:	cmp	x1, x0
  411a10:	b.eq	4119f4 <error@@Base+0xf834>  // b.none
  411a14:	add	x1, x4, x1, lsl #4
  411a18:	ldr	x1, [x1, #16]
  411a1c:	str	x1, [x2]
  411a20:	ldr	x1, [x27, #224]
  411a24:	ldr	x1, [x1, x0, lsl #3]
  411a28:	add	x1, x4, x1, lsl #4
  411a2c:	ldr	x1, [x1, #24]
  411a30:	str	x1, [x2, #8]
  411a34:	b	4119f4 <error@@Base+0xf834>
  411a38:	ldp	x23, x24, [sp, #48]
  411a3c:	b	41117c <error@@Base+0xefbc>
  411a40:	ldr	w0, [sp, #188]
  411a44:	str	w0, [sp, #140]
  411a48:	b	41117c <error@@Base+0xefbc>
  411a4c:	mov	w0, #0xc                   	// #12
  411a50:	str	w0, [sp, #140]
  411a54:	ldp	x23, x24, [sp, #48]
  411a58:	b	41117c <error@@Base+0xefbc>
  411a5c:	mov	w0, #0xc                   	// #12
  411a60:	str	w0, [sp, #140]
  411a64:	ldp	x23, x24, [sp, #48]
  411a68:	b	41117c <error@@Base+0xefbc>
  411a6c:	mov	w0, #0x1                   	// #1
  411a70:	str	w0, [sp, #140]
  411a74:	ldp	x23, x24, [sp, #48]
  411a78:	b	41117c <error@@Base+0xefbc>
  411a7c:	ldr	x27, [sp, #176]
  411a80:	mov	w0, #0xc                   	// #12
  411a84:	str	w0, [sp, #140]
  411a88:	ldp	x23, x24, [sp, #48]
  411a8c:	b	41117c <error@@Base+0xefbc>
  411a90:	ldr	x27, [sp, #176]
  411a94:	str	w0, [sp, #140]
  411a98:	ldp	x23, x24, [sp, #48]
  411a9c:	b	41117c <error@@Base+0xefbc>
  411aa0:	ldr	x27, [sp, #176]
  411aa4:	ldp	x23, x24, [sp, #48]
  411aa8:	b	41117c <error@@Base+0xefbc>
  411aac:	ldp	x23, x24, [sp, #48]
  411ab0:	b	41117c <error@@Base+0xefbc>
  411ab4:	ldp	x23, x24, [sp, #48]
  411ab8:	b	41117c <error@@Base+0xefbc>
  411abc:	ldp	x23, x24, [sp, #48]
  411ac0:	b	41117c <error@@Base+0xefbc>
  411ac4:	add	x0, sp, #0x148
  411ac8:	bl	40aa78 <error@@Base+0x88b8>
  411acc:	ldr	x0, [sp, #576]
  411ad0:	bl	401a20 <free@plt>
  411ad4:	ldr	x0, [sp, #544]
  411ad8:	bl	401a20 <free@plt>
  411adc:	b	41118c <error@@Base+0xefcc>
  411ae0:	mov	w0, #0x1                   	// #1
  411ae4:	str	w0, [sp, #140]
  411ae8:	b	411194 <error@@Base+0xefd4>
  411aec:	mov	w0, #0x1                   	// #1
  411af0:	str	w0, [sp, #140]
  411af4:	b	411194 <error@@Base+0xefd4>
  411af8:	mov	w0, #0x1                   	// #1
  411afc:	str	w0, [sp, #140]
  411b00:	b	411194 <error@@Base+0xefd4>
  411b04:	mov	w0, #0x1                   	// #1
  411b08:	str	w0, [sp, #140]
  411b0c:	b	411194 <error@@Base+0xefd4>
  411b10:	mov	w0, #0x1                   	// #1
  411b14:	str	w0, [sp, #140]
  411b18:	b	411194 <error@@Base+0xefd4>
  411b1c:	mov	w0, #0x1                   	// #1
  411b20:	str	w0, [sp, #140]
  411b24:	b	411194 <error@@Base+0xefd4>
  411b28:	ldr	x1, [sp, #248]
  411b2c:	str	xzr, [x1]
  411b30:	ldr	x0, [sp, #496]
  411b34:	str	x0, [x1, #8]
  411b38:	b	4117f0 <error@@Base+0xf630>
  411b3c:	ldr	x27, [sp, #176]
  411b40:	mov	w0, #0xc                   	// #12
  411b44:	str	w0, [sp, #140]
  411b48:	ldp	x23, x24, [sp, #48]
  411b4c:	b	41117c <error@@Base+0xefbc>
  411b50:	ldr	x27, [sp, #176]
  411b54:	mov	w0, #0xc                   	// #12
  411b58:	str	w0, [sp, #140]
  411b5c:	ldp	x23, x24, [sp, #48]
  411b60:	b	41117c <error@@Base+0xefbc>
  411b64:	str	wzr, [sp, #264]
  411b68:	b	4116a8 <error@@Base+0xf4e8>
  411b6c:	mov	w0, #0xc                   	// #12
  411b70:	str	w0, [sp, #140]
  411b74:	ldp	x23, x24, [sp, #48]
  411b78:	b	41117c <error@@Base+0xefbc>
  411b7c:	ldr	x0, [sp, #168]
  411b80:	str	x0, [sp, #336]
  411b84:	ldr	w0, [x27, #180]
  411b88:	cmp	w0, #0x2
  411b8c:	ldr	x0, [sp, #152]
  411b90:	csel	x0, x0, xzr, lt  // lt = tstop
  411b94:	b	410d80 <error@@Base+0xebc0>
  411b98:	mov	x20, #0x0                   	// #0
  411b9c:	mov	x0, x19
  411ba0:	bl	401a20 <free@plt>
  411ba4:	mov	x0, x20
  411ba8:	bl	401a20 <free@plt>
  411bac:	cmp	w21, #0x1
  411bb0:	b.ne	411c3c <error@@Base+0xfa7c>  // b.any
  411bb4:	add	x0, sp, #0x148
  411bb8:	bl	40aa78 <error@@Base+0x88b8>
  411bbc:	ldr	x0, [sp, #584]
  411bc0:	ldr	w1, [sp, #192]
  411bc4:	add	x0, x0, w1, sxtw
  411bc8:	str	x0, [sp, #584]
  411bcc:	ldr	x1, [sp, #144]
  411bd0:	cmp	x0, x1
  411bd4:	ccmp	x0, x25, #0x0, ge  // ge = tcont
  411bd8:	b.gt	4118d0 <error@@Base+0xf710>
  411bdc:	ldr	w0, [sp, #184]
  411be0:	cmp	w0, #0x7
  411be4:	b.eq	410f60 <error@@Base+0xeda0>  // b.none
  411be8:	b.gt	411040 <error@@Base+0xee80>
  411bec:	cmp	w0, #0x5
  411bf0:	b.le	410f44 <error@@Base+0xed84>
  411bf4:	ldr	w0, [sp, #184]
  411bf8:	cmp	w0, #0x6
  411bfc:	b.ne	410f4c <error@@Base+0xed8c>  // b.any
  411c00:	ldr	x0, [sp, #584]
  411c04:	ldr	w2, [sp, #196]
  411c08:	mov	w3, #0x1                   	// #1
  411c0c:	cmp	x25, x0
  411c10:	b.le	411034 <error@@Base+0xee74>
  411c14:	ldr	x4, [sp, #168]
  411c18:	ldrb	w1, [x4, x0]
  411c1c:	ldrb	w1, [x26, x1]
  411c20:	cbnz	w1, 411124 <error@@Base+0xef64>
  411c24:	add	x0, x0, #0x1
  411c28:	mov	w2, w3
  411c2c:	cmp	x0, x25
  411c30:	b.ne	411c18 <error@@Base+0xfa58>  // b.any
  411c34:	str	x25, [sp, #584]
  411c38:	b	410fa0 <error@@Base+0xede0>
  411c3c:	ldr	x27, [sp, #176]
  411c40:	str	w21, [sp, #140]
  411c44:	ldp	x23, x24, [sp, #48]
  411c48:	b	41117c <error@@Base+0xefbc>
  411c4c:	ldr	x27, [sp, #176]
  411c50:	mov	x0, x19
  411c54:	bl	401a20 <free@plt>
  411c58:	mov	w21, #0xc                   	// #12
  411c5c:	b	411c40 <error@@Base+0xfa80>
  411c60:	mov	x0, x19
  411c64:	bl	401a20 <free@plt>
  411c68:	mov	x0, x20
  411c6c:	bl	401a20 <free@plt>
  411c70:	b	411bb4 <error@@Base+0xf9f4>
  411c74:	mov	x2, x28
  411c78:	ldr	x0, [sp, #512]
  411c7c:	ldr	x1, [x0, x28, lsl #3]
  411c80:	add	x0, sp, #0x148
  411c84:	bl	40901c <error@@Base+0x6e5c>
  411c88:	str	x0, [sp, #504]
  411c8c:	ldr	x0, [sp, #176]
  411c90:	ldrb	w0, [x0, #176]
  411c94:	tbnz	w0, #0, 411cc0 <error@@Base+0xfb00>
  411c98:	b	411cb4 <error@@Base+0xfaf4>
  411c9c:	mov	x2, x28
  411ca0:	ldr	x0, [sp, #512]
  411ca4:	ldr	x1, [x0, x28, lsl #3]
  411ca8:	add	x0, sp, #0x148
  411cac:	bl	40901c <error@@Base+0x6e5c>
  411cb0:	str	x0, [sp, #504]
  411cb4:	ldr	x0, [sp, #176]
  411cb8:	ldr	x0, [x0, #152]
  411cbc:	cbz	x0, 4118e4 <error@@Base+0xf724>
  411cc0:	ldr	x24, [sp, #480]
  411cc4:	ldr	x22, [sp, #504]
  411cc8:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  411ccc:	cmp	x28, x0
  411cd0:	b.hi	411b3c <error@@Base+0xf97c>  // b.pmore
  411cd4:	add	x20, x28, #0x1
  411cd8:	lsl	x20, x20, #3
  411cdc:	mov	x0, x20
  411ce0:	bl	401840 <malloc@plt>
  411ce4:	mov	x19, x0
  411ce8:	cbz	x0, 411c4c <error@@Base+0xfa8c>
  411cec:	ldr	x0, [x24, #152]
  411cf0:	cbz	x0, 411874 <error@@Base+0xf6b4>
  411cf4:	mov	x0, x20
  411cf8:	bl	401840 <malloc@plt>
  411cfc:	mov	x20, x0
  411d00:	cbz	x0, 411c4c <error@@Base+0xfa8c>
  411d04:	add	x27, x28, #0x1
  411d08:	lsl	x2, x27, #3
  411d0c:	mov	w1, #0x0                   	// #0
  411d10:	mov	x0, x20
  411d14:	bl	4018b0 <memset@plt>
  411d18:	str	x19, [sp, #272]
  411d1c:	str	x20, [sp, #280]
  411d20:	str	x22, [sp, #288]
  411d24:	str	x28, [sp, #296]
  411d28:	stp	xzr, xzr, [sp, #304]
  411d2c:	str	xzr, [sp, #320]
  411d30:	add	x1, sp, #0x110
  411d34:	add	x0, sp, #0x148
  411d38:	bl	410934 <error@@Base+0xe774>
  411d3c:	mov	w21, w0
  411d40:	ldr	x0, [sp, #320]
  411d44:	bl	401a20 <free@plt>
  411d48:	cbnz	w21, 411b9c <error@@Base+0xf9dc>
  411d4c:	ldr	x0, [x19]
  411d50:	cbnz	x0, 411848 <error@@Base+0xf688>
  411d54:	ldr	x0, [x20]
  411d58:	cbnz	x0, 411848 <error@@Base+0xf688>
  411d5c:	subs	x28, x28, #0x1
  411d60:	b.mi	411c60 <error@@Base+0xfaa0>  // b.first
  411d64:	ldr	x2, [sp, #512]
  411d68:	b	411824 <error@@Base+0xf664>
  411d6c:	ldr	x25, [sp, #128]
  411d70:	ldr	w0, [sp, #264]
  411d74:	cbz	w0, 411744 <error@@Base+0xf584>
  411d78:	ldr	x27, [sp, #176]
  411d7c:	b	411b54 <error@@Base+0xf994>
  411d80:	stp	x29, x30, [sp, #-288]!
  411d84:	mov	x29, sp
  411d88:	stp	x19, x20, [sp, #16]
  411d8c:	stp	x21, x22, [sp, #32]
  411d90:	stp	x23, x24, [sp, #48]
  411d94:	mov	x20, x0
  411d98:	mov	x24, x1
  411d9c:	mov	x21, x2
  411da0:	mov	x23, x3
  411da4:	str	wzr, [sp, #284]
  411da8:	ldrb	w0, [x0, #56]
  411dac:	str	x3, [x20, #24]
  411db0:	str	xzr, [x20, #16]
  411db4:	str	xzr, [x20, #48]
  411db8:	mov	w1, #0xffffff90            	// #-112
  411dbc:	and	w0, w0, w1
  411dc0:	strb	w0, [x20, #56]
  411dc4:	ldr	x19, [x20]
  411dc8:	ldr	x0, [x20, #8]
  411dcc:	cmp	x0, #0xe7
  411dd0:	b.ls	41201c <error@@Base+0xfe5c>  // b.plast
  411dd4:	mov	x2, #0xe8                  	// #232
  411dd8:	str	x2, [x20, #16]
  411ddc:	mov	w1, #0x0                   	// #0
  411de0:	mov	x0, x19
  411de4:	bl	4018b0 <memset@plt>
  411de8:	mov	w0, #0xf                   	// #15
  411dec:	str	w0, [x19, #128]
  411df0:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  411df4:	movk	x0, #0x555, lsl #48
  411df8:	cmp	x21, x0
  411dfc:	b.cs	41284c <error@@Base+0x1068c>  // b.hs, b.nlast
  411e00:	stp	x25, x26, [sp, #64]
  411e04:	add	x0, x21, #0x1
  411e08:	str	x0, [x19, #8]
  411e0c:	lsl	x0, x0, #4
  411e10:	bl	401840 <malloc@plt>
  411e14:	str	x0, [x19]
  411e18:	cbz	x21, 412040 <error@@Base+0xfe80>
  411e1c:	mov	x22, #0x1                   	// #1
  411e20:	lsl	x22, x22, #1
  411e24:	cmp	x21, x22
  411e28:	b.cs	411e20 <error@@Base+0xfc60>  // b.hs, b.nlast
  411e2c:	mov	x1, x22
  411e30:	mov	x0, #0x18                  	// #24
  411e34:	bl	4018c0 <calloc@plt>
  411e38:	str	x0, [x19, #64]
  411e3c:	sub	x22, x22, #0x1
  411e40:	str	x22, [x19, #136]
  411e44:	bl	401a30 <__ctype_get_mb_cur_max@plt>
  411e48:	str	w0, [x19, #180]
  411e4c:	mov	w0, #0xe                   	// #14
  411e50:	bl	401810 <nl_langinfo@plt>
  411e54:	ldrb	w1, [x0]
  411e58:	and	w1, w1, #0xffffffdf
  411e5c:	and	w1, w1, #0xff
  411e60:	cmp	w1, #0x55
  411e64:	b.ne	411ec0 <error@@Base+0xfd00>  // b.any
  411e68:	ldrb	w1, [x0, #1]
  411e6c:	and	w1, w1, #0xffffffdf
  411e70:	and	w1, w1, #0xff
  411e74:	cmp	w1, #0x54
  411e78:	b.ne	411ec0 <error@@Base+0xfd00>  // b.any
  411e7c:	ldrb	w1, [x0, #2]
  411e80:	and	w1, w1, #0xffffffdf
  411e84:	and	w1, w1, #0xff
  411e88:	cmp	w1, #0x46
  411e8c:	b.ne	411ec0 <error@@Base+0xfd00>  // b.any
  411e90:	ldrb	w1, [x0, #3]
  411e94:	cmp	w1, #0x2d
  411e98:	cset	x2, eq  // eq = none
  411e9c:	add	x2, x2, #0x3
  411ea0:	adrp	x1, 415000 <error@@Base+0x12e40>
  411ea4:	add	x1, x1, #0x250
  411ea8:	add	x0, x0, x2
  411eac:	bl	4019f0 <strcmp@plt>
  411eb0:	cbnz	w0, 411ec0 <error@@Base+0xfd00>
  411eb4:	ldrb	w0, [x19, #176]
  411eb8:	orr	w0, w0, #0x4
  411ebc:	strb	w0, [x19, #176]
  411ec0:	ldrb	w0, [x19, #176]
  411ec4:	and	w0, w0, #0xfffffff7
  411ec8:	strb	w0, [x19, #176]
  411ecc:	ldr	w0, [x19, #180]
  411ed0:	cmp	w0, #0x1
  411ed4:	b.le	411eec <error@@Base+0xfd2c>
  411ed8:	ldrb	w0, [x19, #176]
  411edc:	tbz	w0, #2, 412048 <error@@Base+0xfe88>
  411ee0:	adrp	x0, 414000 <error@@Base+0x11e40>
  411ee4:	add	x0, x0, #0xeb0
  411ee8:	str	x0, [x19, #120]
  411eec:	ldr	x0, [x19]
  411ef0:	cbz	x0, 412848 <error@@Base+0x10688>
  411ef4:	ldr	x0, [x19, #64]
  411ef8:	cbz	x0, 41208c <error@@Base+0xfecc>
  411efc:	str	wzr, [sp, #284]
  411f00:	mov	x22, x21
  411f04:	ldr	x0, [x20, #40]
  411f08:	ands	x25, x23, #0x400000
  411f0c:	orr	x26, x0, x25
  411f10:	stp	xzr, xzr, [sp, #136]
  411f14:	stp	xzr, xzr, [sp, #152]
  411f18:	stp	xzr, xzr, [sp, #168]
  411f1c:	stp	xzr, xzr, [sp, #184]
  411f20:	stp	xzr, xzr, [sp, #200]
  411f24:	stp	xzr, xzr, [sp, #216]
  411f28:	stp	xzr, xzr, [sp, #232]
  411f2c:	stp	xzr, xzr, [sp, #248]
  411f30:	add	x1, sp, #0x200
  411f34:	stp	xzr, xzr, [x1, #-248]
  411f38:	str	x24, [sp, #128]
  411f3c:	str	x21, [sp, #216]
  411f40:	str	x21, [sp, #208]
  411f44:	str	x0, [sp, #248]
  411f48:	cset	w0, ne  // ne = any
  411f4c:	strb	w0, [sp, #264]
  411f50:	cmp	x26, #0x0
  411f54:	cset	w0, ne  // ne = any
  411f58:	strb	w0, [sp, #267]
  411f5c:	ldr	w0, [x19, #180]
  411f60:	str	w0, [sp, #272]
  411f64:	ldrb	w0, [x19, #176]
  411f68:	ubfx	x1, x0, #2, #1
  411f6c:	strb	w1, [sp, #265]
  411f70:	ubfx	x0, x0, #3, #1
  411f74:	strb	w0, [sp, #266]
  411f78:	str	x21, [sp, #232]
  411f7c:	str	x21, [sp, #224]
  411f80:	cmp	x21, #0x0
  411f84:	b.gt	412094 <error@@Base+0xfed4>
  411f88:	ldrb	w0, [sp, #267]
  411f8c:	cmp	w0, #0x0
  411f90:	ldr	x0, [sp, #136]
  411f94:	csel	x24, x0, x24, ne  // ne = any
  411f98:	str	x24, [sp, #136]
  411f9c:	cbz	x25, 4120b4 <error@@Base+0xfef4>
  411fa0:	ldr	w0, [x19, #180]
  411fa4:	cmp	w0, #0x1
  411fa8:	b.le	4120a8 <error@@Base+0xfee8>
  411fac:	add	x0, sp, #0x80
  411fb0:	bl	4080b4 <error@@Base+0x5ef4>
  411fb4:	cbnz	w0, 411fec <error@@Base+0xfe2c>
  411fb8:	ldr	x0, [sp, #184]
  411fbc:	cmp	x22, x0
  411fc0:	b.le	4120d8 <error@@Base+0xff18>
  411fc4:	ldr	x1, [sp, #192]
  411fc8:	ldrsw	x0, [x19, #180]
  411fcc:	ldr	x2, [sp, #176]
  411fd0:	add	x0, x0, x2
  411fd4:	cmp	x1, x0
  411fd8:	b.gt	4120d8 <error@@Base+0xff18>
  411fdc:	lsl	x1, x1, #1
  411fe0:	add	x0, sp, #0x80
  411fe4:	bl	407494 <error@@Base+0x52d4>
  411fe8:	cbz	w0, 411fac <error@@Base+0xfdec>
  411fec:	str	w0, [sp, #284]
  411ff0:	mov	x0, x20
  411ff4:	bl	40a538 <error@@Base+0x8378>
  411ff8:	add	x0, sp, #0x80
  411ffc:	bl	40a588 <error@@Base+0x83c8>
  412000:	mov	x0, x19
  412004:	bl	40a5c8 <error@@Base+0x8408>
  412008:	str	xzr, [x20]
  41200c:	str	xzr, [x20, #8]
  412010:	ldr	w0, [sp, #284]
  412014:	ldp	x25, x26, [sp, #64]
  412018:	b	41272c <error@@Base+0x1056c>
  41201c:	mov	x1, #0xe8                  	// #232
  412020:	mov	x0, x19
  412024:	bl	4018d0 <realloc@plt>
  412028:	mov	x19, x0
  41202c:	cbz	x0, 4127cc <error@@Base+0x1060c>
  412030:	mov	x0, #0xe8                  	// #232
  412034:	str	x0, [x20, #8]
  412038:	str	x19, [x20]
  41203c:	b	411dd4 <error@@Base+0xfc14>
  412040:	mov	x22, #0x1                   	// #1
  412044:	b	411e2c <error@@Base+0xfc6c>
  412048:	mov	x1, #0x1                   	// #1
  41204c:	mov	x0, #0x20                  	// #32
  412050:	bl	4018c0 <calloc@plt>
  412054:	str	x0, [x19, #120]
  412058:	cbz	x0, 412840 <error@@Base+0x10680>
  41205c:	str	x27, [sp, #80]
  412060:	mov	x25, #0x0                   	// #0
  412064:	mov	x27, #0x1                   	// #1
  412068:	b	412078 <error@@Base+0xfeb8>
  41206c:	add	x25, x25, #0x8
  412070:	cmp	x25, #0x20
  412074:	b.eq	412084 <error@@Base+0xfec4>  // b.none
  412078:	lsl	w22, w25, #3
  41207c:	mov	w26, #0x0                   	// #0
  412080:	b	412890 <error@@Base+0x106d0>
  412084:	ldr	x27, [sp, #80]
  412088:	b	411eec <error@@Base+0xfd2c>
  41208c:	ldp	x25, x26, [sp, #64]
  412090:	b	41284c <error@@Base+0x1068c>
  412094:	add	x1, x21, #0x1
  412098:	add	x0, sp, #0x80
  41209c:	bl	407494 <error@@Base+0x52d4>
  4120a0:	cbz	w0, 411f88 <error@@Base+0xfdc8>
  4120a4:	b	411fec <error@@Base+0xfe2c>
  4120a8:	add	x0, sp, #0x80
  4120ac:	bl	407e48 <error@@Base+0x5c88>
  4120b0:	b	4120d8 <error@@Base+0xff18>
  4120b4:	ldr	w0, [x19, #180]
  4120b8:	cmp	w0, #0x1
  4120bc:	b.gt	4120d0 <error@@Base+0xff10>
  4120c0:	cbz	x26, 4122cc <error@@Base+0x1010c>
  4120c4:	add	x0, sp, #0x80
  4120c8:	bl	4068d8 <error@@Base+0x4718>
  4120cc:	b	4120d8 <error@@Base+0xff18>
  4120d0:	add	x0, sp, #0x80
  4120d4:	bl	407ee0 <error@@Base+0x5d20>
  4120d8:	str	wzr, [sp, #284]
  4120dc:	str	xzr, [x20, #48]
  4120e0:	ldr	x24, [x20]
  4120e4:	str	x23, [x24, #216]
  4120e8:	orr	x2, x23, #0x800000
  4120ec:	add	x1, sp, #0x80
  4120f0:	add	x0, sp, #0x68
  4120f4:	bl	4097e0 <error@@Base+0x7620>
  4120f8:	add	x5, sp, #0x11c
  4120fc:	mov	x4, #0x0                   	// #0
  412100:	mov	x3, x23
  412104:	add	x2, sp, #0x68
  412108:	mov	x1, x20
  41210c:	add	x0, sp, #0x80
  412110:	bl	40ec94 <error@@Base+0xcad4>
  412114:	mov	x21, x0
  412118:	ldr	w0, [sp, #284]
  41211c:	cmp	w0, #0x0
  412120:	ccmp	x21, #0x0, #0x0, ne  // ne = any
  412124:	b.eq	4122e4 <error@@Base+0x10124>  // b.none
  412128:	mov	w3, #0x2                   	// #2
  41212c:	mov	x2, #0x0                   	// #0
  412130:	mov	x1, #0x0                   	// #0
  412134:	mov	x0, x24
  412138:	bl	407720 <error@@Base+0x5560>
  41213c:	mov	x22, x0
  412140:	cbz	x21, 412158 <error@@Base+0xff98>
  412144:	mov	w3, #0x10                  	// #16
  412148:	mov	x2, x0
  41214c:	mov	x1, x21
  412150:	mov	x0, x24
  412154:	bl	407720 <error@@Base+0x5560>
  412158:	cmp	x22, #0x0
  41215c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  412160:	b.eq	4122dc <error@@Base+0x1011c>  // b.none
  412164:	str	x0, [x19, #104]
  412168:	ldr	x21, [x20]
  41216c:	ldr	x22, [x21, #8]
  412170:	lsl	x23, x22, #3
  412174:	mov	x0, x23
  412178:	bl	401840 <malloc@plt>
  41217c:	mov	x24, x0
  412180:	str	x0, [x21, #24]
  412184:	mov	x0, x23
  412188:	bl	401840 <malloc@plt>
  41218c:	mov	x23, x0
  412190:	str	x0, [x21, #32]
  412194:	add	x22, x22, x22, lsl #1
  412198:	lsl	x22, x22, #3
  41219c:	mov	x0, x22
  4121a0:	bl	401840 <malloc@plt>
  4121a4:	mov	x26, x0
  4121a8:	str	x0, [x21, #40]
  4121ac:	mov	x0, x22
  4121b0:	bl	401840 <malloc@plt>
  4121b4:	str	x0, [x21, #48]
  4121b8:	cmp	x24, #0x0
  4121bc:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  4121c0:	cset	w24, eq  // eq = none
  4121c4:	cmp	x26, #0x0
  4121c8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4121cc:	csinc	w24, w24, wzr, ne  // ne = any
  4121d0:	cbnz	w24, 41282c <error@@Base+0x1066c>
  4121d4:	ldr	x0, [x20, #48]
  4121d8:	lsl	x0, x0, #3
  4121dc:	bl	401840 <malloc@plt>
  4121e0:	str	x0, [x21, #224]
  4121e4:	cbz	x0, 41225c <error@@Base+0x1009c>
  4121e8:	ldr	x0, [x20, #48]
  4121ec:	cbz	x0, 41220c <error@@Base+0x1004c>
  4121f0:	mov	x0, #0x0                   	// #0
  4121f4:	ldr	x1, [x21, #224]
  4121f8:	str	x0, [x1, x0, lsl #3]
  4121fc:	add	x0, x0, #0x1
  412200:	ldr	x1, [x20, #48]
  412204:	cmp	x1, x0
  412208:	b.hi	4121f4 <error@@Base+0x10034>  // b.pmore
  41220c:	mov	x2, x21
  412210:	adrp	x1, 406000 <error@@Base+0x3e40>
  412214:	add	x1, x1, #0xa3c
  412218:	ldr	x0, [x21, #104]
  41221c:	bl	407420 <error@@Base+0x5260>
  412220:	ldr	x3, [x20, #48]
  412224:	cbz	x3, 4122ec <error@@Base+0x1012c>
  412228:	ldr	x5, [x21, #224]
  41222c:	mov	x4, x3
  412230:	mov	x0, #0x0                   	// #0
  412234:	mov	x1, x0
  412238:	ldr	x2, [x5, x0, lsl #3]
  41223c:	cmp	x0, x2
  412240:	b.ne	412254 <error@@Base+0x10094>  // b.any
  412244:	add	x0, x0, #0x1
  412248:	mov	x1, x0
  41224c:	cmp	x4, x0
  412250:	b.ne	412234 <error@@Base+0x10074>  // b.any
  412254:	cmp	x1, x3
  412258:	b.eq	4122ec <error@@Base+0x1012c>  // b.none
  41225c:	mov	x2, x20
  412260:	adrp	x1, 407000 <error@@Base+0x4e40>
  412264:	add	x1, x1, #0x898
  412268:	ldr	x0, [x21, #104]
  41226c:	bl	4073ac <error@@Base+0x51ec>
  412270:	cbnz	w0, 412838 <error@@Base+0x10678>
  412274:	mov	x2, x21
  412278:	adrp	x1, 409000 <error@@Base+0x6e40>
  41227c:	add	x1, x1, #0xb74
  412280:	ldr	x0, [x21, #104]
  412284:	bl	4073ac <error@@Base+0x51ec>
  412288:	cbnz	w0, 412838 <error@@Base+0x10678>
  41228c:	mov	x2, x21
  412290:	adrp	x1, 406000 <error@@Base+0x3e40>
  412294:	add	x1, x1, #0xae0
  412298:	ldr	x0, [x21, #104]
  41229c:	bl	407420 <error@@Base+0x5260>
  4122a0:	mov	x2, x21
  4122a4:	adrp	x1, 40a000 <error@@Base+0x7e40>
  4122a8:	add	x1, x1, #0xbc0
  4122ac:	ldr	x0, [x21, #104]
  4122b0:	bl	407420 <error@@Base+0x5260>
  4122b4:	cbnz	w0, 412838 <error@@Base+0x10678>
  4122b8:	str	x27, [sp, #80]
  4122bc:	mov	w26, w24
  4122c0:	mov	x22, #0x0                   	// #0
  4122c4:	mov	w27, #0x1                   	// #1
  4122c8:	b	41231c <error@@Base+0x1015c>
  4122cc:	ldr	x0, [sp, #192]
  4122d0:	str	x0, [sp, #176]
  4122d4:	str	x0, [sp, #184]
  4122d8:	b	4120d8 <error@@Base+0xff18>
  4122dc:	mov	w0, #0xc                   	// #12
  4122e0:	str	w0, [sp, #284]
  4122e4:	str	xzr, [x19, #104]
  4122e8:	b	411ff0 <error@@Base+0xfe30>
  4122ec:	ldr	x0, [x21, #224]
  4122f0:	bl	401a20 <free@plt>
  4122f4:	str	xzr, [x21, #224]
  4122f8:	b	41225c <error@@Base+0x1009c>
  4122fc:	cbz	w26, 41236c <error@@Base+0x101ac>
  412300:	mov	w26, w24
  412304:	mov	x22, #0x0                   	// #0
  412308:	b	412328 <error@@Base+0x10168>
  41230c:	ldr	x0, [sp, #120]
  412310:	bl	401a20 <free@plt>
  412314:	mov	w26, #0x1                   	// #1
  412318:	add	x22, x22, #0x1
  41231c:	ldr	x0, [x21, #16]
  412320:	cmp	x0, x22
  412324:	b.eq	4122fc <error@@Base+0x1013c>  // b.none
  412328:	add	x23, x22, x22, lsl #1
  41232c:	lsl	x23, x23, #3
  412330:	ldr	x0, [x21, #48]
  412334:	add	x0, x0, x23
  412338:	ldr	x0, [x0, #8]
  41233c:	cbnz	x0, 412318 <error@@Base+0x10158>
  412340:	mov	w3, w27
  412344:	mov	x2, x22
  412348:	mov	x1, x21
  41234c:	add	x0, sp, #0x68
  412350:	bl	409fc0 <error@@Base+0x7e00>
  412354:	cbnz	w0, 412834 <error@@Base+0x10674>
  412358:	ldr	x0, [x21, #48]
  41235c:	add	x23, x0, x23
  412360:	ldr	x0, [x23, #8]
  412364:	cbnz	x0, 412318 <error@@Base+0x10158>
  412368:	b	41230c <error@@Base+0x1014c>
  41236c:	ldrb	w0, [x20, #56]
  412370:	tbz	w0, #4, 4124a0 <error@@Base+0x102e0>
  412374:	ldr	x0, [x21, #152]
  412378:	cbz	x0, 412438 <error@@Base+0x10278>
  41237c:	ldr	x22, [x21, #16]
  412380:	add	x0, x22, x22, lsl #1
  412384:	lsl	x0, x0, #3
  412388:	bl	401840 <malloc@plt>
  41238c:	str	x0, [x21, #56]
  412390:	cbz	x0, 412814 <error@@Base+0x10654>
  412394:	cbz	x22, 412438 <error@@Base+0x10278>
  412398:	mov	x2, #0x0                   	// #0
  41239c:	mov	x1, #0x0                   	// #0
  4123a0:	ldr	x0, [x21, #56]
  4123a4:	add	x0, x0, x2
  4123a8:	stp	xzr, xzr, [x0]
  4123ac:	str	xzr, [x0, #16]
  4123b0:	add	x1, x1, #0x1
  4123b4:	ldr	x0, [x21, #16]
  4123b8:	add	x2, x2, #0x18
  4123bc:	cmp	x0, x1
  4123c0:	b.hi	4123a0 <error@@Base+0x101e0>  // b.pmore
  4123c4:	cbz	x0, 412438 <error@@Base+0x10278>
  4123c8:	mov	x23, #0x0                   	// #0
  4123cc:	mov	x24, #0x0                   	// #0
  4123d0:	ldr	x0, [x21, #48]
  4123d4:	add	x0, x0, x23
  4123d8:	ldr	x27, [x0, #16]
  4123dc:	ldr	x0, [x0, #8]
  4123e0:	cmp	x0, #0x0
  4123e4:	b.le	412424 <error@@Base+0x10264>
  4123e8:	mov	x22, #0x0                   	// #0
  4123ec:	ldr	x0, [x27, x22, lsl #3]
  4123f0:	add	x0, x0, x0, lsl #1
  4123f4:	ldr	x2, [x21, #56]
  4123f8:	mov	x1, x24
  4123fc:	add	x0, x2, x0, lsl #3
  412400:	bl	407540 <error@@Base+0x5380>
  412404:	and	w0, w0, #0xff
  412408:	cbz	w0, 412820 <error@@Base+0x10660>
  41240c:	add	x22, x22, #0x1
  412410:	ldr	x0, [x21, #48]
  412414:	add	x0, x0, x23
  412418:	ldr	x0, [x0, #8]
  41241c:	cmp	x22, x0
  412420:	b.lt	4123ec <error@@Base+0x1022c>  // b.tstop
  412424:	add	x24, x24, #0x1
  412428:	add	x23, x23, #0x18
  41242c:	ldr	x0, [x21, #16]
  412430:	cmp	x24, x0
  412434:	b.cc	4123d0 <error@@Base+0x10210>  // b.lo, b.ul, b.last
  412438:	str	wzr, [sp, #284]
  41243c:	ldrb	w1, [x19, #176]
  412440:	ubfx	x1, x1, #2, #1
  412444:	cmp	x25, #0x0
  412448:	csel	w1, w1, wzr, eq  // eq = none
  41244c:	cbnz	w1, 4124b4 <error@@Base+0x102f4>
  412450:	ldr	x0, [x19, #104]
  412454:	ldr	x0, [x0, #24]
  412458:	ldr	x1, [x0, #56]
  41245c:	str	x1, [x19, #144]
  412460:	add	x1, x1, x1, lsl #1
  412464:	ldr	x0, [x19, #48]
  412468:	add	x1, x0, x1, lsl #3
  41246c:	add	x0, sp, #0x68
  412470:	bl	408a1c <error@@Base+0x685c>
  412474:	mov	w22, w0
  412478:	str	w0, [sp, #100]
  41247c:	cbnz	w0, 412704 <error@@Base+0x10544>
  412480:	ldr	x0, [x19, #152]
  412484:	cmp	x0, #0x0
  412488:	b.le	4126cc <error@@Base+0x1050c>
  41248c:	ldr	x3, [sp, #112]
  412490:	cmp	x3, #0x0
  412494:	b.le	4126cc <error@@Base+0x1050c>
  412498:	mov	x21, #0x0                   	// #0
  41249c:	b	412678 <error@@Base+0x104b8>
  4124a0:	ldr	x0, [x20, #48]
  4124a4:	cbz	x0, 412374 <error@@Base+0x101b4>
  4124a8:	ldrb	w0, [x21, #176]
  4124ac:	tbnz	w0, #0, 41237c <error@@Base+0x101bc>
  4124b0:	b	412374 <error@@Base+0x101b4>
  4124b4:	ldr	x0, [x20, #40]
  4124b8:	cbnz	x0, 412450 <error@@Base+0x10290>
  4124bc:	ldr	x6, [x19, #16]
  4124c0:	cbz	x6, 4125fc <error@@Base+0x1043c>
  4124c4:	ldr	x4, [x19]
  4124c8:	mov	w8, w26
  4124cc:	mov	x5, #0x0                   	// #0
  4124d0:	mov	w9, w1
  4124d4:	mov	x3, #0x1                   	// #1
  4124d8:	mov	w2, #0x10001               	// #65537
  4124dc:	movk	x2, #0x1, lsl #48
  4124e0:	b	4124fc <error@@Base+0x1033c>
  4124e4:	cmp	w0, #0x2
  4124e8:	b.ne	41254c <error@@Base+0x1038c>  // b.any
  4124ec:	add	x5, x5, #0x1
  4124f0:	add	x4, x4, #0x10
  4124f4:	cmp	x6, x5
  4124f8:	b.eq	4127d4 <error@@Base+0x10614>  // b.none
  4124fc:	ldrb	w0, [x4, #8]
  412500:	cmp	w0, #0x5
  412504:	b.eq	4125a4 <error@@Base+0x103e4>  // b.none
  412508:	b.hi	412534 <error@@Base+0x10374>  // b.pmore
  41250c:	cmp	w0, #0x3
  412510:	b.eq	41258c <error@@Base+0x103cc>  // b.none
  412514:	cmp	w0, #0x3
  412518:	b.hi	4124ec <error@@Base+0x1032c>  // b.pmore
  41251c:	cmp	w0, #0x1
  412520:	b.ne	4124e4 <error@@Base+0x10324>  // b.any
  412524:	ldrsb	w0, [x4]
  412528:	cmp	w0, #0x0
  41252c:	csel	w26, w26, w1, ge  // ge = tcont
  412530:	b	4124ec <error@@Base+0x1032c>
  412534:	cmp	w0, #0xb
  412538:	b.hi	412550 <error@@Base+0x10390>  // b.pmore
  41253c:	cmp	w0, #0x7
  412540:	b.hi	4124ec <error@@Base+0x1032c>  // b.pmore
  412544:	cmp	w0, #0x6
  412548:	b.eq	412450 <error@@Base+0x10290>  // b.none
  41254c:	bl	401970 <abort@plt>
  412550:	cmp	w0, #0xc
  412554:	b.ne	41254c <error@@Base+0x1038c>  // b.any
  412558:	ldr	w0, [x4]
  41255c:	cmp	w0, #0x40
  412560:	b.hi	412580 <error@@Base+0x103c0>  // b.pmore
  412564:	cmp	w0, #0xf
  412568:	b.ls	412450 <error@@Base+0x10290>  // b.plast
  41256c:	sub	w0, w0, #0x10
  412570:	lsl	x0, x3, x0
  412574:	tst	x0, x2
  412578:	b.eq	412450 <error@@Base+0x10290>  // b.none
  41257c:	b	4124ec <error@@Base+0x1032c>
  412580:	cmp	w0, #0x80
  412584:	b.eq	4124ec <error@@Base+0x1032c>  // b.none
  412588:	b	412450 <error@@Base+0x10290>
  41258c:	ldr	x0, [x4]
  412590:	ldr	x7, [x0, #16]
  412594:	cbnz	x7, 412450 <error@@Base+0x10290>
  412598:	ldr	x0, [x0, #24]
  41259c:	cbz	x0, 4124ec <error@@Base+0x1032c>
  4125a0:	b	412450 <error@@Base+0x10290>
  4125a4:	mov	w8, w9
  4125a8:	b	4124ec <error@@Base+0x1032c>
  4125ac:	ldrsb	w1, [x4, x3]
  4125b0:	tbnz	w1, #31, 4125ec <error@@Base+0x1042c>
  4125b4:	add	x0, x0, #0x1
  4125b8:	ldr	x1, [x19, #16]
  4125bc:	cmp	x0, x1
  4125c0:	b.cs	4127e8 <error@@Base+0x10628>  // b.hs, b.nlast
  4125c4:	lsl	x3, x0, #4
  4125c8:	ldr	x4, [x19]
  4125cc:	add	x2, x4, x3
  4125d0:	ldrb	w1, [x2, #8]
  4125d4:	cmp	w1, #0x1
  4125d8:	b.eq	4125ac <error@@Base+0x103ec>  // b.none
  4125dc:	cmp	w1, #0x5
  4125e0:	b.ne	4125b4 <error@@Base+0x103f4>  // b.any
  4125e4:	strb	w5, [x2, #8]
  4125e8:	b	4125b4 <error@@Base+0x103f4>
  4125ec:	ldrb	w1, [x2, #10]
  4125f0:	and	w1, w1, #0xffffffdf
  4125f4:	strb	w1, [x2, #10]
  4125f8:	b	4125b4 <error@@Base+0x103f4>
  4125fc:	mov	w8, w26
  412600:	b	4127e8 <error@@Base+0x10628>
  412604:	add	x2, x2, #0x1
  412608:	cmp	x3, x2
  41260c:	b.eq	412668 <error@@Base+0x104a8>  // b.none
  412610:	ldr	x4, [x5, x2, lsl #3]
  412614:	lsl	x4, x4, #4
  412618:	add	x7, x0, x4
  41261c:	ldrb	w7, [x7, #8]
  412620:	cmp	w7, #0x9
  412624:	b.ne	412604 <error@@Base+0x10444>  // b.any
  412628:	ldr	x7, [x0, x4]
  41262c:	ldr	x4, [x6]
  412630:	cmp	x7, x4
  412634:	b.ne	412604 <error@@Base+0x10444>  // b.any
  412638:	cmp	x2, x3
  41263c:	b.eq	412668 <error@@Base+0x104a8>  // b.none
  412640:	ldr	x0, [x19, #40]
  412644:	add	x1, x1, x1, lsl #1
  412648:	add	x1, x0, x1, lsl #3
  41264c:	ldr	x0, [x1, #16]
  412650:	ldr	x24, [x0]
  412654:	mov	x1, x24
  412658:	add	x0, sp, #0x68
  41265c:	bl	406990 <error@@Base+0x47d0>
  412660:	mov	x23, x0
  412664:	cbz	x0, 4126ac <error@@Base+0x104ec>
  412668:	add	x21, x21, #0x1
  41266c:	ldr	x3, [sp, #112]
  412670:	cmp	x3, x21
  412674:	b.le	4126cc <error@@Base+0x1050c>
  412678:	ldr	x5, [sp, #120]
  41267c:	ldr	x0, [x19]
  412680:	ldr	x1, [x5, x21, lsl #3]
  412684:	add	x6, x0, x1, lsl #4
  412688:	ldrb	w2, [x6, #8]
  41268c:	cmp	w2, #0x4
  412690:	b.ne	412668 <error@@Base+0x104a8>  // b.any
  412694:	cmp	x3, #0x0
  412698:	b.le	4126a4 <error@@Base+0x104e4>
  41269c:	mov	x2, #0x0                   	// #0
  4126a0:	b	412610 <error@@Base+0x10450>
  4126a4:	mov	x2, #0x0                   	// #0
  4126a8:	b	412638 <error@@Base+0x10478>
  4126ac:	add	x24, x24, x24, lsl #1
  4126b0:	ldr	x1, [x19, #48]
  4126b4:	add	x1, x1, x24, lsl #3
  4126b8:	add	x0, sp, #0x68
  4126bc:	bl	40886c <error@@Base+0x66ac>
  4126c0:	cbnz	w0, 4127b0 <error@@Base+0x105f0>
  4126c4:	mov	x21, x23
  4126c8:	b	412668 <error@@Base+0x104a8>
  4126cc:	mov	w3, #0x0                   	// #0
  4126d0:	add	x2, sp, #0x68
  4126d4:	mov	x1, x19
  4126d8:	add	x0, sp, #0x64
  4126dc:	bl	40a270 <error@@Base+0x80b0>
  4126e0:	str	x0, [x19, #72]
  4126e4:	cbz	x0, 412740 <error@@Base+0x10580>
  4126e8:	ldrsb	w1, [x0, #104]
  4126ec:	tbnz	w1, #31, 412748 <error@@Base+0x10588>
  4126f0:	str	x0, [x19, #96]
  4126f4:	str	x0, [x19, #88]
  4126f8:	str	x0, [x19, #80]
  4126fc:	ldr	x0, [sp, #120]
  412700:	bl	401a20 <free@plt>
  412704:	str	w22, [sp, #284]
  412708:	mov	x0, x20
  41270c:	bl	40a538 <error@@Base+0x8378>
  412710:	add	x0, sp, #0x80
  412714:	bl	40a588 <error@@Base+0x83c8>
  412718:	ldr	w0, [sp, #284]
  41271c:	cbnz	w0, 4127b8 <error@@Base+0x105f8>
  412720:	ldr	w0, [sp, #284]
  412724:	ldp	x25, x26, [sp, #64]
  412728:	ldr	x27, [sp, #80]
  41272c:	ldp	x19, x20, [sp, #16]
  412730:	ldp	x21, x22, [sp, #32]
  412734:	ldp	x23, x24, [sp, #48]
  412738:	ldp	x29, x30, [sp], #288
  41273c:	ret
  412740:	ldr	w22, [sp, #100]
  412744:	b	412704 <error@@Base+0x10544>
  412748:	mov	w3, #0x1                   	// #1
  41274c:	add	x2, sp, #0x68
  412750:	mov	x1, x19
  412754:	add	x0, sp, #0x64
  412758:	bl	40a270 <error@@Base+0x80b0>
  41275c:	str	x0, [x19, #80]
  412760:	mov	w3, #0x2                   	// #2
  412764:	add	x2, sp, #0x68
  412768:	mov	x1, x19
  41276c:	add	x0, sp, #0x64
  412770:	bl	40a270 <error@@Base+0x80b0>
  412774:	str	x0, [x19, #88]
  412778:	mov	w3, #0x6                   	// #6
  41277c:	add	x2, sp, #0x68
  412780:	mov	x1, x19
  412784:	add	x0, sp, #0x64
  412788:	bl	40a270 <error@@Base+0x80b0>
  41278c:	str	x0, [x19, #96]
  412790:	ldr	x1, [x19, #80]
  412794:	cbz	x1, 4127a8 <error@@Base+0x105e8>
  412798:	ldr	x1, [x19, #88]
  41279c:	cmp	x1, #0x0
  4127a0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4127a4:	b.ne	4126fc <error@@Base+0x1053c>  // b.any
  4127a8:	ldr	w22, [sp, #100]
  4127ac:	b	412704 <error@@Base+0x10544>
  4127b0:	mov	w22, w0
  4127b4:	b	412704 <error@@Base+0x10544>
  4127b8:	mov	x0, x19
  4127bc:	bl	40a5c8 <error@@Base+0x8408>
  4127c0:	str	xzr, [x20]
  4127c4:	str	xzr, [x20, #8]
  4127c8:	b	412720 <error@@Base+0x10560>
  4127cc:	mov	w0, #0xc                   	// #12
  4127d0:	b	41272c <error@@Base+0x1056c>
  4127d4:	cmp	w26, #0x0
  4127d8:	mov	x0, #0x0                   	// #0
  4127dc:	ccmp	w8, #0x0, #0x0, eq  // eq = none
  4127e0:	mov	w5, #0x7                   	// #7
  4127e4:	b.ne	4125c4 <error@@Base+0x10404>  // b.any
  4127e8:	mov	w0, #0x1                   	// #1
  4127ec:	str	w0, [x19, #180]
  4127f0:	ldrb	w0, [x19, #176]
  4127f4:	ldr	x1, [x19, #152]
  4127f8:	cmp	x1, #0x0
  4127fc:	ccmp	w8, #0x0, #0x0, le
  412800:	cset	w1, ne  // ne = any
  412804:	and	w0, w0, #0xfffffffb
  412808:	bfi	w0, w1, #1, #1
  41280c:	strb	w0, [x19, #176]
  412810:	b	412450 <error@@Base+0x10290>
  412814:	mov	w0, #0xc                   	// #12
  412818:	ldr	x27, [sp, #80]
  41281c:	b	412838 <error@@Base+0x10678>
  412820:	mov	w0, #0xc                   	// #12
  412824:	ldr	x27, [sp, #80]
  412828:	b	412838 <error@@Base+0x10678>
  41282c:	mov	w0, #0xc                   	// #12
  412830:	b	412838 <error@@Base+0x10678>
  412834:	ldr	x27, [sp, #80]
  412838:	str	w0, [sp, #284]
  41283c:	b	411ff0 <error@@Base+0xfe30>
  412840:	ldp	x25, x26, [sp, #64]
  412844:	b	41284c <error@@Base+0x1068c>
  412848:	ldp	x25, x26, [sp, #64]
  41284c:	mov	w0, #0xc                   	// #12
  412850:	str	w0, [sp, #284]
  412854:	mov	x0, x19
  412858:	bl	40a5c8 <error@@Base+0x8408>
  41285c:	str	xzr, [x20]
  412860:	str	xzr, [x20, #8]
  412864:	ldr	w0, [sp, #284]
  412868:	b	41272c <error@@Base+0x1056c>
  41286c:	tst	w22, #0xffffff80
  412870:	b.ne	412880 <error@@Base+0x106c0>  // b.any
  412874:	ldrb	w0, [x19, #176]
  412878:	orr	w0, w0, #0x8
  41287c:	strb	w0, [x19, #176]
  412880:	add	w26, w26, #0x1
  412884:	add	w22, w22, #0x1
  412888:	cmp	w26, #0x40
  41288c:	b.eq	41206c <error@@Base+0xfeac>  // b.none
  412890:	mov	w0, w22
  412894:	bl	401950 <btowc@plt>
  412898:	cmn	w0, #0x1
  41289c:	b.eq	41286c <error@@Base+0x106ac>  // b.none
  4128a0:	ldr	x3, [x19, #120]
  4128a4:	lsl	x1, x27, x26
  4128a8:	ldr	x2, [x3, x25]
  4128ac:	orr	x1, x2, x1
  4128b0:	str	x1, [x3, x25]
  4128b4:	tst	w22, #0xffffff80
  4128b8:	b.ne	412880 <error@@Base+0x106c0>  // b.any
  4128bc:	cmp	w0, w22
  4128c0:	b.eq	412880 <error@@Base+0x106c0>  // b.none
  4128c4:	b	412874 <error@@Base+0x106b4>
  4128c8:	stp	x29, x30, [sp, #-16]!
  4128cc:	mov	x29, sp
  4128d0:	mov	x4, x0
  4128d4:	mov	x0, x2
  4128d8:	adrp	x2, 428000 <error@@Base+0x25e40>
  4128dc:	ldr	x3, [x2, #1728]
  4128e0:	ubfx	w5, w3, #25, #1
  4128e4:	ldrb	w2, [x0, #56]
  4128e8:	bfi	w2, w5, #4, #1
  4128ec:	orr	w2, w2, #0xffffff80
  4128f0:	strb	w2, [x0, #56]
  4128f4:	mov	x2, x1
  4128f8:	mov	x1, x4
  4128fc:	bl	411d80 <error@@Base+0xfbc0>
  412900:	cbz	w0, 412930 <error@@Base+0x10770>
  412904:	adrp	x2, 414000 <error@@Base+0x11e40>
  412908:	add	x2, x2, #0xeb0
  41290c:	add	x1, x2, #0x68
  412910:	add	x2, x2, #0x1e8
  412914:	ldr	x0, [x2, w0, sxtw #3]
  412918:	mov	w2, #0x5                   	// #5
  41291c:	add	x1, x1, x0
  412920:	mov	x0, #0x0                   	// #0
  412924:	bl	401ac0 <dcgettext@plt>
  412928:	ldp	x29, x30, [sp], #16
  41292c:	ret
  412930:	mov	x0, #0x0                   	// #0
  412934:	b	412928 <error@@Base+0x10768>
  412938:	mov	x2, x0
  41293c:	adrp	x1, 428000 <error@@Base+0x25e40>
  412940:	ldr	x0, [x1, #1728]
  412944:	str	x2, [x1, #1728]
  412948:	ret
  41294c:	stp	x29, x30, [sp, #-48]!
  412950:	mov	x29, sp
  412954:	stp	x19, x20, [sp, #16]
  412958:	str	x21, [sp, #32]
  41295c:	mov	x19, x0
  412960:	ldr	x20, [x0]
  412964:	ldr	x21, [x0, #32]
  412968:	mov	x2, #0x100                 	// #256
  41296c:	mov	w1, #0x0                   	// #0
  412970:	mov	x0, x21
  412974:	bl	4018b0 <memset@plt>
  412978:	mov	x2, x21
  41297c:	ldr	x1, [x20, #72]
  412980:	mov	x0, x19
  412984:	bl	40bb08 <error@@Base+0x9948>
  412988:	ldr	x1, [x20, #80]
  41298c:	ldr	x0, [x20, #72]
  412990:	cmp	x0, x1
  412994:	b.eq	4129a4 <error@@Base+0x107e4>  // b.none
  412998:	mov	x2, x21
  41299c:	mov	x0, x19
  4129a0:	bl	40bb08 <error@@Base+0x9948>
  4129a4:	ldr	x1, [x20, #88]
  4129a8:	ldr	x0, [x20, #72]
  4129ac:	cmp	x0, x1
  4129b0:	b.eq	4129c0 <error@@Base+0x10800>  // b.none
  4129b4:	mov	x2, x21
  4129b8:	mov	x0, x19
  4129bc:	bl	40bb08 <error@@Base+0x9948>
  4129c0:	ldr	x1, [x20, #96]
  4129c4:	ldr	x0, [x20, #72]
  4129c8:	cmp	x0, x1
  4129cc:	b.eq	4129dc <error@@Base+0x1081c>  // b.none
  4129d0:	mov	x2, x21
  4129d4:	mov	x0, x19
  4129d8:	bl	40bb08 <error@@Base+0x9948>
  4129dc:	ldrb	w0, [x19, #56]
  4129e0:	orr	w0, w0, #0x8
  4129e4:	strb	w0, [x19, #56]
  4129e8:	mov	w0, #0x0                   	// #0
  4129ec:	ldp	x19, x20, [sp, #16]
  4129f0:	ldr	x21, [sp, #32]
  4129f4:	ldp	x29, x30, [sp], #48
  4129f8:	ret
  4129fc:	sub	sp, sp, #0x80
  412a00:	stp	x29, x30, [sp, #16]
  412a04:	add	x29, sp, #0x10
  412a08:	stp	x21, x22, [sp, #48]
  412a0c:	stp	x23, x24, [sp, #64]
  412a10:	str	x1, [sp, #112]
  412a14:	add	x24, x3, x4
  412a18:	cmp	x3, #0x0
  412a1c:	ccmp	x3, x2, #0x0, ge  // ge = tcont
  412a20:	b.gt	412d64 <error@@Base+0x10ba4>
  412a24:	stp	x19, x20, [sp, #32]
  412a28:	stp	x25, x26, [sp, #80]
  412a2c:	stp	x27, x28, [sp, #96]
  412a30:	mov	x22, x0
  412a34:	mov	x25, x2
  412a38:	mov	x21, x3
  412a3c:	mov	x26, x5
  412a40:	mov	x20, x6
  412a44:	and	w28, w7, #0xff
  412a48:	cmp	x24, x2
  412a4c:	b.gt	412b28 <error@@Base+0x10968>
  412a50:	cmp	x4, #0x0
  412a54:	ccmp	x3, x24, #0x4, ge  // ge = tcont
  412a58:	b.gt	412b30 <error@@Base+0x10970>
  412a5c:	tbnz	x24, #63, 412d88 <error@@Base+0x10bc8>
  412a60:	cmp	x4, #0x0
  412a64:	ccmp	x3, x24, #0x0, lt  // lt = tstop
  412a68:	b.le	412d88 <error@@Base+0x10bc8>
  412a6c:	ldrb	w0, [x22, #56]
  412a70:	ubfx	x27, x0, #5, #2
  412a74:	cmp	x24, x21
  412a78:	b.le	412a88 <error@@Base+0x108c8>
  412a7c:	ldr	x1, [x22, #32]
  412a80:	cbz	x1, 412a88 <error@@Base+0x108c8>
  412a84:	tbz	w0, #3, 412b38 <error@@Base+0x10978>
  412a88:	ldrb	w0, [x22, #56]
  412a8c:	tbnz	w0, #4, 412b64 <error@@Base+0x109a4>
  412a90:	mov	x19, #0x1                   	// #1
  412a94:	cbz	x20, 412ab0 <error@@Base+0x108f0>
  412a98:	ldrb	w0, [x22, #56]
  412a9c:	and	w0, w0, #0x6
  412aa0:	cmp	w0, #0x4
  412aa4:	b.eq	412b44 <error@@Base+0x10984>  // b.none
  412aa8:	ldr	x19, [x22, #48]
  412aac:	add	x19, x19, #0x1
  412ab0:	str	x19, [sp, #120]
  412ab4:	lsl	x0, x19, #4
  412ab8:	bl	401840 <malloc@plt>
  412abc:	mov	x23, x0
  412ac0:	cbz	x0, 412d6c <error@@Base+0x10bac>
  412ac4:	str	w27, [sp]
  412ac8:	mov	x7, x0
  412acc:	mov	x6, x19
  412ad0:	mov	x5, x26
  412ad4:	mov	x4, x24
  412ad8:	mov	x3, x21
  412adc:	mov	x2, x25
  412ae0:	ldr	x1, [sp, #112]
  412ae4:	mov	x0, x22
  412ae8:	bl	410bb4 <error@@Base+0xe9f4>
  412aec:	cbz	w0, 412b70 <error@@Base+0x109b0>
  412af0:	cmp	w0, #0x1
  412af4:	cset	x21, eq  // eq = none
  412af8:	sub	x21, x21, #0x2
  412afc:	mov	x0, x23
  412b00:	bl	401a20 <free@plt>
  412b04:	ldp	x19, x20, [sp, #32]
  412b08:	ldp	x25, x26, [sp, #80]
  412b0c:	ldp	x27, x28, [sp, #96]
  412b10:	mov	x0, x21
  412b14:	ldp	x21, x22, [sp, #48]
  412b18:	ldp	x23, x24, [sp, #64]
  412b1c:	ldp	x29, x30, [sp, #16]
  412b20:	add	sp, sp, #0x80
  412b24:	ret
  412b28:	mov	x24, x2
  412b2c:	b	412a6c <error@@Base+0x108ac>
  412b30:	mov	x24, x2
  412b34:	b	412a6c <error@@Base+0x108ac>
  412b38:	mov	x0, x22
  412b3c:	bl	41294c <error@@Base+0x1078c>
  412b40:	b	412a88 <error@@Base+0x108c8>
  412b44:	ldr	x0, [x20]
  412b48:	ldr	x1, [x22, #48]
  412b4c:	cmp	x0, x1
  412b50:	b.hi	412aa8 <error@@Base+0x108e8>  // b.pmore
  412b54:	cmp	x0, #0x0
  412b58:	csel	x19, x0, x19, gt
  412b5c:	csel	x20, x20, xzr, gt
  412b60:	b	412ab0 <error@@Base+0x108f0>
  412b64:	mov	x19, #0x1                   	// #1
  412b68:	mov	x20, #0x0                   	// #0
  412b6c:	b	412ab0 <error@@Base+0x108f0>
  412b70:	cbz	x20, 412c24 <error@@Base+0x10a64>
  412b74:	ldrb	w24, [x22, #56]
  412b78:	ubfx	x24, x24, #1, #2
  412b7c:	add	x25, x19, #0x1
  412b80:	cbz	w24, 412c30 <error@@Base+0x10a70>
  412b84:	cmp	w24, #0x1
  412b88:	b.eq	412c74 <error@@Base+0x10ab4>  // b.none
  412b8c:	cmp	w24, #0x2
  412b90:	b.ne	412cc8 <error@@Base+0x10b08>  // b.any
  412b94:	ldr	x0, [x20]
  412b98:	ldr	x1, [sp, #120]
  412b9c:	cmp	x1, x0
  412ba0:	b.hi	412cec <error@@Base+0x10b2c>  // b.pmore
  412ba4:	cmp	x19, #0x0
  412ba8:	b.le	412d10 <error@@Base+0x10b50>
  412bac:	add	x1, x23, #0x8
  412bb0:	ldr	x0, [sp, #120]
  412bb4:	lsl	x2, x0, #3
  412bb8:	mov	x0, #0x0                   	// #0
  412bbc:	ldur	x4, [x1, #-8]
  412bc0:	ldr	x3, [x20, #8]
  412bc4:	str	x4, [x3, x0]
  412bc8:	ldr	x4, [x1], #16
  412bcc:	ldr	x3, [x20, #16]
  412bd0:	str	x4, [x3, x0]
  412bd4:	add	x0, x0, #0x8
  412bd8:	cmp	x0, x2
  412bdc:	b.ne	412bbc <error@@Base+0x109fc>  // b.any
  412be0:	ldr	x0, [x20]
  412be4:	cmp	x0, x19
  412be8:	b.ls	412c10 <error@@Base+0x10a50>  // b.plast
  412bec:	mov	x0, #0xffffffffffffffff    	// #-1
  412bf0:	ldr	x1, [x20, #16]
  412bf4:	str	x0, [x1, x19, lsl #3]
  412bf8:	ldr	x1, [x20, #8]
  412bfc:	str	x0, [x1, x19, lsl #3]
  412c00:	add	x19, x19, #0x1
  412c04:	ldr	x1, [x20]
  412c08:	cmp	x19, x1
  412c0c:	b.cc	412bf0 <error@@Base+0x10a30>  // b.lo, b.ul, b.last
  412c10:	ldrb	w0, [x22, #56]
  412c14:	bfi	w0, w24, #1, #2
  412c18:	strb	w0, [x22, #56]
  412c1c:	tst	w0, #0x6
  412c20:	b.eq	412d80 <error@@Base+0x10bc0>  // b.none
  412c24:	cbnz	w28, 412d28 <error@@Base+0x10b68>
  412c28:	ldr	x21, [x23]
  412c2c:	b	412afc <error@@Base+0x1093c>
  412c30:	lsl	x26, x25, #3
  412c34:	mov	x0, x26
  412c38:	bl	401840 <malloc@plt>
  412c3c:	mov	x24, x0
  412c40:	str	x0, [x20, #8]
  412c44:	cbz	x0, 412d18 <error@@Base+0x10b58>
  412c48:	mov	x0, x26
  412c4c:	bl	401840 <malloc@plt>
  412c50:	str	x0, [x20, #16]
  412c54:	cbz	x0, 412c64 <error@@Base+0x10aa4>
  412c58:	str	x25, [x20]
  412c5c:	mov	w24, #0x1                   	// #1
  412c60:	b	412ba4 <error@@Base+0x109e4>
  412c64:	mov	x0, x24
  412c68:	bl	401a20 <free@plt>
  412c6c:	mov	w24, #0x0                   	// #0
  412c70:	b	412c10 <error@@Base+0x10a50>
  412c74:	ldr	x0, [x20]
  412c78:	cmp	x0, x25
  412c7c:	b.cs	412ba4 <error@@Base+0x109e4>  // b.hs, b.nlast
  412c80:	lsl	x27, x25, #3
  412c84:	mov	x1, x27
  412c88:	ldr	x0, [x20, #8]
  412c8c:	bl	4018d0 <realloc@plt>
  412c90:	mov	x26, x0
  412c94:	cbz	x0, 412d20 <error@@Base+0x10b60>
  412c98:	mov	x1, x27
  412c9c:	ldr	x0, [x20, #16]
  412ca0:	bl	4018d0 <realloc@plt>
  412ca4:	cbz	x0, 412cb8 <error@@Base+0x10af8>
  412ca8:	str	x26, [x20, #8]
  412cac:	str	x0, [x20, #16]
  412cb0:	str	x25, [x20]
  412cb4:	b	412ba4 <error@@Base+0x109e4>
  412cb8:	mov	x0, x26
  412cbc:	bl	401a20 <free@plt>
  412cc0:	mov	w24, #0x0                   	// #0
  412cc4:	b	412c10 <error@@Base+0x10a50>
  412cc8:	adrp	x3, 414000 <error@@Base+0x11e40>
  412ccc:	add	x3, x3, #0xeb0
  412cd0:	add	x3, x3, #0x270
  412cd4:	mov	w2, #0x1f9                 	// #505
  412cd8:	adrp	x1, 415000 <error@@Base+0x12e40>
  412cdc:	add	x1, x1, #0x1b0
  412ce0:	adrp	x0, 415000 <error@@Base+0x12e40>
  412ce4:	add	x0, x0, #0x258
  412ce8:	bl	401b10 <__assert_fail@plt>
  412cec:	adrp	x3, 414000 <error@@Base+0x11e40>
  412cf0:	add	x3, x3, #0xeb0
  412cf4:	add	x3, x3, #0x270
  412cf8:	mov	w2, #0x1fb                 	// #507
  412cfc:	adrp	x1, 415000 <error@@Base+0x12e40>
  412d00:	add	x1, x1, #0x1b0
  412d04:	adrp	x0, 415000 <error@@Base+0x12e40>
  412d08:	add	x0, x0, #0x278
  412d0c:	bl	401b10 <__assert_fail@plt>
  412d10:	mov	x19, #0x0                   	// #0
  412d14:	b	412be0 <error@@Base+0x10a20>
  412d18:	mov	w24, #0x0                   	// #0
  412d1c:	b	412c10 <error@@Base+0x10a50>
  412d20:	mov	w24, #0x0                   	// #0
  412d24:	b	412c10 <error@@Base+0x10a50>
  412d28:	ldr	x0, [x23]
  412d2c:	cmp	x0, x21
  412d30:	b.ne	412d40 <error@@Base+0x10b80>  // b.any
  412d34:	ldr	x3, [x23, #8]
  412d38:	sub	x21, x3, x21
  412d3c:	b	412afc <error@@Base+0x1093c>
  412d40:	adrp	x3, 414000 <error@@Base+0x11e40>
  412d44:	add	x3, x3, #0xeb0
  412d48:	add	x3, x3, #0x280
  412d4c:	mov	w2, #0x1be                 	// #446
  412d50:	adrp	x1, 415000 <error@@Base+0x12e40>
  412d54:	add	x1, x1, #0x1b0
  412d58:	adrp	x0, 415000 <error@@Base+0x12e40>
  412d5c:	add	x0, x0, #0x290
  412d60:	bl	401b10 <__assert_fail@plt>
  412d64:	mov	x21, #0xffffffffffffffff    	// #-1
  412d68:	b	412b10 <error@@Base+0x10950>
  412d6c:	mov	x21, #0xfffffffffffffffe    	// #-2
  412d70:	ldp	x19, x20, [sp, #32]
  412d74:	ldp	x25, x26, [sp, #80]
  412d78:	ldp	x27, x28, [sp, #96]
  412d7c:	b	412b10 <error@@Base+0x10950>
  412d80:	mov	x21, #0xfffffffffffffffe    	// #-2
  412d84:	b	412afc <error@@Base+0x1093c>
  412d88:	ldrb	w27, [x22, #56]
  412d8c:	ubfx	x27, x27, #5, #2
  412d90:	mov	x24, #0x0                   	// #0
  412d94:	b	412a88 <error@@Base+0x108c8>
  412d98:	stp	x29, x30, [sp, #-112]!
  412d9c:	mov	x29, sp
  412da0:	stp	x19, x20, [sp, #16]
  412da4:	stp	x27, x28, [sp, #80]
  412da8:	str	x1, [sp, #104]
  412dac:	ldr	x27, [sp, #112]
  412db0:	cmp	x4, #0x0
  412db4:	ccmp	x27, #0x0, #0x1, ge  // ge = tcont
  412db8:	ccmp	x2, #0x0, #0x1, ge  // ge = tcont
  412dbc:	b.lt	412e94 <error@@Base+0x10cd4>  // b.tstop
  412dc0:	stp	x21, x22, [sp, #32]
  412dc4:	stp	x23, x24, [sp, #48]
  412dc8:	stp	x25, x26, [sp, #64]
  412dcc:	mov	x22, x0
  412dd0:	mov	x19, x2
  412dd4:	mov	x21, x3
  412dd8:	mov	x20, x4
  412ddc:	mov	x23, x5
  412de0:	mov	x24, x6
  412de4:	mov	x25, x7
  412de8:	adds	x28, x2, x4
  412dec:	b.vs	412e9c <error@@Base+0x10cdc>
  412df0:	cmp	x4, #0x0
  412df4:	b.le	412e88 <error@@Base+0x10cc8>
  412df8:	mov	x26, #0x0                   	// #0
  412dfc:	cmp	x2, #0x0
  412e00:	b.gt	412e54 <error@@Base+0x10c94>
  412e04:	ldrb	w7, [sp, #120]
  412e08:	mov	x6, x25
  412e0c:	mov	x5, x27
  412e10:	mov	x4, x24
  412e14:	mov	x3, x23
  412e18:	mov	x2, x28
  412e1c:	mov	x1, x21
  412e20:	mov	x0, x22
  412e24:	bl	4129fc <error@@Base+0x1083c>
  412e28:	mov	x19, x0
  412e2c:	mov	x0, x26
  412e30:	bl	401a20 <free@plt>
  412e34:	ldp	x21, x22, [sp, #32]
  412e38:	ldp	x23, x24, [sp, #48]
  412e3c:	ldp	x25, x26, [sp, #64]
  412e40:	mov	x0, x19
  412e44:	ldp	x19, x20, [sp, #16]
  412e48:	ldp	x27, x28, [sp, #80]
  412e4c:	ldp	x29, x30, [sp], #112
  412e50:	ret
  412e54:	mov	x0, x28
  412e58:	bl	401840 <malloc@plt>
  412e5c:	mov	x26, x0
  412e60:	cbz	x0, 412eb0 <error@@Base+0x10cf0>
  412e64:	mov	x2, x19
  412e68:	ldr	x1, [sp, #104]
  412e6c:	bl	401710 <memcpy@plt>
  412e70:	mov	x2, x20
  412e74:	mov	x1, x21
  412e78:	add	x0, x26, x19
  412e7c:	bl	401710 <memcpy@plt>
  412e80:	mov	x21, x26
  412e84:	b	412e04 <error@@Base+0x10c44>
  412e88:	ldr	x21, [sp, #104]
  412e8c:	mov	x26, #0x0                   	// #0
  412e90:	b	412e04 <error@@Base+0x10c44>
  412e94:	mov	x19, #0xfffffffffffffffe    	// #-2
  412e98:	b	412e40 <error@@Base+0x10c80>
  412e9c:	mov	x19, #0xfffffffffffffffe    	// #-2
  412ea0:	ldp	x21, x22, [sp, #32]
  412ea4:	ldp	x23, x24, [sp, #48]
  412ea8:	ldp	x25, x26, [sp, #64]
  412eac:	b	412e40 <error@@Base+0x10c80>
  412eb0:	mov	x19, #0xfffffffffffffffe    	// #-2
  412eb4:	ldp	x21, x22, [sp, #32]
  412eb8:	ldp	x23, x24, [sp, #48]
  412ebc:	ldp	x25, x26, [sp, #64]
  412ec0:	b	412e40 <error@@Base+0x10c80>
  412ec4:	stp	x29, x30, [sp, #-64]!
  412ec8:	mov	x29, sp
  412ecc:	stp	x19, x20, [sp, #16]
  412ed0:	stp	x21, x22, [sp, #32]
  412ed4:	str	x23, [sp, #48]
  412ed8:	mov	x19, x0
  412edc:	mov	x22, x1
  412ee0:	mov	w20, w2
  412ee4:	tst	x20, #0x1
  412ee8:	mov	x21, #0xb2fc                	// #45820
  412eec:	movk	x21, #0x3, lsl #16
  412ef0:	mov	x23, #0x2c6                 	// #710
  412ef4:	movk	x23, #0x101, lsl #16
  412ef8:	csel	x23, x21, x23, ne  // ne = any
  412efc:	str	xzr, [x0]
  412f00:	str	xzr, [x0, #8]
  412f04:	str	xzr, [x0, #16]
  412f08:	mov	x0, #0x100                 	// #256
  412f0c:	bl	401840 <malloc@plt>
  412f10:	str	x0, [x19, #32]
  412f14:	cbz	x0, 412fb0 <error@@Base+0x10df0>
  412f18:	sbfiz	x21, x20, #21, #32
  412f1c:	and	x21, x21, #0x400000
  412f20:	orr	x21, x21, x23
  412f24:	mov	w1, #0x0                   	// #0
  412f28:	tbz	w20, #2, 412f38 <error@@Base+0x10d78>
  412f2c:	and	x21, x21, #0xffffffffffffffbf
  412f30:	orr	x21, x21, #0x100
  412f34:	mov	w1, #0x1                   	// #1
  412f38:	ldrb	w0, [x19, #56]
  412f3c:	bfi	w0, w1, #7, #1
  412f40:	ubfx	x20, x20, #3, #1
  412f44:	bfi	w0, w20, #4, #1
  412f48:	strb	w0, [x19, #56]
  412f4c:	str	xzr, [x19, #40]
  412f50:	mov	x0, x22
  412f54:	bl	401740 <strlen@plt>
  412f58:	mov	x3, x21
  412f5c:	mov	x2, x0
  412f60:	mov	x1, x22
  412f64:	mov	x0, x19
  412f68:	bl	411d80 <error@@Base+0xfbc0>
  412f6c:	mov	w20, w0
  412f70:	cmp	w0, #0x10
  412f74:	b.eq	412f9c <error@@Base+0x10ddc>  // b.none
  412f78:	cbnz	w0, 412fa0 <error@@Base+0x10de0>
  412f7c:	mov	x0, x19
  412f80:	bl	41294c <error@@Base+0x1078c>
  412f84:	mov	w0, w20
  412f88:	ldp	x19, x20, [sp, #16]
  412f8c:	ldp	x21, x22, [sp, #32]
  412f90:	ldr	x23, [sp, #48]
  412f94:	ldp	x29, x30, [sp], #64
  412f98:	ret
  412f9c:	mov	w20, #0x8                   	// #8
  412fa0:	ldr	x0, [x19, #32]
  412fa4:	bl	401a20 <free@plt>
  412fa8:	str	xzr, [x19, #32]
  412fac:	b	412f84 <error@@Base+0x10dc4>
  412fb0:	mov	w20, #0xc                   	// #12
  412fb4:	b	412f84 <error@@Base+0x10dc4>
  412fb8:	stp	x29, x30, [sp, #-48]!
  412fbc:	mov	x29, sp
  412fc0:	stp	x19, x20, [sp, #16]
  412fc4:	stp	x21, x22, [sp, #32]
  412fc8:	cmp	w0, #0x10
  412fcc:	b.hi	413038 <error@@Base+0x10e78>  // b.pmore
  412fd0:	mov	x21, x2
  412fd4:	mov	x20, x3
  412fd8:	adrp	x4, 414000 <error@@Base+0x11e40>
  412fdc:	add	x4, x4, #0xeb0
  412fe0:	add	x1, x4, #0x68
  412fe4:	add	x4, x4, #0x1e8
  412fe8:	ldr	x0, [x4, w0, sxtw #3]
  412fec:	mov	w2, #0x5                   	// #5
  412ff0:	add	x1, x1, x0
  412ff4:	mov	x0, #0x0                   	// #0
  412ff8:	bl	401ac0 <dcgettext@plt>
  412ffc:	mov	x22, x0
  413000:	bl	401740 <strlen@plt>
  413004:	add	x19, x0, #0x1
  413008:	cbz	x20, 413024 <error@@Base+0x10e64>
  41300c:	mov	x2, x19
  413010:	cmp	x19, x20
  413014:	b.hi	41303c <error@@Base+0x10e7c>  // b.pmore
  413018:	mov	x1, x22
  41301c:	mov	x0, x21
  413020:	bl	401710 <memcpy@plt>
  413024:	mov	x0, x19
  413028:	ldp	x19, x20, [sp, #16]
  41302c:	ldp	x21, x22, [sp, #32]
  413030:	ldp	x29, x30, [sp], #48
  413034:	ret
  413038:	bl	401970 <abort@plt>
  41303c:	sub	x2, x20, #0x1
  413040:	strb	wzr, [x21, x2]
  413044:	b	413018 <error@@Base+0x10e58>
  413048:	stp	x29, x30, [sp, #-32]!
  41304c:	mov	x29, sp
  413050:	str	x19, [sp, #16]
  413054:	mov	x19, x0
  413058:	ldr	x0, [x0]
  41305c:	cbz	x0, 413064 <error@@Base+0x10ea4>
  413060:	bl	40a5c8 <error@@Base+0x8408>
  413064:	str	xzr, [x19]
  413068:	str	xzr, [x19, #8]
  41306c:	ldr	x0, [x19, #32]
  413070:	bl	401a20 <free@plt>
  413074:	str	xzr, [x19, #32]
  413078:	ldr	x0, [x19, #40]
  41307c:	bl	401a20 <free@plt>
  413080:	str	xzr, [x19, #40]
  413084:	ldr	x19, [sp, #16]
  413088:	ldp	x29, x30, [sp], #32
  41308c:	ret
  413090:	tst	w4, #0xfffffff8
  413094:	b.ne	413150 <error@@Base+0x10f90>  // b.any
  413098:	sub	sp, sp, #0x50
  41309c:	stp	x29, x30, [sp, #16]
  4130a0:	add	x29, sp, #0x10
  4130a4:	stp	x19, x20, [sp, #32]
  4130a8:	stp	x21, x22, [sp, #48]
  4130ac:	str	x23, [sp, #64]
  4130b0:	mov	x20, x0
  4130b4:	mov	x21, x1
  4130b8:	mov	x23, x2
  4130bc:	mov	x22, x3
  4130c0:	mov	w19, w4
  4130c4:	tbz	w19, #2, 413118 <error@@Base+0x10f58>
  4130c8:	ldr	x3, [x3]
  4130cc:	ldr	x2, [x22, #8]
  4130d0:	ldrb	w0, [x20, #56]
  4130d4:	tbz	w0, #4, 41312c <error@@Base+0x10f6c>
  4130d8:	str	w19, [sp]
  4130dc:	mov	x7, #0x0                   	// #0
  4130e0:	mov	x6, #0x0                   	// #0
  4130e4:	mov	x5, x2
  4130e8:	mov	x4, x2
  4130ec:	mov	x1, x21
  4130f0:	mov	x0, x20
  4130f4:	bl	410bb4 <error@@Base+0xe9f4>
  4130f8:	cmp	w0, #0x0
  4130fc:	cset	w0, ne  // ne = any
  413100:	ldp	x19, x20, [sp, #32]
  413104:	ldp	x21, x22, [sp, #48]
  413108:	ldr	x23, [sp, #64]
  41310c:	ldp	x29, x30, [sp, #16]
  413110:	add	sp, sp, #0x50
  413114:	ret
  413118:	mov	x0, x1
  41311c:	bl	401740 <strlen@plt>
  413120:	mov	x2, x0
  413124:	mov	x3, #0x0                   	// #0
  413128:	b	4130d0 <error@@Base+0x10f10>
  41312c:	str	w19, [sp]
  413130:	mov	x7, x22
  413134:	mov	x6, x23
  413138:	mov	x5, x2
  41313c:	mov	x4, x2
  413140:	mov	x1, x21
  413144:	mov	x0, x20
  413148:	bl	410bb4 <error@@Base+0xe9f4>
  41314c:	b	4130f8 <error@@Base+0x10f38>
  413150:	mov	w0, #0x2                   	// #2
  413154:	ret
  413158:	stp	x29, x30, [sp, #-16]!
  41315c:	mov	x29, sp
  413160:	mov	x5, x2
  413164:	mov	w7, #0x1                   	// #1
  413168:	mov	x6, x4
  41316c:	mov	x4, #0x0                   	// #0
  413170:	bl	4129fc <error@@Base+0x1083c>
  413174:	ldp	x29, x30, [sp], #16
  413178:	ret
  41317c:	stp	x29, x30, [sp, #-16]!
  413180:	mov	x29, sp
  413184:	mov	w7, #0x0                   	// #0
  413188:	mov	x6, x5
  41318c:	mov	x5, x2
  413190:	bl	4129fc <error@@Base+0x1083c>
  413194:	ldp	x29, x30, [sp], #16
  413198:	ret
  41319c:	sub	sp, sp, #0x20
  4131a0:	stp	x29, x30, [sp, #16]
  4131a4:	add	x29, sp, #0x10
  4131a8:	mov	w8, #0x1                   	// #1
  4131ac:	strb	w8, [sp, #8]
  4131b0:	str	x7, [sp]
  4131b4:	mov	x7, x6
  4131b8:	mov	x6, #0x0                   	// #0
  4131bc:	bl	412d98 <error@@Base+0x10bd8>
  4131c0:	ldp	x29, x30, [sp, #16]
  4131c4:	add	sp, sp, #0x20
  4131c8:	ret
  4131cc:	sub	sp, sp, #0x20
  4131d0:	stp	x29, x30, [sp, #16]
  4131d4:	add	x29, sp, #0x10
  4131d8:	strb	wzr, [sp, #8]
  4131dc:	ldr	x8, [sp, #32]
  4131e0:	str	x8, [sp]
  4131e4:	bl	412d98 <error@@Base+0x10bd8>
  4131e8:	ldp	x29, x30, [sp, #16]
  4131ec:	add	sp, sp, #0x20
  4131f0:	ret
  4131f4:	cbz	x2, 413218 <error@@Base+0x11058>
  4131f8:	ldrb	w5, [x0, #56]
  4131fc:	mov	w6, #0x1                   	// #1
  413200:	bfi	w5, w6, #1, #2
  413204:	strb	w5, [x0, #56]
  413208:	str	x2, [x1]
  41320c:	str	x3, [x1, #8]
  413210:	str	x4, [x1, #16]
  413214:	ret
  413218:	ldrb	w2, [x0, #56]
  41321c:	and	w2, w2, #0xfffffff9
  413220:	strb	w2, [x0, #56]
  413224:	str	xzr, [x1]
  413228:	str	xzr, [x1, #16]
  41322c:	str	xzr, [x1, #8]
  413230:	b	413214 <error@@Base+0x11054>
  413234:	stp	x29, x30, [sp, #-32]!
  413238:	mov	x29, sp
  41323c:	mov	x1, #0x0                   	// #0
  413240:	bl	401b60 <setlocale@plt>
  413244:	mov	w1, #0x1                   	// #1
  413248:	cbz	x0, 413284 <error@@Base+0x110c4>
  41324c:	str	x19, [sp, #16]
  413250:	mov	x19, x0
  413254:	adrp	x1, 415000 <error@@Base+0x12e40>
  413258:	add	x1, x1, #0x2b0
  41325c:	bl	4019f0 <strcmp@plt>
  413260:	mov	w1, #0x0                   	// #0
  413264:	cbz	w0, 413290 <error@@Base+0x110d0>
  413268:	adrp	x1, 415000 <error@@Base+0x12e40>
  41326c:	add	x1, x1, #0x2b8
  413270:	mov	x0, x19
  413274:	bl	4019f0 <strcmp@plt>
  413278:	cmp	w0, #0x0
  41327c:	cset	w1, ne  // ne = any
  413280:	ldr	x19, [sp, #16]
  413284:	mov	w0, w1
  413288:	ldp	x29, x30, [sp], #32
  41328c:	ret
  413290:	ldr	x19, [sp, #16]
  413294:	b	413284 <error@@Base+0x110c4>
  413298:	stp	x29, x30, [sp, #-32]!
  41329c:	mov	x29, sp
  4132a0:	str	x19, [sp, #16]
  4132a4:	mov	w19, w0
  4132a8:	bl	401850 <wcwidth@plt>
  4132ac:	tbnz	w0, #31, 4132bc <error@@Base+0x110fc>
  4132b0:	ldr	x19, [sp, #16]
  4132b4:	ldp	x29, x30, [sp], #32
  4132b8:	ret
  4132bc:	mov	w0, w19
  4132c0:	bl	4017c0 <iswcntrl@plt>
  4132c4:	cmp	w0, #0x0
  4132c8:	cset	w0, eq  // eq = none
  4132cc:	b	4132b0 <error@@Base+0x110f0>
  4132d0:	stp	x29, x30, [sp, #-48]!
  4132d4:	mov	x29, sp
  4132d8:	stp	x19, x20, [sp, #16]
  4132dc:	mov	x20, x0
  4132e0:	mov	x19, x1
  4132e4:	ldr	x0, [x1], #24
  4132e8:	cmp	x0, x1
  4132ec:	b.eq	41331c <error@@Base+0x1115c>  // b.none
  4132f0:	str	x0, [x20]
  4132f4:	ldr	x0, [x19, #8]
  4132f8:	str	x0, [x20, #8]
  4132fc:	ldrb	w0, [x19, #16]
  413300:	strb	w0, [x20, #16]
  413304:	cbz	w0, 413310 <error@@Base+0x11150>
  413308:	ldr	w0, [x19, #20]
  41330c:	str	w0, [x20, #20]
  413310:	ldp	x19, x20, [sp, #16]
  413314:	ldp	x29, x30, [sp], #48
  413318:	ret
  41331c:	str	x21, [sp, #32]
  413320:	add	x21, x20, #0x18
  413324:	ldr	x2, [x19, #8]
  413328:	mov	x0, x21
  41332c:	bl	401710 <memcpy@plt>
  413330:	str	x21, [x20]
  413334:	ldr	x21, [sp, #32]
  413338:	b	4132f4 <error@@Base+0x11134>
  41333c:	ubfx	x2, x0, #5, #3
  413340:	adrp	x1, 415000 <error@@Base+0x12e40>
  413344:	add	x1, x1, #0x2c0
  413348:	ldr	w1, [x1, x2, lsl #2]
  41334c:	lsr	w0, w1, w0
  413350:	and	w0, w0, #0x1
  413354:	ret
  413358:	stp	x29, x30, [sp, #-64]!
  41335c:	mov	x29, sp
  413360:	stp	x19, x20, [sp, #16]
  413364:	adrp	x20, 427000 <error@@Base+0x24e40>
  413368:	add	x20, x20, #0xdf0
  41336c:	stp	x21, x22, [sp, #32]
  413370:	adrp	x21, 427000 <error@@Base+0x24e40>
  413374:	add	x21, x21, #0xde8
  413378:	sub	x20, x20, x21
  41337c:	mov	w22, w0
  413380:	stp	x23, x24, [sp, #48]
  413384:	mov	x23, x1
  413388:	mov	x24, x2
  41338c:	bl	4016c0 <mbrtowc@plt-0x40>
  413390:	cmp	xzr, x20, asr #3
  413394:	b.eq	4133c0 <error@@Base+0x11200>  // b.none
  413398:	asr	x20, x20, #3
  41339c:	mov	x19, #0x0                   	// #0
  4133a0:	ldr	x3, [x21, x19, lsl #3]
  4133a4:	mov	x2, x24
  4133a8:	add	x19, x19, #0x1
  4133ac:	mov	x1, x23
  4133b0:	mov	w0, w22
  4133b4:	blr	x3
  4133b8:	cmp	x20, x19
  4133bc:	b.ne	4133a0 <error@@Base+0x111e0>  // b.any
  4133c0:	ldp	x19, x20, [sp, #16]
  4133c4:	ldp	x21, x22, [sp, #32]
  4133c8:	ldp	x23, x24, [sp, #48]
  4133cc:	ldp	x29, x30, [sp], #64
  4133d0:	ret
  4133d4:	nop
  4133d8:	ret

Disassembly of section .fini:

00000000004133dc <.fini>:
  4133dc:	stp	x29, x30, [sp, #-16]!
  4133e0:	mov	x29, sp
  4133e4:	ldp	x29, x30, [sp], #16
  4133e8:	ret
