Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Tue Sep 22 03:17:57 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file partA_wrapper_timing_summary_routed.rpt -rpx partA_wrapper_timing_summary_routed.rpx
| Design       : partA_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 569 register/latch pins with no clock driven by root clock pin: cur_state_reg[0]/C (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: cur_state_reg[1]/C (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: cur_state_reg[2]/C (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: cur_state_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[2]/G (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.855        0.000                      0                 2781        0.057        0.000                      0                 2781        4.020        0.000                       0                  1452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.855        0.000                      0                 2781        0.057        0.000                      0                 2781        4.020        0.000                       0                  1452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.554ns (20.882%)  route 5.888ns (79.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.681    10.492    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_3
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[34]/C
                         clock pessimism              0.265    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X16Y45         FDSE (Setup_fdse_C_S)       -0.524    12.347    partA_i/OLED_ip_0/inst/Example/current_state_reg[34]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[37]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.554ns (20.882%)  route 5.888ns (79.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.681    10.492    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_3
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[37]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[37]/C
                         clock pessimism              0.265    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X16Y45         FDSE (Setup_fdse_C_S)       -0.524    12.347    partA_i/OLED_ip_0/inst/Example/current_state_reg[37]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.554ns (20.882%)  route 5.888ns (79.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.681    10.492    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_3
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[40]/C
                         clock pessimism              0.265    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X16Y45         FDSE (Setup_fdse_C_S)       -0.524    12.347    partA_i/OLED_ip_0/inst/Example/current_state_reg[40]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.554ns (20.882%)  route 5.888ns (79.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[48]_i_1/O
                         net (fo=5, routed)           0.681    10.492    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_3
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X16Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[48]/C
                         clock pessimism              0.265    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X16Y45         FDSE (Setup_fdse_C_S)       -0.524    12.347    partA_i/OLED_ip_0/inst/Example/current_state_reg[48]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/temp_spi_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 1.766ns (23.065%)  route 5.891ns (76.935%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.755     3.049    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X18Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518     3.567 f  partA_i/OLED_ip_0/inst/Example/current_state_reg[53]/Q
                         net (fo=22, routed)          1.238     4.805    partA_i/OLED_ip_0/inst/Example/current_state[53]
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.929 r  partA_i/OLED_ip_0/inst/Example/current_state[21]_i_12/O
                         net (fo=3, routed)           0.661     5.590    partA_i/OLED_ip_0/inst/Example/current_state[21]_i_12_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     5.714 r  partA_i/OLED_ip_0/inst/Example/current_state[10]_i_11/O
                         net (fo=2, routed)           0.926     6.640    partA_i/OLED_ip_0/inst/Example/current_state[10]_i_11_n_0
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.150     6.790 f  partA_i/OLED_ip_0/inst/Example/temp_spi_data[5]_i_3/O
                         net (fo=3, routed)           0.630     7.420    partA_i/OLED_ip_0/inst/Example/temp_spi_data[5]_i_3_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.348     7.768 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_9/O
                         net (fo=22, routed)          1.066     8.834    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_9_n_0
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.148     8.982 r  partA_i/OLED_ip_0/inst/Example/current_state[65]_i_2/O
                         net (fo=26, routed)          1.034    10.016    partA_i/OLED_ip_0/inst/Example/current_state[65]_i_2_n_0
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.354    10.370 r  partA_i/OLED_ip_0/inst/Example/temp_spi_en_i_1/O
                         net (fo=1, routed)           0.336    10.706    partA_i/OLED_ip_0/inst/Example/temp_spi_en_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_spi_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.579    12.759    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X14Y41         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_spi_en_reg/C
                         clock pessimism              0.229    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)       -0.240    12.594    partA_i/OLED_ip_0/inst/Example/temp_spi_en_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[69]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.580ns (21.658%)  route 5.715ns (78.342%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.150     9.837 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.508    10.345    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_1
    SLICE_X19Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[69]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[69]/C
                         clock pessimism              0.265    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X19Y45         FDSE (Setup_fdse_C_S)       -0.631    12.240    partA_i/OLED_ip_0/inst/Example/current_state_reg[69]
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.580ns (21.658%)  route 5.715ns (78.342%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.150     9.837 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.508    10.345    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_1
    SLICE_X19Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y45         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[84]/C
                         clock pessimism              0.265    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X19Y45         FDSE (Setup_fdse_C_S)       -0.631    12.240    partA_i/OLED_ip_0/inst/Example/current_state_reg[84]
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 1.864ns (23.595%)  route 6.036ns (76.405%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.755     3.049    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X18Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518     3.567 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[53]/Q
                         net (fo=22, routed)          1.238     4.805    partA_i/OLED_ip_0/inst/Example/current_state[53]
    SLICE_X7Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.929 f  partA_i/OLED_ip_0/inst/Example/current_state[21]_i_12/O
                         net (fo=3, routed)           0.661     5.590    partA_i/OLED_ip_0/inst/Example/current_state[21]_i_12_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     5.714 f  partA_i/OLED_ip_0/inst/Example/current_state[10]_i_11/O
                         net (fo=2, routed)           0.926     6.640    partA_i/OLED_ip_0/inst/Example/current_state[10]_i_11_n_0
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.150     6.790 r  partA_i/OLED_ip_0/inst/Example/temp_spi_data[5]_i_3/O
                         net (fo=3, routed)           0.630     7.420    partA_i/OLED_ip_0/inst/Example/temp_spi_data[5]_i_3_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.348     7.768 f  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_9/O
                         net (fo=22, routed)          1.066     8.834    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_9_n_0
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.148     8.982 f  partA_i/OLED_ip_0/inst/Example/current_state[65]_i_2/O
                         net (fo=26, routed)          0.872     9.853    partA_i/OLED_ip_0/inst/Example/current_state[65]_i_2_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.328    10.181 r  partA_i/OLED_ip_0/inst/Example/current_state[4]_i_2/O
                         net (fo=1, routed)           0.643    10.825    partA_i/OLED_ip_0/inst/Example/current_state[4]_i_2_n_0
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.949 r  partA_i/OLED_ip_0/inst/Example/current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    10.949    partA_i/OLED_ip_0/inst/Example/current_state[4]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X15Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[4]/C
                         clock pessimism              0.229    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.031    12.866    partA_i/OLED_ip_0/inst/Example/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.580ns (21.661%)  route 5.714ns (78.339%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.150     9.837 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.507    10.344    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_1
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                         clock pessimism              0.290    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X19Y43         FDSE (Setup_fdse_C_S)       -0.631    12.265    partA_i/OLED_ip_0/inst/Example/current_state_reg[64]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[70]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.580ns (21.661%)  route 5.714ns (78.339%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.756     3.050    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDSE (Prop_fdse_C_Q)         0.456     3.506 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[64]/Q
                         net (fo=17, routed)          1.128     4.634    partA_i/OLED_ip_0/inst/Example/current_state[64]
    SLICE_X19Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13/O
                         net (fo=2, routed)           0.312     5.098    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_13_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.326     5.424 r  partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5/O
                         net (fo=5, routed)           0.679     6.103    partA_i/OLED_ip_0/inst/Example/current_screen[1][2][7]_i_5_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7/O
                         net (fo=2, routed)           0.621     6.848    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_7_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3/O
                         net (fo=2, routed)           0.706     7.678    partA_i/OLED_ip_0/inst/Example/current_state[13]_i_3_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_4/O
                         net (fo=1, routed)           0.482     8.284    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[36]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[88]_i_1/O
                         net (fo=59, routed)          1.279     9.687    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state_reg[16]
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.150     9.837 r  partA_i/OLED_ip_0/inst/Example/DELAY_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.507    10.344    partA_i/OLED_ip_0/inst/Example/DELAY_COMP_n_1
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[70]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        1.580    12.760    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X19Y43         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[70]/C
                         clock pessimism              0.290    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X19Y43         FDSE (Setup_fdse_C_S)       -0.631    12.265    partA_i/OLED_ip_0/inst/Example/current_state_reg[70]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  1.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.470%)  route 0.162ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.659     0.995    partA_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y101        FDRE                                         r  partA_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  partA_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.162     1.298    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][26]
    SLICE_X31Y98         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.845     1.211    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y98         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.066     1.242    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.558     0.894    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.090    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X32Y95         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.825     1.191    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.206%)  route 0.255ns (57.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.556     0.892    pclk
    SLICE_X49Y50         FDRE                                         r  cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  cur_state_reg[1]/Q
                         net (fo=21, routed)          0.255     1.287    cur_state[1]
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.332 r  next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.332    next_state[2]_i_1_n_3
    SLICE_X47Y49         FDRE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.830     1.196    pclk
    SLICE_X47Y49         FDRE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.572     0.908    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.145     1.194    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y87         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.840     1.206    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.034%)  route 0.240ns (62.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.641     0.977    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y100        FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/Q
                         net (fo=1, routed)           0.240     1.358    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X32Y95         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.825     1.191    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.265    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.829%)  route 0.187ns (50.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.659     0.995    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y101        FDSE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDSE (Prop_fdse_C_Q)         0.141     1.136 f  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=9, routed)           0.187     1.323    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]_rep__1
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.368 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.368    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_rep_i_1__0_n_0
    SLICE_X29Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.845     1.211    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.656     0.992    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.188     1.321    partA_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  partA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.885     1.251    partA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  partA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.216    partA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.559     0.895    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y99         FDSE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDSE (Prop_fdse_C_Q)         0.141     1.036 r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[14]/Q
                         net (fo=1, routed)           0.054     1.090    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[17]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.135 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[14].GPIO_DBus_i[14]_i_1/O
                         net (fo=1, routed)           0.000     1.135    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[14]_0
    SLICE_X34Y99         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.826     1.192    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.029    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.554     0.890    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y86         FDSE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[27]/Q
                         net (fo=1, routed)           0.054     1.085    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[27].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.130    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[27]_0
    SLICE_X34Y86         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.820     1.186    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y86         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121     1.024    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.641     0.977    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y102        FDSE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDSE (Prop_fdse_C_Q)         0.141     1.118 r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[6]/Q
                         net (fo=1, routed)           0.054     1.172    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[25]
    SLICE_X34Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.217 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[6].GPIO_DBus_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.217    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[6]_0
    SLICE_X34Y102        FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1452, routed)        0.912     1.278    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y102        FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.121     1.111    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK



