#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Oct 29 22:59:37 2016
# Process ID: 3944
# Log file: E:/Xilinx/Artix-7/Workspace/project_key/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace/project_key\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace/project_key/project_key.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 674.625 ; gain = 76.430
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_key/project_key.runs/impl_1/Key_Jitter.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_key/project_key.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 key_jitter.bit" -file key_jitter.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile key_jitter.bit
ERROR: [Bitstream 40-47] File key_jitter.bit does not exist.
ERROR: [Bitstream 40-46] File key_jitter.bit cannot be opened for input.
ERROR: [Vivado 12-3540] Could not load bitfile key_jitter.bit.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 Key_Jitter.bit" -file Key_Jitter.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile Key_Jitter.bit
ERROR: [Bitstream 40-47] File Key_Jitter.bit does not exist.
ERROR: [Bitstream 40-46] File Key_Jitter.bit cannot be opened for input.
ERROR: [Vivado 12-3540] Could not load bitfile Key_Jitter.bit.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
pwd
E:/Xilinx/Artix-7/Workspace/project_key
cd project_key.runs/impl_1
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 Key_Jitter.bit" -file Key_Jitter.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile Key_Jitter.bit
Writing file ./Key_Jitter.mcs
===================================
Configuration Memory information
===================================
Format             MCS
Size               64M
Start Address      0x00000000
End Address        0x03FFFFFF

Addr1       Addr2       Date                    File(s)
00000000    0021728B    Oct 29 22:56:17 2016    Key_Jitter.bit
write_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 737.813 ; gain = 61.582
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
