{
  "module_name": "ivpu_accel.h",
  "hash_id": "23fdcbe8f0fb27e61a18b75ff5eaf018663b0fea1567b5306d568c9cece7bdb5",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/ivpu_accel.h",
  "human_readable_source": " \n \n\n#ifndef __UAPI_IVPU_DRM_H__\n#define __UAPI_IVPU_DRM_H__\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n#define DRM_IVPU_DRIVER_MAJOR 1\n#define DRM_IVPU_DRIVER_MINOR 0\n\n#define DRM_IVPU_GET_PARAM\t\t  0x00\n#define DRM_IVPU_SET_PARAM\t\t  0x01\n#define DRM_IVPU_BO_CREATE\t\t  0x02\n#define DRM_IVPU_BO_INFO\t\t  0x03\n#define DRM_IVPU_SUBMIT\t\t\t  0x05\n#define DRM_IVPU_BO_WAIT\t\t  0x06\n\n#define DRM_IOCTL_IVPU_GET_PARAM                                               \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_IVPU_GET_PARAM, struct drm_ivpu_param)\n\n#define DRM_IOCTL_IVPU_SET_PARAM                                               \\\n\tDRM_IOW(DRM_COMMAND_BASE + DRM_IVPU_SET_PARAM, struct drm_ivpu_param)\n\n#define DRM_IOCTL_IVPU_BO_CREATE                                               \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_IVPU_BO_CREATE, struct drm_ivpu_bo_create)\n\n#define DRM_IOCTL_IVPU_BO_INFO                                                 \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_IVPU_BO_INFO, struct drm_ivpu_bo_info)\n\n#define DRM_IOCTL_IVPU_SUBMIT                                                  \\\n\tDRM_IOW(DRM_COMMAND_BASE + DRM_IVPU_SUBMIT, struct drm_ivpu_submit)\n\n#define DRM_IOCTL_IVPU_BO_WAIT                                                 \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_IVPU_BO_WAIT, struct drm_ivpu_bo_wait)\n\n \n\n#define DRM_IVPU_PARAM_DEVICE_ID\t    0\n#define DRM_IVPU_PARAM_DEVICE_REVISION\t    1\n#define DRM_IVPU_PARAM_PLATFORM_TYPE\t    2\n#define DRM_IVPU_PARAM_CORE_CLOCK_RATE\t    3\n#define DRM_IVPU_PARAM_NUM_CONTEXTS\t    4\n#define DRM_IVPU_PARAM_CONTEXT_BASE_ADDRESS 5\n#define DRM_IVPU_PARAM_CONTEXT_PRIORITY\t    6\n#define DRM_IVPU_PARAM_CONTEXT_ID\t    7\n#define DRM_IVPU_PARAM_FW_API_VERSION\t    8\n#define DRM_IVPU_PARAM_ENGINE_HEARTBEAT\t    9\n#define DRM_IVPU_PARAM_UNIQUE_INFERENCE_ID  10\n#define DRM_IVPU_PARAM_TILE_CONFIG\t    11\n#define DRM_IVPU_PARAM_SKU\t\t    12\n#define DRM_IVPU_PARAM_CAPABILITIES\t    13\n\n#define DRM_IVPU_PLATFORM_TYPE_SILICON\t    0\n\n#define DRM_IVPU_CONTEXT_PRIORITY_IDLE\t    0\n#define DRM_IVPU_CONTEXT_PRIORITY_NORMAL    1\n#define DRM_IVPU_CONTEXT_PRIORITY_FOCUS\t    2\n#define DRM_IVPU_CONTEXT_PRIORITY_REALTIME  3\n\n#define DRM_IVPU_CAP_METRIC_STREAMER\t    1\n#define DRM_IVPU_CAP_DMA_MEMORY_RANGE       2\n\n \nstruct drm_ivpu_param {\n\t \n\t__u32 param;\n\n\t \n\t__u32 index;\n\n\t \n\t__u64 value;\n};\n\n#define DRM_IVPU_BO_SHAVE_MEM  0x00000001\n#define DRM_IVPU_BO_HIGH_MEM   DRM_IVPU_BO_SHAVE_MEM\n#define DRM_IVPU_BO_MAPPABLE   0x00000002\n#define DRM_IVPU_BO_DMA_MEM    0x00000004\n\n#define DRM_IVPU_BO_CACHED     0x00000000\n#define DRM_IVPU_BO_UNCACHED   0x00010000\n#define DRM_IVPU_BO_WC\t       0x00020000\n#define DRM_IVPU_BO_CACHE_MASK 0x00030000\n\n#define DRM_IVPU_BO_FLAGS \\\n\t(DRM_IVPU_BO_HIGH_MEM | \\\n\t DRM_IVPU_BO_MAPPABLE | \\\n\t DRM_IVPU_BO_DMA_MEM | \\\n\t DRM_IVPU_BO_CACHE_MASK)\n\n \nstruct drm_ivpu_bo_create {\n\t \n\t__u64 size;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 handle;\n\n\t \n\t__u64 vpu_addr;\n};\n\n \nstruct drm_ivpu_bo_info {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u64 vpu_addr;\n\n\t \n\t__u64 mmap_offset;\n\n\t \n\t__u64 size;\n};\n\n \n#define DRM_IVPU_ENGINE_COMPUTE 0\n#define DRM_IVPU_ENGINE_COPY    1\n\n \nstruct drm_ivpu_submit {\n\t \n\t__u64 buffers_ptr;\n\n\t \n\t__u32 buffer_count;\n\n\t \n\t__u32 engine;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 commands_offset;\n};\n\n \n#define DRM_IVPU_JOB_STATUS_SUCCESS 0\n\n \nstruct drm_ivpu_bo_wait {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 flags;\n\n\t \n\t__s64 timeout_ns;\n\n\t \n\t__u32 job_status;\n\n\t \n\t__u32 pad;\n};\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}