

Implementation tool: Xilinx Vivado v.2020.1
Project:             my_hardware_accelerator
Solution:            my_hardware_accelerator
Device target:       xc7z020-clg484-1
Report date:         Thu Nov 05 10:43:17 +0100 2020

#=== Post-Implementation Resource usage ===
SLICE:           45
LUT:             75
FF:             173
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.252
CP achieved post-implementation:    4.830
Timing met
