# DAY-6-COMPLETED-CONCEPTS

✅ Timed FSM (FSM with internal counter)
✅ Multi-cycle state control
✅ Counter + FSM interaction (control & datapath)
✅ Resetting counters for clean state timing
✅ Real hardware timing behavior
