Fitter report for DDR2_control
Wed Feb 28 23:46:42 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. I/O Assignment Warnings
 23. altmemphy Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Feb 28 23:46:42 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; DDR2_control                                    ;
; Top-level Entity Name              ; DDR2_control                                    ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 5,409 / 22,320 ( 24 % )                         ;
;     Total combinational functions  ; 4,671 / 22,320 ( 21 % )                         ;
;     Dedicated logic registers      ; 3,192 / 22,320 ( 14 % )                         ;
; Total registers                    ; 3298                                            ;
; Total pins                         ; 46 / 154 ( 30 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 26,592 / 608,256 ( 4 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   3.0%      ;
;     Processor 4            ;   2.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf                                                                                                                                                                                                                       ; OE               ;                       ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+--------------+----------------+--------------+------------+-----------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value   ; Ignored Source ;
+--------------+----------------+--------------+------------+-----------------+----------------+
; I/O Standard ; DDR2_control   ;              ; mem_addr   ; SSTL-18 CLASS I ; QSF Assignment ;
; I/O Standard ; DDR2_control   ;              ; mem_ba     ; SSTL-18 CLASS I ; QSF Assignment ;
; I/O Standard ; DDR2_control   ;              ; mem_dm     ; SSTL-18 CLASS I ; QSF Assignment ;
; I/O Standard ; DDR2_control   ;              ; mem_dq     ; SSTL-18 CLASS I ; QSF Assignment ;
; I/O Standard ; DDR2_control   ;              ; mem_dqs    ; SSTL-18 CLASS I ; QSF Assignment ;
+--------------+----------------+--------------+------------+-----------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8268 )  ; 0.00 % ( 0 / 8268 )        ; 0.00 % ( 0 / 8268 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8268 )  ; 0.00 % ( 0 / 8268 )        ; 0.00 % ( 0 / 8268 )      ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.28 % ( 17 / 6034 ) ; 0.28 % ( 17 / 6034 )       ; 0.00 % ( 0 / 6034 )      ;
;     -- Achieved     ; 0.28 % ( 17 / 6034 ) ; 0.28 % ( 17 / 6034 )       ; 0.00 % ( 0 / 6034 )      ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8034 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 209 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 25 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.20 % ( 66 / 32950 )  ; 0.20 % ( 66 / 32950 ) ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 110 )     ; 0.00 % ( 0 / 110 )    ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 110 )     ; 0.00 % ( 0 / 110 )    ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 744 )     ; 0.00 % ( 0 / 744 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 687 )     ; 0.00 % ( 0 / 687 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 687 )     ; 0.00 % ( 0 / 687 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 44 )      ; 0.00 % ( 0 / 44 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Git_FPGA/DDR2/output_files/DDR2_control.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,409 / 22,320 ( 24 % )    ;
;     -- Combinational with no register       ; 2217                       ;
;     -- Register only                        ; 738                        ;
;     -- Combinational with a register        ; 2454                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2630                       ;
;     -- 3 input functions                    ; 1139                       ;
;     -- <=2 input functions                  ; 902                        ;
;     -- Register only                        ; 738                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4132                       ;
;     -- arithmetic mode                      ; 539                        ;
;                                             ;                            ;
; Total registers*                            ; 3,298 / 23,018 ( 14 % )    ;
;     -- Dedicated logic registers            ; 3,192 / 22,320 ( 14 % )    ;
;     -- I/O registers                        ; 106 / 698 ( 15 % )         ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 490 / 1,395 ( 35 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 46 / 154 ( 30 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 12 / 66 ( 18 % )           ;
; Total block memory bits                     ; 26,592 / 608,256 ( 4 % )   ;
; Total block memory implementation bits      ; 110,592 / 608,256 ( 18 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global signals                              ; 20                         ;
;     -- Global clocks                        ; 20 / 20 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5.8% / 5.7% / 6.0%         ;
; Peak interconnect usage (total/H/V)         ; 18.2% / 18.1% / 18.5%      ;
; Maximum fan-out                             ; 2643                       ;
; Highest non-global fan-out                  ; 185                        ;
; Total fan-out                               ; 27394                      ;
; Average fan-out                             ; 3.17                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 5261 / 22320 ( 24 % ) ; 143 / 22320 ( < 1 % ) ; 5 / 22320 ( < 1 % )            ;
;     -- Combinational with no register        ; 2156                  ; 56                    ; 5                              ;
;     -- Register only                         ; 717                   ; 21                    ; 0                              ;
;     -- Combinational with a register         ; 2388                  ; 66                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 2578                  ; 52                    ; 0                              ;
;     -- 3 input functions                     ; 1101                  ; 36                    ; 2                              ;
;     -- <=2 input functions                   ; 865                   ; 34                    ; 3                              ;
;     -- Register only                         ; 717                   ; 21                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 4013                  ; 114                   ; 5                              ;
;     -- arithmetic mode                       ; 531                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 3211                  ; 87                    ; 0                              ;
;     -- Dedicated logic registers             ; 3105 / 22320 ( 14 % ) ; 87 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 212                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 478 / 1395 ( 34 % )   ; 14 / 1395 ( 1 % )     ; 1 / 1395 ( < 1 % )             ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 46                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 26592                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 110592                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 12 / 66 ( 18 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 13 / 24 ( 54 % )      ; 0 / 24 ( 0 % )        ; 7 / 24 ( 29 % )                ;
; Double Data Rate I/O output circuitry        ; 43 / 220 ( 19 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 18 / 220 ( 8 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3345                  ; 128                   ; 9                              ;
;     -- Registered Input Connections          ; 3126                  ; 95                    ; 0                              ;
;     -- Output Connections                    ; 262                   ; 66                    ; 3154                           ;
;     -- Registered Output Connections         ; 13                    ; 66                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 27111                 ; 754                   ; 3190                           ;
;     -- Registered Connections                ; 13862                 ; 503                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 250                   ; 194                   ; 3163                           ;
;     -- sld_hub:auto_hub                      ; 194                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3163                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 23                    ; 43                    ; 9                              ;
;     -- Output Ports                          ; 34                    ; 60                    ; 10                             ;
;     -- Bidir Ports                           ; 20                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 27                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 44                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ext_clk   ; E15   ; 6        ; 53           ; 17           ; 0            ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ext_rst_n ; E16   ; 6        ; 53           ; 17           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led          ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[0]  ; R11   ; 4        ; 34           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[10] ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[11] ; R4    ; 3        ; 5            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[12] ; T4    ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[1]  ; R14   ; 4        ; 49           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[2]  ; N11   ; 4        ; 43           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[3]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[4]  ; T12   ; 4        ; 36           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[5]  ; P16   ; 5        ; 53           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[6]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[7]  ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[8]  ; R12   ; 4        ; 36           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[9]  ; J16   ; 5        ; 53           ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[0]    ; P9    ; 4        ; 38           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[1]    ; R13   ; 4        ; 40           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cas_n    ; N12   ; 4        ; 47           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cke[0]   ; T10   ; 4        ; 34           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cs_n[0]  ; R10   ; 4        ; 34           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[0]    ; P3    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[1]    ; N14   ; 5        ; 53           ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_odt[0]   ; T11   ; 4        ; 36           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ras_n    ; P14   ; 4        ; 49           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_we_n     ; T13   ; 4        ; 40           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_clk[0]   ; T14   ; 4        ; 45           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                             ;
; mem_clk_n[0] ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                             ;
; mem_dq[0]    ; R6    ; 3        ; 14           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]  ;
; mem_dq[10]   ; R16   ; 5        ; 53           ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10] ;
; mem_dq[11]   ; L16   ; 5        ; 53           ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11] ;
; mem_dq[12]   ; L13   ; 5        ; 53           ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12] ;
; mem_dq[13]   ; P15   ; 5        ; 53           ; 6            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13] ;
; mem_dq[14]   ; J14   ; 5        ; 53           ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14] ;
; mem_dq[15]   ; N16   ; 5        ; 53           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15] ;
; mem_dq[1]    ; L7    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]  ;
; mem_dq[2]    ; N5    ; 3        ; 5            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]  ;
; mem_dq[3]    ; M6    ; 3        ; 7            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]  ;
; mem_dq[4]    ; R7    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]  ;
; mem_dq[5]    ; R5    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]  ;
; mem_dq[6]    ; L8    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]  ;
; mem_dq[7]    ; N6    ; 3        ; 5            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]  ;
; mem_dq[8]    ; N15   ; 5        ; 53           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]  ;
; mem_dq[9]    ; K16   ; 5        ; 53           ; 12           ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]  ;
; mem_dqs[0]   ; M7    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]   ;
; mem_dqs[1]   ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE          ; Use as regular IO        ; mem_addr[9]             ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7           ; Use as regular IO        ; led                     ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 16 / 25 ( 64 % ) ; 1.8V          ; 0.9V         ;
; 4        ; 15 / 20 ( 75 % ) ; 1.8V          ; 0.9V         ;
; 5        ; 12 / 18 ( 67 % ) ; 1.8V          ; 0.9V         ;
; 6        ; 3 / 13 ( 23 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 24 ( 4 % )   ; 1.8V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                           ;
+----------+------------+----------+-----------------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; led                                                       ; output ; 1.8 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; ext_clk                                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; ext_rst_n                                                 ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; mem_dq[14]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; mem_addr[9]                                               ; output ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; mem_dqs[1]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; mem_dq[9]                                                 ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; mem_dq[1]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; mem_dq[6]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; mem_dq[12]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; VREFB5N0                                                  ;        ;                 ; 0.9V    ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; mem_dq[11]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; mem_dq[3]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; mem_dqs[0]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; mem_dq[2]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; mem_dq[7]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; mem_addr[2]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; mem_cas_n                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; mem_dm[1]                                                 ; output ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; mem_dq[8]                                                 ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; mem_dq[15]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; mem_dm[0]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; VREFB3N0                                                  ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; mem_addr[6]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; mem_ba[0]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; VREFB4N0                                                  ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; mem_ras_n                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; mem_dq[13]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; mem_addr[5]                                               ; output ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; mem_addr[11]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; mem_dq[5]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; mem_dq[0]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; mem_dq[4]                                                 ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; mem_cs_n[0]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; mem_addr[0]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; mem_addr[8]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; mem_ba[1]                                                 ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; mem_addr[1]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; mem_dq[10]                                                ; bidir  ; SSTL-18 Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; mem_addr[12]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; mem_addr[7]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; mem_addr[3]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; mem_addr[10]                                              ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; mem_cke[0]                                                ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; mem_odt[0]                                                ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; mem_addr[4]                                               ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; mem_we_n                                                  ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; mem_clk[0]                                                ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; mem_clk_n[0]                                              ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|pll1 ; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1                                                ; u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1                                                                                                                                                                                                     ;
; PLL mode                      ; Normal                                                                                                           ; Normal                                                                                                                                                                                                                                                                                                                                                                     ;
; Compensate clock              ; clock0                                                                                                           ; clock1                                                                                                                                                                                                                                                                                                                                                                     ;
; Compensated input/output pins ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; Switchover type               ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; Input frequency 0             ; 25.0 MHz                                                                                                         ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                  ;
; Input frequency 1             ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; Nominal PFD frequency         ; 25.0 MHz                                                                                                         ; 7.7 MHz                                                                                                                                                                                                                                                                                                                                                                    ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                        ; 1169.2 MHz                                                                                                                                                                                                                                                                                                                                                                 ;
; VCO post scale K counter      ; 2                                                                                                                ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; VCO frequency control         ; Auto                                                                                                             ; Manual Phase                                                                                                                                                                                                                                                                                                                                                               ;
; VCO phase shift step          ; 208 ps                                                                                                           ; 106 ps                                                                                                                                                                                                                                                                                                                                                                     ;
; VCO multiply                  ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; VCO divide                    ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; Freq min lock                 ; 12.5 MHz                                                                                                         ; 70.2 MHz                                                                                                                                                                                                                                                                                                                                                                   ;
; Freq max lock                 ; 27.09 MHz                                                                                                        ; 111.22 MHz                                                                                                                                                                                                                                                                                                                                                                 ;
; M VCO Tap                     ; 0                                                                                                                ; 6                                                                                                                                                                                                                                                                                                                                                                          ;
; M Initial                     ; 1                                                                                                                ; 2                                                                                                                                                                                                                                                                                                                                                                          ;
; M value                       ; 24                                                                                                               ; 152                                                                                                                                                                                                                                                                                                                                                                        ;
; N value                       ; 1                                                                                                                ; 13                                                                                                                                                                                                                                                                                                                                                                         ;
; Charge pump current           ; setting 1                                                                                                        ; setting 1                                                                                                                                                                                                                                                                                                                                                                  ;
; Loop filter resistance        ; setting 24                                                                                                       ; setting 16                                                                                                                                                                                                                                                                                                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                                        ; setting 0                                                                                                                                                                                                                                                                                                                                                                  ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                               ; 340 kHz to 540 kHz                                                                                                                                                                                                                                                                                                                                                         ;
; Bandwidth type                ; Medium                                                                                                           ; Medium                                                                                                                                                                                                                                                                                                                                                                     ;
; Real time reconfigurable      ; Off                                                                                                              ; On                                                                                                                                                                                                                                                                                                                                                                         ;
; Scan chain MIF file           ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                                              ; Off                                                                                                                                                                                                                                                                                                                                                                        ;
; PLL location                  ; PLL_2                                                                                                            ; PLL_1                                                                                                                                                                                                                                                                                                                                                                      ;
; Inclk0 signal                 ; ext_clk                                                                                                          ; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                               ;
; Inclk1 signal                 ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                    ; Global Clock                                                                                                                                                                                                                                                                                                                                                               ;
; Inclk1 signal type            ; --                                                                                                               ; --                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                 ; clock0       ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                      ;
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                 ; clock4       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[4]                                                                                                      ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] ; clock0       ; 76   ; 91  ; 83.52 MHz        ; 0 (0 ps)       ; 3.21 (106 ps)    ; 50/50      ; C1      ; 14            ; 7/7 Even   ; --            ; 2       ; 6       ; u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] ; clock1       ; 152  ; 91  ; 167.03 MHz       ; 0 (0 ps)       ; 6.43 (106 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] ; clock2       ; 152  ; 91  ; 167.03 MHz       ; -90 (-1497 ps) ; 6.43 (106 ps)    ; 50/50      ; C4      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] ; clock3       ; 152  ; 91  ; 167.03 MHz       ; 0 (0 ps)       ; 6.43 (106 ps)    ; 50/50      ; C3      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] ; clock4       ; 152  ; 91  ; 167.03 MHz       ; 0 (0 ps)       ; 6.43 (106 ps)    ; 50/50      ; C2      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; led          ; Missing drive strength and slew rate ;
; mem_ba[0]    ; Missing drive strength and slew rate ;
; mem_ba[1]    ; Missing drive strength and slew rate ;
; mem_addr[0]  ; Missing drive strength and slew rate ;
; mem_addr[1]  ; Missing drive strength and slew rate ;
; mem_addr[2]  ; Missing drive strength and slew rate ;
; mem_addr[3]  ; Missing drive strength and slew rate ;
; mem_addr[4]  ; Missing drive strength and slew rate ;
; mem_addr[5]  ; Missing drive strength and slew rate ;
; mem_addr[6]  ; Missing drive strength and slew rate ;
; mem_addr[7]  ; Missing drive strength and slew rate ;
; mem_addr[8]  ; Missing drive strength and slew rate ;
; mem_addr[9]  ; Missing drive strength and slew rate ;
; mem_addr[10] ; Missing drive strength and slew rate ;
; mem_addr[11] ; Missing drive strength and slew rate ;
; mem_addr[12] ; Missing drive strength and slew rate ;
; mem_cke[0]   ; Missing drive strength and slew rate ;
; mem_cs_n[0]  ; Missing drive strength and slew rate ;
; mem_ras_n    ; Missing drive strength and slew rate ;
; mem_cas_n    ; Missing drive strength and slew rate ;
; mem_we_n     ; Missing drive strength and slew rate ;
; mem_dm[0]    ; Missing drive strength and slew rate ;
; mem_dm[1]    ; Missing drive strength and slew rate ;
; mem_odt[0]   ; Missing drive strength and slew rate ;
; mem_clk[0]   ; Missing drive strength and slew rate ;
; mem_clk_n[0] ; Missing drive strength and slew rate ;
; mem_dq[0]    ; Missing drive strength and slew rate ;
; mem_dq[1]    ; Missing drive strength and slew rate ;
; mem_dq[2]    ; Missing drive strength and slew rate ;
; mem_dq[3]    ; Missing drive strength and slew rate ;
; mem_dq[4]    ; Missing drive strength and slew rate ;
; mem_dq[5]    ; Missing drive strength and slew rate ;
; mem_dq[6]    ; Missing drive strength and slew rate ;
; mem_dq[7]    ; Missing drive strength and slew rate ;
; mem_dq[8]    ; Missing drive strength and slew rate ;
; mem_dq[9]    ; Missing drive strength and slew rate ;
; mem_dq[10]   ; Missing drive strength and slew rate ;
; mem_dq[11]   ; Missing drive strength and slew rate ;
; mem_dq[12]   ; Missing drive strength and slew rate ;
; mem_dq[13]   ; Missing drive strength and slew rate ;
; mem_dq[14]   ; Missing drive strength and slew rate ;
; mem_dq[15]   ; Missing drive strength and slew rate ;
; mem_dqs[0]   ; Missing drive strength and slew rate ;
; mem_dqs[1]   ; Missing drive strength and slew rate ;
; ext_clk      ; Incomplete set of assignments        ;
; ext_rst_n    ; Incomplete set of assignments        ;
+--------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-----------------+------------------+-----------------------------------+---------------------+-------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                 ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; I/O Standard    ; Current Strength ; Output Termination                ; Input DQS Frequency ; Max DQS Frequency ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-----------------+------------------+-----------------------------------+---------------------+-------------------+------------------------------------+---------------------+
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 0          ; 16         ; 29         ;               ;          ;          ;                 ;                  ;                                   ; 167.0 MHz           ;                   ;                                    ;                     ;
;      mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                      ; DQS   ; Bidir     ; M7           ; 11         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; R6           ; 14         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; L7           ; 16         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; N5           ; 5          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; M6           ; 7          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; R7           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; R5           ; 14         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; L8           ; 18         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; N6           ; 5          ; 0          ; 0          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Output    ; P3           ; 1          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;      mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                      ; DQS   ; Bidir     ; K15          ; 53         ; 13         ; 7          ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; N15          ; 53         ; 9          ; 14         ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; K16          ; 53         ; 12         ; 0          ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                 ; DQ    ; Bidir     ; R16          ; 53         ; 8          ; 21         ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                 ; DQ    ; Bidir     ; L16          ; 53         ; 11         ; 7          ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                 ; DQ    ; Bidir     ; L13          ; 53         ; 10         ; 14         ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                 ; DQ    ; Bidir     ; P15          ; 53         ; 6          ; 14         ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                 ; DQ    ; Bidir     ; J14          ; 53         ; 15         ; 7          ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                 ; DQ    ; Bidir     ; N16          ; 53         ; 9          ; 21         ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
;           mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Output    ; N14          ; 53         ; 6          ; 21         ; x9            ; Right    ; 5        ; SSTL-18 Class I ; 8mA              ; Series 50 Ohm without Calibration ; 167.0 MHz           ; 125.0 MHz         ;                                    ; 0                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-----------------+------------------+-----------------------------------+---------------------+-------------------+------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |DDR2_control                                                                                                                           ; 5409 (1)    ; 3192 (0)                  ; 106 (106)     ; 26592       ; 12   ; 0            ; 0       ; 0         ; 46   ; 0            ; 2217 (1)     ; 738 (0)           ; 2454 (0)         ; |DDR2_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; DDR2_control                                ; work         ;
;    |data_source:u4_data_source|                                                                                                         ; 208 (74)    ; 153 (56)                  ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (17)      ; 7 (0)             ; 147 (57)         ; |DDR2_control|data_source:u4_data_source                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; data_source                                 ; work         ;
;       |onchipram_for_ddr:onchipram_for_ddr_inst|                                                                                        ; 134 (0)     ; 97 (0)                    ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 7 (0)             ; 90 (0)           ; |DDR2_control|data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; onchipram_for_ddr                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 134 (0)     ; 97 (0)                    ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 7 (0)             ; 90 (0)           ; |DDR2_control|data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;             |altsyncram_cah1:auto_generated|                                                                                            ; 134 (0)     ; 97 (0)                    ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 7 (0)             ; 90 (0)           ; |DDR2_control|data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_cah1                             ; work         ;
;                |altsyncram_un72:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_un72                             ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 134 (114)   ; 97 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (26)      ; 7 (7)             ; 90 (81)          ; |DDR2_control|data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                                                                                                              ; sld_mod_ram_rom                             ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |DDR2_control|data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                                                                                                           ; sld_rom_sr                                  ; work         ;
;    |ddr2_controller:u3_ddr2_controller_inst|                                                                                            ; 5029 (0)    ; 2923 (0)                  ; 0 (0)         ; 10208       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2106 (0)     ; 709 (0)           ; 2214 (0)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ddr2_controller                             ; work         ;
;       |ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|                                                              ; 5029 (0)    ; 2923 (0)                  ; 0 (0)         ; 10208       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2106 (0)     ; 709 (0)           ; 2214 (0)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; ddr2_controller_controller_phy              ; work         ;
;          |ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|                                 ; 2716 (0)    ; 1495 (0)                  ; 0 (0)         ; 9632        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1214 (0)     ; 320 (0)           ; 1182 (0)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                                                                   ; ddr2_controller_alt_mem_ddrx_controller_top ; work         ;
;             |alt_mem_ddrx_controller_st_top:controller_inst|                                                                            ; 2715 (0)    ; 1495 (0)                  ; 0 (0)         ; 9632        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1213 (0)     ; 320 (0)           ; 1182 (0)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top              ; work         ;
;                |alt_mem_ddrx_controller:controller_inst|                                                                                ; 2715 (1)    ; 1495 (1)                  ; 0 (0)         ; 9632        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1213 (0)     ; 320 (0)           ; 1182 (1)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller                     ; work         ;
;                   |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                       ; 47 (2)      ; 43 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 16 (0)            ; 28 (1)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap                  ; work         ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                     ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                       ; work         ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                     ; 16 (16)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (14)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                       ; work         ;
;                      |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|                                                    ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst                                                                                                                ; alt_mem_ddrx_odt_gen                        ; work         ;
;                         |alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst                                       ; alt_mem_ddrx_ddr2_odt_gen                   ; work         ;
;                      |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                                    ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; alt_mem_ddrx_odt_gen                        ; work         ;
;                         |alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst                                       ; alt_mem_ddrx_ddr2_odt_gen                   ; work         ;
;                   |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                   ; 128 (128)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 71 (71)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                        ; work         ;
;                   |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                               ; 57 (57)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 43 (43)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen                      ; work         ;
;                   |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                   ; 31 (31)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 7 (7)             ; 12 (12)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                        ; work         ;
;                   |alt_mem_ddrx_input_if:input_if_inst|                                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst                                                                                                                                                                                        ; alt_mem_ddrx_input_if                       ; work         ;
;                   |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                             ; 100 (100)   ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 28 (28)           ; 40 (40)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer                     ; work         ;
;                   |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                             ; 465 (79)    ; 253 (31)                  ; 0 (0)         ; 8352        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (48)     ; 7 (1)             ; 246 (30)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path                     ; work         ;
;                      |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                                  ; work         ;
;                            |altsyncram_bpl1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_bpl1:auto_generated                                                   ; altsyncram_bpl1                             ; work         ;
;                      |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                 ; 36 (2)      ; 23 (0)                    ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (2)       ; 1 (0)             ; 22 (0)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                           ; work         ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                                     ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 22 (0)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                                      ; work         ;
;                            |scfifo_i941:auto_generated|                                                                                 ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 22 (0)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated                                              ; scfifo_i941                                 ; work         ;
;                               |a_dpfifo_rk31:dpfifo|                                                                                    ; 34 (23)     ; 23 (12)                   ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 22 (11)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo                         ; a_dpfifo_rk31                               ; work         ;
;                                  |altsyncram_7ah1:FIFOram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_7ah1:FIFOram ; altsyncram_7ah1                             ; work         ;
;                                  |cntr_bo7:usedw_counter|                                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|cntr_bo7:usedw_counter  ; cntr_bo7                                    ; work         ;
;                                  |cntr_unb:rd_ptr_msb|                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|cntr_unb:rd_ptr_msb     ; cntr_unb                                    ; work         ;
;                                  |cntr_vnb:wr_ptr|                                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|cntr_vnb:wr_ptr         ; cntr_vnb                                    ; work         ;
;                      |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                ; 35 (1)      ; 23 (0)                    ; 0 (0)         ; 112         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (1)       ; 1 (0)             ; 22 (0)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                           ; work         ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                                     ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 112         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 22 (0)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                                      ; work         ;
;                            |scfifo_n941:auto_generated|                                                                                 ; 34 (0)      ; 23 (0)                    ; 0 (0)         ; 112         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (0)             ; 22 (0)           ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated                                                                             ; scfifo_n941                                 ; work         ;
;                               |a_dpfifo_0l31:dpfifo|                                                                                    ; 34 (23)     ; 23 (12)                   ; 0 (0)         ; 112         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 22 (11)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo                                                        ; a_dpfifo_0l31                               ; work         ;
;                                  |altsyncram_hah1:FIFOram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 112         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|altsyncram_hah1:FIFOram                                ; altsyncram_hah1                             ; work         ;
;                                  |cntr_bo7:usedw_counter|                                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|cntr_bo7:usedw_counter                                 ; cntr_bo7                                    ; work         ;
;                                  |cntr_unb:rd_ptr_msb|                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|cntr_unb:rd_ptr_msb                                    ; cntr_unb                                    ; work         ;
;                                  |cntr_vnb:wr_ptr|                                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|cntr_vnb:wr_ptr                                        ; cntr_vnb                                    ; work         ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                ; 180 (180)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 4 (4)             ; 92 (92)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                           ; work         ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                      ; 135 (135)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 80 (80)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                           ; work         ;
;                   |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                       ; 534 (534)   ; 445 (445)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 205 (205)         ; 246 (246)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg                  ; work         ;
;                   |alt_mem_ddrx_sideband:sideband_inst|                                                                                 ; 69 (69)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 34 (34)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                       ; work         ;
;                   |alt_mem_ddrx_tbp:tbp_inst|                                                                                           ; 701 (701)   ; 303 (303)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 395 (395)    ; 37 (37)           ; 269 (269)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                            ; work         ;
;                   |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                             ; 634 (3)     ; 260 (3)                   ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 373 (0)      ; 17 (0)            ; 244 (3)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path                     ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                  ; work         ;
;                            |altsyncram_lil1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated            ; altsyncram_lil1                             ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                  ; work         ;
;                            |altsyncram_vll1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; altsyncram_vll1                             ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                  ; work         ;
;                            |altsyncram_vll1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; altsyncram_vll1                             ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                  ; work         ;
;                            |altsyncram_vll1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; altsyncram_vll1                             ; work         ;
;                      |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                           ; 32 (32)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 7 (7)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking                 ; work         ;
;                      |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                           ; 463 (422)   ; 181 (165)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 281 (256)    ; 13 (13)           ; 169 (153)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager                 ; work         ;
;                         |alt_mem_ddrx_list:burstcount_list|                                                                             ; 41 (41)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 16 (16)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                           ; work         ;
;                      |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                  ; 74 (74)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 3 (3)             ; 35 (35)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                           ; work         ;
;                      |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                        ; 63 (63)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 1 (1)             ; 31 (31)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                           ; work         ;
;             |alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst                                                                                                                                                                                                                                                                 ; alt_mem_ddrx_mm_st_converter                ; work         ;
;          |ddr2_controller_phy:ddr2_controller_phy_inst|                                                                                 ; 2322 (0)    ; 1428 (0)                  ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 892 (0)      ; 389 (0)           ; 1041 (0)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                   ; ddr2_controller_phy                         ; work         ;
;             |ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|                                                      ; 2322 (0)    ; 1428 (0)                  ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 892 (0)      ; 389 (0)           ; 1041 (0)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                              ; ddr2_controller_phy_alt_mem_phy             ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|                                                         ; 192 (4)     ; 189 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 86 (2)            ; 103 (2)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc                                                                                                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_addr_cmd    ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct|                                                              ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct|                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                                                                                                                       ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                        ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                            ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct|                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                                                                                                                       ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                        ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                            ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 4 (4)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                                                                                                                       ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                        ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                            ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct|                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct|                                                                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 2 (2)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                                                                                                                            ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                             ; altddio_out                                 ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                 ; ddio_out_akd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 3 (3)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                                                                                                                            ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                             ; altddio_out                                 ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                 ; ddio_out_akd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct                                                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                    ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                                                                                                                          ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin                                                                                                                                           ; altddio_out                                 ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                               ; ddio_out_akd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                                                              ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                         ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                             ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|                                                        ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 2 (2)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct                                                                                                                                                                  ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin                                                                                                                                   ; altddio_out                                 ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                       ; ddio_out_akd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct                                                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                    ; ddio_out_nhd                                ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_ac:we_n_struct|                                                                      ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 5 (5)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:we_n_struct                                                                                                                                                                                ; ddr2_controller_phy_alt_mem_phy_ac          ; work         ;
;                      |altddio_out:half_rate.addr_pin|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                 ; altddio_out                                 ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                     ; ddio_out_nhd                                ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_clk_reset:clk|                                                                          ; 64 (32)     ; 55 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (1)        ; 25 (14)           ; 30 (17)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                ; ddr2_controller_phy_alt_mem_phy_clk_reset   ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                     ; altddio_bidir                               ; work         ;
;                      |ddio_bidir_ref:auto_generated|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated                                                                                                                                                                       ; ddio_bidir_ref                              ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                     ; altddio_bidir                               ; work         ;
;                      |ddio_bidir_n5h:auto_generated|                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated                                                                                                                                                                       ; ddio_bidir_n5h                              ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_pll:pll|                                                                             ; 17 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 8 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll                                                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_pll         ; work         ;
;                      |altpll:altpll_component|                                                                                          ; 17 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 8 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component                                                                                                                                                                                ; altpll                                      ; work         ;
;                         |altpll_28l3:auto_generated|                                                                                    ; 17 (10)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (6)        ; 1 (1)             ; 8 (4)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated                                                                                                                                                     ; altpll_28l3                                 ; work         ;
;                            |altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2|                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2                                                                                                        ; altpll_dyn_phase_le_4ho                     ; work         ;
;                            |altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4|                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4                                                                                                        ; altpll_dyn_phase_le_5ho                     ; work         ;
;                            |altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5                                                                                                        ; altpll_dyn_phase_le_6ho                     ; work         ;
;                            |cntr_22e:phasestep_counter|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_22e:phasestep_counter                                                                                                                          ; cntr_22e                                    ; work         ;
;                            |cntr_8ge:pll_internal_phasestep|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_8ge:pll_internal_phasestep                                                                                                                     ; cntr_8ge                                    ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                                                                                                                      ; ddr2_controller_phy_alt_mem_phy_reset_pipe  ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                    ; ddr2_controller_phy_alt_mem_phy_reset_pipe  ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe                                                                                                                                                                                        ; ddr2_controller_phy_alt_mem_phy_reset_pipe  ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                                                                                                                              ; ddr2_controller_phy_alt_mem_phy_reset_pipe  ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                     ; ddr2_controller_phy_alt_mem_phy_reset_pipe  ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_reset_pipe:write_clk_pipe|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:write_clk_pipe                                                                                                                                                                                      ; ddr2_controller_phy_alt_mem_phy_reset_pipe  ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_dp_io:dpio|                                                                             ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 109 (61)          ; 3 (3)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                   ; ddr2_controller_phy_alt_mem_phy_dp_io       ; work         ;
;                   |altddio_in:dqs_group[0].dq[0].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[1].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[2].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[3].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[4].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[5].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[6].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[0].dq[7].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[0].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[1].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[2].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[3].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[4].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[5].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[6].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                   |altddio_in:dqs_group[1].dq[7].dqi|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                 ; altddio_in                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                      ; ddio_in_9gd                                 ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_mimic:mmc|                                                                              ; 32 (32)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 20 (20)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                    ; ddr2_controller_phy_alt_mem_phy_mimic       ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                                   ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 17 (17)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                         ; ddr2_controller_phy_alt_mem_phy_rdata_valid ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                      |altsyncram_doi1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_doi1:auto_generated                                                                                                                                                                          ; altsyncram_doi1                             ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_read_dp:rdp|                                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp                                                                                                                                                                                                                                                  ; ddr2_controller_phy_alt_mem_phy_read_dp     ; work         ;
;                   |altsyncram:half_rate_ram_gen.altsyncram_component|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component                                                                                                                                                                                                ; altsyncram                                  ; work         ;
;                      |altsyncram_gdh1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_gdh1:auto_generated                                                                                                                                                                 ; altsyncram_gdh1                             ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                                ; 1667 (0)    ; 800 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 864 (0)      ; 50 (0)            ; 753 (0)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                      ; ddr2_controller_phy_alt_mem_phy_seq_wrapper ; work         ;
;                   |ddr2_controller_phy_alt_mem_phy_seq:seq_inst|                                                                        ; 1667 (69)   ; 800 (54)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 864 (15)     ; 50 (7)            ; 753 (44)         ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                         ; ddr2_controller_phy_alt_mem_phy_seq         ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_admin:admin|                                                                      ; 380 (380)   ; 101 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (277)    ; 0 (0)             ; 103 (103)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin                                                                                                                                             ; ddr2_controller_phy_alt_mem_phy_admin       ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|                                                                        ; 225 (225)   ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 11 (11)           ; 143 (143)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_ctrl        ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|                                                                        ; 892 (892)   ; 437 (437)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 450 (450)    ; 27 (27)           ; 415 (415)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_dgrb        ; work         ;
;                      |ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|                                                                        ; 122 (122)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 5 (5)             ; 66 (66)          ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_dgwb        ; work         ;
;                |ddr2_controller_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|                                                         ; 227 (227)   ; 226 (226)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 114 (114)         ; 112 (112)        ; |DDR2_control|ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp                                                                                                                                                                                                                               ; ddr2_controller_phy_alt_mem_phy_write_dp    ; work         ;
;    |led_controller:u2_led_controller|                                                                                                   ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |DDR2_control|led_controller:u2_led_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; led_controller                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 143 (1)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 21 (0)            ; 66 (0)           ; |DDR2_control|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 142 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 21 (0)            ; 66 (0)           ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 142 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 21 (0)            ; 66 (0)           ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                       ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 142 (6)     ; 87 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 21 (3)            ; 66 (0)           ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 138 (0)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 18 (0)            ; 66 (0)           ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 138 (100)   ; 82 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (44)      ; 18 (18)           ; 66 (40)          ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                          ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                  ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DDR2_control|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                ; sld_shadow_jsm                              ; altera_sld   ;
;    |sys_ctrl:u1_sys_ctrl|                                                                                                               ; 5 (4)       ; 5 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (2)            ; |DDR2_control|sys_ctrl:u1_sys_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sys_ctrl                                    ; work         ;
;       |pll_control:pll_control_inst|                                                                                                    ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |DDR2_control|sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pll_control                                 ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |DDR2_control|sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altpll                                      ; work         ;
;             |pll_control_altpll:auto_generated|                                                                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DDR2_control|sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; pll_control_altpll                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; led          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; mem_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_addr[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_cke[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_cs_n[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_dm[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_dm[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_odt[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_clk[0]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_clk_n[0] ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; mem_dq[0]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[1]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[2]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[3]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[4]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[5]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[6]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[7]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[8]    ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[9]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[10]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[11]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[12]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[13]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[14]   ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dq[15]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dqs[0]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; mem_dqs[1]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; ext_clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; ext_rst_n    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; mem_clk[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; mem_clk_n[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
; mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
;      - ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
; mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_rst_n                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location               ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0         ; 188     ; Clock                                  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0         ; 23      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y14_N0      ; 15      ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y14_N20     ; 10      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|num[1]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y14_N16     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y23_N28     ; 4       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y23_N30     ; 7       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y23_N26     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y23_N16     ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~12                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y23_N18     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~2                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X9_Y23_N30      ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y22_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y22_N30     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y21_N14     ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; FF_X16_Y14_N25         ; 18      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; FF_X20_Y14_N23         ; 18      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; FF_X16_Y11_N23         ; 20      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; FF_X19_Y12_N29         ; 18      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                        ; FF_X16_Y14_N19         ; 13      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                        ; FF_X20_Y14_N19         ; 13      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                        ; FF_X16_Y11_N5          ; 13      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                        ; FF_X19_Y12_N3          ; 13      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; LCCOMB_X26_Y15_N6      ; 27      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~1                                                                                                                                                                    ; LCCOMB_X28_Y14_N0      ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Equal4~1                                                                                                                                                                      ; LCCOMB_X21_Y10_N18     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Mux4~2                                                                                                                                                                        ; LCCOMB_X26_Y14_N2      ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~8                                                                                                                                     ; LCCOMB_X28_Y12_N30     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~2                                                                                                                                                            ; LCCOMB_X27_Y12_N2      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always132~0                                                                                                                                                                   ; LCCOMB_X27_Y12_N24     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0                                                                                                                              ; LCCOMB_X26_Y15_N30     ; 12      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0                                                                                                                             ; LCCOMB_X24_Y14_N24     ; 12      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~16                                                                                                                             ; LCCOMB_X25_Y14_N30     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~16                                                                                                                            ; LCCOMB_X24_Y14_N28     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LCCOMB_X25_Y18_N26     ; 18      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|_~7                ; LCCOMB_X27_Y18_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|_~8                ; LCCOMB_X26_Y18_N2      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|pulse_ram_output~2 ; LCCOMB_X26_Y18_N12     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LCCOMB_X23_Y25_N26     ; 15      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|_~11                                              ; LCCOMB_X21_Y25_N24     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|_~13                                              ; LCCOMB_X23_Y25_N6      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|pulse_ram_output~2                                ; LCCOMB_X21_Y25_N0      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][1]~84                                                                                              ; LCCOMB_X25_Y22_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~60                                                                                              ; LCCOMB_X26_Y22_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][0]~65                                                                                              ; LCCOMB_X26_Y22_N30     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~70                                                                                              ; LCCOMB_X25_Y24_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][1]~75                                                                                              ; LCCOMB_X25_Y24_N22     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~79                                                                                              ; LCCOMB_X25_Y22_N10     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]~80                                                                                               ; LCCOMB_X24_Y25_N22     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][2]~19                                                                                               ; LCCOMB_X24_Y25_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~81                                                                                               ; LCCOMB_X24_Y26_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~82                                                                                               ; LCCOMB_X23_Y24_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]~32                                                                                               ; LCCOMB_X23_Y23_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][2]~37                                                                                               ; LCCOMB_X23_Y23_N26     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][0]~83                                                                                               ; LCCOMB_X23_Y23_N20     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~46                                                                                               ; LCCOMB_X23_Y23_N10     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][3]~51                                                                                               ; LCCOMB_X26_Y22_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~3                                                                                            ; LCCOMB_X26_Y24_N0      ; 20      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]~35                                                                                                     ; LCCOMB_X29_Y24_N0      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][1]~105                                                                                                   ; LCCOMB_X27_Y22_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~106                                                                                                   ; LCCOMB_X27_Y22_N2      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][3]~107                                                                                                   ; LCCOMB_X27_Y23_N26     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~95                                                                                                    ; LCCOMB_X30_Y23_N30     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][3]~96                                                                                                     ; LCCOMB_X29_Y24_N18     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][3]~97                                                                                                     ; LCCOMB_X28_Y22_N20     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][3]~98                                                                                                     ; LCCOMB_X28_Y23_N20     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][0]~99                                                                                                     ; LCCOMB_X29_Y23_N26     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][1]~100                                                                                                    ; LCCOMB_X29_Y23_N12     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~101                                                                                                    ; LCCOMB_X27_Y23_N10     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][0]~102                                                                                                    ; LCCOMB_X27_Y23_N4      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][2]~103                                                                                                    ; LCCOMB_X27_Y23_N6      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]~104                                                                                                    ; LCCOMB_X27_Y23_N16     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~40                                                                                                         ; LCCOMB_X31_Y23_N22     ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~63                                                                                                         ; LCCOMB_X31_Y23_N26     ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~68                                                                                                         ; LCCOMB_X27_Y22_N6      ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~73                                                                                                         ; LCCOMB_X28_Y23_N14     ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~75                                                                                                         ; LCCOMB_X27_Y23_N20     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~76                                                                                                         ; LCCOMB_X31_Y23_N4      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~14                                                                                                                                                             ; LCCOMB_X21_Y22_N24     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                                                      ; FF_X29_Y22_N9          ; 5       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete~1                                                                                                                                                        ; LCCOMB_X27_Y24_N22     ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                                               ; LCCOMB_X40_Y24_N30     ; 14      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~1                                                                                                                                  ; LCCOMB_X40_Y24_N18     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; LCCOMB_X24_Y10_N22     ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~37                                                                                                                                 ; LCCOMB_X29_Y13_N30     ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~21                                                                                                                             ; LCCOMB_X26_Y10_N30     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LCCOMB_X24_Y10_N16     ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~5                                                                                                                                                                                ; LCCOMB_X12_Y14_N24     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~3                                                                                                                                                                                ; LCCOMB_X15_Y15_N0      ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~3                                                                                                                                                                                ; LCCOMB_X15_Y10_N16     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~3                                                                                                                                                                                ; LCCOMB_X15_Y12_N16     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                                                          ; FF_X17_Y14_N17         ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[1]                                                                                                                                                                          ; FF_X17_Y13_N23         ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[2]                                                                                                                                                                          ; FF_X18_Y10_N5          ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[3]                                                                                                                                                                          ; FF_X18_Y16_N13         ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~12                                                                                                                                                                          ; LCCOMB_X12_Y14_N2      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~53                                                                                                                                                                          ; LCCOMB_X17_Y15_N26     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~40                                                                                                                                                                          ; LCCOMB_X16_Y11_N30     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]~27                                                                                                                                                                          ; LCCOMB_X19_Y12_N6      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; LCCOMB_X21_Y14_N16     ; 45      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LCCOMB_X21_Y14_N22     ; 51      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; LCCOMB_X21_Y14_N20     ; 51      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LCCOMB_X21_Y14_N18     ; 51      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]~33                                                                                                                                                                          ; LCCOMB_X12_Y13_N8      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~87                                                                                                                                                                          ; LCCOMB_X14_Y15_N24     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]~69                                                                                                                                                                          ; LCCOMB_X14_Y10_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]~51                                                                                                                                                                          ; LCCOMB_X15_Y16_N8      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~12                                                                                                    ; LCCOMB_X26_Y20_N18     ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~2                                                                                                             ; LCCOMB_X35_Y20_N8      ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                                                             ; LCCOMB_X29_Y17_N20     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~2                                                                                                             ; LCCOMB_X35_Y20_N20     ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                                                             ; LCCOMB_X29_Y17_N10     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~2                                                                                                             ; LCCOMB_X35_Y20_N0      ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                                                             ; LCCOMB_X29_Y17_N30     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                                                             ; LCCOMB_X35_Y20_N28     ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                                                             ; LCCOMB_X29_Y17_N8      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~2                                                                                                              ; LCCOMB_X35_Y20_N4      ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                                                              ; LCCOMB_X29_Y17_N18     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~2                                                                                                              ; LCCOMB_X36_Y22_N18     ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                                                              ; LCCOMB_X29_Y17_N12     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~2                                                                                                              ; LCCOMB_X36_Y22_N30     ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~3                                                                                                              ; LCCOMB_X29_Y17_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~2                                                                                                              ; LCCOMB_X36_Y22_N2      ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~3                                                                                                              ; LCCOMB_X29_Y17_N0      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~10                                                                                             ; LCCOMB_X37_Y14_N0      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]~123                                                                                         ; LCCOMB_X34_Y18_N10     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]~98                                                                                          ; LCCOMB_X32_Y16_N4      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]~60                                                                                          ; LCCOMB_X30_Y18_N4      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]~73                                                                                          ; LCCOMB_X32_Y19_N0      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~2                                                                                        ; LCCOMB_X29_Y17_N6      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]~3                                                                                        ; LCCOMB_X30_Y19_N24     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][1]~1                                                                                        ; LCCOMB_X30_Y18_N6      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][1]~0                                                                                        ; LCCOMB_X31_Y18_N16     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~5                                                                                               ; LCCOMB_X28_Y14_N8      ; 31      ; Clock enable, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~4                                                                                                                  ; LCCOMB_X26_Y20_N30     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][0]~9                                                                                                                  ; LCCOMB_X27_Y20_N24     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][2]~14                                                                                                                 ; LCCOMB_X27_Y20_N22     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][0]~19                                                                                                                 ; LCCOMB_X27_Y21_N8      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]~23                                                                                                                 ; LCCOMB_X27_Y21_N14     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]~27                                                                                                                 ; LCCOMB_X28_Y21_N14     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~31                                                                                                                 ; LCCOMB_X28_Y20_N20     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[2]~13                                                                                                             ; LCCOMB_X28_Y20_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]~2                                                                                                                        ; LCCOMB_X30_Y26_N10     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][1]~8                                                                                                                        ; LCCOMB_X32_Y26_N8      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][0]~11                                                                                                                       ; LCCOMB_X31_Y26_N18     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][1]~16                                                                                                                       ; LCCOMB_X32_Y27_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~21                                                                                                                       ; LCCOMB_X32_Y27_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~33                                                                                                                       ; LCCOMB_X30_Y26_N22     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~15                                                                                                                           ; LCCOMB_X30_Y27_N12     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~23                                                                                                                           ; LCCOMB_X31_Y27_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                         ; FF_X29_Y14_N5          ; 33      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                                                 ; LCCOMB_X15_Y17_N24     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                     ; FF_X24_Y33_N25         ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|comb~0                                                                                                                                                                                                                                    ; LCCOMB_X30_Y1_N8       ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|_~0                                                                                                                                            ; LCCOMB_X21_Y4_N4       ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0]                                                                                                                                         ; PLL_1                  ; 2638    ; Clock                                  ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1]                                                                                                                                         ; PLL_1                  ; 26      ; Clock                                  ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2]                                                                                                                                         ; PLL_1                  ; 219     ; Clock                                  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3]                                                                                                                                         ; PLL_1                  ; 120     ; Clock                                  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4]                                                                                                                                         ; PLL_1                  ; 27      ; Clock                                  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|phasedone_state                                                                                                                                ; FF_X16_Y5_N17          ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~LOCKED                                                                                                                                    ; PLL_1                  ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll_internal_phasestep_reg                                                                                                                     ; FF_X9_Y7_N3            ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]                                                                                                                                                                     ; FF_X43_Y6_N25          ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                   ; FF_X25_Y33_N1          ; 24      ; Async. clear                           ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]                                                                                                                                                                       ; FF_X27_Y1_N17          ; 16      ; Async. clear                           ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                             ; FF_X30_Y1_N5           ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                             ; FF_X30_Y1_N5           ; 17      ; Async. clear                           ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                    ; FF_X30_Y1_N25          ; 52      ; Async. clear                           ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]                                                                                                                                                                     ; FF_X43_Y6_N7           ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                          ; FF_X30_Y1_N9           ; 11      ; Async. clear                           ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                                                                                                                                                    ; LCCOMB_X21_Y4_N10      ; 6       ; Async. clear                           ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                            ; LCCOMB_X8_Y13_N2       ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                ; FF_X25_Y31_N1          ; 13      ; Async. clear                           ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                        ; FF_X37_Y28_N17         ; 2384    ; Async. clear                           ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                        ; FF_X37_Y28_N17         ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                  ; FF_X24_Y33_N9          ; 24      ; Clock                                  ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y8_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y11_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y10_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y6_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y15_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                        ; DDIOOECELL_X53_Y9_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y0_N12   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y0_N12   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y0_N5    ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                         ; DDIOOECELL_X53_Y9_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                         ; DDIOOECELL_X53_Y12_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                                                          ; DDIOOECELL_X53_Y13_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[3]~1                                                                                                                                                                                                                       ; LCCOMB_X30_Y16_N8      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                 ; FF_X38_Y17_N3          ; 14      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|next_wr_addr[4]~0                                                                                                                                                                                                                  ; LCCOMB_X32_Y17_N26     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                               ; FF_X34_Y9_N29          ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                     ; FF_X36_Y8_N19          ; 33      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|Add3~75                                                                                                                                ; LCCOMB_X20_Y19_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                            ; LCCOMB_X20_Y20_N30     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                         ; FF_X24_Y16_N15         ; 12      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                           ; LCCOMB_X23_Y20_N8      ; 39      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|refresh_count[8]~12                                                                                                                    ; LCCOMB_X24_Y11_N2      ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                             ; FF_X25_Y11_N1          ; 38      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_admin:admin|stage_counter[13]~5                                                                                                                    ; LCCOMB_X20_Y19_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|Equal0~2                                                                                                                                 ; LCCOMB_X34_Y7_N26      ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                               ; LCCOMB_X36_Y7_N26      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                               ; LCCOMB_X36_Y7_N28      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                             ; LCCOMB_X32_Y7_N20      ; 10      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                      ; FF_X34_Y6_N13          ; 23      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state~35                                                                                                                                 ; LCCOMB_X34_Y6_N28      ; 26      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|state~38                                                                                                                                 ; LCCOMB_X35_Y8_N10      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[3]~17                                                                                                                    ; LCCOMB_X36_Y8_N28      ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                                                    ; FF_X34_Y9_N3           ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear~1                                                                                                                  ; LCCOMB_X34_Y9_N22      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[2]~11                                                                                                                ; LCCOMB_X30_Y7_N30      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Add11~27                                                                                                                                 ; LCCOMB_X39_Y18_N4      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|Selector70~4                                                                                                                             ; LCCOMB_X40_Y17_N28     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[7]~5                                                                                                                 ; LCCOMB_X41_Y12_N0      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                                                 ; LCCOMB_X39_Y13_N26     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[5]~5                                                                                                          ; LCCOMB_X39_Y17_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                         ; LCCOMB_X37_Y21_N28     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[3]~6                                                                                                                ; LCCOMB_X41_Y19_N6      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[3]~2                                                                                                     ; LCCOMB_X43_Y20_N24     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                   ; FF_X41_Y19_N27         ; 30      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                            ; LCCOMB_X40_Y17_N30     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[5]~0                                                                                                    ; LCCOMB_X44_Y19_N26     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~9                                                                                                        ; LCCOMB_X40_Y20_N16     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                ; FF_X40_Y18_N25         ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                 ; FF_X40_Y18_N3          ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                              ; FF_X43_Y18_N3          ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                                                         ; LCCOMB_X40_Y12_N2      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                                              ; LCCOMB_X37_Y12_N26     ; 34      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~3                                                                                               ; LCCOMB_X32_Y13_N2      ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[6]~12                                                                                                         ; LCCOMB_X34_Y13_N28     ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[6]~13                                                                                                         ; LCCOMB_X34_Y13_N22     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[0]~27                                                                                               ; LCCOMB_X32_Y12_N16     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[0]~28                                                                                               ; LCCOMB_X32_Y13_N28     ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[0]~21                                                                                                 ; LCCOMB_X32_Y12_N0      ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[0]~23                                                                                                 ; LCCOMB_X32_Y13_N20     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[4]~0                                                                                                      ; LCCOMB_X32_Y13_N26     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[2]~1                                                                                                  ; LCCOMB_X31_Y12_N0      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                       ; FF_X34_Y12_N17         ; 21      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[29]~0                                                                                                      ; LCCOMB_X35_Y12_N8      ; 55      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[69]~1                                                                                                      ; LCCOMB_X37_Y15_N0      ; 55      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                              ; FF_X38_Y13_N3          ; 17      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                   ; FF_X37_Y13_N29         ; 185     ; Clock enable, Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_wait_admin                                                                                                              ; FF_X38_Y13_N17         ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~47                                                                                                                        ; LCCOMB_X38_Y13_N10     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]~0                                                                                                                      ; LCCOMB_X40_Y19_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                                                      ; LCCOMB_X39_Y15_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|Selector83~6                                                                                                                             ; LCCOMB_X38_Y11_N14     ; 8       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]~3                                                                                                           ; LCCOMB_X38_Y11_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[3]~7                                                                                                                ; LCCOMB_X36_Y11_N0      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                         ; FF_X36_Y11_N3          ; 20      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                              ; FF_X34_Y11_N31         ; 28      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                                ; FF_X41_Y12_N17         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                                                        ; LCCOMB_X24_Y12_N8      ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_1t_ac_lat_internal                                                                                                                                                      ; FF_X35_Y7_N15          ; 21      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                                                                                                                                                                ; FF_X46_Y1_N17          ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                        ; LCCOMB_X11_Y1_N16      ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[1]                                                                                                                                                                                                        ; LCCOMB_X52_Y13_N24     ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_E15                ; 2       ; Clock                                  ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_E15                ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; ext_rst_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_E16                ; 2       ; Async. clear                           ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                             ; FF_X12_Y20_N7          ; 24      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                                                  ; LCCOMB_X14_Y20_N8      ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                                    ; LCCOMB_X14_Y20_N16     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                  ; LCCOMB_X10_Y21_N16     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                                                     ; LCCOMB_X15_Y20_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                       ; FF_X11_Y23_N19         ; 11      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                                                                                                                     ; LCCOMB_X11_Y20_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                                                                       ; FF_X11_Y23_N1          ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                                                                                                                       ; LCCOMB_X11_Y20_N28     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11                                                                                                                                                                       ; LCCOMB_X14_Y19_N30     ; 5       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12                                                                                                                                                                       ; LCCOMB_X12_Y20_N4      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                                                ; LCCOMB_X10_Y20_N28     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~12                                                                                                                                                               ; LCCOMB_X11_Y19_N0      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                                                          ; LCCOMB_X10_Y19_N28     ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                                                          ; LCCOMB_X10_Y19_N30     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                  ; FF_X12_Y21_N29         ; 15      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                 ; FF_X12_Y20_N19         ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; FF_X11_Y20_N21         ; 28      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                           ; LCCOMB_X12_Y20_N10     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                 ; FF_X11_Y19_N9          ; 23      ; Async. clear, Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y20_N30     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                         ; PLL_2                  ; 24      ; Clock                                  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                                                                                                                                                         ; PLL_2                  ; 3       ; Clock                                  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                                                                                                         ; PLL_2                  ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:u1_sys_ctrl|rst_r2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X50_Y33_N17         ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_ctrl:u1_sys_ctrl|sys_rst_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y3_N1           ; 28      ; Async. clear                           ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sys_ctrl:u1_sys_ctrl|sys_rst_nr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X52_Y33_N25         ; 1       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0    ; 188     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] ; PLL_1             ; 2638    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] ; PLL_1             ; 26      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] ; PLL_1             ; 219     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] ; PLL_1             ; 120     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] ; PLL_1             ; 27      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                           ; FF_X25_Y33_N1     ; 24      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]                               ; FF_X27_Y1_N17     ; 16      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                     ; FF_X30_Y1_N5      ; 17      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                            ; FF_X30_Y1_N25     ; 52      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                  ; FF_X30_Y1_N9      ; 11      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                            ; LCCOMB_X21_Y4_N10 ; 6       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                        ; FF_X25_Y31_N1     ; 13      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                ; FF_X37_Y28_N17    ; 2384    ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                          ; FF_X24_Y33_N9     ; 24      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; ext_clk                                                                                                                                                                                                                                                                                                                                                                      ; PIN_E15           ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ext_rst_n                                                                                                                                                                                                                                                                                                                                                                    ; PIN_E16           ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                 ; PLL_2             ; 24      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                 ; PLL_2             ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sys_ctrl:u1_sys_ctrl|sys_rst_n                                                                                                                                                                                                                                                                                                                                               ; FF_X25_Y3_N1      ; 28      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 64           ; 256          ; 64           ; yes                    ; yes                     ; yes                    ; no                      ; 16384 ; 256                         ; 64                          ; 256                         ; 64                          ; 16384               ; 4    ; None ; M9K_X33_Y21_N0, M9K_X33_Y20_N0, M9K_X33_Y23_N0, M9K_X33_Y22_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_bpl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 65           ; 128          ; 65           ; yes                    ; no                      ; yes                    ; no                      ; 8320  ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2    ; None ; M9K_X33_Y24_N0, M9K_X33_Y26_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_i941:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_7ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176   ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1    ; None ; M9K_X22_Y18_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_n941:auto_generated|a_dpfifo_0l31:dpfifo|altsyncram_hah1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 43           ; 16           ; 43           ; yes                    ; no                      ; yes                    ; yes                     ; 688   ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 1    ; None ; M9K_X22_Y24_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1    ; None ; M9K_X33_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X33_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1    ; None ; M9K_X33_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1    ; None ; M9K_X33_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_doi1:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 2            ; 32           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; 32                          ; 2                           ; 32                          ; 2                           ; 64                  ; 1    ; None ; M9K_X33_Y17_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_gdh1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 8            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 8                           ; 64                          ; 512                 ; 2    ; None ; M9K_X33_Y25_N0, M9K_X33_Y27_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,316 / 71,559 ( 9 % )  ;
; C16 interconnects     ; 39 / 2,597 ( 2 % )      ;
; C4 interconnects      ; 2,936 / 46,848 ( 6 % )  ;
; Direct links          ; 1,238 / 71,559 ( 2 % )  ;
; Global clocks         ; 20 / 20 ( 100 % )       ;
; Local interconnects   ; 3,263 / 24,624 ( 13 % ) ;
; R24 interconnects     ; 77 / 2,496 ( 3 % )      ;
; R4 interconnects      ; 3,569 / 62,424 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.04) ; Number of LABs  (Total = 490) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 58                            ;
; 2                                           ; 22                            ;
; 3                                           ; 17                            ;
; 4                                           ; 10                            ;
; 5                                           ; 8                             ;
; 6                                           ; 15                            ;
; 7                                           ; 11                            ;
; 8                                           ; 19                            ;
; 9                                           ; 14                            ;
; 10                                          ; 9                             ;
; 11                                          ; 8                             ;
; 12                                          ; 14                            ;
; 13                                          ; 18                            ;
; 14                                          ; 31                            ;
; 15                                          ; 58                            ;
; 16                                          ; 178                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.07) ; Number of LABs  (Total = 490) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 378                           ;
; 1 Clock                            ; 428                           ;
; 1 Clock enable                     ; 88                            ;
; 1 Sync. clear                      ; 19                            ;
; 1 Sync. load                       ; 35                            ;
; 2 Async. clears                    ; 10                            ;
; 2 Clock enables                    ; 20                            ;
; 2 Clocks                           ; 35                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.99) ; Number of LABs  (Total = 490) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 16                            ;
; 2                                            ; 43                            ;
; 3                                            ; 12                            ;
; 4                                            ; 16                            ;
; 5                                            ; 3                             ;
; 6                                            ; 12                            ;
; 7                                            ; 3                             ;
; 8                                            ; 11                            ;
; 9                                            ; 4                             ;
; 10                                           ; 12                            ;
; 11                                           ; 7                             ;
; 12                                           ; 11                            ;
; 13                                           ; 7                             ;
; 14                                           ; 10                            ;
; 15                                           ; 13                            ;
; 16                                           ; 17                            ;
; 17                                           ; 21                            ;
; 18                                           ; 17                            ;
; 19                                           ; 21                            ;
; 20                                           ; 21                            ;
; 21                                           ; 31                            ;
; 22                                           ; 23                            ;
; 23                                           ; 22                            ;
; 24                                           ; 31                            ;
; 25                                           ; 21                            ;
; 26                                           ; 8                             ;
; 27                                           ; 13                            ;
; 28                                           ; 13                            ;
; 29                                           ; 12                            ;
; 30                                           ; 14                            ;
; 31                                           ; 11                            ;
; 32                                           ; 13                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.79) ; Number of LABs  (Total = 490) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 81                            ;
; 2                                               ; 57                            ;
; 3                                               ; 40                            ;
; 4                                               ; 58                            ;
; 5                                               ; 25                            ;
; 6                                               ; 36                            ;
; 7                                               ; 29                            ;
; 8                                               ; 21                            ;
; 9                                               ; 39                            ;
; 10                                              ; 26                            ;
; 11                                              ; 26                            ;
; 12                                              ; 19                            ;
; 13                                              ; 6                             ;
; 14                                              ; 8                             ;
; 15                                              ; 8                             ;
; 16                                              ; 9                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.69) ; Number of LABs  (Total = 490) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 44                            ;
; 3                                            ; 41                            ;
; 4                                            ; 21                            ;
; 5                                            ; 26                            ;
; 6                                            ; 13                            ;
; 7                                            ; 26                            ;
; 8                                            ; 18                            ;
; 9                                            ; 25                            ;
; 10                                           ; 17                            ;
; 11                                           ; 18                            ;
; 12                                           ; 22                            ;
; 13                                           ; 15                            ;
; 14                                           ; 22                            ;
; 15                                           ; 29                            ;
; 16                                           ; 27                            ;
; 17                                           ; 21                            ;
; 18                                           ; 14                            ;
; 19                                           ; 10                            ;
; 20                                           ; 15                            ;
; 21                                           ; 16                            ;
; 22                                           ; 12                            ;
; 23                                           ; 6                             ;
; 24                                           ; 11                            ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                                                   ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                                                     ; Memory Interfaces   ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 46           ; 43           ; 46           ; 0            ; 20           ; 50        ; 46           ; 0            ; 50        ; 50        ; 0            ; 44           ; 0            ; 0            ; 2            ; 0            ; 44           ; 2            ; 0            ; 0            ; 0            ; 44           ; 0            ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 45           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 7            ; 4            ; 50           ; 30           ; 0         ; 4            ; 50           ; 0         ; 0         ; 50           ; 6            ; 50           ; 50           ; 48           ; 50           ; 6            ; 48           ; 50           ; 50           ; 50           ; 6            ; 50           ; 50           ; 50           ; 50           ; 50           ; 0         ; 50           ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cke[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cs_n[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ras_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cas_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_we_n            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_odt[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk_n[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[15]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; ext_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ext_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 12.1              ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                   ; Destination Register                                                                                                                                                                           ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a55~portb_datain_reg0 ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a44~portb_datain_reg0 ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a36~portb_datain_reg0 ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a20~portb_datain_reg0 ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.243             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[62] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a62~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a61~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a60~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a59~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a58~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[57] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a57~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a56~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a54~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a50~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a47~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[46] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a46~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a45~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a43~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a42~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[41] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a41~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a40~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a39~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[38] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a38~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a37~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a32~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a25~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a24~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a19~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.226             ;
; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; data_source:u4_data_source|onchipram_for_ddr:onchipram_for_ddr_inst|altsyncram:altsyncram_component|altsyncram_cah1:auto_generated|altsyncram_un72:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.226             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 53 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C8 for design "DDR2_control"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[0] port File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4] port File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 51
Info (15535): Implemented PLL "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" as Cyclone IV E PLL type File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 76, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of -90 degrees (-1497 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (15535): Implemented PLL "sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[0] port File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4] port File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 51
Info (15535): Implemented PLL "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" as Cyclone IV E PLL type File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 76, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of -90 degrees (-1497 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15099): Implementing clock multiplication of 152, clock division of 91, and phase shift of 0 degrees (0 ps) for ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] port File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_28l3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ddr2_controller_example_top.sdc'
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 1
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports "pnf"] File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 1
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 2
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports "test_complete"] File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 2
Warning (332174): Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte[*] could not be matched with a port File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 3
Warning (332049): Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"] File: E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc Line: 3
Warning (332060): Node: ext_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_ddio_out~DFFLO is being clocked by ext_clk
Warning (332060): Node: ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF is being clocked by ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0] (placed in counter C1 of PLL_1) File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1] (placed in counter C0 of PLL_1) File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2] (placed in counter C4 of PLL_1) File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3] (placed in counter C3 of PLL_1) File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4] (placed in counter C2 of PLL_1) File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C1 of PLL_2) File: E:/Git_FPGA/DDR2/db/pll_control_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1219
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1219
Info (176353): Automatically promoted node ext_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1130
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 5097
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sys_ctrl:u1_sys_ctrl|sys_rst_n  File: E:/Git_FPGA/DDR2/sys_ctrl.v Line: 5
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1197
        Info (176357): Destination node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|_~0 File: f:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 5097
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 5097
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe|rdv_pipe_ip_beat2_r File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 4088
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 5097
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1207
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|global_pre_clear  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1200
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|comb~0
Info (176353): Automatically promoted node ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0  File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 1197
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N8 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[0]" is constrained to location PIN R6 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[1]" is constrained to location PIN L7 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X5_Y0_N8 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[2]" is constrained to location PIN N5 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X7_Y0_N8 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[3]" is constrained to location PIN M6 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[4]" is constrained to location PIN R7 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[5]" is constrained to location PIN R5 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[6]" is constrained to location PIN L8 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X5_Y0_N1 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[7]" is constrained to location PIN N6 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X53_Y9_N15 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[8]" is constrained to location PIN N15 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y12_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X53_Y12_N1 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[9]" is constrained to location PIN K16 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y8_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X53_Y8_N22 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[10]" is constrained to location PIN R16 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y11_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X53_Y11_N8 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[11]" is constrained to location PIN L16 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y10_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X53_Y10_N15 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[12]" is constrained to location PIN L13 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y6_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X53_Y6_N15 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[13]" is constrained to location PIN P15 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y15_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X53_Y15_N8 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[14]" is constrained to location PIN J14 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 35
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 36
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y9_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf Line: 34
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X53_Y9_N22 to improve DDIO timing File: E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v Line: 2785
    Info (176467): Node "mem_dq[15]" is constrained to location PIN N16 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 21
    Info (176467): Node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing File: E:/Git_FPGA/DDR2/db/ddio_bidir_n5h.tdf Line: 42
    Info (176467): Node "mem_clk[0]~input" is constrained to location IOIBUF_X45_Y0_N22 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 19
    Info (176467): Node "mem_clk[0]" is constrained to location PIN T14 to improve DDIO timing File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 20 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Output Buffer
Critical Warning (165010): altmemphy pin placement has critical warnings
    Critical Warning (165040): The DQS pin "mem_dqs[0]" has a frequency of 167.0 MHz which is not supported at location PIN M7 File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 24
        Info (165017): Location PIN M7 can support a maximum DQS frequency of 125.0 MHz
    Critical Warning (165040): The DQS pin "mem_dqs[1]" has a frequency of 167.0 MHz which is not supported at location PIN K15 File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 24
        Info (165017): Location PIN K15 can support a maximum DQS frequency of 125.0 MHz
Warning (15055): PLL "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
    Info (15024): Input port INCLK[0] of node "ddr2_controller:u3_ddr2_controller_inst|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1" is driven by sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4]~clkctrl which is OUTCLK output port of Clock control block type node sys_ctrl:u1_sys_ctrl|pll_control:pll_control_inst|altpll:altpll_component|pll_control_altpll:auto_generated|wire_pll1_clk[4]~clkctrl File: E:/Git_FPGA/DDR2/db/altpll_28l3.tdf Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.28 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 0.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mem_clk[0] has a permanently enabled output enable File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 19
    Info (169065): Pin mem_clk_n[0] has a permanently enabled output enable File: E:/Git_FPGA/DDR2/DDR2_control.v Line: 20
Info (144001): Generated suppressed messages file E:/Git_FPGA/DDR2/output_files/DDR2_control.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1531 megabytes
    Info: Processing ended: Wed Feb 28 23:46:44 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Git_FPGA/DDR2/output_files/DDR2_control.fit.smsg.


