# Verilator的简单示例

## 双控开关

```verilog

module top(
  input a,
  input b,
  output f
);
  assign f = a ^ b;
endmodule

```

## 参考链接

https://blog.csdn.net/qq_27148893/article/details/124621380
