GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\fifo_top\rd_fifo.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\gowin_pll\pll_vga.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\amba\apb_mux9.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\amba\..\config.v'("F:\a_loongarch\1C103\1C102\src\hw\amba\apb_mux9.v":1)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\amba\apb_mux9.v'("F:\a_loongarch\1C103\1C102\src\hw\amba\apb_mux9.v":1)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\amba\axi2apb.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\amba\..\config.v'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi2apb.v":10)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\amba\axi2apb.v'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi2apb.v":10)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\amba\..\config.v'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v":1)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v":1)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\config.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\confreg\..\config.v'("F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v":1)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v'("F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v":1)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Game\Game.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\config.v'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":1)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":1)
Undeclared symbol 'ljtag_prrst_src', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":346)
Undeclared symbol 'apb_valid', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":540)
Undeclared symbol 'apb_reset_n', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":542)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\config.v'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":1)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":1)
Undeclared symbol 'busy_player1', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":538)
Undeclared symbol 'busy_player2', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":539)
Undeclared symbol 'RX_Pin_In', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":553)
Undeclared symbol 'RX_En_Sig', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":554)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\godson_rcg_module.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\hpet\..\config.v'("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":1)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v'("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":1)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\io_tools.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\ip_repo\fifo_top\sdram_fifo.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\ip_repo\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\ip_repo\gowin_pll\pll_sdram_sd_card.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\la132_top_pack\la132_top_gowin.vp'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\uart\baudgen.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rfifo.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rx.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tfifo.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\uart\uart_top.v'
Undeclared symbol 'uart_ctrl_reg_wr', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_top.v":61)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v'
Undeclared symbol 'eor_value', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v":53)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\led_alarm.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_ctrl_top.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_init.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read_photo.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_write.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v'
Undeclared symbol 'wr_load', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":131)
WARN  (EX3638) : 'wr_load' is already implicitly declared on line 131("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":188)
Undeclared symbol 'cmos_pclk', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":223)
Undeclared symbol 'ch1_wr_en', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":224)
Undeclared symbol 'ch1_wr_data', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":225)
Undeclared symbol 'sd_photo_rgb1', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":228)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\vga_driver.v'
WARN  (EX3628) : Redeclaration of ANSI port 'vga_en' is not allowed("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\vga_driver.v":105)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_4port_top.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_cmd.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_para.v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_cmd.v":7)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_cmd.v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_cmd.v":7)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_controller.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_ctrl.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_para.v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_ctrl.v":7)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_ctrl.v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_ctrl.v":7)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_data.v'
Analyzing included file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_para.v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_data.v":7)
Back to file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_data.v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_data.v":7)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_para.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\detect_module.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_bps_module.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_control_module.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_ctrl.v'
WARN  (EX3628) : Redeclaration of ANSI port 'pix_data_req' is not allowed("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_ctrl.v":57)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v'
WARN  (EX3792) : Literal value 'd100_000_000 truncated to fit in 25 bits("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":97)
WARN  (EX3792) : Literal value 'd100_000_000 truncated to fit in 25 bits("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":98)
WARN  (EX3792) : Literal value 'd100_000_000 truncated to fit in 25 bits("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":99)
WARN  (EX3792) : Literal value 'd100_000_000 truncated to fit in 25 bits("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":100)
WARN  (EX3628) : Redeclaration of ANSI port 'GAME_OVER' is not allowed("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":731)
Undeclared symbol 'rd_en_energy_1_range', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":920)
Undeclared symbol 'rd_en_energy_green_1_1', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":932)
Undeclared symbol 'rd_en_energy_green_1_2', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":936)
Undeclared symbol 'rd_en_energy_green_1_3', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":940)
Undeclared symbol 'rd_en_energy_green_2_1', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":944)
Undeclared symbol 'rd_en_energy_green_2_2', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":948)
Undeclared symbol 'rd_en_energy_green_2_3', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":952)
Undeclared symbol 'rd_en_energy_green_1_range', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":956)
Undeclared symbol 'rd_en_energy_green_2_range', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":963)
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_rom_pic_jump.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v'
Undeclared symbol 'sd_rd_en', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":66)
Undeclared symbol 'sd_photo_rgb', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":67)
Undeclared symbol 'sd_photo_rgb_1', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":69)
Undeclared symbol 'sdram_rd_en', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":70)
Undeclared symbol 'sdram_addr_out', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":71)
Undeclared symbol 'sdram_addr_out_end', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":72)
Undeclared symbol 'photo_load_cnt', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":73)
Undeclared symbol 'sdram_rst', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":74)
Undeclared symbol 'GAME_OVER', assumed default net type 'wire'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":79)
WARN  (EX3638) : 'sdram_addr_out' is already implicitly declared on line 71("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":101)
WARN  (EX3638) : 'sdram_addr_out_end' is already implicitly declared on line 72("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":102)
WARN  (EX3638) : 'sd_rd_en' is already implicitly declared on line 66("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":103)
WARN  (EX3638) : 'sdram_rd_en' is already implicitly declared on line 70("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":103)
WARN  (EX3638) : 'sd_photo_rgb' is already implicitly declared on line 67("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":104)
WARN  (EX3638) : 'sd_photo_rgb_1' is already implicitly declared on line 69("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":105)
WARN  (EX3638) : 'photo_load_cnt' is already implicitly declared on line 73("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":106)
WARN  (EX3638) : 'sdram_rst' is already implicitly declared on line 74("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":107)
WARN  (EX3638) : 'GAME_OVER' is already implicitly declared on line 79("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":148)
Analyzing Verilog file 'F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'F:\a_loongarch\1C103\1C102\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'GPIO35' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":346)
Compiling module 'godson_mcu_top'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":3)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 30("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":80)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":87)
Compiling module 'Gowin_PLL'("F:\a_loongarch\1C103\1C102\src\hw\ip_repo\gowin_pll\gowin_pll.v":10)
WARN  (EX3073) : Port 'can_high_freq' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX3073) : Port 'apb8_req' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
Compiling module 'godson_mcu_cpu'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":3)
Compiling module 'Flash_128k'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":729)
Compiling module 'blk_mem_gen_0'("F:\a_loongarch\1C103\1C102\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v":10)
Compiling module 'Dram_8k'("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":687)
Compiling module 'blk_mem_gen_1'("F:\a_loongarch\1C103\1C102\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v":10)
Compiling module '**'("F:\a_loongarch\1C103\1C102\src\hw\la132_top_pack\la132_top_gowin.vp":59420)
Compiling module 'axi_slave_mux_cpu'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v":23)
Compiling module 'nb_sync_fifo_mux'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v":1982)
Extracting RAM for identifier 'fifo_ram'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v":2011)
Compiling module 'axi2apb_bridge'("F:\a_loongarch\1C103\1C102\src\hw\amba\axi2apb.v":12)
Compiling module 'apb_mux9'("F:\a_loongarch\1C103\1C102\src\hw\amba\apb_mux9.v":3)
WARN  (EX2565) : Input 'dcc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX2565) : Input 'dcc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX2565) : Input 'dcc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX2565) : Input 'icc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX2565) : Input 'icc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX2565) : Input 'icc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":378)
WARN  (EX2565) : Input 'apb8_datao[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_datao[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
WARN  (EX2565) : Input 'apb8_ack' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v":634)
Compiling module 'GPIO_TOP'("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":1)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
Compiling module 'GPIO_IOBUF'("F:\a_loongarch\1C103\1C102\src\hw\io_tools.v":1)
WARN  (EX1998) : Net 'gpioa_i[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":56)
WARN  (EX1998) : Net 'gpiob_i[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":59)
Compiling module 'HPET_TOP'("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
Compiling module 'CONFREG'("F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v":3)
Compiling module 'one_int_gen'("F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v":97)
Compiling module 'UART_TOP'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_top.v":1)
Compiling module 'BAUDGEN'("F:\a_loongarch\1C103\1C102\src\hw\uart\baudgen.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("F:\a_loongarch\1C103\1C102\src\hw\uart\baudgen.v":50)
Compiling module 'UART_TFIFO(AWIDTH=4)'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tfifo.v":1)
Extracting RAM for identifier 'array_reg'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tfifo.v":16)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tfifo.v":92)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tfifo.v":93)
Compiling module 'UART_RFIFO(AWIDTH=4)'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rfifo.v":1)
Extracting RAM for identifier 'array_reg'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rfifo.v":16)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rfifo.v":64)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rfifo.v":65)
Compiling module 'UART_RX'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rx.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rx.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rx.v":117)
Compiling module 'UART_TX'("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v":112)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v":126)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v":129)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v":142)
Compiling module 'apb_Game'("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":1)
WARN  (EX2420) : Latch inferred for net 'apb_prdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
Compiling module 'Game'("F:\a_loongarch\1C103\1C102\src\hw\Game\Game.v":1)
WARN  (EX3073) : Port 'sdram_init_done' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":145)
WARN  (EX3073) : Port 'x_pos' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":154)
Compiling module 'Video_top'("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":1)
WARN  (EX3073) : Port 'pix_data_req_2' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_rom_pic_jump.v":106)
Compiling module 'vga_rom_pic_jump'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_rom_pic_jump.v":15)
Compiling module 'pll_vga'("F:\a_loongarch\1C103\1C102\src\gowin_pll\pll_vga.v":10)
Compiling module 'vga_ctrl'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_ctrl.v":15)
Compiling module 'vga_pic'("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":15)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":680)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":684)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":688)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":692)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1116)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1119)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1126)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1129)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1136)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1139)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1146)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1149)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1156)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1159)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1167)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1170)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1178)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1181)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1189)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1192)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1200)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1203)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1211)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1214)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1221)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1224)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1237)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1240)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1247)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1250)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1257)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1260)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1267)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1270)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1277)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1280)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1288)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1291)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1299)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1302)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1310)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1313)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1321)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1324)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1332)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1335)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1342)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1345)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":1362)
WARN  (EX1998) : Net 'knife[15]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":139)
WARN  (EX1998) : Net 'banana[15]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":140)
WARN  (EX1998) : Net 'apple[15]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":141)
WARN  (EX1998) : Net 'watermelon[15]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":142)
WARN  (EX1998) : Net 'pineapple[15]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v":143)
WARN  (EX3073) : Port 'clkout5' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":119)
Compiling module 'top_sd_photo_vga'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":28)
Compiling module 'pll_sdram_sd_card'("F:\a_loongarch\1C103\1C102\src\hw\ip_repo\gowin_pll\pll_sdram_sd_card.v":10)
Compiling module 'sd_read_photo'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read_photo.v":8)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read_photo.v":220)
Compiling module 'sd_ctrl_top_v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_ctrl_top.v":22)
Compiling module 'sd_init_v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_init.v":22)
Compiling module 'sd_write_v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_write.v":22)
Compiling module 'sd_read_v'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read.v":22)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 21("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":173)
Compiling module 'sdram_4port_top'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_4port_top.v":8)
WARN  (EX3073) : Port 'Wnum' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":404)
WARN  (EX3073) : Port 'Wnum' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":415)
WARN  (EX3073) : Port 'Rnum' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":432)
WARN  (EX3073) : Port 'Rnum' remains unconnected for this instance("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":443)
Compiling module 'sdram_fifo_ctrl'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":8)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":180)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":199)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":220)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":236)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":252)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":269)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":278)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v":296)
Compiling module 'sdram_fifo'("F:\a_loongarch\1C103\1C102\src\hw\ip_repo\fifo_top\sdram_fifo.v":793)
Compiling module '**'("F:\a_loongarch\1C103\1C102\src\hw\ip_repo\fifo_top\sdram_fifo.v":792)
Compiling module 'rd_fifo'("F:\a_loongarch\1C103\1C102\src\fifo_top\rd_fifo.v":793)
Compiling module '**'("F:\a_loongarch\1C103\1C102\src\fifo_top\rd_fifo.v":792)
Compiling module 'sdram_controller'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_controller.v":8)
Compiling module 'sdram_ctrl'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_ctrl.v":9)
Compiling module 'sdram_cmd'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_cmd.v":9)
Compiling module 'sdram_data'("F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_data.v":9)
WARN  (EX3670) : Actual bit length 21 differs from formal bit length 24 for port 'ch0_min_addr'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":211)
WARN  (EX3670) : Actual bit length 21 differs from formal bit length 24 for port 'ch0_max_addr'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":212)
WARN  (EX3670) : Actual bit length 20 differs from formal bit length 24 for port 'ch1_max_addr'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":222)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 16 for port 'ch1_wr_data'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":225)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 16 for port 'ch1_rd_data'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":228)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 10 for port 'wr_length'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":231)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 10 for port 'rd_length'("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":233)
WARN  (EX1998) : Net 'cmos_pclk' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":223)
WARN  (EX1998) : Net 'ch1_wr_en' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":224)
WARN  (EX1998) : Net 'ch1_wr_data' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":225)
Compiling module 'rx_top'("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v":1)
Compiling module 'detect_module'("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\detect_module.v":1)
Compiling module 'rx_bps_module'("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_bps_module.v":1)
Compiling module 'rx_control_module'("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_control_module.v":1)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 10("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v":141)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 10("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v":142)
WARN  (EX2565) : Input 'sdram_pingpang_en' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":145)
WARN  (EX1998) : Net 's1_awready' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":112)
WARN  (EX1998) : Net 's1_wready' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":118)
WARN  (EX1998) : Net 's1_bid[3]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":119)
WARN  (EX1998) : Net 's1_bresp[1]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":120)
WARN  (EX1998) : Net 's1_bvalid' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":121)
WARN  (EX1998) : Net 's1_arready' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":132)
WARN  (EX1998) : Net 's1_rid[3]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":133)
WARN  (EX1998) : Net 's1_rdata[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":134)
WARN  (EX1998) : Net 's1_rresp[1]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":135)
WARN  (EX1998) : Net 's1_rlast' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":136)
WARN  (EX1998) : Net 's1_rvalid' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":137)
WARN  (EX1998) : Net 'apb1_prdata[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":154)
WARN  (EX1998) : Net 'apb3_prdata[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":170)
WARN  (EX1998) : Net 'apb5_prdata[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":186)
WARN  (EX1998) : Net 'apb6_prdata[31]' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":194)
WARN  (EX1998) : Net 'i2c_int' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":349)
WARN  (EX1998) : Net 'uart0_int' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":351)
WARN  (EX1998) : Net 'flash_int' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":352)
WARN  (EX1998) : Net 'spi_int' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":353)
WARN  (EX1998) : Net 'vpwm_int' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":354)
WARN  (EX1998) : Net 'dma_int' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":355)
WARN  (EX1998) : Net 'kill_flag1' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":508)
WARN  (EX1998) : Net 'kill_flag2' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":509)
WARN  (EX1998) : Net 'kill_flag3' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":510)
WARN  (EX1998) : Net 'kill_flag4' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":511)
WARN  (EX1998) : Net 'RX_Pin_In' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":553)
WARN  (EX1998) : Net 'RX_En_Sig' does not have a driver("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":554)
WARN  (EX2565) : Input 'back' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":597)
Compiling module 'gw_gao'("F:\a_loongarch\1C103\1C102\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Compiling module '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "godson_mcu_top"
WARN  (EX0211) : The output port "sd_photo_rgb_1[15]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[14]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[13]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[12]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[11]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[10]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[9]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[8]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[7]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[6]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[5]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[4]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[3]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[2]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[1]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "sd_photo_rgb_1[0]" of module "top_sd_photo_vga" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v":55)
WARN  (EX0211) : The output port "ov5640_rst_n" of module "godson_mcu_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":31)
WARN  (EX0211) : The output port "ov5640_pwdn" of module "godson_mcu_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":32)
WARN  (EX0211) : The output port "sccb_scl" of module "godson_mcu_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":33)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ov5640_vsync is unused("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":28)
WARN  (CV0016) : Input ov5640_href is unused("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":29)
WARN  (CV0016) : Input ov5640_data is unused("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":30)
WARN  (CV0017) : Inout sccb_sda is unused("F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v":34)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'apb_prdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'apb_prdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v":196)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":82)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v":75)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "nb_sync_fifo_mux" instantiated to "rd_fifo" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v":1955)
WARN  (NL0002) : The module "rx_top" instantiated to "rx" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v":154)
WARN  (NL0002) : The module "detect_module" instantiated to "U1" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v":43)
WARN  (NL0002) : The module "rx_bps_module" instantiated to "U2" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v":53)
WARN  (NL0002) : The module "rx_control_module" instantiated to "U3" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v":70)
WARN  (NL0002) : The module "sd_write_v" instantiated to "u_sd_write" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_ctrl_top.v":112)
WARN  (NL0002) : The module "GPIO_IOBUF" instantiated to "pad_GPIO35" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":93)
WARN  (NL0002) : The module "GPIO_IOBUF" instantiated to "pad_GPIO36" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":94)
WARN  (NL0002) : The module "GPIO_IOBUF" instantiated to "pad_GPIO37" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":95)
WARN  (NL0002) : The module "GPIO_IOBUF" instantiated to "pad_GPIO38" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":96)
WARN  (NL0002) : The module "GPIO_IOBUF" instantiated to "pad_GPIO39" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":97)
WARN  (NL0002) : The module "GPIO_IOBUF" instantiated to "pad_GPIO40" is swept in optimizing("F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v":98)
[95%] Generate netlist file "F:\a_loongarch\1C103\1C102\impl\gwsynthesis\1C102.vg" completed
[100%] Generate report file "F:\a_loongarch\1C103\1C102\impl\gwsynthesis\1C102_syn.rpt.html" completed
GowinSynthesis finish
