Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul  5 09:16:45 2019
| Host         : travis-job-cf99cd83-9885-460e-8999-53a7d9b3b13d running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       4597 |       4411 |     184 |    2 | 3912 |     18 |     31 |            0 |
|   (top)                    |            (top) |       2696 |       2510 |     184 |    2 | 2916 |     18 |     27 |            0 |
|   VexRiscv                 |         VexRiscv |       1904 |       1904 |       0 |    0 |  996 |      0 |      4 |            0 |
|     (VexRiscv)             |         VexRiscv |       1182 |       1182 |       0 |    0 |  900 |      0 |      2 |            0 |
|     IBusCachedPlugin_cache | InstructionCache |        723 |        723 |       0 |    0 |   96 |      0 |      2 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


