{
    "1": {
        "name": "conv5_Pipeline_F2_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "166",
        "instructions": "63",
        "total_instructions": "63",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "conv5_Pipeline_L2_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "155",
        "instructions": "111",
        "total_instructions": "111",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "3": {
        "name": "conv5_Pipeline_VITIS_LOOP_85_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "85",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "4": {
        "name": "conv5_Pipeline_M2",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "163",
        "instructions": "344",
        "total_instructions": "344",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "5": {
        "name": "conv5_Pipeline_L1_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "69",
        "instructions": "111",
        "total_instructions": "111",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "6": {
        "name": "conv5_Pipeline_VITIS_LOOP_172_7",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "172",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "conv5",
        "file": "conv5.cpp",
        "fileloc": "30",
        "instructions": "2684",
        "total_instructions": "15910",
        "calls": "5 10 3 7 9 2 1 6 8 4",
        "basicblocks": "7",
        "loads": {
            "L": "1018"
        },
        "stores": {
            "L": "515"
        },
        "loops": {
            "L": "2"
        }
    },
    "7": {
        "name": "conv5_Pipeline_C1_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "64",
        "instructions": "4898",
        "total_instructions": "4898",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "8": {
        "name": "conv5_Pipeline_C2_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "64",
        "instructions": "4898",
        "total_instructions": "4898",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "9": {
        "name": "conv5_Pipeline_M1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "76",
        "instructions": "344",
        "total_instructions": "344",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "10": {
        "name": "conv5_Pipeline_F1_1",
        "file": "AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "79",
        "instructions": "63",
        "total_instructions": "63",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    }
}
