{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744581907050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744581907062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:05:06 2025 " "Processing started: Sun Apr 13 15:05:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744581907062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581907062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581907062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744581909447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744581909447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/soft_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/soft_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor " "Found entity 1: soft_processor" {  } { { "soft_processor/synthesis/soft_processor.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581923966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581923966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soft_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581923989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581923989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soft_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_irq_mapper " "Found entity 1: soft_processor_irq_mapper" {  } { { "soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0 " "Found entity 1: soft_processor_mm_interconnect_0" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soft_processor_mm_interconnect_0_avalon_st_adapter" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soft_processor_mm_interconnect_0_rsp_mux_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924087 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_rsp_mux " "Found entity 1: soft_processor_mm_interconnect_0_rsp_mux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_rsp_demux " "Found entity 1: soft_processor_mm_interconnect_0_rsp_demux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soft_processor_mm_interconnect_0_cmd_mux_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_mux " "Found entity 1: soft_processor_mm_interconnect_0_cmd_mux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soft_processor_mm_interconnect_0_cmd_demux_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_cmd_demux " "Found entity 1: soft_processor_mm_interconnect_0_cmd_demux" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_003_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_003_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924187 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router_003 " "Found entity 2: soft_processor_mm_interconnect_0_router_003" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_002_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924205 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router_002 " "Found entity 2: soft_processor_mm_interconnect_0_router_002" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_001_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924219 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router_001 " "Found entity 2: soft_processor_mm_interconnect_0_router_001" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soft_processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soft_processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soft_processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_mm_interconnect_0_router_default_decode " "Found entity 1: soft_processor_mm_interconnect_0_router_default_decode" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924235 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_mm_interconnect_0_router " "Found entity 2: soft_processor_mm_interconnect_0_router" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soft_processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soft_processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_timer " "Found entity 1: soft_processor_timer" {  } { { "soft_processor/synthesis/submodules/soft_processor_timer.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_spi_0 " "Found entity 1: soft_processor_spi_0" {  } { { "soft_processor/synthesis/submodules/soft_processor_spi_0.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor " "Found entity 1: soft_processor_processor" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_register_bank_a_module " "Found entity 1: soft_processor_processor_cpu_register_bank_a_module" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_processor_cpu_register_bank_b_module " "Found entity 2: soft_processor_processor_cpu_register_bank_b_module" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "3 soft_processor_processor_cpu_nios2_oci_debug " "Found entity 3: soft_processor_processor_cpu_nios2_oci_debug" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "4 soft_processor_processor_cpu_nios2_oci_break " "Found entity 4: soft_processor_processor_cpu_nios2_oci_break" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "5 soft_processor_processor_cpu_nios2_oci_xbrk " "Found entity 5: soft_processor_processor_cpu_nios2_oci_xbrk" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "6 soft_processor_processor_cpu_nios2_oci_dbrk " "Found entity 6: soft_processor_processor_cpu_nios2_oci_dbrk" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "7 soft_processor_processor_cpu_nios2_oci_itrace " "Found entity 7: soft_processor_processor_cpu_nios2_oci_itrace" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "8 soft_processor_processor_cpu_nios2_oci_td_mode " "Found entity 8: soft_processor_processor_cpu_nios2_oci_td_mode" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "9 soft_processor_processor_cpu_nios2_oci_dtrace " "Found entity 9: soft_processor_processor_cpu_nios2_oci_dtrace" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "10 soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "11 soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "12 soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "13 soft_processor_processor_cpu_nios2_oci_fifo " "Found entity 13: soft_processor_processor_cpu_nios2_oci_fifo" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "14 soft_processor_processor_cpu_nios2_oci_pib " "Found entity 14: soft_processor_processor_cpu_nios2_oci_pib" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "15 soft_processor_processor_cpu_nios2_oci_im " "Found entity 15: soft_processor_processor_cpu_nios2_oci_im" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "16 soft_processor_processor_cpu_nios2_performance_monitors " "Found entity 16: soft_processor_processor_cpu_nios2_performance_monitors" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "17 soft_processor_processor_cpu_nios2_avalon_reg " "Found entity 17: soft_processor_processor_cpu_nios2_avalon_reg" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "18 soft_processor_processor_cpu_ociram_sp_ram_module " "Found entity 18: soft_processor_processor_cpu_ociram_sp_ram_module" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "19 soft_processor_processor_cpu_nios2_ocimem " "Found entity 19: soft_processor_processor_cpu_nios2_ocimem" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "20 soft_processor_processor_cpu_nios2_oci " "Found entity 20: soft_processor_processor_cpu_nios2_oci" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""} { "Info" "ISGN_ENTITY_NAME" "21 soft_processor_processor_cpu " "Found entity 21: soft_processor_processor_cpu" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_debug_slave_sysclk " "Found entity 1: soft_processor_processor_cpu_debug_slave_sysclk" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_debug_slave_tck " "Found entity 1: soft_processor_processor_cpu_debug_slave_tck" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_debug_slave_wrapper " "Found entity 1: soft_processor_processor_cpu_debug_slave_wrapper" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_processor_cpu_test_bench " "Found entity 1: soft_processor_processor_cpu_test_bench" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_pio " "Found entity 1: soft_processor_pio" {  } { { "soft_processor/synthesis/submodules/soft_processor_pio.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_processor/synthesis/submodules/soft_processor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_memory " "Found entity 1: soft_processor_memory" {  } { { "soft_processor/synthesis/submodules/soft_processor_memory.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_processor_jtag_uart_sim_scfifo_w " "Found entity 1: soft_processor_jtag_uart_sim_scfifo_w" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924645 ""} { "Info" "ISGN_ENTITY_NAME" "2 soft_processor_jtag_uart_scfifo_w " "Found entity 2: soft_processor_jtag_uart_scfifo_w" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924645 ""} { "Info" "ISGN_ENTITY_NAME" "3 soft_processor_jtag_uart_sim_scfifo_r " "Found entity 3: soft_processor_jtag_uart_sim_scfifo_r" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924645 ""} { "Info" "ISGN_ENTITY_NAME" "4 soft_processor_jtag_uart_scfifo_r " "Found entity 4: soft_processor_jtag_uart_scfifo_r" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924645 ""} { "Info" "ISGN_ENTITY_NAME" "5 soft_processor_jtag_uart " "Found entity 5: soft_processor_jtag_uart" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx.sv(15) " "Verilog HDL Declaration information at uart_rx.sv(15): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_rx.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744581924653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siggen.sv 1 1 " "Found 1 design units, including 1 entities, in source file siggen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 siggen " "Found entity 1: siggen" {  } { { "SigGen.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/SigGen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqgen " "Found entity 1: freqgen" {  } { { "freqgen.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/freqgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/decode7.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/decode2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581924790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581924790 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soft_processor_spi_0.v(402) " "Verilog HDL or VHDL warning at soft_processor_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "soft_processor/synthesis/submodules/soft_processor_spi_0.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1744581924816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744581925183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 main.sv(117) " "Verilog HDL assignment warning at main.sv(117): truncated value with size 32 to match size of target (26)" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744581925187 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.sv(120) " "Verilog HDL assignment warning at main.sv(120): truncated value with size 32 to match size of target (2)" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744581925188 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rs main.sv(16) " "Output port \"lcd_rs\" at main.sv(16) has no driver" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744581925189 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rst main.sv(17) " "Output port \"lcd_rst\" at main.sv(17) has no driver" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744581925189 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor soft_processor:u0 " "Elaborating entity \"soft_processor\" for hierarchy \"soft_processor:u0\"" {  } { { "main.sv" "u0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581925248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_jtag_uart soft_processor:u0\|soft_processor_jtag_uart:jtag_uart " "Elaborating entity \"soft_processor_jtag_uart\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\"" {  } { { "soft_processor/synthesis/soft_processor.v" "jtag_uart" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581925297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_jtag_uart_scfifo_w soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w " "Elaborating entity \"soft_processor_jtag_uart_scfifo_w\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "the_soft_processor_jtag_uart_scfifo_w" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581925342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "wfifo" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581925799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581925815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581925816 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581925816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581925946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581925946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581925954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581926035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581926035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581926046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581926124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581926124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581926146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581926263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581926263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581926286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581926421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581926421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581926442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581926566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581926566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_w:the_soft_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581926585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_jtag_uart_scfifo_r soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_r:the_soft_processor_jtag_uart_scfifo_r " "Elaborating entity \"soft_processor_jtag_uart_scfifo_r\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|soft_processor_jtag_uart_scfifo_r:the_soft_processor_jtag_uart_scfifo_r\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "the_soft_processor_jtag_uart_scfifo_r" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581926678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "soft_processor_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581927440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581927499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581927499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581927499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581927499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581927499 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581927499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581928523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soft_processor:u0\|soft_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:soft_processor_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581928836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_memory soft_processor:u0\|soft_processor_memory:memory " "Elaborating entity \"soft_processor_memory\" for hierarchy \"soft_processor:u0\|soft_processor_memory:memory\"" {  } { { "soft_processor/synthesis/soft_processor.v" "memory" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581928961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_memory.v" "the_altsyncram" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581929261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_memory.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581929288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soft_processor_memory.hex " "Parameter \"init_file\" = \"soft_processor_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581929288 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_memory.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581929288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ran1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ran1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ran1 " "Found entity 1: altsyncram_ran1" {  } { { "db/altsyncram_ran1.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/altsyncram_ran1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581929456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581929456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ran1 soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ran1:auto_generated " "Elaborating entity \"altsyncram_ran1\" for hierarchy \"soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ran1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581929468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581931744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581931744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ran1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ran1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ran1.tdf" "decode3" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/altsyncram_ran1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581931757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581932012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581932012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ran1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soft_processor:u0\|soft_processor_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ran1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_ran1.tdf" "mux2" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/altsyncram_ran1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581932027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_pio soft_processor:u0\|soft_processor_pio:pio " "Elaborating entity \"soft_processor_pio\" for hierarchy \"soft_processor:u0\|soft_processor_pio:pio\"" {  } { { "soft_processor/synthesis/soft_processor.v" "pio" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581933812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor soft_processor:u0\|soft_processor_processor:processor " "Elaborating entity \"soft_processor_processor\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\"" {  } { { "soft_processor/synthesis/soft_processor.v" "processor" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581933845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu " "Elaborating entity \"soft_processor_processor_cpu\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor.v" "cpu" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581933883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_test_bench soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_test_bench:the_soft_processor_processor_cpu_test_bench " "Elaborating entity \"soft_processor_processor_cpu_test_bench\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_test_bench:the_soft_processor_processor_cpu_test_bench\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_test_bench" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_register_bank_a_module soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a " "Elaborating entity \"soft_processor_processor_cpu_register_bank_a_module\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "soft_processor_processor_cpu_register_bank_a" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_altsyncram" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934142 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581934142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581934286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581934286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_a_module:soft_processor_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_register_bank_b_module soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_b_module:soft_processor_processor_cpu_register_bank_b " "Elaborating entity \"soft_processor_processor_cpu_register_bank_b_module\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_register_bank_b_module:soft_processor_processor_cpu_register_bank_b\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "soft_processor_processor_cpu_register_bank_b" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_debug soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_debug\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_debug" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_debug:the_soft_processor_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581934740 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581934740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_break soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_break:the_soft_processor_processor_cpu_nios2_oci_break " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_break\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_break:the_soft_processor_processor_cpu_nios2_oci_break\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_break" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_xbrk soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_xbrk:the_soft_processor_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_xbrk\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_xbrk:the_soft_processor_processor_cpu_nios2_oci_xbrk\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_dbrk soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_dbrk:the_soft_processor_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_dbrk\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_dbrk:the_soft_processor_processor_cpu_nios2_oci_dbrk\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_itrace soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_itrace:the_soft_processor_processor_cpu_nios2_oci_itrace " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_itrace\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_itrace:the_soft_processor_processor_cpu_nios2_oci_itrace\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_itrace" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_dtrace soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_dtrace:the_soft_processor_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_dtrace\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_dtrace:the_soft_processor_processor_cpu_nios2_oci_dtrace\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581934993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_td_mode soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_dtrace:the_soft_processor_processor_cpu_nios2_oci_dtrace\|soft_processor_processor_cpu_nios2_oci_td_mode:soft_processor_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_td_mode\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_dtrace:the_soft_processor_processor_cpu_nios2_oci_dtrace\|soft_processor_processor_cpu_nios2_oci_td_mode:soft_processor_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "soft_processor_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_fifo soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_fifo\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_fifo" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\|soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt:the_soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\|soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt:the_soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\|soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc:the_soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\|soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc:the_soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\|soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc:the_soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_fifo:the_soft_processor_processor_cpu_nios2_oci_fifo\|soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc:the_soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_pib soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_pib:the_soft_processor_processor_cpu_nios2_oci_pib " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_pib\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_pib:the_soft_processor_processor_cpu_nios2_oci_pib\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_pib" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_oci_im soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_im:the_soft_processor_processor_cpu_nios2_oci_im " "Elaborating entity \"soft_processor_processor_cpu_nios2_oci_im\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_oci_im:the_soft_processor_processor_cpu_nios2_oci_im\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_oci_im" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_avalon_reg soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_avalon_reg:the_soft_processor_processor_cpu_nios2_avalon_reg " "Elaborating entity \"soft_processor_processor_cpu_nios2_avalon_reg\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_avalon_reg:the_soft_processor_processor_cpu_nios2_avalon_reg\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_avalon_reg" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_nios2_ocimem soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem " "Elaborating entity \"soft_processor_processor_cpu_nios2_ocimem\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_nios2_ocimem" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_ociram_sp_ram_module soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram " "Elaborating entity \"soft_processor_processor_cpu_ociram_sp_ram_module\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "soft_processor_processor_cpu_ociram_sp_ram" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_altsyncram" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581935496 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581935496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581935625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581935625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_nios2_ocimem:the_soft_processor_processor_cpu_nios2_ocimem\|soft_processor_processor_cpu_ociram_sp_ram_module:soft_processor_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_debug_slave_wrapper soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper " "Elaborating entity \"soft_processor_processor_cpu_debug_slave_wrapper\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" "the_soft_processor_processor_cpu_debug_slave_wrapper" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_debug_slave_tck soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|soft_processor_processor_cpu_debug_slave_tck:the_soft_processor_processor_cpu_debug_slave_tck " "Elaborating entity \"soft_processor_processor_cpu_debug_slave_tck\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|soft_processor_processor_cpu_debug_slave_tck:the_soft_processor_processor_cpu_debug_slave_tck\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "the_soft_processor_processor_cpu_debug_slave_tck" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_processor_cpu_debug_slave_sysclk soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|soft_processor_processor_cpu_debug_slave_sysclk:the_soft_processor_processor_cpu_debug_slave_sysclk " "Elaborating entity \"soft_processor_processor_cpu_debug_slave_sysclk\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|soft_processor_processor_cpu_debug_slave_sysclk:the_soft_processor_processor_cpu_debug_slave_sysclk\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "the_soft_processor_processor_cpu_debug_slave_sysclk" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581935983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "soft_processor_processor_cpu_debug_slave_phy" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy " "Instantiated megafunction \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744581936262 ""}  } { { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744581936262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soft_processor:u0\|soft_processor_processor:processor\|soft_processor_processor_cpu:cpu\|soft_processor_processor_cpu_nios2_oci:the_soft_processor_processor_cpu_nios2_oci\|soft_processor_processor_cpu_debug_slave_wrapper:the_soft_processor_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soft_processor_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_spi_0 soft_processor:u0\|soft_processor_spi_0:spi_0 " "Elaborating entity \"soft_processor_spi_0\" for hierarchy \"soft_processor:u0\|soft_processor_spi_0:spi_0\"" {  } { { "soft_processor/synthesis/soft_processor.v" "spi_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_timer soft_processor:u0\|soft_processor_timer:timer " "Elaborating entity \"soft_processor_timer\" for hierarchy \"soft_processor:u0\|soft_processor_timer:timer\"" {  } { { "soft_processor/synthesis/soft_processor.v" "timer" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soft_processor_mm_interconnect_0\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soft_processor/synthesis/soft_processor.v" "mm_interconnect_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "processor_data_master_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581936976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "processor_debug_mem_slave_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "processor_data_master_agent" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router:router " "Elaborating entity \"soft_processor_mm_interconnect_0_router\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router:router\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "router" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_default_decode soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router:router\|soft_processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soft_processor_mm_interconnect_0_router_default_decode\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router:router\|soft_processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_001 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soft_processor_mm_interconnect_0_router_001\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_001:router_001\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "router_001" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_001_default_decode soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_001:router_001\|soft_processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soft_processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_001:router_001\|soft_processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_002 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soft_processor_mm_interconnect_0_router_002\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_002:router_002\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "router_002" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_002_default_decode soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_002:router_002\|soft_processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soft_processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_002:router_002\|soft_processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_003 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soft_processor_mm_interconnect_0_router_003\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_003:router_003\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "router_003" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_router_003_default_decode soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_003:router_003\|soft_processor_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soft_processor_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_router_003:router_003\|soft_processor_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581937802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_cmd_demux soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soft_processor_mm_interconnect_0_cmd_demux\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_cmd_demux_001 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soft_processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_cmd_mux soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soft_processor_mm_interconnect_0_cmd_mux\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_cmd_mux_001 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soft_processor_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_rsp_demux soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soft_processor_mm_interconnect_0_rsp_demux\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_rsp_mux soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soft_processor_mm_interconnect_0_rsp_mux\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_rsp_mux_001 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soft_processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_avalon_st_adapter soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soft_processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soft_processor:u0\|soft_processor_mm_interconnect_0:mm_interconnect_0\|soft_processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soft_processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/soft_processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soft_processor_irq_mapper soft_processor:u0\|soft_processor_irq_mapper:irq_mapper " "Elaborating entity \"soft_processor_irq_mapper\" for hierarchy \"soft_processor:u0\|soft_processor_irq_mapper:irq_mapper\"" {  } { { "soft_processor/synthesis/soft_processor.v" "irq_mapper" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soft_processor:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soft_processor:u0\|altera_reset_controller:rst_controller\"" {  } { { "soft_processor/synthesis/soft_processor.v" "rst_controller" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/soft_processor.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soft_processor:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soft_processor:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soft_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soft_processor:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soft_processor:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soft_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/soft_processor/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "main.sv" "decode2_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "main.sv" "decode7_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqgen freqgen:freqgen_0 " "Elaborating entity \"freqgen\" for hierarchy \"freqgen:freqgen_0\"" {  } { { "main.sv" "freqgen_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "siggen siggen:siggen_0 " "Elaborating entity \"siggen\" for hierarchy \"siggen:siggen_0\"" {  } { { "main.sv" "siggen_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_0\"" {  } { { "main.sv" "uart_rx_0" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581938765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 uart_rx.sv(50) " "Verilog HDL assignment warning at uart_rx.sv(50): truncated value with size 32 to match size of target (23)" {  } { { "uart_rx.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744581938767 "|main|uart_rx:uart_rx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(111) " "Verilog HDL assignment warning at uart_rx.sv(111): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744581938768 "|main|uart_rx:uart_rx_0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744581940117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.13.15:05:46 Progress: Loading sld1d6fddb2/alt_sld_fab_wrapper_hw.tcl " "2025.04.13.15:05:46 Progress: Loading sld1d6fddb2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581946213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581951577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581951890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581959985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581960123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581960261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581960451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581960458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581960460 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744581961277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d6fddb2/alt_sld_fab.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581961749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581961749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581961955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581961955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581961988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581961988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581962145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581962145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581962335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581962335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581962335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744581962489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581962489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744581967556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744581969017 "|main|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744581969017 "|main|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst GND " "Pin \"lcd_rst\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744581969017 "|main|lcd_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "red VCC " "Pin \"red\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744581969017 "|main|red"} { "Warning" "WMLS_MLS_STUCK_PIN" "green GND " "Pin \"green\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744581969017 "|main|green"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue VCC " "Pin \"blue\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/main.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744581969017 "|main|blue"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744581969017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581969367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744581971156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581972419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744581980153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744581980153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2368 " "Implemented 2368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744581981020 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744581981020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2098 " "Implemented 2098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744581981020 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744581981020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744581981020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744581981154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:06:21 2025 " "Processing ended: Sun Apr 13 15:06:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744581981154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744581981154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744581981154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744581981154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744581983660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744581983674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:06:22 2025 " "Processing started: Sun Apr 13 15:06:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744581983674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744581983674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744581983675 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744581984074 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1744581984075 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1744581984075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744581984459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744581984460 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744581984511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744581984595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744581984595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744581985065 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744581985119 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744581986202 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744581986303 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1744581996298 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1455 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1455 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1744581996542 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1744581996542 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744581996543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744581996605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744581996614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744581996628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744581996640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744581996640 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744581996648 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744581998792 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1744581998792 ""}
{ "Info" "ISTA_SDC_FOUND" "soft_processor/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soft_processor/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744581998853 ""}
{ "Info" "ISTA_SDC_FOUND" "soft_processor/synthesis/submodules/soft_processor_processor_cpu.sdc " "Reading SDC File: 'soft_processor/synthesis/submodules/soft_processor_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744581998871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register send_timer\[8\] CLOCK_50 " "Register send_timer\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744581998919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744581998919 "|main|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freqgen:freqgen_0\|new_freq " "Node: freqgen:freqgen_0\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register siggen:siggen_0\|state.START freqgen:freqgen_0\|new_freq " "Register siggen:siggen_0\|state.START is being clocked by freqgen:freqgen_0\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744581998920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744581998920 "|main|freqgen:freqgen_0|new_freq"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744581998996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1744581998996 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744581999010 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744581999010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744581999010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744581999010 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744581999010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744581999252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1744581999260 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744581999260 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK1_50 " "Node \"FPGA_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "colon " "Node \"colon\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "colon" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "colon_en_n " "Node \"colon_en_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "colon_en_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enc1_a " "Node \"enc1_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc1_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enc1_b " "Node \"enc1_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc1_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enc2_a " "Node \"enc2_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc2_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enc2_b " "Node \"enc2_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc2_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "point " "Node \"point\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "point" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spkr " "Node \"spkr\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spkr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744581999661 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1744581999661 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744581999671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744582005615 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1744582006749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:41 " "Fitter placement preparation operations ending: elapsed time is 00:02:41" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744582166923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744582323459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744582330829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744582330830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744582334064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744582343251 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744582343251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744582352156 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744582352156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744582352162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.56 " "Total time spent on timing analysis during the Fitter is 4.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744582360696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744582360819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744582362767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744582362771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744582364647 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744582376460 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1744582377134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744582377611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 127 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7095 " "Peak virtual memory: 7095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744582381142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:13:01 2025 " "Processing ended: Sun Apr 13 15:13:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744582381142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:39 " "Elapsed time: 00:06:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744582381142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:33:29 " "Total CPU time (on all processors): 00:33:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744582381142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744582381142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744582383100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744582383110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:13:02 2025 " "Processing started: Sun Apr 13 15:13:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744582383110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744582383110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744582383110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744582384956 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744582391669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744582392402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:13:12 2025 " "Processing ended: Sun Apr 13 15:13:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744582392402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744582392402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744582392402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744582392402 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744582393178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744582394646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744582394657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:13:13 2025 " "Processing started: Sun Apr 13 15:13:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744582394657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744582394657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744582394657 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744582395022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744582397371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744582397371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582397453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582397453 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744582398241 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1744582398241 ""}
{ "Info" "ISTA_SDC_FOUND" "soft_processor/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soft_processor/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744582398275 ""}
{ "Info" "ISTA_SDC_FOUND" "soft_processor/synthesis/submodules/soft_processor_processor_cpu.sdc " "Reading SDC File: 'soft_processor/synthesis/submodules/soft_processor_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744582398292 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register send_timer\[8\] CLOCK_50 " "Register send_timer\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582398342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582398342 "|main|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freqgen:freqgen_0\|new_freq " "Node: freqgen:freqgen_0\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register siggen:siggen_0\|state.START freqgen:freqgen_0\|new_freq " "Register siggen:siggen_0\|state.START is being clocked by freqgen:freqgen_0\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582398342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582398342 "|main|freqgen:freqgen_0|new_freq"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744582398373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582398514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744582398533 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744582398563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.907 " "Worst-case setup slack is 11.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.907               0.000 altera_reserved_tck  " "   11.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582398610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 altera_reserved_tck  " "    0.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582398623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.350 " "Worst-case recovery slack is 15.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.350               0.000 altera_reserved_tck  " "   15.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582398632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.788 " "Worst-case removal slack is 0.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 altera_reserved_tck  " "    0.788               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582398645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.745 " "Worst-case minimum pulse width slack is 15.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.745               0.000 altera_reserved_tck  " "   15.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582398649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582398649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.916 ns " "Worst Case Available Settling Time: 61.916 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582398685 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582398685 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744582398692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744582398734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744582401068 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register send_timer\[8\] CLOCK_50 " "Register send_timer\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582401315 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582401315 "|main|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freqgen:freqgen_0\|new_freq " "Node: freqgen:freqgen_0\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register siggen:siggen_0\|state.START freqgen:freqgen_0\|new_freq " "Register siggen:siggen_0\|state.START is being clocked by freqgen:freqgen_0\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582401315 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582401315 "|main|freqgen:freqgen_0|new_freq"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582401628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.930 " "Worst-case setup slack is 11.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.930               0.000 altera_reserved_tck  " "   11.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582401666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 altera_reserved_tck  " "    0.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582401675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.449 " "Worst-case recovery slack is 15.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.449               0.000 altera_reserved_tck  " "   15.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582401681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.713 " "Worst-case removal slack is 0.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 altera_reserved_tck  " "    0.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582401688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.759 " "Worst-case minimum pulse width slack is 15.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.759               0.000 altera_reserved_tck  " "   15.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582401691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582401691 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.023 ns " "Worst Case Available Settling Time: 62.023 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582401724 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582401724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744582401730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744582401967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744582404021 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register send_timer\[8\] CLOCK_50 " "Register send_timer\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582404297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582404297 "|main|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freqgen:freqgen_0\|new_freq " "Node: freqgen:freqgen_0\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register siggen:siggen_0\|state.START freqgen:freqgen_0\|new_freq " "Register siggen:siggen_0\|state.START is being clocked by freqgen:freqgen_0\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582404297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582404297 "|main|freqgen:freqgen_0|new_freq"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582404449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.053 " "Worst-case setup slack is 14.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.053               0.000 altera_reserved_tck  " "   14.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582404468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.080 " "Worst-case hold slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 altera_reserved_tck  " "    0.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582404479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.192 " "Worst-case recovery slack is 16.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.192               0.000 altera_reserved_tck  " "   16.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582404488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.363 " "Worst-case removal slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 altera_reserved_tck  " "    0.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582404497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.734 " "Worst-case minimum pulse width slack is 15.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.734               0.000 altera_reserved_tck  " "   15.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582404501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582404501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.470 ns " "Worst Case Available Settling Time: 63.470 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582404541 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582404541 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744582404549 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register send_timer\[8\] CLOCK_50 " "Register send_timer\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582404943 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582404943 "|main|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freqgen:freqgen_0\|new_freq " "Node: freqgen:freqgen_0\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register siggen:siggen_0\|state.START freqgen:freqgen_0\|new_freq " "Register siggen:siggen_0\|state.START is being clocked by freqgen:freqgen_0\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744582404944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744582404944 "|main|freqgen:freqgen_0|new_freq"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582405199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.303 " "Worst-case setup slack is 14.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.303               0.000 altera_reserved_tck  " "   14.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582405245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 altera_reserved_tck  " "    0.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582405260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.256 " "Worst-case recovery slack is 16.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.256               0.000 altera_reserved_tck  " "   16.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582405274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.310 " "Worst-case removal slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582405287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.763 " "Worst-case minimum pulse width slack is 15.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.763               0.000 altera_reserved_tck  " "   15.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744582405294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744582405294 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.710 ns " "Worst Case Available Settling Time: 63.710 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744582405360 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744582405360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744582408842 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744582408845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5260 " "Peak virtual memory: 5260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744582409039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:13:29 2025 " "Processing ended: Sun Apr 13 15:13:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744582409039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744582409039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744582409039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744582409039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1744582410652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744582410664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:13:30 2025 " "Processing started: Sun Apr 13 15:13:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744582410664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744582410664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744582410664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744582413658 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1744582414335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vho C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/simulation/modelsim/ simulation " "Generated file main.vho in folder \"C:/Users/gkirk/Desktop/Optical-Satellite-Communication-Simulation/Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744582415360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744582416749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:13:36 2025 " "Processing ended: Sun Apr 13 15:13:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744582416749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744582416749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744582416749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744582416749 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744582417600 ""}
