

================================================================
== Vivado HLS Report for 'stream'
================================================================
* Date:           Thu Nov 29 15:21:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Reconfigurable
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.846|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    337|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      68|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    363|
|Register         |        -|      -|     300|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     368|    804|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+-----------------------+---------+-------+----+-----+
    |stream_AXILiteS_s_axi_U  |stream_AXILiteS_s_axi  |        0|      0|  68|  104|
    +-------------------------+-----------------------+---------+-------+----+-----+
    |Total                    |                       |        0|      0|  68|  104|
    +-------------------------+-----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_227_p2                   |     +    |      0|  0|  23|          16|           1|
    |tmp_5_fu_205_p2                   |     +    |      0|  0|  23|          16|           1|
    |ap_condition_924                  |    and   |      0|  0|   2|           1|           1|
    |dst_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_dest_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_dest_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_id_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |dst_V_id_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |dst_V_keep_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_keep_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_strb_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_strb_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_user_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_user_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_dest_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_dest_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_id_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |src_V_id_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |src_V_keep_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_keep_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_last_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_last_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_strb_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_strb_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_user_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_user_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_dest_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_id_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_keep_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_strb_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_user_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |p_not1_fu_172_p2                  |   icmp   |      0|  0|  13|          16|          10|
    |src_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_dest_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_id_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |src_V_keep_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_strb_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_user_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_178_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_not_fu_184_p2                   |    or    |      0|  0|  32|          32|          26|
    |tmp_data_V_fu_196_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |invert_fu_162_p2                  |    xor   |      0|  0|   2|           1|           2|
    |p_s_fu_190_p2                     |    xor   |      0|  0|  32|          32|          24|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 337|         176|         145|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |dst_TDATA_blk_n          |   9|          2|    1|          2|
    |dst_V_data_V_1_data_out  |   9|          2|   32|         64|
    |dst_V_data_V_1_state     |  15|          3|    2|          6|
    |dst_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_dest_V_1_state     |  15|          3|    2|          6|
    |dst_V_id_V_1_data_out    |   9|          2|    1|          2|
    |dst_V_id_V_1_state       |  15|          3|    2|          6|
    |dst_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |dst_V_keep_V_1_state     |  15|          3|    2|          6|
    |dst_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_last_V_1_state     |  15|          3|    2|          6|
    |dst_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |dst_V_strb_V_1_state     |  15|          3|    2|          6|
    |dst_V_user_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_user_V_1_state     |  15|          3|    2|          6|
    |src_TDATA_blk_n          |   9|          2|    1|          2|
    |src_V_data_V_0_data_out  |   9|          2|   32|         64|
    |src_V_data_V_0_state     |  15|          3|    2|          6|
    |src_V_dest_V_0_data_out  |   9|          2|    1|          2|
    |src_V_dest_V_0_state     |  15|          3|    2|          6|
    |src_V_id_V_0_data_out    |   9|          2|    1|          2|
    |src_V_id_V_0_state       |  15|          3|    2|          6|
    |src_V_keep_V_0_data_out  |   9|          2|    4|          8|
    |src_V_keep_V_0_state     |  15|          3|    2|          6|
    |src_V_last_V_0_data_out  |   9|          2|    1|          2|
    |src_V_last_V_0_state     |  15|          3|    2|          6|
    |src_V_strb_V_0_data_out  |   9|          2|    4|          8|
    |src_V_strb_V_0_state     |  15|          3|    2|          6|
    |src_V_user_V_0_data_out  |   9|          2|    1|          2|
    |src_V_user_V_0_state     |  15|          3|    2|          6|
    |x                        |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 363|         76|  134|        296|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |dst_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |dst_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |dst_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_data_V_1_state      |   2|   0|    2|          0|
    |dst_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_dest_V_1_state      |   2|   0|    2|          0|
    |dst_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |dst_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |dst_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |dst_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |dst_V_id_V_1_state        |   2|   0|    2|          0|
    |dst_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |dst_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |dst_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_keep_V_1_state      |   2|   0|    2|          0|
    |dst_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_last_V_1_state      |   2|   0|    2|          0|
    |dst_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |dst_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |dst_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_strb_V_1_state      |   2|   0|    2|          0|
    |dst_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_user_V_1_state      |   2|   0|    2|          0|
    |mask_read_reg_239         |  32|   0|   32|          0|
    |src_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |src_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |src_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_data_V_0_state      |   2|   0|    2|          0|
    |src_V_dest_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_dest_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_dest_V_0_state      |   2|   0|    2|          0|
    |src_V_id_V_0_payload_A    |   1|   0|    1|          0|
    |src_V_id_V_0_payload_B    |   1|   0|    1|          0|
    |src_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |src_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |src_V_id_V_0_state        |   2|   0|    2|          0|
    |src_V_keep_V_0_payload_A  |   4|   0|    4|          0|
    |src_V_keep_V_0_payload_B  |   4|   0|    4|          0|
    |src_V_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_keep_V_0_state      |   2|   0|    2|          0|
    |src_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_last_V_0_state      |   2|   0|    2|          0|
    |src_V_strb_V_0_payload_A  |   4|   0|    4|          0|
    |src_V_strb_V_0_payload_B  |   4|   0|    4|          0|
    |src_V_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_strb_V_0_state      |   2|   0|    2|          0|
    |src_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_user_V_0_state      |   2|   0|    2|          0|
    |tmp_last_V_reg_259        |   1|   0|    1|          0|
    |x                         |  16|   0|   16|          0|
    |y                         |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 300|   0|  300|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |    stream    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    stream    | return value |
|src_TDATA               |  in |   32|     axis     | src_V_data_V |    pointer   |
|src_TVALID              |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TREADY              | out |    1|     axis     | src_V_dest_V |    pointer   |
|src_TDEST               |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TKEEP               |  in |    4|     axis     | src_V_keep_V |    pointer   |
|src_TSTRB               |  in |    4|     axis     | src_V_strb_V |    pointer   |
|src_TUSER               |  in |    1|     axis     | src_V_user_V |    pointer   |
|src_TLAST               |  in |    1|     axis     | src_V_last_V |    pointer   |
|src_TID                 |  in |    1|     axis     |  src_V_id_V  |    pointer   |
|dst_TDATA               | out |   32|     axis     | dst_V_data_V |    pointer   |
|dst_TVALID              | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TREADY              |  in |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TDEST               | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TKEEP               | out |    4|     axis     | dst_V_keep_V |    pointer   |
|dst_TSTRB               | out |    4|     axis     | dst_V_strb_V |    pointer   |
|dst_TUSER               | out |    1|     axis     | dst_V_user_V |    pointer   |
|dst_TLAST               | out |    1|     axis     | dst_V_last_V |    pointer   |
|dst_TID                 | out |    1|     axis     |  dst_V_id_V  |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

