;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-27
	MOV -4, <-20
	DJN -1, @-20
	JMN @12, #200
	SUB @121, 103
	JMP <121, 103
	SUB @121, 103
	SUB @121, 106
	DJN -1, @-20
	ADD 10, 9
	SLT 0, 0
	SLT 0, 0
	SUB 0, 1
	SUB @127, 120
	MOV -1, <-20
	JMN @12, #206
	DJN -1, @-20
	DJN -1, @-20
	SUB -0, 0
	SUB @121, 103
	SUB -101, <-23
	JMN 0, 1
	SUB @121, 106
	SUB @121, 106
	SUB <10, @502
	DJN <121, -103
	SUB @121, 106
	JMN -1, @-20
	CMP 800, 601
	SLT 721, -0
	JMN -1, @-20
	SLT 0, 0
	SPL <300, 90
	CMP -210, @30
	SLT 0, 0
	DJN -101, @-23
	SPL <300, 90
	DJN -101, @-23
	DJN -101, @-23
	JMN @12, @200
	DJN <121, -103
	CMP -207, <-120
	CMP -207, <-120
	SUB @-7, <-20
	ADD 270, 200
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-27
	ADD 240, 60
