// SPDX-License-Identifier: CERN-OHL-S-2.0
// ternarycore_device.cpp
// GVSoC device model implementation for the TernaryCore BitNet b1.58 GEMM accelerator.
//
// This device model implements the exact same pipeline logic as the RTL
// (ternary_pipeline.v), exposed as a PULP memory-mapped accelerator.
//
// Pipeline stages (all synchronous, run on "start"):
//   1. Activation quantization: q = round(clip(x * inv >> 15, -127, 127))
//   2. Ternary GEMM: for each column c, acc[c] = sum(activation[k] * weight[c][k])
//   3. Scale: result[c] = (acc[c] * alpha[c] + rounding) >> 15

#include "ternarycore_device.hpp"
#include <cstdio>
#include <cmath>

// ---------------------------------------------------------------------------
// gvsoc entry point — the framework calls this to instantiate the device
// ---------------------------------------------------------------------------
extern "C" vp::Component *gv_new(vp::ComponentConf &config)
{
    return new TernarycoreDevice(config);
}

// ---------------------------------------------------------------------------
// Constructor: register IO port, init registers
// ---------------------------------------------------------------------------
TernarycoreDevice::TernarycoreDevice(vp::ComponentConf &config)
    : vp::Component(config)
{
    // Register the IO slave port. The PULP cluster bus binds to this name.
    this->io_itf.set_req_meth(&TernarycoreDevice::handle_req);
    this->new_slave_port("io_itf", &this->io_itf);

    // Create a trace channel for debug logging
    this->traces.new_trace("trace", &this->trace, vp::DEBUG);

    // Initialize internal state
    this->status = 0;
    this->irq_enable = 0;
    this->vector_len = 0;
    this->inv = 0;
    std::memset(this->act_buf, 0, sizeof(this->act_buf));
    std::memset(this->wgt_buf, 0, sizeof(this->wgt_buf));
    std::memset(this->alpha, 0, sizeof(this->alpha));
    std::memset(this->result, 0, sizeof(this->result));

    this->trace.msg(vp::Trace::LEVEL_INFO, "TernaryCore device created\n");
}

// ---------------------------------------------------------------------------
// IO request handler — called by the PULP bus on every access to our range
// ---------------------------------------------------------------------------
vp::IoReqStatus TernarycoreDevice::handle_req(vp::Block *__this, vp::IoReq *req)
{
    TernarycoreDevice *self = (TernarycoreDevice *)__this;
    uint64_t addr = req->get_addr();
    uint8_t *data = req->get_data();
    uint64_t size = req->get_size();
    bool is_write = req->get_is_write();

    // Guard against oversized accesses
    if (addr + size > TC_ADDR_MAX) {
        self->trace.msg(vp::Trace::LEVEL_WARNING,
            "Access out of range: addr=0x%lx size=%lu\n", addr, size);
        return vp::IO_REQ_INVALID;
    }

    // --- Activation buffer (byte-wide, any sub-range) ---
    if (addr >= TC_ACT_BUF && addr < TC_ACT_BUF + TC_ACT_BUF_SIZE) {
        uint64_t offset = addr - TC_ACT_BUF;
        if (is_write) {
            std::memcpy(&self->act_buf[offset], data, size);
        } else {
            std::memcpy(data, &self->act_buf[offset], size);
        }
        return vp::IO_REQ_OK;
    }

    // --- Weight buffer (byte-wide packed 2-bit, any sub-range) ---
    if (addr >= TC_WGT_BUF && addr < TC_WGT_BUF + TC_WGT_BUF_SIZE) {
        uint64_t offset = addr - TC_WGT_BUF;
        if (is_write) {
            std::memcpy(&self->wgt_buf[offset], data, size);
        } else {
            std::memcpy(data, &self->wgt_buf[offset], size);
        }
        return vp::IO_REQ_OK;
    }

    // --- Alpha registers (16-bit each) ---
    if (addr >= TC_ALPHA_0 && addr < TC_ALPHA_0 + TC_COLS * 2) {
        int idx = (addr - TC_ALPHA_0) / 2;
        if (idx >= 0 && idx < TC_COLS) {
            if (is_write) {
                if (size == 2) {
                    self->alpha[idx] = *(uint16_t *)data;
                } else if (size == 4) {
                    // Accept 32-bit writes too (upper bits ignored)
                    self->alpha[idx] = *(uint32_t *)data & 0xFFFF;
                }
            } else {
                *(uint16_t *)data = self->alpha[idx];
            }
        }
        return vp::IO_REQ_OK;
    }

    // --- Result registers (read-only, 32-bit each) ---
    if (addr >= TC_RESULT_0 && addr < TC_RESULT_0 + TC_COLS * 4) {
        if (!is_write) {
            int idx = (addr - TC_RESULT_0) / 4;
            if (idx >= 0 && idx < TC_COLS) {
                *(uint32_t *)data = (uint32_t)self->result[idx];
            }
        }
        return vp::IO_REQ_OK;
    }

    // --- CTRL register (write-only) ---
    if (addr == TC_CTRL) {
        if (is_write && size == 4) {
            uint32_t ctrl_val = *(uint32_t *)data;
            if (ctrl_val & TC_CTRL_START) {
                self->trace.msg(vp::Trace::LEVEL_INFO,
                    "Starting pipeline (vector_len=%u, inv=%u)\n",
                    self->vector_len, self->inv);
                self->status |= TC_STATUS_BUSY;
                self->status &= ~TC_STATUS_DONE;
                self->run_pipeline();
                self->status &= ~TC_STATUS_BUSY;
                self->status |= TC_STATUS_DONE;
                self->trace.msg(vp::Trace::LEVEL_INFO,
                    "Pipeline done. Results: [%d %d %d %d]\n",
                    self->result[0], self->result[1],
                    self->result[2], self->result[3]);
            }
            if (ctrl_val & TC_CTRL_IRQ_ENABLE) {
                self->irq_enable = 1;
            }
        }
        return vp::IO_REQ_OK;
    }

    // --- STATUS register (read-only) ---
    if (addr == TC_STATUS) {
        if (!is_write && size == 4) {
            *(uint32_t *)data = self->status;
        } else if (!is_write && size == 2) {
            *(uint16_t *)data = (uint16_t)self->status;
        } else if (!is_write && size == 1) {
            *data = (uint8_t)self->status;
        }
        return vp::IO_REQ_OK;
    }

    // --- VECTOR_LEN register ---
    if (addr == TC_VECTOR_LEN) {
        if (is_write && size == 4) {
            uint32_t val = *(uint32_t *)data;
            if (val > TC_MAX_VECTOR_LEN) val = TC_MAX_VECTOR_LEN;
            self->vector_len = val;
        } else if (!is_write && size == 4) {
            *(uint32_t *)data = self->vector_len;
        }
        return vp::IO_REQ_OK;
    }

    // --- INV register ---
    if (addr == TC_INV) {
        if (is_write && size == 4) {
            self->inv = *(uint32_t *)data;
        } else if (!is_write && size == 4) {
            *(uint32_t *)data = self->inv;
        }
        return vp::IO_REQ_OK;
    }

    return vp::IO_REQ_OK;
}

// ---------------------------------------------------------------------------
// Act quant: q = round(clip(x * inv >> 15, -127, 127))
// Matches activation_quant.v (2-stage: multiply -> shift+round+clip)
// ---------------------------------------------------------------------------
static inline int8_t quantize_activation(int x, uint32_t inv)
{
    static constexpr int PRECISION = 15;
    static constexpr int Q_MAX = 127;
    static constexpr int Q_MIN = -127;

    int64_t product = (int64_t)x * (int64_t)(int32_t)(inv & 0x3FFFFF);
    int64_t round_amt = (int64_t)1 << (PRECISION - 1);
    int64_t biased = product + round_amt;
    int64_t shifted = biased >> PRECISION;

    if (shifted > Q_MAX) return Q_MAX;
    if (shifted < Q_MIN) return Q_MIN;
    return (int8_t)shifted;
}

// ---------------------------------------------------------------------------
// Run the full ternary GEMM pipeline
// ---------------------------------------------------------------------------
void TernarycoreDevice::run_pipeline()
{
    uint32_t vl = this->vector_len;
    if (vl == 0) return;

    // Stage 1: Quantize activations
    int8_t q[TC_MAX_VECTOR_LEN];
    for (uint32_t i = 0; i < vl; i++) {
        // Read as signed int8 (buffer stores raw bytes)
        int8_t act = (int8_t)this->act_buf[i];
        q[i] = quantize_activation(act, this->inv);
    }

    // Stage 2: Ternary GEMM — for each column, accumulate weighted activations
    // Weight buffer layout:
    //   wgt_buf[k] = {col3[k]:2, col2[k]:2, col1[k]:2, col0[k]:2}
    //   where bits 1:0 = col0, bits 3:2 = col1, bits 5:4 = col2, bits 7:6 = col3
    int32_t acc[TC_COLS] = {0};

    for (uint32_t k = 0; k < vl; k++) {
        uint8_t packed = this->wgt_buf[k];
        for (int c = 0; c < TC_COLS; c++) {
            uint8_t enc = (packed >> (2 * c)) & 0x3;
            int w = decode_weight(enc);
            if (w == +1) acc[c] += q[k];
            else if (w == -1) acc[c] -= q[k];
        }
    }

    // Stage 3: Scale multiply (matches ternary_scale.v)
    //   result = (acc * alpha + round) >> 15
    //   round = 1 if any of the lower 15 bits are set, else 0
    static constexpr int PRECISION = 15;
    for (int c = 0; c < TC_COLS; c++) {
        int64_t prod = (int64_t)acc[c] * (int64_t)(int32_t)(this->alpha[c] & 0xFFFF);
        uint32_t trunc = prod & ((1 << PRECISION) - 1);
        int round_bit = (trunc != 0) ? 1 : 0;
        int64_t shifted = prod >> PRECISION;
        this->result[c] = (int32_t)(shifted) + round_bit;
    }
}