// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00010000;

// Working space registers
rx unsigned short R0;
rx unsigned short R1;
rx unsigned short R2;
rx unsigned short R3;
rx unsigned short R4;
rx unsigned short R5;
rx unsigned short R6;
rx unsigned short R7;
rx unsigned short R8;
rx unsigned short R9;
rx unsigned short R10;
rx unsigned short R11;
rx unsigned short R12;
rx unsigned short R13;
rx unsigned short R14;
rx unsigned short R15;
rx unsigned short R16;
rx unsigned short R17;
rx unsigned short R18;
rx unsigned short R19;
rx unsigned short R20;

const register unsigned short int W = 0;
const register unsigned short int F = 1;
const register unsigned short int FAST   = 1;
const register unsigned short int A      = 0;
const register unsigned short int ACCESS = 0;
const register unsigned short int BANKED = 1;

// Special function registers (SFRs)

const signed int   PORT_TO_TRIS_OFFSET    =     -5;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

sfr unsigned short volatile RX2PPS           absolute 0xE8D;
sfr unsigned short volatile CK2PPS           absolute 0xE8E;
sfr unsigned short volatile TX2PPS           absolute 0xE8E;
sfr unsigned short volatile SSP2CLKPPS       absolute 0xE8F;
sfr unsigned short volatile SSP2DATPPS       absolute 0xE90;
sfr unsigned short volatile SSP2SSPPS        absolute 0xE91;
sfr unsigned short volatile SSP2BUF          absolute 0xE92;
sfr unsigned short volatile SSP2ADD          absolute 0xE93;
    const register unsigned short int MSK02 = 0;
    sbit  MSK02_bit at SSP2ADD.B0;
    const register unsigned short int MSK12 = 1;
    sbit  MSK12_bit at SSP2ADD.B1;
    const register unsigned short int MSK22 = 2;
    sbit  MSK22_bit at SSP2ADD.B2;
    const register unsigned short int MSK32 = 3;
    sbit  MSK32_bit at SSP2ADD.B3;
    const register unsigned short int MSK42 = 4;
    sbit  MSK42_bit at SSP2ADD.B4;
    const register unsigned short int MSK52 = 5;
    sbit  MSK52_bit at SSP2ADD.B5;
    const register unsigned short int MSK62 = 6;
    sbit  MSK62_bit at SSP2ADD.B6;
    const register unsigned short int MSK72 = 7;
    sbit  MSK72_bit at SSP2ADD.B7;

sfr unsigned short volatile SSP2MSK          absolute 0xE94;
sfr unsigned short volatile SSP2STAT         absolute 0xE95;
    const register unsigned short int BF2 = 0;
    sbit  BF2_bit at SSP2STAT.B0;
    const register unsigned short int UA2 = 1;
    sbit  UA2_bit at SSP2STAT.B1;
    const register unsigned short int I2C_READ2 = 2;
    sbit  I2C_READ2_bit at SSP2STAT.B2;
    const register unsigned short int I2C_START2 = 3;
    sbit  I2C_START2_bit at SSP2STAT.B3;
    const register unsigned short int STOP2 = 4;
    sbit  STOP2_bit at SSP2STAT.B4;
    const register unsigned short int DA2 = 5;
    sbit  DA2_bit at SSP2STAT.B5;
    const register unsigned short int CKE2 = 6;
    sbit  CKE2_bit at SSP2STAT.B6;
    const register unsigned short int SMP2 = 7;
    sbit  SMP2_bit at SSP2STAT.B7;
    const register unsigned short int DATA_ADDRESS2 = 5;
    sbit  DATA_ADDRESS2_bit at SSP2STAT.B5;
    const register unsigned short int D_A2 = 5;
    sbit  D_A2_bit at SSP2STAT.B5;
    const register unsigned short int D_NOT_A2 = 5;
    sbit  D_NOT_A2_bit at SSP2STAT.B5;
    const register unsigned short int D_nA2 = 5;
    sbit  D_nA2_bit at SSP2STAT.B5;
    const register unsigned short int I2C_DAT2 = 5;
    sbit  I2C_DAT2_bit at SSP2STAT.B5;
    const register unsigned short int NOT_ADDRESS2 = 5;
    sbit  NOT_ADDRESS2_bit at SSP2STAT.B5;
    const register unsigned short int NOT_WRITE2 = 2;
    sbit  NOT_WRITE2_bit at SSP2STAT.B2;
    const register unsigned short int READ_WRITE2 = 2;
    sbit  READ_WRITE2_bit at SSP2STAT.B2;
    const register unsigned short int RW2 = 2;
    sbit  RW2_bit at SSP2STAT.B2;
    const register unsigned short int R_NOT_W2 = 2;
    sbit  R_NOT_W2_bit at SSP2STAT.B2;
    const register unsigned short int R_W2 = 2;
    sbit  R_W2_bit at SSP2STAT.B2;
    const register unsigned short int R_nW2 = 2;
    sbit  R_nW2_bit at SSP2STAT.B2;
    const register unsigned short int START2 = 3;
    sbit  START2_bit at SSP2STAT.B3;
    const register unsigned short int nADDRESS2 = 5;
    sbit  nADDRESS2_bit at SSP2STAT.B5;
    const register unsigned short int nWRITE2 = 2;
    sbit  nWRITE2_bit at SSP2STAT.B2;

sfr unsigned short volatile SSP2CON1         absolute 0xE96;
    const register unsigned short int SSPM02 = 0;
    sbit  SSPM02_bit at SSP2CON1.B0;
    const register unsigned short int SSPM12 = 1;
    sbit  SSPM12_bit at SSP2CON1.B1;
    const register unsigned short int SSPM22 = 2;
    sbit  SSPM22_bit at SSP2CON1.B2;
    const register unsigned short int SSPM32 = 3;
    sbit  SSPM32_bit at SSP2CON1.B3;
    const register unsigned short int CKP2 = 4;
    sbit  CKP2_bit at SSP2CON1.B4;
    const register unsigned short int SSPEN2 = 5;
    sbit  SSPEN2_bit at SSP2CON1.B5;
    const register unsigned short int SSPOV2 = 6;
    sbit  SSPOV2_bit at SSP2CON1.B6;
    const register unsigned short int WCOL2 = 7;
    sbit  WCOL2_bit at SSP2CON1.B7;

sfr unsigned short volatile SSP2CON2         absolute 0xE97;
    const register unsigned short int SEN2 = 0;
    sbit  SEN2_bit at SSP2CON2.B0;
    const register unsigned short int ADMSK12 = 1;
    sbit  ADMSK12_bit at SSP2CON2.B1;
    const register unsigned short int ADMSK22 = 2;
    sbit  ADMSK22_bit at SSP2CON2.B2;
    const register unsigned short int ADMSK32 = 3;
    sbit  ADMSK32_bit at SSP2CON2.B3;
    const register unsigned short int ACKEN2 = 4;
    sbit  ACKEN2_bit at SSP2CON2.B4;
    const register unsigned short int ACKDT2 = 5;
    sbit  ACKDT2_bit at SSP2CON2.B5;
    const register unsigned short int ACKSTAT2 = 6;
    sbit  ACKSTAT2_bit at SSP2CON2.B6;
    const register unsigned short int GCEN2 = 7;
    sbit  GCEN2_bit at SSP2CON2.B7;
    const register unsigned short int ADMSK42 = 4;
    sbit  ADMSK42_bit at SSP2CON2.B4;
    const register unsigned short int ADMSK52 = 5;
    sbit  ADMSK52_bit at SSP2CON2.B5;
    const register unsigned short int PEN2 = 2;
    sbit  PEN2_bit at SSP2CON2.B2;
    const register unsigned short int RCEN2 = 3;
    sbit  RCEN2_bit at SSP2CON2.B3;
    const register unsigned short int RSEN2 = 1;
    sbit  RSEN2_bit at SSP2CON2.B1;

sfr unsigned short volatile SSP2CON3         absolute 0xE98;
sfr unsigned short volatile RC2REG           absolute 0xE99;
sfr unsigned short volatile RCREG2           absolute 0xE99;
sfr unsigned short volatile TX2REG           absolute 0xE9A;
sfr unsigned short volatile TXREG2           absolute 0xE9A;
sfr unsigned int   volatile SP2BRG           absolute 0xE9B;
sfr unsigned short volatile SP2BRGL          absolute 0xE9B;
sfr unsigned int            SPBRG2           absolute 0xE9B;
sfr unsigned short volatile SP2BRGH          absolute 0xE9C;
sfr unsigned short          SPBRGH2          absolute 0xE9C;
sfr unsigned short volatile RC2STA           absolute 0xE9D;
    const register unsigned short int RCD82 = 0;
    sbit  RCD82_bit at RC2STA.B0;
    const register unsigned short int CREN = 4;
    sbit  CREN_bit at RC2STA.B4;
    const register unsigned short int RC8_92 = 6;
    sbit  RC8_92_bit at RC2STA.B6;
    const register unsigned short int RC92 = 6;
    sbit  RC92_bit at RC2STA.B6;

sfr unsigned short volatile RCSTA2           absolute 0xE9D;
sfr unsigned short volatile TX2STA           absolute 0xE9E;
    const register unsigned short int TXD82 = 0;
    sbit  TXD82_bit at TX2STA.B0;
    const register unsigned short int TRMT = 1;
    sbit  TRMT_bit at TX2STA.B1;
    const register unsigned short int TX8_92 = 6;
    sbit  TX8_92_bit at TX2STA.B6;

sfr unsigned short volatile TXSTA2           absolute 0xE9E;
sfr unsigned short volatile BAUD2CON         absolute 0xE9F;
    const register unsigned short int ABDEN2 = 0;
    sbit  ABDEN2_bit at BAUD2CON.B0;
    const register unsigned short int WUE2 = 1;
    sbit  WUE2_bit at BAUD2CON.B1;
    const register unsigned short int BRG162 = 3;
    sbit  BRG162_bit at BAUD2CON.B3;
    const register unsigned short int SCKP2 = 4;
    sbit  SCKP2_bit at BAUD2CON.B4;
    const register unsigned short int RCIDL2 = 6;
    sbit  RCIDL2_bit at BAUD2CON.B6;
    const register unsigned short int ABDOVF2 = 7;
    sbit  ABDOVF2_bit at BAUD2CON.B7;
    const register unsigned short int RCMT2 = 6;
    sbit  RCMT2_bit at BAUD2CON.B6;
    const register unsigned short int TXCKP2 = 4;
    sbit  TXCKP2_bit at BAUD2CON.B4;

sfr unsigned short          BAUDCON2         absolute 0xE9F;
sfr unsigned short          BAUDCTL2         absolute 0xE9F;
sfr unsigned short volatile PPSLOCK          absolute 0xEA0;
    const register unsigned short int PPSLOCKED = 0;
    sbit  PPSLOCKED_bit at PPSLOCK.B0;

sfr unsigned short volatile INT0PPS          absolute 0xEA1;
    const register unsigned short int INT0PPS0 = 0;
    sbit  INT0PPS0_bit at INT0PPS.B0;
    const register unsigned short int INT0PPS1 = 1;
    sbit  INT0PPS1_bit at INT0PPS.B1;
    const register unsigned short int INT0PPS2 = 2;
    sbit  INT0PPS2_bit at INT0PPS.B2;
    const register unsigned short int INT0PPS3 = 3;
    sbit  INT0PPS3_bit at INT0PPS.B3;

sfr unsigned short volatile INT1PPS          absolute 0xEA2;
    const register unsigned short int INT1PPS0 = 0;
    sbit  INT1PPS0_bit at INT1PPS.B0;
    const register unsigned short int INT1PPS1 = 1;
    sbit  INT1PPS1_bit at INT1PPS.B1;
    const register unsigned short int INT1PPS2 = 2;
    sbit  INT1PPS2_bit at INT1PPS.B2;
    const register unsigned short int INT1PPS3 = 3;
    sbit  INT1PPS3_bit at INT1PPS.B3;

sfr unsigned short volatile INT2PPS          absolute 0xEA3;
    const register unsigned short int INT2PPS0 = 0;
    sbit  INT2PPS0_bit at INT2PPS.B0;
    const register unsigned short int INT2PPS1 = 1;
    sbit  INT2PPS1_bit at INT2PPS.B1;
    const register unsigned short int INT2PPS2 = 2;
    sbit  INT2PPS2_bit at INT2PPS.B2;
    const register unsigned short int INT2PPS3 = 3;
    sbit  INT2PPS3_bit at INT2PPS.B3;

sfr unsigned short volatile T0CKIPPS         absolute 0xEA4;
    const register unsigned short int T0CKIPPS0 = 0;
    sbit  T0CKIPPS0_bit at T0CKIPPS.B0;
    const register unsigned short int T0CKIPPS1 = 1;
    sbit  T0CKIPPS1_bit at T0CKIPPS.B1;
    const register unsigned short int T0CKIPPS2 = 2;
    sbit  T0CKIPPS2_bit at T0CKIPPS.B2;
    const register unsigned short int T0CKIPPS3 = 3;
    sbit  T0CKIPPS3_bit at T0CKIPPS.B3;

sfr unsigned short volatile T1CKIPPS         absolute 0xEA5;
    const register unsigned short int T1CKIPPS0 = 0;
    sbit  T1CKIPPS0_bit at T1CKIPPS.B0;
    const register unsigned short int T1CKIPPS1 = 1;
    sbit  T1CKIPPS1_bit at T1CKIPPS.B1;
    const register unsigned short int T1CKIPPS2 = 2;
    sbit  T1CKIPPS2_bit at T1CKIPPS.B2;
    const register unsigned short int T1CKIPPS3 = 3;
    sbit  T1CKIPPS3_bit at T1CKIPPS.B3;
    const register unsigned short int T1CKIPPS4 = 4;
    sbit  T1CKIPPS4_bit at T1CKIPPS.B4;

sfr unsigned short volatile T1GPPS           absolute 0xEA6;
    const register unsigned short int T1GPPS0 = 0;
    sbit  T1GPPS0_bit at T1GPPS.B0;
    const register unsigned short int T1GPPS1 = 1;
    sbit  T1GPPS1_bit at T1GPPS.B1;
    const register unsigned short int T1GPPS2 = 2;
    sbit  T1GPPS2_bit at T1GPPS.B2;
    const register unsigned short int T1GPPS3 = 3;
    sbit  T1GPPS3_bit at T1GPPS.B3;
    const register unsigned short int T1GPPS4 = 4;
    sbit  T1GPPS4_bit at T1GPPS.B4;

sfr unsigned short volatile T3CKIPPS         absolute 0xEA7;
    const register unsigned short int T3CKIPPS0 = 0;
    sbit  T3CKIPPS0_bit at T3CKIPPS.B0;
    const register unsigned short int T3CKIPPS1 = 1;
    sbit  T3CKIPPS1_bit at T3CKIPPS.B1;
    const register unsigned short int T3CKIPPS2 = 2;
    sbit  T3CKIPPS2_bit at T3CKIPPS.B2;
    const register unsigned short int T3CKIPPS3 = 3;
    sbit  T3CKIPPS3_bit at T3CKIPPS.B3;
    const register unsigned short int T3CKIPPS4 = 4;
    sbit  T3CKIPPS4_bit at T3CKIPPS.B4;

sfr unsigned short volatile T3GPPS           absolute 0xEA8;
    const register unsigned short int T3GPPS0 = 0;
    sbit  T3GPPS0_bit at T3GPPS.B0;
    const register unsigned short int T3GPPS1 = 1;
    sbit  T3GPPS1_bit at T3GPPS.B1;
    const register unsigned short int T3GPPS2 = 2;
    sbit  T3GPPS2_bit at T3GPPS.B2;
    const register unsigned short int T3GPPS3 = 3;
    sbit  T3GPPS3_bit at T3GPPS.B3;
    const register unsigned short int T3GPPS4 = 4;
    sbit  T3GPPS4_bit at T3GPPS.B4;

sfr unsigned short volatile T5CKIPPS         absolute 0xEA9;
    const register unsigned short int T5CKIPPS0 = 0;
    sbit  T5CKIPPS0_bit at T5CKIPPS.B0;
    const register unsigned short int T5CKIPPS1 = 1;
    sbit  T5CKIPPS1_bit at T5CKIPPS.B1;
    const register unsigned short int T5CKIPPS2 = 2;
    sbit  T5CKIPPS2_bit at T5CKIPPS.B2;
    const register unsigned short int T5CKIPPS3 = 3;
    sbit  T5CKIPPS3_bit at T5CKIPPS.B3;
    const register unsigned short int T5CKIPPS4 = 4;
    sbit  T5CKIPPS4_bit at T5CKIPPS.B4;

sfr unsigned short volatile T5GPPS           absolute 0xEAA;
    const register unsigned short int T5GPPS0 = 0;
    sbit  T5GPPS0_bit at T5GPPS.B0;
    const register unsigned short int T5GPPS1 = 1;
    sbit  T5GPPS1_bit at T5GPPS.B1;
    const register unsigned short int T5GPPS2 = 2;
    sbit  T5GPPS2_bit at T5GPPS.B2;
    const register unsigned short int T5GPPS3 = 3;
    sbit  T5GPPS3_bit at T5GPPS.B3;
    const register unsigned short int T5GPPS4 = 4;
    sbit  T5GPPS4_bit at T5GPPS.B4;

sfr unsigned short volatile T2INPPS          absolute 0xEAB;
    const register unsigned short int T2INPPS0 = 0;
    sbit  T2INPPS0_bit at T2INPPS.B0;
    const register unsigned short int T2INPPS1 = 1;
    sbit  T2INPPS1_bit at T2INPPS.B1;
    const register unsigned short int T2INPPS2 = 2;
    sbit  T2INPPS2_bit at T2INPPS.B2;
    const register unsigned short int T2INPPS3 = 3;
    sbit  T2INPPS3_bit at T2INPPS.B3;
    const register unsigned short int T2INPPS4 = 4;
    sbit  T2INPPS4_bit at T2INPPS.B4;

sfr unsigned short volatile T4INPPS          absolute 0xEAC;
    const register unsigned short int T4INPPS0 = 0;
    sbit  T4INPPS0_bit at T4INPPS.B0;
    const register unsigned short int T4INPPS1 = 1;
    sbit  T4INPPS1_bit at T4INPPS.B1;
    const register unsigned short int T4INPPS2 = 2;
    sbit  T4INPPS2_bit at T4INPPS.B2;
    const register unsigned short int T4INPPS3 = 3;
    sbit  T4INPPS3_bit at T4INPPS.B3;
    const register unsigned short int T4INPPS4 = 4;
    sbit  T4INPPS4_bit at T4INPPS.B4;

sfr unsigned short volatile T6INPPS          absolute 0xEAD;
    const register unsigned short int T6INPPS0 = 0;
    sbit  T6INPPS0_bit at T6INPPS.B0;
    const register unsigned short int T6INPPS1 = 1;
    sbit  T6INPPS1_bit at T6INPPS.B1;
    const register unsigned short int T6INPPS2 = 2;
    sbit  T6INPPS2_bit at T6INPPS.B2;
    const register unsigned short int T6INPPS3 = 3;
    sbit  T6INPPS3_bit at T6INPPS.B3;
    const register unsigned short int T6INPPS4 = 4;
    sbit  T6INPPS4_bit at T6INPPS.B4;

sfr unsigned short volatile ADACTPPS         absolute 0xEAE;
    const register unsigned short int ADACTPPS0 = 0;
    sbit  ADACTPPS0_bit at ADACTPPS.B0;
    const register unsigned short int ADACTPPS1 = 1;
    sbit  ADACTPPS1_bit at ADACTPPS.B1;
    const register unsigned short int ADACTPPS2 = 2;
    sbit  ADACTPPS2_bit at ADACTPPS.B2;
    const register unsigned short int ADACTPPS3 = 3;
    sbit  ADACTPPS3_bit at ADACTPPS.B3;
    const register unsigned short int ADACTPPS4 = 4;
    sbit  ADACTPPS4_bit at ADACTPPS.B4;

sfr unsigned short volatile CCP1PPS          absolute 0xEAF;
    const register unsigned short int CCP1PPS0 = 0;
    sbit  CCP1PPS0_bit at CCP1PPS.B0;
    const register unsigned short int CCP1PPS1 = 1;
    sbit  CCP1PPS1_bit at CCP1PPS.B1;
    const register unsigned short int CCP1PPS2 = 2;
    sbit  CCP1PPS2_bit at CCP1PPS.B2;
    const register unsigned short int CCP1PPS3 = 3;
    sbit  CCP1PPS3_bit at CCP1PPS.B3;
    const register unsigned short int CCP1PPS4 = 4;
    sbit  CCP1PPS4_bit at CCP1PPS.B4;

sfr unsigned short volatile CCP2PPS          absolute 0xEB0;
    const register unsigned short int CCP2PPS0 = 0;
    sbit  CCP2PPS0_bit at CCP2PPS.B0;
    const register unsigned short int CCP2PPS1 = 1;
    sbit  CCP2PPS1_bit at CCP2PPS.B1;
    const register unsigned short int CCP2PPS2 = 2;
    sbit  CCP2PPS2_bit at CCP2PPS.B2;
    const register unsigned short int CCP2PPS3 = 3;
    sbit  CCP2PPS3_bit at CCP2PPS.B3;
    const register unsigned short int CCP2PPS4 = 4;
    sbit  CCP2PPS4_bit at CCP2PPS.B4;

sfr unsigned short volatile CWG1PPS          absolute 0xEB1;
    const register unsigned short int CWG1INPPS0 = 0;
    sbit  CWG1INPPS0_bit at CWG1PPS.B0;
    const register unsigned short int CWG1INPPS1 = 1;
    sbit  CWG1INPPS1_bit at CWG1PPS.B1;
    const register unsigned short int CWG1INPPS2 = 2;
    sbit  CWG1INPPS2_bit at CWG1PPS.B2;
    const register unsigned short int CWG1INPPS3 = 3;
    sbit  CWG1INPPS3_bit at CWG1PPS.B3;
    const register unsigned short int CWG1INPPS4 = 4;
    sbit  CWG1INPPS4_bit at CWG1PPS.B4;
    const register unsigned short int CWGINPPS0 = 0;
    sbit  CWGINPPS0_bit at CWG1PPS.B0;
    const register unsigned short int CWGINPPS1 = 1;
    sbit  CWGINPPS1_bit at CWG1PPS.B1;
    const register unsigned short int CWGINPPS2 = 2;
    sbit  CWGINPPS2_bit at CWG1PPS.B2;
    const register unsigned short int CWGINPPS3 = 3;
    sbit  CWGINPPS3_bit at CWG1PPS.B3;
    const register unsigned short int CWGINPPS4 = 4;
    sbit  CWGINPPS4_bit at CWG1PPS.B4;

sfr unsigned short volatile CWGINPPS         absolute 0xEB1;
sfr unsigned short volatile MDCARLPPS        absolute 0xEB2;
    const register unsigned short int MDCARLPPS0 = 0;
    sbit  MDCARLPPS0_bit at MDCARLPPS.B0;
    const register unsigned short int MDCARLPPS1 = 1;
    sbit  MDCARLPPS1_bit at MDCARLPPS.B1;
    const register unsigned short int MDCARLPPS2 = 2;
    sbit  MDCARLPPS2_bit at MDCARLPPS.B2;
    const register unsigned short int MDCARLPPS3 = 3;
    sbit  MDCARLPPS3_bit at MDCARLPPS.B3;
    const register unsigned short int MDCARLPPS4 = 4;
    sbit  MDCARLPPS4_bit at MDCARLPPS.B4;

sfr unsigned short volatile MDCARHPPS        absolute 0xEB3;
    const register unsigned short int MDCARHPPS0 = 0;
    sbit  MDCARHPPS0_bit at MDCARHPPS.B0;
    const register unsigned short int MDCARHPPS1 = 1;
    sbit  MDCARHPPS1_bit at MDCARHPPS.B1;
    const register unsigned short int MDCARHPPS2 = 2;
    sbit  MDCARHPPS2_bit at MDCARHPPS.B2;
    const register unsigned short int MDCARHPPS3 = 3;
    sbit  MDCARHPPS3_bit at MDCARHPPS.B3;
    const register unsigned short int MDCARHPPS4 = 4;
    sbit  MDCARHPPS4_bit at MDCARHPPS.B4;

sfr unsigned short volatile MDSRCPPS         absolute 0xEB4;
    const register unsigned short int MDSRCPPS0 = 0;
    sbit  MDSRCPPS0_bit at MDSRCPPS.B0;
    const register unsigned short int MDSRCPPS1 = 1;
    sbit  MDSRCPPS1_bit at MDSRCPPS.B1;
    const register unsigned short int MDSRCPPS2 = 2;
    sbit  MDSRCPPS2_bit at MDSRCPPS.B2;
    const register unsigned short int MDSRCPPS3 = 3;
    sbit  MDSRCPPS3_bit at MDSRCPPS.B3;
    const register unsigned short int MDSRCPPS4 = 4;
    sbit  MDSRCPPS4_bit at MDSRCPPS.B4;

sfr unsigned short volatile RX1PPS           absolute 0xEB5;
sfr unsigned short volatile RXPPS            absolute 0xEB5;
sfr unsigned short volatile CK1PPS           absolute 0xEB6;
sfr unsigned short volatile TX1PPS           absolute 0xEB6;
sfr unsigned short volatile CKPPS            absolute 0xEB6;
sfr unsigned short volatile TXPPS            absolute 0xEB6;
sfr unsigned short volatile SSP1CLKPPS       absolute 0xEB7;
sfr unsigned short volatile SSPCLKPPS        absolute 0xEB7;
sfr unsigned short volatile SSP1DATPPS       absolute 0xEB8;
sfr unsigned short volatile SSPDATPPS        absolute 0xEB8;
sfr unsigned short volatile SSP1SSPPS        absolute 0xEB9;
sfr unsigned short volatile SSPSSPPS         absolute 0xEB9;
sfr unsigned short volatile IPR0             absolute 0xEBA;
    const register unsigned short int INT0IP = 0;
    sbit  INT0IP_bit at IPR0.B0;
    const register unsigned short int INT1IP = 1;
    sbit  INT1IP_bit at IPR0.B1;
    const register unsigned short int INT2IP = 2;
    sbit  INT2IP_bit at IPR0.B2;
    const register unsigned short int IOCIP = 4;
    sbit  IOCIP_bit at IPR0.B4;
    const register unsigned short int TMR0IP = 5;
    sbit  TMR0IP_bit at IPR0.B5;

sfr unsigned short volatile IPR1             absolute 0xEBB;
    const register unsigned short int ADIP = 0;
    sbit  ADIP_bit at IPR1.B0;
    const register unsigned short int ADTIP = 1;
    sbit  ADTIP_bit at IPR1.B1;
    const register unsigned short int CSWIP = 6;
    sbit  CSWIP_bit at IPR1.B6;
    const register unsigned short int OSCFIP = 7;
    sbit  OSCFIP_bit at IPR1.B7;
    const register unsigned short int PSPIP = 7;
    sbit  PSPIP_bit at IPR1.B7;

sfr unsigned short volatile IPR2             absolute 0xEBC;
    const register unsigned short int C1IP = 0;
    sbit  C1IP_bit at IPR2.B0;
    const register unsigned short int C2IP = 1;
    sbit  C2IP_bit at IPR2.B1;
    const register unsigned short int CMIP = 6;
    sbit  CMIP_bit at IPR2.B6;
    const register unsigned short int HLVDIP = 7;
    sbit  HLVDIP_bit at IPR2.B7;
    const register unsigned short int ZCDIP = 6;
    sbit  ZCDIP_bit at IPR2.B6;

sfr unsigned short volatile IPR3             absolute 0xEBD;
    const register unsigned short int SSP1IP = 0;
    sbit  SSP1IP_bit at IPR3.B0;
    const register unsigned short int BCL1IP = 1;
    sbit  BCL1IP_bit at IPR3.B1;
    const register unsigned short int SSP2IP = 2;
    sbit  SSP2IP_bit at IPR3.B2;
    const register unsigned short int BCL2IP = 3;
    sbit  BCL2IP_bit at IPR3.B3;
    const register unsigned short int TX1IP = 4;
    sbit  TX1IP_bit at IPR3.B4;
    const register unsigned short int RC1IP = 5;
    sbit  RC1IP_bit at IPR3.B5;
    const register unsigned short int TX2IP = 6;
    sbit  TX2IP_bit at IPR3.B6;
    const register unsigned short int RC2IP = 7;
    sbit  RC2IP_bit at IPR3.B7;
    const register unsigned short int RXBNIP = 1;
    sbit  RXBNIP_bit at IPR3.B1;
    const register unsigned short int TXBNIP = 4;
    sbit  TXBNIP_bit at IPR3.B4;

sfr unsigned short volatile IPR4             absolute 0xEBE;
    const register unsigned short int CCIP3IP = 0;
    sbit  CCIP3IP_bit at IPR4.B0;
    const register unsigned short int TMR2IP = 1;
    sbit  TMR2IP_bit at IPR4.B1;
    const register unsigned short int TMR3IP = 2;
    sbit  TMR3IP_bit at IPR4.B2;
    const register unsigned short int TMR4IP = 3;
    sbit  TMR4IP_bit at IPR4.B3;
    const register unsigned short int TMR5IP = 4;
    sbit  TMR5IP_bit at IPR4.B4;
    const register unsigned short int TMR6IP = 5;
    sbit  TMR6IP_bit at IPR4.B5;
    const register unsigned short int TMR1IP = 0;
    sbit  TMR1IP_bit at IPR4.B0;

sfr unsigned short volatile IPR5             absolute 0xEBF;
    const register unsigned short int CCH05 = 0;
    sbit  CCH05_bit at IPR5.B0;
    const register unsigned short int CCH15 = 1;
    sbit  CCH15_bit at IPR5.B1;
    const register unsigned short int TMR5GIP = 2;
    sbit  TMR5GIP_bit at IPR5.B2;
    const register unsigned short int TMR1GIP = 0;
    sbit  TMR1GIP_bit at IPR5.B0;
    const register unsigned short int TMR3GIP = 1;
    sbit  TMR3GIP_bit at IPR5.B1;

sfr unsigned short volatile IPR6             absolute 0xEC0;
    const register unsigned short int CCP1IP = 0;
    sbit  CCP1IP_bit at IPR6.B0;
    const register unsigned short int CCP2IP = 1;
    sbit  CCP2IP_bit at IPR6.B1;

sfr unsigned short volatile IPR7             absolute 0xEC1;
    const register unsigned short int CWG1IP = 0;
    sbit  CWG1IP_bit at IPR7.B0;
    const register unsigned short int NVMIP = 5;
    sbit  NVMIP_bit at IPR7.B5;
    const register unsigned short int CRCIP = 6;
    sbit  CRCIP_bit at IPR7.B6;
    const register unsigned short int SCANIP = 7;
    sbit  SCANIP_bit at IPR7.B7;
    const register unsigned short int CWGIP = 0;
    sbit  CWGIP_bit at IPR7.B0;

sfr unsigned short volatile PIE0             absolute 0xEC2;
    const register unsigned short int INT0IE = 0;
    sbit  INT0IE_bit at PIE0.B0;
    const register unsigned short int INT1IE = 1;
    sbit  INT1IE_bit at PIE0.B1;
    const register unsigned short int INT2IE = 2;
    sbit  INT2IE_bit at PIE0.B2;
    const register unsigned short int IOCIE = 4;
    sbit  IOCIE_bit at PIE0.B4;
    const register unsigned short int TMR0IE = 5;
    sbit  TMR0IE_bit at PIE0.B5;

sfr unsigned short volatile PIE1             absolute 0xEC3;
    const register unsigned short int ADIE = 0;
    sbit  ADIE_bit at PIE1.B0;
    const register unsigned short int ADTIE = 1;
    sbit  ADTIE_bit at PIE1.B1;
    const register unsigned short int CSWIE = 6;
    sbit  CSWIE_bit at PIE1.B6;
    const register unsigned short int OSCFIE = 7;
    sbit  OSCFIE_bit at PIE1.B7;
    const register unsigned short int PSPIE = 7;
    sbit  PSPIE_bit at PIE1.B7;

sfr unsigned short volatile PIE2             absolute 0xEC4;
    const register unsigned short int C1IE = 0;
    sbit  C1IE_bit at PIE2.B0;
    const register unsigned short int C2IE = 1;
    sbit  C2IE_bit at PIE2.B1;
    const register unsigned short int CMIE = 6;
    sbit  CMIE_bit at PIE2.B6;
    const register unsigned short int HLVDIE = 7;
    sbit  HLVDIE_bit at PIE2.B7;
    const register unsigned short int ZCDIE = 6;
    sbit  ZCDIE_bit at PIE2.B6;

sfr unsigned short volatile PIE3             absolute 0xEC5;
    const register unsigned short int RXB0IE = 0;
    sbit  RXB0IE_bit at PIE3.B0;
    const register unsigned short int BCL1IE = 1;
    sbit  BCL1IE_bit at PIE3.B1;
    const register unsigned short int SSP2IE = 2;
    sbit  SSP2IE_bit at PIE3.B2;
    const register unsigned short int BCL2IE = 3;
    sbit  BCL2IE_bit at PIE3.B3;
    const register unsigned short int TX1IE = 4;
    sbit  TX1IE_bit at PIE3.B4;
    const register unsigned short int RC1IE = 5;
    sbit  RC1IE_bit at PIE3.B5;
    const register unsigned short int TX2IE = 6;
    sbit  TX2IE_bit at PIE3.B6;
    const register unsigned short int RC2IE = 7;
    sbit  RC2IE_bit at PIE3.B7;
    const register unsigned short int RXB1IE = 1;
    sbit  RXB1IE_bit at PIE3.B1;
    const register unsigned short int RXBNIE = 1;
    sbit  RXBNIE_bit at PIE3.B1;
    const register unsigned short int SSP1IE = 0;
    sbit  SSP1IE_bit at PIE3.B0;
    const register unsigned short int TXB0IE = 2;
    sbit  TXB0IE_bit at PIE3.B2;
    const register unsigned short int TXB1IE = 3;
    sbit  TXB1IE_bit at PIE3.B3;
    const register unsigned short int TXB2IE = 4;
    sbit  TXB2IE_bit at PIE3.B4;
    const register unsigned short int TXBNIE = 4;
    sbit  TXBNIE_bit at PIE3.B4;

sfr unsigned short volatile PIE4             absolute 0xEC6;
    const register unsigned short int TMR1IE = 0;
    sbit  TMR1IE_bit at PIE4.B0;
    const register unsigned short int TMR2IE = 1;
    sbit  TMR2IE_bit at PIE4.B1;
    const register unsigned short int TMR3IE = 2;
    sbit  TMR3IE_bit at PIE4.B2;
    const register unsigned short int TMR4IE = 3;
    sbit  TMR4IE_bit at PIE4.B3;
    const register unsigned short int TMR5IE = 4;
    sbit  TMR5IE_bit at PIE4.B4;
    const register unsigned short int TMR6IE = 5;
    sbit  TMR6IE_bit at PIE4.B5;

sfr unsigned short volatile PIE5             absolute 0xEC7;
    const register unsigned short int TMR1GIE = 0;
    sbit  TMR1GIE_bit at PIE5.B0;
    const register unsigned short int TMR3GIE = 1;
    sbit  TMR3GIE_bit at PIE5.B1;
    const register unsigned short int TMR5GIE = 2;
    sbit  TMR5GIE_bit at PIE5.B2;

sfr unsigned short volatile PIE6             absolute 0xEC8;
    const register unsigned short int CCP1IE = 0;
    sbit  CCP1IE_bit at PIE6.B0;
    const register unsigned short int CCP2IE = 1;
    sbit  CCP2IE_bit at PIE6.B1;

sfr unsigned short volatile PIE7             absolute 0xEC9;
    const register unsigned short int CWG1IE = 0;
    sbit  CWG1IE_bit at PIE7.B0;
    const register unsigned short int NVMIE = 5;
    sbit  NVMIE_bit at PIE7.B5;
    const register unsigned short int CRCIE = 6;
    sbit  CRCIE_bit at PIE7.B6;
    const register unsigned short int SCANIE = 7;
    sbit  SCANIE_bit at PIE7.B7;
    const register unsigned short int CWGIE = 0;
    sbit  CWGIE_bit at PIE7.B0;

sfr unsigned short volatile PIR0             absolute 0xECA;
    const register unsigned short int INT0IF = 0;
    sbit  INT0IF_bit at PIR0.B0;
    const register unsigned short int INT1IF = 1;
    sbit  INT1IF_bit at PIR0.B1;
    const register unsigned short int INT2IF = 2;
    sbit  INT2IF_bit at PIR0.B2;
    const register unsigned short int IOCIF = 4;
    sbit  IOCIF_bit at PIR0.B4;
    const register unsigned short int TMR0IF = 5;
    sbit  TMR0IF_bit at PIR0.B5;

sfr unsigned short volatile PIR1             absolute 0xECB;
    const register unsigned short int ADIF = 0;
    sbit  ADIF_bit at PIR1.B0;
    const register unsigned short int ADTIF = 1;
    sbit  ADTIF_bit at PIR1.B1;
    const register unsigned short int CSWIF = 6;
    sbit  CSWIF_bit at PIR1.B6;
    const register unsigned short int OSCFIF = 7;
    sbit  OSCFIF_bit at PIR1.B7;
    const register unsigned short int PSPIF = 7;
    sbit  PSPIF_bit at PIR1.B7;

sfr unsigned short volatile PIR2             absolute 0xECC;
    const register unsigned short int C1IF = 0;
    sbit  C1IF_bit at PIR2.B0;
    const register unsigned short int C2IF = 1;
    sbit  C2IF_bit at PIR2.B1;
    const register unsigned short int CMIF = 6;
    sbit  CMIF_bit at PIR2.B6;
    const register unsigned short int HLVDIF = 7;
    sbit  HLVDIF_bit at PIR2.B7;
    const register unsigned short int ZCDIF = 6;
    sbit  ZCDIF_bit at PIR2.B6;

sfr unsigned short volatile PIR3             absolute 0xECD;
    const register unsigned short int SSP1IF = 0;
    sbit  SSP1IF_bit at PIR3.B0;
    const register unsigned short int BCL1IF = 1;
    sbit  BCL1IF_bit at PIR3.B1;
    const register unsigned short int SSP2IF = 2;
    sbit  SSP2IF_bit at PIR3.B2;
    const register unsigned short int BCL2IF = 3;
    sbit  BCL2IF_bit at PIR3.B3;
    const register unsigned short int TX1IF = 4;
    sbit  TX1IF_bit at PIR3.B4;
    const register unsigned short int RC1IF = 5;
    sbit  RC1IF_bit at PIR3.B5;
    const register unsigned short int TX2IF = 6;
    sbit  TX2IF_bit at PIR3.B6;
    const register unsigned short int RC2IF = 7;
    sbit  RC2IF_bit at PIR3.B7;
    const register unsigned short int RXBNIF = 1;
    sbit  RXBNIF_bit at PIR3.B1;
    const register unsigned short int TXBNIF = 4;
    sbit  TXBNIF_bit at PIR3.B4;

sfr unsigned short volatile PIR4             absolute 0xECE;
    const register unsigned short int TMR1IF = 0;
    sbit  TMR1IF_bit at PIR4.B0;
    const register unsigned short int TMR2IF = 1;
    sbit  TMR2IF_bit at PIR4.B1;
    const register unsigned short int TMR3IF = 2;
    sbit  TMR3IF_bit at PIR4.B2;
    const register unsigned short int TMR4IF = 3;
    sbit  TMR4IF_bit at PIR4.B3;
    const register unsigned short int TMR5IF = 4;
    sbit  TMR5IF_bit at PIR4.B4;
    const register unsigned short int TMR6IF = 5;
    sbit  TMR6IF_bit at PIR4.B5;

sfr unsigned short volatile PIR5             absolute 0xECF;
    const register unsigned short int TMR1GIF = 0;
    sbit  TMR1GIF_bit at PIR5.B0;
    const register unsigned short int TMR3GIF = 1;
    sbit  TMR3GIF_bit at PIR5.B1;
    const register unsigned short int TMR5GIF = 2;
    sbit  TMR5GIF_bit at PIR5.B2;

sfr unsigned short volatile PIR6             absolute 0xED0;
    const register unsigned short int CCP1IF = 0;
    sbit  CCP1IF_bit at PIR6.B0;
    const register unsigned short int CCP2IF = 1;
    sbit  CCP2IF_bit at PIR6.B1;

sfr unsigned short volatile PIR7             absolute 0xED1;
    const register unsigned short int CWG1IF = 0;
    sbit  CWG1IF_bit at PIR7.B0;
    const register unsigned short int NVMIF = 5;
    sbit  NVMIF_bit at PIR7.B5;
    const register unsigned short int CRCIF = 6;
    sbit  CRCIF_bit at PIR7.B6;
    const register unsigned short int SCANIF = 7;
    sbit  SCANIF_bit at PIR7.B7;
    const register unsigned short int CWGIF = 0;
    sbit  CWGIF_bit at PIR7.B0;

sfr unsigned short volatile WDTCON0          absolute 0xED2;
    const register unsigned short int SWDTEN = 0;
    sbit  SWDTEN_bit at WDTCON0.B0;
    const register unsigned short int WDTPS0 = 1;
    sbit  WDTPS0_bit at WDTCON0.B1;
    const register unsigned short int WDTPS1 = 2;
    sbit  WDTPS1_bit at WDTCON0.B2;
    const register unsigned short int WDTPS2 = 3;
    sbit  WDTPS2_bit at WDTCON0.B3;
    const register unsigned short int WDTPS3 = 4;
    sbit  WDTPS3_bit at WDTCON0.B4;
    const register unsigned short int WDTPS4 = 5;
    sbit  WDTPS4_bit at WDTCON0.B5;
    const register unsigned short int WDTSEN = 0;
    sbit  WDTSEN_bit at WDTCON0.B0;

sfr unsigned short volatile WDTCON1          absolute 0xED3;
    const register unsigned short int WDTWINDOW0 = 0;
    sbit  WDTWINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WDTWINDOW1 = 1;
    sbit  WDTWINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WDTWINDOW2 = 2;
    sbit  WDTWINDOW2_bit at WDTCON1.B2;
    const register unsigned short int WDTCS0 = 4;
    sbit  WDTCS0_bit at WDTCON1.B4;
    const register unsigned short int WDTCS1 = 5;
    sbit  WDTCS1_bit at WDTCON1.B5;
    const register unsigned short int WDTCS2 = 6;
    sbit  WDTCS2_bit at WDTCON1.B6;
    const register unsigned short int WINDOW0 = 0;
    sbit  WINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WINDOW1 = 1;
    sbit  WINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WINDOW2 = 2;
    sbit  WINDOW2_bit at WDTCON1.B2;

sfr unsigned short volatile WDTPSL           absolute 0xED4;
    const register unsigned short int PSCNT0 = 0;
    sbit  PSCNT0_bit at WDTPSL.B0;
    const register unsigned short int PSCNT1 = 1;
    sbit  PSCNT1_bit at WDTPSL.B1;
    const register unsigned short int PSCNT2 = 2;
    sbit  PSCNT2_bit at WDTPSL.B2;
    const register unsigned short int PSCNT3 = 3;
    sbit  PSCNT3_bit at WDTPSL.B3;
    const register unsigned short int PSCNT4 = 4;
    sbit  PSCNT4_bit at WDTPSL.B4;
    const register unsigned short int PSCNT5 = 5;
    sbit  PSCNT5_bit at WDTPSL.B5;
    const register unsigned short int PSCNT6 = 6;
    sbit  PSCNT6_bit at WDTPSL.B6;
    const register unsigned short int PSCNT7 = 7;
    sbit  PSCNT7_bit at WDTPSL.B7;
    const register unsigned short int WDTPSCNT0 = 0;
    sbit  WDTPSCNT0_bit at WDTPSL.B0;
    const register unsigned short int WDTPSCNT1 = 1;
    sbit  WDTPSCNT1_bit at WDTPSL.B1;
    const register unsigned short int WDTPSCNT2 = 2;
    sbit  WDTPSCNT2_bit at WDTPSL.B2;
    const register unsigned short int WDTPSCNT3 = 3;
    sbit  WDTPSCNT3_bit at WDTPSL.B3;
    const register unsigned short int WDTPSCNT4 = 4;
    sbit  WDTPSCNT4_bit at WDTPSL.B4;
    const register unsigned short int WDTPSCNT5 = 5;
    sbit  WDTPSCNT5_bit at WDTPSL.B5;
    const register unsigned short int WDTPSCNT6 = 6;
    sbit  WDTPSCNT6_bit at WDTPSL.B6;
    const register unsigned short int WDTPSCNT7 = 7;
    sbit  WDTPSCNT7_bit at WDTPSL.B7;

sfr unsigned short volatile WDTPSH           absolute 0xED5;
    const register unsigned short int PSCNT8 = 0;
    sbit  PSCNT8_bit at WDTPSH.B0;
    const register unsigned short int PSCNT9 = 1;
    sbit  PSCNT9_bit at WDTPSH.B1;
    const register unsigned short int PSCNT10 = 2;
    sbit  PSCNT10_bit at WDTPSH.B2;
    const register unsigned short int PSCNT11 = 3;
    sbit  PSCNT11_bit at WDTPSH.B3;
    const register unsigned short int PSCNT12 = 4;
    sbit  PSCNT12_bit at WDTPSH.B4;
    const register unsigned short int PSCNT13 = 5;
    sbit  PSCNT13_bit at WDTPSH.B5;
    const register unsigned short int PSCNT14 = 6;
    sbit  PSCNT14_bit at WDTPSH.B6;
    const register unsigned short int PSCNT15 = 7;
    sbit  PSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT10 = 2;
    sbit  WDTPSCNT10_bit at WDTPSH.B2;
    const register unsigned short int WDTPSCNT11 = 3;
    sbit  WDTPSCNT11_bit at WDTPSH.B3;
    const register unsigned short int WDTPSCNT12 = 4;
    sbit  WDTPSCNT12_bit at WDTPSH.B4;
    const register unsigned short int WDTPSCNT13 = 5;
    sbit  WDTPSCNT13_bit at WDTPSH.B5;
    const register unsigned short int WDTPSCNT14 = 6;
    sbit  WDTPSCNT14_bit at WDTPSH.B6;
    const register unsigned short int WDTPSCNT15 = 7;
    sbit  WDTPSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT8 = 0;
    sbit  WDTPSCNT8_bit at WDTPSH.B0;
    const register unsigned short int WDTPSCNT9 = 1;
    sbit  WDTPSCNT9_bit at WDTPSH.B1;

sfr unsigned short volatile WDTTMR           absolute 0xED6;
    const register unsigned short int PSCNT16 = 0;
    sbit  PSCNT16_bit at WDTTMR.B0;
    const register unsigned short int PSCNT17 = 1;
    sbit  PSCNT17_bit at WDTTMR.B1;
    const register unsigned short int STATE = 2;
    sbit  STATE_bit at WDTTMR.B2;
    const register unsigned short int WDTTMR0 = 3;
    sbit  WDTTMR0_bit at WDTTMR.B3;
    const register unsigned short int WDTTMR1 = 4;
    sbit  WDTTMR1_bit at WDTTMR.B4;
    const register unsigned short int WDTTMR2 = 5;
    sbit  WDTTMR2_bit at WDTTMR.B5;
    const register unsigned short int WDTTMR3 = 6;
    sbit  WDTTMR3_bit at WDTTMR.B6;
    const register unsigned short int WDTTMR4 = 7;
    sbit  WDTTMR4_bit at WDTTMR.B7;
    const register unsigned short int WDTPSCNT16 = 0;
    sbit  WDTPSCNT16_bit at WDTTMR.B0;
    const register unsigned short int WDTPSCNT17 = 1;
    sbit  WDTPSCNT17_bit at WDTTMR.B1;
    const register unsigned short int WDTSTATE = 2;
    sbit  WDTSTATE_bit at WDTTMR.B2;

sfr unsigned short volatile CPUDOZE          absolute 0xED7;
    const register unsigned short int DOZE0 = 0;
    sbit  DOZE0_bit at CPUDOZE.B0;
    const register unsigned short int DOZE1 = 1;
    sbit  DOZE1_bit at CPUDOZE.B1;
    const register unsigned short int DOZE2 = 2;
    sbit  DOZE2_bit at CPUDOZE.B2;
    const register unsigned short int DOE = 4;
    sbit  DOE_bit at CPUDOZE.B4;
    const register unsigned short int ROI = 5;
    sbit  ROI_bit at CPUDOZE.B5;
    const register unsigned short int DOZEN = 6;
    sbit  DOZEN_bit at CPUDOZE.B6;
    const register unsigned short int IDLEN = 7;
    sbit  IDLEN_bit at CPUDOZE.B7;

sfr unsigned short volatile OSCCON1          absolute 0xED8;
    const register unsigned short int NDIV0 = 0;
    sbit  NDIV0_bit at OSCCON1.B0;
    const register unsigned short int NDIV1 = 1;
    sbit  NDIV1_bit at OSCCON1.B1;
    const register unsigned short int NDIV2 = 2;
    sbit  NDIV2_bit at OSCCON1.B2;
    const register unsigned short int NDIV3 = 3;
    sbit  NDIV3_bit at OSCCON1.B3;
    const register unsigned short int NOSC0 = 4;
    sbit  NOSC0_bit at OSCCON1.B4;
    const register unsigned short int NOSC1 = 5;
    sbit  NOSC1_bit at OSCCON1.B5;
    const register unsigned short int NOSC2 = 6;
    sbit  NOSC2_bit at OSCCON1.B6;

sfr unsigned short volatile OSCCON2          absolute 0xED9;
    const register unsigned short int CDIV0 = 0;
    sbit  CDIV0_bit at OSCCON2.B0;
    const register unsigned short int CDIV1 = 1;
    sbit  CDIV1_bit at OSCCON2.B1;
    const register unsigned short int CDIV2 = 2;
    sbit  CDIV2_bit at OSCCON2.B2;
    const register unsigned short int CDIV3 = 3;
    sbit  CDIV3_bit at OSCCON2.B3;
    const register unsigned short int COSC0 = 4;
    sbit  COSC0_bit at OSCCON2.B4;
    const register unsigned short int COSC1 = 5;
    sbit  COSC1_bit at OSCCON2.B5;
    const register unsigned short int COSC2 = 6;
    sbit  COSC2_bit at OSCCON2.B6;

sfr unsigned short volatile OSCCON3          absolute 0xEDA;
    const register unsigned short int NOSCR = 3;
    sbit  NOSCR_bit at OSCCON3.B3;
    const register unsigned short int ORDY = 4;
    sbit  ORDY_bit at OSCCON3.B4;
    const register unsigned short int SOSCPWR = 6;
    sbit  SOSCPWR_bit at OSCCON3.B6;
    const register unsigned short int CSWHOLD = 7;
    sbit  CSWHOLD_bit at OSCCON3.B7;

sfr unsigned short volatile OSCSTAT          absolute 0xEDB;
    const register unsigned short int PLLR = 0;
    sbit  PLLR_bit at OSCSTAT.B0;
    const register unsigned short int ADOR = 2;
    sbit  ADOR_bit at OSCSTAT.B2;
    const register unsigned short int SOR = 3;
    sbit  SOR_bit at OSCSTAT.B3;
    const register unsigned short int LFOR = 4;
    sbit  LFOR_bit at OSCSTAT.B4;
    const register unsigned short int MFOR = 5;
    sbit  MFOR_bit at OSCSTAT.B5;
    const register unsigned short int HFOR = 6;
    sbit  HFOR_bit at OSCSTAT.B6;
    const register unsigned short int EXTOR = 7;
    sbit  EXTOR_bit at OSCSTAT.B7;

sfr unsigned short volatile OSCSTAT1         absolute 0xEDB;
sfr unsigned short volatile OSCEN            absolute 0xEDC;
    const register unsigned short int ADOEN = 2;
    sbit  ADOEN_bit at OSCEN.B2;
    const register unsigned short int SOSCEN = 3;
    sbit  SOSCEN_bit at OSCEN.B3;
    const register unsigned short int LFOEN = 4;
    sbit  LFOEN_bit at OSCEN.B4;
    const register unsigned short int MFOEN = 5;
    sbit  MFOEN_bit at OSCEN.B5;
    const register unsigned short int HFOEN = 6;
    sbit  HFOEN_bit at OSCEN.B6;
    const register unsigned short int EXTOEN = 7;
    sbit  EXTOEN_bit at OSCEN.B7;

sfr unsigned short volatile OSCTUNE          absolute 0xEDD;
    const register unsigned short int TUN0 = 0;
    sbit  TUN0_bit at OSCTUNE.B0;
    const register unsigned short int TUN1 = 1;
    sbit  TUN1_bit at OSCTUNE.B1;
    const register unsigned short int TUN2 = 2;
    sbit  TUN2_bit at OSCTUNE.B2;
    const register unsigned short int TUN3 = 3;
    sbit  TUN3_bit at OSCTUNE.B3;
    const register unsigned short int TUN4 = 4;
    sbit  TUN4_bit at OSCTUNE.B4;
    const register unsigned short int TUN5 = 5;
    sbit  TUN5_bit at OSCTUNE.B5;

sfr unsigned short volatile OSCFRQ           absolute 0xEDE;
    const register unsigned short int FRQ0 = 0;
    sbit  FRQ0_bit at OSCFRQ.B0;
    const register unsigned short int FRQ1 = 1;
    sbit  FRQ1_bit at OSCFRQ.B1;
    const register unsigned short int FRQ2 = 2;
    sbit  FRQ2_bit at OSCFRQ.B2;
    const register unsigned short int FRQ3 = 3;
    sbit  FRQ3_bit at OSCFRQ.B3;

sfr unsigned short volatile BORCON           absolute 0xEE0;
    const register unsigned short int BORRDY = 0;
    sbit  BORRDY_bit at BORCON.B0;
    const register unsigned short int SBOREN = 7;
    sbit  SBOREN_bit at BORCON.B7;

sfr unsigned short volatile PMD0             absolute 0xEE1;
    const register unsigned short int IOCMD = 0;
    sbit  IOCMD_bit at PMD0.B0;
    const register unsigned short int CLKRMD = 1;
    sbit  CLKRMD_bit at PMD0.B1;
    const register unsigned short int NVMMD = 2;
    sbit  NVMMD_bit at PMD0.B2;
    const register unsigned short int SCANMD = 3;
    sbit  SCANMD_bit at PMD0.B3;
    const register unsigned short int CRCMD = 4;
    sbit  CRCMD_bit at PMD0.B4;
    const register unsigned short int HLVDMD = 5;
    sbit  HLVDMD_bit at PMD0.B5;
    const register unsigned short int FVRMD = 6;
    sbit  FVRMD_bit at PMD0.B6;
    const register unsigned short int SYSCMD = 7;
    sbit  SYSCMD_bit at PMD0.B7;
    const register unsigned short int SPI1MD = 1;
    sbit  SPI1MD_bit at PMD0.B1;
    const register unsigned short int SPI2MD = 2;
    sbit  SPI2MD_bit at PMD0.B2;

sfr unsigned short volatile PMD1             absolute 0xEE2;
    const register unsigned short int EMBMD = 0;
    sbit  EMBMD_bit at PMD1.B0;
    const register unsigned short int TMR1MD = 1;
    sbit  TMR1MD_bit at PMD1.B1;
    const register unsigned short int TMR2MD = 2;
    sbit  TMR2MD_bit at PMD1.B2;
    const register unsigned short int TMR3MD = 3;
    sbit  TMR3MD_bit at PMD1.B3;
    const register unsigned short int TMR4MD = 4;
    sbit  TMR4MD_bit at PMD1.B4;
    const register unsigned short int TMR5MD = 5;
    sbit  TMR5MD_bit at PMD1.B5;
    const register unsigned short int TMR6MD = 6;
    sbit  TMR6MD_bit at PMD1.B6;
    const register unsigned short int TMR0MD = 0;
    sbit  TMR0MD_bit at PMD1.B0;

sfr unsigned short volatile PMD2             absolute 0xEE3;
    const register unsigned short int ZCDMD = 0;
    sbit  ZCDMD_bit at PMD2.B0;
    const register unsigned short int CMP1MD = 1;
    sbit  CMP1MD_bit at PMD2.B1;
    const register unsigned short int CMP2MD = 2;
    sbit  CMP2MD_bit at PMD2.B2;
    const register unsigned short int ADCMD = 5;
    sbit  ADCMD_bit at PMD2.B5;
    const register unsigned short int DACMD = 6;
    sbit  DACMD_bit at PMD2.B6;

sfr unsigned short volatile PMD3             absolute 0xEE4;
    const register unsigned short int CCP1MD = 0;
    sbit  CCP1MD_bit at PMD3.B0;
    const register unsigned short int CCP2MD = 1;
    sbit  CCP2MD_bit at PMD3.B1;
    const register unsigned short int PWM3MD = 2;
    sbit  PWM3MD_bit at PMD3.B2;
    const register unsigned short int PWM4MD = 3;
    sbit  PWM4MD_bit at PMD3.B3;

sfr unsigned short volatile PMD4             absolute 0xEE5;
    const register unsigned short int CWG1MD = 0;
    sbit  CWG1MD_bit at PMD4.B0;
    const register unsigned short int MSSP1MD = 4;
    sbit  MSSP1MD_bit at PMD4.B4;
    const register unsigned short int MSSP2MD = 5;
    sbit  MSSP2MD_bit at PMD4.B5;
    const register unsigned short int UART1MD = 6;
    sbit  UART1MD_bit at PMD4.B6;
    const register unsigned short int UART2MD = 7;
    sbit  UART2MD_bit at PMD4.B7;
    const register unsigned short int CWGMD = 0;
    sbit  CWGMD_bit at PMD4.B0;

sfr unsigned short volatile PMD5             absolute 0xEE6;
    const register unsigned short int DSMMD = 0;
    sbit  DSMMD_bit at PMD5.B0;

sfr unsigned short volatile RA0PPS           absolute 0xEE7;
    const register unsigned short int RA0PPS0 = 0;
    sbit  RA0PPS0_bit at RA0PPS.B0;
    const register unsigned short int RA0PPS1 = 1;
    sbit  RA0PPS1_bit at RA0PPS.B1;
    const register unsigned short int RA0PPS2 = 2;
    sbit  RA0PPS2_bit at RA0PPS.B2;
    const register unsigned short int RA0PPS3 = 3;
    sbit  RA0PPS3_bit at RA0PPS.B3;
    const register unsigned short int RA0PPS4 = 4;
    sbit  RA0PPS4_bit at RA0PPS.B4;

sfr unsigned short volatile RA1PPS           absolute 0xEE8;
    const register unsigned short int RA1PPS0 = 0;
    sbit  RA1PPS0_bit at RA1PPS.B0;
    const register unsigned short int RA1PPS1 = 1;
    sbit  RA1PPS1_bit at RA1PPS.B1;
    const register unsigned short int RA1PPS2 = 2;
    sbit  RA1PPS2_bit at RA1PPS.B2;
    const register unsigned short int RA1PPS3 = 3;
    sbit  RA1PPS3_bit at RA1PPS.B3;
    const register unsigned short int RA1PPS4 = 4;
    sbit  RA1PPS4_bit at RA1PPS.B4;

sfr unsigned short volatile RA2PPS           absolute 0xEE9;
    const register unsigned short int RA2PPS0 = 0;
    sbit  RA2PPS0_bit at RA2PPS.B0;
    const register unsigned short int RA2PPS1 = 1;
    sbit  RA2PPS1_bit at RA2PPS.B1;
    const register unsigned short int RA2PPS2 = 2;
    sbit  RA2PPS2_bit at RA2PPS.B2;
    const register unsigned short int RA2PPS3 = 3;
    sbit  RA2PPS3_bit at RA2PPS.B3;
    const register unsigned short int RA2PPS4 = 4;
    sbit  RA2PPS4_bit at RA2PPS.B4;

sfr unsigned short volatile RA3PPS           absolute 0xEEA;
    const register unsigned short int RA3PPS0 = 0;
    sbit  RA3PPS0_bit at RA3PPS.B0;
    const register unsigned short int RA3PPS1 = 1;
    sbit  RA3PPS1_bit at RA3PPS.B1;
    const register unsigned short int RA3PPS2 = 2;
    sbit  RA3PPS2_bit at RA3PPS.B2;
    const register unsigned short int RA3PPS3 = 3;
    sbit  RA3PPS3_bit at RA3PPS.B3;
    const register unsigned short int RA3PPS4 = 4;
    sbit  RA3PPS4_bit at RA3PPS.B4;

sfr unsigned short volatile RA4PPS           absolute 0xEEB;
    const register unsigned short int RA4PPS0 = 0;
    sbit  RA4PPS0_bit at RA4PPS.B0;
    const register unsigned short int RA4PPS1 = 1;
    sbit  RA4PPS1_bit at RA4PPS.B1;
    const register unsigned short int RA4PPS2 = 2;
    sbit  RA4PPS2_bit at RA4PPS.B2;
    const register unsigned short int RA4PPS3 = 3;
    sbit  RA4PPS3_bit at RA4PPS.B3;
    const register unsigned short int RA4PPS4 = 4;
    sbit  RA4PPS4_bit at RA4PPS.B4;

sfr unsigned short volatile RA5PPS           absolute 0xEEC;
    const register unsigned short int RA5PPS0 = 0;
    sbit  RA5PPS0_bit at RA5PPS.B0;
    const register unsigned short int RA5PPS1 = 1;
    sbit  RA5PPS1_bit at RA5PPS.B1;
    const register unsigned short int RA5PPS2 = 2;
    sbit  RA5PPS2_bit at RA5PPS.B2;
    const register unsigned short int RA5PPS3 = 3;
    sbit  RA5PPS3_bit at RA5PPS.B3;
    const register unsigned short int RA5PPS4 = 4;
    sbit  RA5PPS4_bit at RA5PPS.B4;

sfr unsigned short volatile RA6PPS           absolute 0xEED;
    const register unsigned short int RA6PPS0 = 0;
    sbit  RA6PPS0_bit at RA6PPS.B0;
    const register unsigned short int RA6PPS1 = 1;
    sbit  RA6PPS1_bit at RA6PPS.B1;
    const register unsigned short int RA6PPS2 = 2;
    sbit  RA6PPS2_bit at RA6PPS.B2;
    const register unsigned short int RA6PPS3 = 3;
    sbit  RA6PPS3_bit at RA6PPS.B3;
    const register unsigned short int RA6PPS4 = 4;
    sbit  RA6PPS4_bit at RA6PPS.B4;

sfr unsigned short volatile RA7PPS           absolute 0xEEE;
    const register unsigned short int RA7PPS0 = 0;
    sbit  RA7PPS0_bit at RA7PPS.B0;
    const register unsigned short int RA7PPS1 = 1;
    sbit  RA7PPS1_bit at RA7PPS.B1;
    const register unsigned short int RA7PPS2 = 2;
    sbit  RA7PPS2_bit at RA7PPS.B2;
    const register unsigned short int RA7PPS3 = 3;
    sbit  RA7PPS3_bit at RA7PPS.B3;
    const register unsigned short int RA7PPS4 = 4;
    sbit  RA7PPS4_bit at RA7PPS.B4;

sfr unsigned short volatile RB0PPS           absolute 0xEEF;
    const register unsigned short int RB0PPS0 = 0;
    sbit  RB0PPS0_bit at RB0PPS.B0;
    const register unsigned short int RB0PPS1 = 1;
    sbit  RB0PPS1_bit at RB0PPS.B1;
    const register unsigned short int RB0PPS2 = 2;
    sbit  RB0PPS2_bit at RB0PPS.B2;
    const register unsigned short int RB0PPS3 = 3;
    sbit  RB0PPS3_bit at RB0PPS.B3;
    const register unsigned short int RB0PPS4 = 4;
    sbit  RB0PPS4_bit at RB0PPS.B4;

sfr unsigned short volatile RB1PPS           absolute 0xEF0;
    const register unsigned short int RB1PPS0 = 0;
    sbit  RB1PPS0_bit at RB1PPS.B0;
    const register unsigned short int RB1PPS1 = 1;
    sbit  RB1PPS1_bit at RB1PPS.B1;
    const register unsigned short int RB1PPS2 = 2;
    sbit  RB1PPS2_bit at RB1PPS.B2;
    const register unsigned short int RB1PPS3 = 3;
    sbit  RB1PPS3_bit at RB1PPS.B3;
    const register unsigned short int RB1PPS4 = 4;
    sbit  RB1PPS4_bit at RB1PPS.B4;

sfr unsigned short volatile RB2PPS           absolute 0xEF1;
    const register unsigned short int RB2PPS0 = 0;
    sbit  RB2PPS0_bit at RB2PPS.B0;
    const register unsigned short int RB2PPS1 = 1;
    sbit  RB2PPS1_bit at RB2PPS.B1;
    const register unsigned short int RB2PPS2 = 2;
    sbit  RB2PPS2_bit at RB2PPS.B2;
    const register unsigned short int RB2PPS3 = 3;
    sbit  RB2PPS3_bit at RB2PPS.B3;
    const register unsigned short int RB2PPS4 = 4;
    sbit  RB2PPS4_bit at RB2PPS.B4;

sfr unsigned short volatile RB3PPS           absolute 0xEF2;
    const register unsigned short int RB3PPS0 = 0;
    sbit  RB3PPS0_bit at RB3PPS.B0;
    const register unsigned short int RB3PPS1 = 1;
    sbit  RB3PPS1_bit at RB3PPS.B1;
    const register unsigned short int RB3PPS2 = 2;
    sbit  RB3PPS2_bit at RB3PPS.B2;
    const register unsigned short int RB3PPS3 = 3;
    sbit  RB3PPS3_bit at RB3PPS.B3;
    const register unsigned short int RB3PPS4 = 4;
    sbit  RB3PPS4_bit at RB3PPS.B4;

sfr unsigned short volatile RB4PPS           absolute 0xEF3;
    const register unsigned short int RB4PPS0 = 0;
    sbit  RB4PPS0_bit at RB4PPS.B0;
    const register unsigned short int RB4PPS1 = 1;
    sbit  RB4PPS1_bit at RB4PPS.B1;
    const register unsigned short int RB4PPS2 = 2;
    sbit  RB4PPS2_bit at RB4PPS.B2;
    const register unsigned short int RB4PPS3 = 3;
    sbit  RB4PPS3_bit at RB4PPS.B3;
    const register unsigned short int RB4PPS4 = 4;
    sbit  RB4PPS4_bit at RB4PPS.B4;

sfr unsigned short volatile RB5PPS           absolute 0xEF4;
    const register unsigned short int RB5PPS0 = 0;
    sbit  RB5PPS0_bit at RB5PPS.B0;
    const register unsigned short int RB5PPS1 = 1;
    sbit  RB5PPS1_bit at RB5PPS.B1;
    const register unsigned short int RB5PPS2 = 2;
    sbit  RB5PPS2_bit at RB5PPS.B2;
    const register unsigned short int RB5PPS3 = 3;
    sbit  RB5PPS3_bit at RB5PPS.B3;
    const register unsigned short int RB5PPS4 = 4;
    sbit  RB5PPS4_bit at RB5PPS.B4;

sfr unsigned short volatile RB6PPS           absolute 0xEF5;
    const register unsigned short int RB6PPS0 = 0;
    sbit  RB6PPS0_bit at RB6PPS.B0;
    const register unsigned short int RB6PPS1 = 1;
    sbit  RB6PPS1_bit at RB6PPS.B1;
    const register unsigned short int RB6PPS2 = 2;
    sbit  RB6PPS2_bit at RB6PPS.B2;
    const register unsigned short int RB6PPS3 = 3;
    sbit  RB6PPS3_bit at RB6PPS.B3;
    const register unsigned short int RB6PPS4 = 4;
    sbit  RB6PPS4_bit at RB6PPS.B4;

sfr unsigned short volatile RB7PPS           absolute 0xEF6;
    const register unsigned short int RB7PPS0 = 0;
    sbit  RB7PPS0_bit at RB7PPS.B0;
    const register unsigned short int RB7PPS1 = 1;
    sbit  RB7PPS1_bit at RB7PPS.B1;
    const register unsigned short int RB7PPS2 = 2;
    sbit  RB7PPS2_bit at RB7PPS.B2;
    const register unsigned short int RB7PPS3 = 3;
    sbit  RB7PPS3_bit at RB7PPS.B3;
    const register unsigned short int RB7PPS4 = 4;
    sbit  RB7PPS4_bit at RB7PPS.B4;

sfr unsigned short volatile RC0PPS           absolute 0xEF7;
    const register unsigned short int RC0PPS0 = 0;
    sbit  RC0PPS0_bit at RC0PPS.B0;
    const register unsigned short int RC0PPS1 = 1;
    sbit  RC0PPS1_bit at RC0PPS.B1;
    const register unsigned short int RC0PPS2 = 2;
    sbit  RC0PPS2_bit at RC0PPS.B2;
    const register unsigned short int RC0PPS3 = 3;
    sbit  RC0PPS3_bit at RC0PPS.B3;
    const register unsigned short int RC0PPS4 = 4;
    sbit  RC0PPS4_bit at RC0PPS.B4;

sfr unsigned short volatile RC1PPS           absolute 0xEF8;
    const register unsigned short int RC1PPS0 = 0;
    sbit  RC1PPS0_bit at RC1PPS.B0;
    const register unsigned short int RC1PPS1 = 1;
    sbit  RC1PPS1_bit at RC1PPS.B1;
    const register unsigned short int RC1PPS2 = 2;
    sbit  RC1PPS2_bit at RC1PPS.B2;
    const register unsigned short int RC1PPS3 = 3;
    sbit  RC1PPS3_bit at RC1PPS.B3;
    const register unsigned short int RC1PPS4 = 4;
    sbit  RC1PPS4_bit at RC1PPS.B4;

sfr unsigned short volatile RC2PPS           absolute 0xEF9;
    const register unsigned short int RC2PPS0 = 0;
    sbit  RC2PPS0_bit at RC2PPS.B0;
    const register unsigned short int RC2PPS1 = 1;
    sbit  RC2PPS1_bit at RC2PPS.B1;
    const register unsigned short int RC2PPS2 = 2;
    sbit  RC2PPS2_bit at RC2PPS.B2;
    const register unsigned short int RC2PPS3 = 3;
    sbit  RC2PPS3_bit at RC2PPS.B3;
    const register unsigned short int RC2PPS4 = 4;
    sbit  RC2PPS4_bit at RC2PPS.B4;

sfr unsigned short volatile RC3PPS           absolute 0xEFA;
    const register unsigned short int RC3PPS0 = 0;
    sbit  RC3PPS0_bit at RC3PPS.B0;
    const register unsigned short int RC3PPS1 = 1;
    sbit  RC3PPS1_bit at RC3PPS.B1;
    const register unsigned short int RC3PPS2 = 2;
    sbit  RC3PPS2_bit at RC3PPS.B2;
    const register unsigned short int RC3PPS3 = 3;
    sbit  RC3PPS3_bit at RC3PPS.B3;
    const register unsigned short int RC3PPS4 = 4;
    sbit  RC3PPS4_bit at RC3PPS.B4;

sfr unsigned short volatile RC4PPS           absolute 0xEFB;
    const register unsigned short int RC4PPS0 = 0;
    sbit  RC4PPS0_bit at RC4PPS.B0;
    const register unsigned short int RC4PPS1 = 1;
    sbit  RC4PPS1_bit at RC4PPS.B1;
    const register unsigned short int RC4PPS2 = 2;
    sbit  RC4PPS2_bit at RC4PPS.B2;
    const register unsigned short int RC4PPS3 = 3;
    sbit  RC4PPS3_bit at RC4PPS.B3;
    const register unsigned short int RC4PPS4 = 4;
    sbit  RC4PPS4_bit at RC4PPS.B4;

sfr unsigned short volatile RC5PPS           absolute 0xEFC;
    const register unsigned short int RC5PPS0 = 0;
    sbit  RC5PPS0_bit at RC5PPS.B0;
    const register unsigned short int RC5PPS1 = 1;
    sbit  RC5PPS1_bit at RC5PPS.B1;
    const register unsigned short int RC5PPS2 = 2;
    sbit  RC5PPS2_bit at RC5PPS.B2;
    const register unsigned short int RC5PPS3 = 3;
    sbit  RC5PPS3_bit at RC5PPS.B3;
    const register unsigned short int RC5PPS4 = 4;
    sbit  RC5PPS4_bit at RC5PPS.B4;

sfr unsigned short volatile RC6PPS           absolute 0xEFD;
    const register unsigned short int RC6PPS0 = 0;
    sbit  RC6PPS0_bit at RC6PPS.B0;
    const register unsigned short int RC6PPS1 = 1;
    sbit  RC6PPS1_bit at RC6PPS.B1;
    const register unsigned short int RC6PPS2 = 2;
    sbit  RC6PPS2_bit at RC6PPS.B2;
    const register unsigned short int RC6PPS3 = 3;
    sbit  RC6PPS3_bit at RC6PPS.B3;
    const register unsigned short int RC6PPS4 = 4;
    sbit  RC6PPS4_bit at RC6PPS.B4;

sfr unsigned short volatile RC7PPS           absolute 0xEFE;
    const register unsigned short int RC7PPS0 = 0;
    sbit  RC7PPS0_bit at RC7PPS.B0;
    const register unsigned short int RC7PPS1 = 1;
    sbit  RC7PPS1_bit at RC7PPS.B1;
    const register unsigned short int RC7PPS2 = 2;
    sbit  RC7PPS2_bit at RC7PPS.B2;
    const register unsigned short int RC7PPS3 = 3;
    sbit  RC7PPS3_bit at RC7PPS.B3;
    const register unsigned short int RC7PPS4 = 4;
    sbit  RC7PPS4_bit at RC7PPS.B4;

sfr unsigned short volatile RD0PPS           absolute 0xEFF;
    const register unsigned short int RD0PPS0 = 0;
    sbit  RD0PPS0_bit at RD0PPS.B0;
    const register unsigned short int RD0PPS1 = 1;
    sbit  RD0PPS1_bit at RD0PPS.B1;
    const register unsigned short int RD0PPS2 = 2;
    sbit  RD0PPS2_bit at RD0PPS.B2;
    const register unsigned short int RD0PPS3 = 3;
    sbit  RD0PPS3_bit at RD0PPS.B3;
    const register unsigned short int RD0PPS4 = 4;
    sbit  RD0PPS4_bit at RD0PPS.B4;

sfr unsigned short volatile RD1PPS           absolute 0xF00;
    const register unsigned short int RD1PPS0 = 0;
    sbit  RD1PPS0_bit at RD1PPS.B0;
    const register unsigned short int RD1PPS1 = 1;
    sbit  RD1PPS1_bit at RD1PPS.B1;
    const register unsigned short int RD1PPS2 = 2;
    sbit  RD1PPS2_bit at RD1PPS.B2;
    const register unsigned short int RD1PPS3 = 3;
    sbit  RD1PPS3_bit at RD1PPS.B3;
    const register unsigned short int RD1PPS4 = 4;
    sbit  RD1PPS4_bit at RD1PPS.B4;

sfr unsigned short volatile RD2PPS           absolute 0xF01;
    const register unsigned short int RD2PPS0 = 0;
    sbit  RD2PPS0_bit at RD2PPS.B0;
    const register unsigned short int RD2PPS1 = 1;
    sbit  RD2PPS1_bit at RD2PPS.B1;
    const register unsigned short int RD2PPS2 = 2;
    sbit  RD2PPS2_bit at RD2PPS.B2;
    const register unsigned short int RD2PPS3 = 3;
    sbit  RD2PPS3_bit at RD2PPS.B3;
    const register unsigned short int RD2PPS4 = 4;
    sbit  RD2PPS4_bit at RD2PPS.B4;

sfr unsigned short volatile RD3PPS           absolute 0xF02;
    const register unsigned short int RD3PPS0 = 0;
    sbit  RD3PPS0_bit at RD3PPS.B0;
    const register unsigned short int RD3PPS1 = 1;
    sbit  RD3PPS1_bit at RD3PPS.B1;
    const register unsigned short int RD3PPS2 = 2;
    sbit  RD3PPS2_bit at RD3PPS.B2;
    const register unsigned short int RD3PPS3 = 3;
    sbit  RD3PPS3_bit at RD3PPS.B3;
    const register unsigned short int RD3PPS4 = 4;
    sbit  RD3PPS4_bit at RD3PPS.B4;

sfr unsigned short volatile RD4PPS           absolute 0xF03;
    const register unsigned short int RD4PPS0 = 0;
    sbit  RD4PPS0_bit at RD4PPS.B0;
    const register unsigned short int RD4PPS1 = 1;
    sbit  RD4PPS1_bit at RD4PPS.B1;
    const register unsigned short int RD4PPS2 = 2;
    sbit  RD4PPS2_bit at RD4PPS.B2;
    const register unsigned short int RD4PPS3 = 3;
    sbit  RD4PPS3_bit at RD4PPS.B3;
    const register unsigned short int RD4PPS4 = 4;
    sbit  RD4PPS4_bit at RD4PPS.B4;

sfr unsigned short volatile RD5PPS           absolute 0xF04;
    const register unsigned short int RD5PPS0 = 0;
    sbit  RD5PPS0_bit at RD5PPS.B0;
    const register unsigned short int RD5PPS1 = 1;
    sbit  RD5PPS1_bit at RD5PPS.B1;
    const register unsigned short int RD5PPS2 = 2;
    sbit  RD5PPS2_bit at RD5PPS.B2;
    const register unsigned short int RD5PPS3 = 3;
    sbit  RD5PPS3_bit at RD5PPS.B3;
    const register unsigned short int RD5PPS4 = 4;
    sbit  RD5PPS4_bit at RD5PPS.B4;

sfr unsigned short volatile RD6PPS           absolute 0xF05;
    const register unsigned short int RD6PPS0 = 0;
    sbit  RD6PPS0_bit at RD6PPS.B0;
    const register unsigned short int RD6PPS1 = 1;
    sbit  RD6PPS1_bit at RD6PPS.B1;
    const register unsigned short int RD6PPS2 = 2;
    sbit  RD6PPS2_bit at RD6PPS.B2;
    const register unsigned short int RD6PPS3 = 3;
    sbit  RD6PPS3_bit at RD6PPS.B3;
    const register unsigned short int RD6PPS4 = 4;
    sbit  RD6PPS4_bit at RD6PPS.B4;

sfr unsigned short volatile RD7PPS           absolute 0xF06;
    const register unsigned short int RD7PPS0 = 0;
    sbit  RD7PPS0_bit at RD7PPS.B0;
    const register unsigned short int RD7PPS1 = 1;
    sbit  RD7PPS1_bit at RD7PPS.B1;
    const register unsigned short int RD7PPS2 = 2;
    sbit  RD7PPS2_bit at RD7PPS.B2;
    const register unsigned short int RD7PPS3 = 3;
    sbit  RD7PPS3_bit at RD7PPS.B3;
    const register unsigned short int RD7PPS4 = 4;
    sbit  RD7PPS4_bit at RD7PPS.B4;

sfr unsigned short volatile RE0PPS           absolute 0xF07;
    const register unsigned short int RE0PPS0 = 0;
    sbit  RE0PPS0_bit at RE0PPS.B0;
    const register unsigned short int RE0PPS1 = 1;
    sbit  RE0PPS1_bit at RE0PPS.B1;
    const register unsigned short int RE0PPS2 = 2;
    sbit  RE0PPS2_bit at RE0PPS.B2;
    const register unsigned short int RE0PPS3 = 3;
    sbit  RE0PPS3_bit at RE0PPS.B3;
    const register unsigned short int RE0PPS4 = 4;
    sbit  RE0PPS4_bit at RE0PPS.B4;

sfr unsigned short volatile RE1PPS           absolute 0xF08;
    const register unsigned short int RE1PPS0 = 0;
    sbit  RE1PPS0_bit at RE1PPS.B0;
    const register unsigned short int RE1PPS1 = 1;
    sbit  RE1PPS1_bit at RE1PPS.B1;
    const register unsigned short int RE1PPS2 = 2;
    sbit  RE1PPS2_bit at RE1PPS.B2;
    const register unsigned short int RE1PPS3 = 3;
    sbit  RE1PPS3_bit at RE1PPS.B3;
    const register unsigned short int RE1PPS4 = 4;
    sbit  RE1PPS4_bit at RE1PPS.B4;

sfr unsigned short volatile RE2PPS           absolute 0xF09;
    const register unsigned short int RE2PPS0 = 0;
    sbit  RE2PPS0_bit at RE2PPS.B0;
    const register unsigned short int RE2PPS1 = 1;
    sbit  RE2PPS1_bit at RE2PPS.B1;
    const register unsigned short int RE2PPS2 = 2;
    sbit  RE2PPS2_bit at RE2PPS.B2;
    const register unsigned short int RE2PPS3 = 3;
    sbit  RE2PPS3_bit at RE2PPS.B3;
    const register unsigned short int RE2PPS4 = 4;
    sbit  RE2PPS4_bit at RE2PPS.B4;

sfr unsigned short volatile IOCAF            absolute 0xF0A;
    const register unsigned short int IOCAF0 = 0;
    sbit  IOCAF0_bit at IOCAF.B0;
    const register unsigned short int IOCAF1 = 1;
    sbit  IOCAF1_bit at IOCAF.B1;
    const register unsigned short int IOCAF2 = 2;
    sbit  IOCAF2_bit at IOCAF.B2;
    const register unsigned short int IOCAF3 = 3;
    sbit  IOCAF3_bit at IOCAF.B3;
    const register unsigned short int IOCAF4 = 4;
    sbit  IOCAF4_bit at IOCAF.B4;
    const register unsigned short int IOCAF5 = 5;
    sbit  IOCAF5_bit at IOCAF.B5;
    const register unsigned short int IOCAF6 = 6;
    sbit  IOCAF6_bit at IOCAF.B6;
    const register unsigned short int IOCAF7 = 7;
    sbit  IOCAF7_bit at IOCAF.B7;

sfr unsigned short volatile IOCAN            absolute 0xF0B;
    const register unsigned short int IOCAN0 = 0;
    sbit  IOCAN0_bit at IOCAN.B0;
    const register unsigned short int IOCAN1 = 1;
    sbit  IOCAN1_bit at IOCAN.B1;
    const register unsigned short int IOCAN2 = 2;
    sbit  IOCAN2_bit at IOCAN.B2;
    const register unsigned short int IOCAN3 = 3;
    sbit  IOCAN3_bit at IOCAN.B3;
    const register unsigned short int IOCAN4 = 4;
    sbit  IOCAN4_bit at IOCAN.B4;
    const register unsigned short int IOCAN5 = 5;
    sbit  IOCAN5_bit at IOCAN.B5;
    const register unsigned short int IOCAN6 = 6;
    sbit  IOCAN6_bit at IOCAN.B6;
    const register unsigned short int IOCAN7 = 7;
    sbit  IOCAN7_bit at IOCAN.B7;

sfr unsigned short volatile IOCAP            absolute 0xF0C;
    const register unsigned short int IOCAP0 = 0;
    sbit  IOCAP0_bit at IOCAP.B0;
    const register unsigned short int IOCAP1 = 1;
    sbit  IOCAP1_bit at IOCAP.B1;
    const register unsigned short int IOCAP2 = 2;
    sbit  IOCAP2_bit at IOCAP.B2;
    const register unsigned short int IOCAP3 = 3;
    sbit  IOCAP3_bit at IOCAP.B3;
    const register unsigned short int IOCAP4 = 4;
    sbit  IOCAP4_bit at IOCAP.B4;
    const register unsigned short int IOCAP5 = 5;
    sbit  IOCAP5_bit at IOCAP.B5;
    const register unsigned short int IOCAP6 = 6;
    sbit  IOCAP6_bit at IOCAP.B6;
    const register unsigned short int IOCAP7 = 7;
    sbit  IOCAP7_bit at IOCAP.B7;

sfr unsigned short volatile INLVLA           absolute 0xF0D;
    const register unsigned short int INLVLA0 = 0;
    sbit  INLVLA0_bit at INLVLA.B0;
    const register unsigned short int INLVLA1 = 1;
    sbit  INLVLA1_bit at INLVLA.B1;
    const register unsigned short int INLVLA2 = 2;
    sbit  INLVLA2_bit at INLVLA.B2;
    const register unsigned short int INLVLA3 = 3;
    sbit  INLVLA3_bit at INLVLA.B3;
    const register unsigned short int INLVLA4 = 4;
    sbit  INLVLA4_bit at INLVLA.B4;
    const register unsigned short int INLVLA5 = 5;
    sbit  INLVLA5_bit at INLVLA.B5;
    const register unsigned short int INLVLA6 = 6;
    sbit  INLVLA6_bit at INLVLA.B6;
    const register unsigned short int INLVLA7 = 7;
    sbit  INLVLA7_bit at INLVLA.B7;

sfr unsigned short volatile SLRCONA          absolute 0xF0E;
    const register unsigned short int SLRA0 = 0;
    sbit  SLRA0_bit at SLRCONA.B0;
    const register unsigned short int SLRA1 = 1;
    sbit  SLRA1_bit at SLRCONA.B1;
    const register unsigned short int SLRA2 = 2;
    sbit  SLRA2_bit at SLRCONA.B2;
    const register unsigned short int SLRA3 = 3;
    sbit  SLRA3_bit at SLRCONA.B3;
    const register unsigned short int SLRA4 = 4;
    sbit  SLRA4_bit at SLRCONA.B4;
    const register unsigned short int SLRA5 = 5;
    sbit  SLRA5_bit at SLRCONA.B5;
    const register unsigned short int SLRA6 = 6;
    sbit  SLRA6_bit at SLRCONA.B6;
    const register unsigned short int SLRA7 = 7;
    sbit  SLRA7_bit at SLRCONA.B7;

sfr unsigned short volatile ODCONA           absolute 0xF0F;
    const register unsigned short int ODCA0 = 0;
    sbit  ODCA0_bit at ODCONA.B0;
    const register unsigned short int ODCA1 = 1;
    sbit  ODCA1_bit at ODCONA.B1;
    const register unsigned short int ODCA2 = 2;
    sbit  ODCA2_bit at ODCONA.B2;
    const register unsigned short int ODCA3 = 3;
    sbit  ODCA3_bit at ODCONA.B3;
    const register unsigned short int ODCA4 = 4;
    sbit  ODCA4_bit at ODCONA.B4;
    const register unsigned short int ODCA5 = 5;
    sbit  ODCA5_bit at ODCONA.B5;
    const register unsigned short int ODCA6 = 6;
    sbit  ODCA6_bit at ODCONA.B6;
    const register unsigned short int ODCA7 = 7;
    sbit  ODCA7_bit at ODCONA.B7;

sfr unsigned short          WPUA             absolute 0xF10;
    const register unsigned short int WPUA0 = 0;
    sbit  WPUA0_bit at WPUA.B0;
    const register unsigned short int WPUA1 = 1;
    sbit  WPUA1_bit at WPUA.B1;
    const register unsigned short int WPUA2 = 2;
    sbit  WPUA2_bit at WPUA.B2;
    const register unsigned short int WPUA3 = 3;
    sbit  WPUA3_bit at WPUA.B3;
    const register unsigned short int WPUA4 = 4;
    sbit  WPUA4_bit at WPUA.B4;
    const register unsigned short int WPUA5 = 5;
    sbit  WPUA5_bit at WPUA.B5;
    const register unsigned short int WPUA6 = 6;
    sbit  WPUA6_bit at WPUA.B6;
    const register unsigned short int WPUA7 = 7;
    sbit  WPUA7_bit at WPUA.B7;

sfr unsigned short volatile ANSELA           absolute 0xF11;
    const register unsigned short int ANSELA0 = 0;
    sbit  ANSELA0_bit at ANSELA.B0;
    const register unsigned short int ANSELA1 = 1;
    sbit  ANSELA1_bit at ANSELA.B1;
    const register unsigned short int ANSELA2 = 2;
    sbit  ANSELA2_bit at ANSELA.B2;
    const register unsigned short int ANSELA3 = 3;
    sbit  ANSELA3_bit at ANSELA.B3;
    const register unsigned short int ANSELA4 = 4;
    sbit  ANSELA4_bit at ANSELA.B4;
    const register unsigned short int ANSELA5 = 5;
    sbit  ANSELA5_bit at ANSELA.B5;
    const register unsigned short int ANSELA6 = 6;
    sbit  ANSELA6_bit at ANSELA.B6;
    const register unsigned short int ANSELA7 = 7;
    sbit  ANSELA7_bit at ANSELA.B7;

sfr unsigned short volatile IOCBF            absolute 0xF12;
    const register unsigned short int IOCBF0 = 0;
    sbit  IOCBF0_bit at IOCBF.B0;
    const register unsigned short int IOCBF1 = 1;
    sbit  IOCBF1_bit at IOCBF.B1;
    const register unsigned short int IOCBF2 = 2;
    sbit  IOCBF2_bit at IOCBF.B2;
    const register unsigned short int IOCBF3 = 3;
    sbit  IOCBF3_bit at IOCBF.B3;
    const register unsigned short int IOCBF4 = 4;
    sbit  IOCBF4_bit at IOCBF.B4;
    const register unsigned short int IOCBF5 = 5;
    sbit  IOCBF5_bit at IOCBF.B5;
    const register unsigned short int IOCBF6 = 6;
    sbit  IOCBF6_bit at IOCBF.B6;
    const register unsigned short int IOCBF7 = 7;
    sbit  IOCBF7_bit at IOCBF.B7;

sfr unsigned short volatile IOCBN            absolute 0xF13;
    const register unsigned short int IOCBN0 = 0;
    sbit  IOCBN0_bit at IOCBN.B0;
    const register unsigned short int IOCBN1 = 1;
    sbit  IOCBN1_bit at IOCBN.B1;
    const register unsigned short int IOCBN2 = 2;
    sbit  IOCBN2_bit at IOCBN.B2;
    const register unsigned short int IOCBN3 = 3;
    sbit  IOCBN3_bit at IOCBN.B3;
    const register unsigned short int IOCBN4 = 4;
    sbit  IOCBN4_bit at IOCBN.B4;
    const register unsigned short int IOCBN5 = 5;
    sbit  IOCBN5_bit at IOCBN.B5;
    const register unsigned short int IOCBN6 = 6;
    sbit  IOCBN6_bit at IOCBN.B6;
    const register unsigned short int IOCBN7 = 7;
    sbit  IOCBN7_bit at IOCBN.B7;

sfr unsigned short volatile IOCBP            absolute 0xF14;
    const register unsigned short int IOCBP0 = 0;
    sbit  IOCBP0_bit at IOCBP.B0;
    const register unsigned short int IOCBP1 = 1;
    sbit  IOCBP1_bit at IOCBP.B1;
    const register unsigned short int IOCBP2 = 2;
    sbit  IOCBP2_bit at IOCBP.B2;
    const register unsigned short int IOCBP3 = 3;
    sbit  IOCBP3_bit at IOCBP.B3;
    const register unsigned short int IOCBP4 = 4;
    sbit  IOCBP4_bit at IOCBP.B4;
    const register unsigned short int IOCBP5 = 5;
    sbit  IOCBP5_bit at IOCBP.B5;
    const register unsigned short int IOCBP6 = 6;
    sbit  IOCBP6_bit at IOCBP.B6;
    const register unsigned short int IOCBP7 = 7;
    sbit  IOCBP7_bit at IOCBP.B7;

sfr unsigned short volatile INLVLB           absolute 0xF15;
    const register unsigned short int INLVLB0 = 0;
    sbit  INLVLB0_bit at INLVLB.B0;
    const register unsigned short int INLVLB1 = 1;
    sbit  INLVLB1_bit at INLVLB.B1;
    const register unsigned short int INLVLB2 = 2;
    sbit  INLVLB2_bit at INLVLB.B2;
    const register unsigned short int INLVLB3 = 3;
    sbit  INLVLB3_bit at INLVLB.B3;
    const register unsigned short int INLVLB4 = 4;
    sbit  INLVLB4_bit at INLVLB.B4;
    const register unsigned short int INLVLB5 = 5;
    sbit  INLVLB5_bit at INLVLB.B5;
    const register unsigned short int INLVLB6 = 6;
    sbit  INLVLB6_bit at INLVLB.B6;
    const register unsigned short int INLVLB7 = 7;
    sbit  INLVLB7_bit at INLVLB.B7;

sfr unsigned short volatile SLRCONB          absolute 0xF16;
    const register unsigned short int SLRB0 = 0;
    sbit  SLRB0_bit at SLRCONB.B0;
    const register unsigned short int SLRB1 = 1;
    sbit  SLRB1_bit at SLRCONB.B1;
    const register unsigned short int SLRB2 = 2;
    sbit  SLRB2_bit at SLRCONB.B2;
    const register unsigned short int SLRB3 = 3;
    sbit  SLRB3_bit at SLRCONB.B3;
    const register unsigned short int SLRB4 = 4;
    sbit  SLRB4_bit at SLRCONB.B4;
    const register unsigned short int SLRB5 = 5;
    sbit  SLRB5_bit at SLRCONB.B5;
    const register unsigned short int SLRB6 = 6;
    sbit  SLRB6_bit at SLRCONB.B6;
    const register unsigned short int SLRB7 = 7;
    sbit  SLRB7_bit at SLRCONB.B7;

sfr unsigned short volatile ODCONB           absolute 0xF17;
    const register unsigned short int ODCB0 = 0;
    sbit  ODCB0_bit at ODCONB.B0;
    const register unsigned short int ODCB1 = 1;
    sbit  ODCB1_bit at ODCONB.B1;
    const register unsigned short int ODCB2 = 2;
    sbit  ODCB2_bit at ODCONB.B2;
    const register unsigned short int ODCB3 = 3;
    sbit  ODCB3_bit at ODCONB.B3;
    const register unsigned short int ODCB4 = 4;
    sbit  ODCB4_bit at ODCONB.B4;
    const register unsigned short int ODCB5 = 5;
    sbit  ODCB5_bit at ODCONB.B5;
    const register unsigned short int ODCB6 = 6;
    sbit  ODCB6_bit at ODCONB.B6;
    const register unsigned short int ODCB7 = 7;
    sbit  ODCB7_bit at ODCONB.B7;

sfr unsigned short          WPUB             absolute 0xF18;
    const register unsigned short int WPUB0 = 0;
    sbit  WPUB0_bit at WPUB.B0;
    const register unsigned short int WPUB1 = 1;
    sbit  WPUB1_bit at WPUB.B1;
    const register unsigned short int WPUB2 = 2;
    sbit  WPUB2_bit at WPUB.B2;
    const register unsigned short int WPUB3 = 3;
    sbit  WPUB3_bit at WPUB.B3;
    const register unsigned short int WPUB4 = 4;
    sbit  WPUB4_bit at WPUB.B4;
    const register unsigned short int WPUB5 = 5;
    sbit  WPUB5_bit at WPUB.B5;
    const register unsigned short int WPUB6 = 6;
    sbit  WPUB6_bit at WPUB.B6;
    const register unsigned short int WPUB7 = 7;
    sbit  WPUB7_bit at WPUB.B7;

sfr unsigned short volatile ANSELB           absolute 0xF19;
    const register unsigned short int ANSELB0 = 0;
    sbit  ANSELB0_bit at ANSELB.B0;
    const register unsigned short int ANSELB1 = 1;
    sbit  ANSELB1_bit at ANSELB.B1;
    const register unsigned short int ANSELB2 = 2;
    sbit  ANSELB2_bit at ANSELB.B2;
    const register unsigned short int ANSELB3 = 3;
    sbit  ANSELB3_bit at ANSELB.B3;
    const register unsigned short int ANSELB4 = 4;
    sbit  ANSELB4_bit at ANSELB.B4;
    const register unsigned short int ANSELB5 = 5;
    sbit  ANSELB5_bit at ANSELB.B5;
    const register unsigned short int ANSELB6 = 6;
    sbit  ANSELB6_bit at ANSELB.B6;
    const register unsigned short int ANSELB7 = 7;
    sbit  ANSELB7_bit at ANSELB.B7;

sfr unsigned short volatile IOCCF            absolute 0xF1A;
    const register unsigned short int IOCCF0 = 0;
    sbit  IOCCF0_bit at IOCCF.B0;
    const register unsigned short int IOCCF1 = 1;
    sbit  IOCCF1_bit at IOCCF.B1;
    const register unsigned short int IOCCF2 = 2;
    sbit  IOCCF2_bit at IOCCF.B2;
    const register unsigned short int IOCCF3 = 3;
    sbit  IOCCF3_bit at IOCCF.B3;
    const register unsigned short int IOCCF4 = 4;
    sbit  IOCCF4_bit at IOCCF.B4;
    const register unsigned short int IOCCF5 = 5;
    sbit  IOCCF5_bit at IOCCF.B5;
    const register unsigned short int IOCCF6 = 6;
    sbit  IOCCF6_bit at IOCCF.B6;
    const register unsigned short int IOCCF7 = 7;
    sbit  IOCCF7_bit at IOCCF.B7;

sfr unsigned short volatile IOCCN            absolute 0xF1B;
    const register unsigned short int IOCCN0 = 0;
    sbit  IOCCN0_bit at IOCCN.B0;
    const register unsigned short int IOCCN1 = 1;
    sbit  IOCCN1_bit at IOCCN.B1;
    const register unsigned short int IOCCN2 = 2;
    sbit  IOCCN2_bit at IOCCN.B2;
    const register unsigned short int IOCCN3 = 3;
    sbit  IOCCN3_bit at IOCCN.B3;
    const register unsigned short int IOCCN4 = 4;
    sbit  IOCCN4_bit at IOCCN.B4;
    const register unsigned short int IOCCN5 = 5;
    sbit  IOCCN5_bit at IOCCN.B5;
    const register unsigned short int IOCCN6 = 6;
    sbit  IOCCN6_bit at IOCCN.B6;
    const register unsigned short int IOCCN7 = 7;
    sbit  IOCCN7_bit at IOCCN.B7;

sfr unsigned short volatile IOCCP            absolute 0xF1C;
    const register unsigned short int IOCCP0 = 0;
    sbit  IOCCP0_bit at IOCCP.B0;
    const register unsigned short int IOCCP1 = 1;
    sbit  IOCCP1_bit at IOCCP.B1;
    const register unsigned short int IOCCP2 = 2;
    sbit  IOCCP2_bit at IOCCP.B2;
    const register unsigned short int IOCCP3 = 3;
    sbit  IOCCP3_bit at IOCCP.B3;
    const register unsigned short int IOCCP4 = 4;
    sbit  IOCCP4_bit at IOCCP.B4;
    const register unsigned short int IOCCP5 = 5;
    sbit  IOCCP5_bit at IOCCP.B5;
    const register unsigned short int IOCCP6 = 6;
    sbit  IOCCP6_bit at IOCCP.B6;
    const register unsigned short int IOCCP7 = 7;
    sbit  IOCCP7_bit at IOCCP.B7;

sfr unsigned short volatile INLVLC           absolute 0xF1D;
    const register unsigned short int INLVLC0 = 0;
    sbit  INLVLC0_bit at INLVLC.B0;
    const register unsigned short int INLVLC1 = 1;
    sbit  INLVLC1_bit at INLVLC.B1;
    const register unsigned short int INLVLC2 = 2;
    sbit  INLVLC2_bit at INLVLC.B2;
    const register unsigned short int INLVLC3 = 3;
    sbit  INLVLC3_bit at INLVLC.B3;
    const register unsigned short int INLVLC4 = 4;
    sbit  INLVLC4_bit at INLVLC.B4;
    const register unsigned short int INLVLC5 = 5;
    sbit  INLVLC5_bit at INLVLC.B5;
    const register unsigned short int INLVLC6 = 6;
    sbit  INLVLC6_bit at INLVLC.B6;
    const register unsigned short int INLVLC7 = 7;
    sbit  INLVLC7_bit at INLVLC.B7;

sfr unsigned short volatile SLRCONC          absolute 0xF1E;
    const register unsigned short int SLRC0 = 0;
    sbit  SLRC0_bit at SLRCONC.B0;
    const register unsigned short int SLRC1 = 1;
    sbit  SLRC1_bit at SLRCONC.B1;
    const register unsigned short int SLRC2 = 2;
    sbit  SLRC2_bit at SLRCONC.B2;
    const register unsigned short int SLRC3 = 3;
    sbit  SLRC3_bit at SLRCONC.B3;
    const register unsigned short int SLRC4 = 4;
    sbit  SLRC4_bit at SLRCONC.B4;
    const register unsigned short int SLRC5 = 5;
    sbit  SLRC5_bit at SLRCONC.B5;
    const register unsigned short int SLRC6 = 6;
    sbit  SLRC6_bit at SLRCONC.B6;
    const register unsigned short int SLRC7 = 7;
    sbit  SLRC7_bit at SLRCONC.B7;

sfr unsigned short volatile ODCONC           absolute 0xF1F;
    const register unsigned short int ODCC0 = 0;
    sbit  ODCC0_bit at ODCONC.B0;
    const register unsigned short int ODCC1 = 1;
    sbit  ODCC1_bit at ODCONC.B1;
    const register unsigned short int ODCC2 = 2;
    sbit  ODCC2_bit at ODCONC.B2;
    const register unsigned short int ODCC3 = 3;
    sbit  ODCC3_bit at ODCONC.B3;
    const register unsigned short int ODCC4 = 4;
    sbit  ODCC4_bit at ODCONC.B4;
    const register unsigned short int ODCC5 = 5;
    sbit  ODCC5_bit at ODCONC.B5;
    const register unsigned short int ODCC6 = 6;
    sbit  ODCC6_bit at ODCONC.B6;
    const register unsigned short int ODCC7 = 7;
    sbit  ODCC7_bit at ODCONC.B7;

sfr unsigned short volatile WPUC             absolute 0xF20;
    const register unsigned short int WPUC0 = 0;
    sbit  WPUC0_bit at WPUC.B0;
    const register unsigned short int WPUC1 = 1;
    sbit  WPUC1_bit at WPUC.B1;
    const register unsigned short int WPUC2 = 2;
    sbit  WPUC2_bit at WPUC.B2;
    const register unsigned short int WPUC3 = 3;
    sbit  WPUC3_bit at WPUC.B3;
    const register unsigned short int WPUC4 = 4;
    sbit  WPUC4_bit at WPUC.B4;
    const register unsigned short int WPUC5 = 5;
    sbit  WPUC5_bit at WPUC.B5;
    const register unsigned short int WPUC6 = 6;
    sbit  WPUC6_bit at WPUC.B6;
    const register unsigned short int WPUC7 = 7;
    sbit  WPUC7_bit at WPUC.B7;

sfr unsigned short volatile ANSELC           absolute 0xF21;
    const register unsigned short int ANSELC0 = 0;
    sbit  ANSELC0_bit at ANSELC.B0;
    const register unsigned short int ANSELC1 = 1;
    sbit  ANSELC1_bit at ANSELC.B1;
    const register unsigned short int ANSELC2 = 2;
    sbit  ANSELC2_bit at ANSELC.B2;
    const register unsigned short int ANSELC3 = 3;
    sbit  ANSELC3_bit at ANSELC.B3;
    const register unsigned short int ANSELC4 = 4;
    sbit  ANSELC4_bit at ANSELC.B4;
    const register unsigned short int ANSELC5 = 5;
    sbit  ANSELC5_bit at ANSELC.B5;
    const register unsigned short int ANSELC6 = 6;
    sbit  ANSELC6_bit at ANSELC.B6;
    const register unsigned short int ANSELC7 = 7;
    sbit  ANSELC7_bit at ANSELC.B7;

sfr unsigned short volatile INLVLD           absolute 0xF22;
    const register unsigned short int INLVLD0 = 0;
    sbit  INLVLD0_bit at INLVLD.B0;
    const register unsigned short int INLVLD1 = 1;
    sbit  INLVLD1_bit at INLVLD.B1;
    const register unsigned short int INLVLD2 = 2;
    sbit  INLVLD2_bit at INLVLD.B2;
    const register unsigned short int INLVLD3 = 3;
    sbit  INLVLD3_bit at INLVLD.B3;
    const register unsigned short int INLVLD4 = 4;
    sbit  INLVLD4_bit at INLVLD.B4;
    const register unsigned short int INLVLD5 = 5;
    sbit  INLVLD5_bit at INLVLD.B5;
    const register unsigned short int INLVLD6 = 6;
    sbit  INLVLD6_bit at INLVLD.B6;
    const register unsigned short int INLVLD7 = 7;
    sbit  INLVLD7_bit at INLVLD.B7;

sfr unsigned short volatile SLRCOND          absolute 0xF23;
    const register unsigned short int SLRD0 = 0;
    sbit  SLRD0_bit at SLRCOND.B0;
    const register unsigned short int SLRD1 = 1;
    sbit  SLRD1_bit at SLRCOND.B1;
    const register unsigned short int SLRD2 = 2;
    sbit  SLRD2_bit at SLRCOND.B2;
    const register unsigned short int SLRD3 = 3;
    sbit  SLRD3_bit at SLRCOND.B3;
    const register unsigned short int SLRD4 = 4;
    sbit  SLRD4_bit at SLRCOND.B4;
    const register unsigned short int SLRD5 = 5;
    sbit  SLRD5_bit at SLRCOND.B5;
    const register unsigned short int SLRD6 = 6;
    sbit  SLRD6_bit at SLRCOND.B6;
    const register unsigned short int SLRD7 = 7;
    sbit  SLRD7_bit at SLRCOND.B7;

sfr unsigned short volatile ODCOND           absolute 0xF24;
    const register unsigned short int ODCD0 = 0;
    sbit  ODCD0_bit at ODCOND.B0;
    const register unsigned short int ODCD1 = 1;
    sbit  ODCD1_bit at ODCOND.B1;
    const register unsigned short int ODCD2 = 2;
    sbit  ODCD2_bit at ODCOND.B2;
    const register unsigned short int ODCD3 = 3;
    sbit  ODCD3_bit at ODCOND.B3;
    const register unsigned short int ODCD4 = 4;
    sbit  ODCD4_bit at ODCOND.B4;
    const register unsigned short int ODCD5 = 5;
    sbit  ODCD5_bit at ODCOND.B5;
    const register unsigned short int ODCD6 = 6;
    sbit  ODCD6_bit at ODCOND.B6;
    const register unsigned short int ODCD7 = 7;
    sbit  ODCD7_bit at ODCOND.B7;

sfr unsigned short volatile WPUD             absolute 0xF25;
    const register unsigned short int WPUD0 = 0;
    sbit  WPUD0_bit at WPUD.B0;
    const register unsigned short int WPUD1 = 1;
    sbit  WPUD1_bit at WPUD.B1;
    const register unsigned short int WPUD2 = 2;
    sbit  WPUD2_bit at WPUD.B2;
    const register unsigned short int WPUD3 = 3;
    sbit  WPUD3_bit at WPUD.B3;
    const register unsigned short int WPUD4 = 4;
    sbit  WPUD4_bit at WPUD.B4;
    const register unsigned short int WPUD5 = 5;
    sbit  WPUD5_bit at WPUD.B5;
    const register unsigned short int WPUD6 = 6;
    sbit  WPUD6_bit at WPUD.B6;
    const register unsigned short int WPUD7 = 7;
    sbit  WPUD7_bit at WPUD.B7;

sfr unsigned short volatile ANSELD           absolute 0xF26;
    const register unsigned short int ANSELD0 = 0;
    sbit  ANSELD0_bit at ANSELD.B0;
    const register unsigned short int ANSELD1 = 1;
    sbit  ANSELD1_bit at ANSELD.B1;
    const register unsigned short int ANSELD2 = 2;
    sbit  ANSELD2_bit at ANSELD.B2;
    const register unsigned short int ANSELD3 = 3;
    sbit  ANSELD3_bit at ANSELD.B3;
    const register unsigned short int ANSELD4 = 4;
    sbit  ANSELD4_bit at ANSELD.B4;
    const register unsigned short int ANSELD5 = 5;
    sbit  ANSELD5_bit at ANSELD.B5;
    const register unsigned short int ANSELD6 = 6;
    sbit  ANSELD6_bit at ANSELD.B6;
    const register unsigned short int ANSELD7 = 7;
    sbit  ANSELD7_bit at ANSELD.B7;

sfr unsigned short volatile IOCEF            absolute 0xF27;
    const register unsigned short int IOCEF3 = 3;
    sbit  IOCEF3_bit at IOCEF.B3;

sfr unsigned short volatile IOCEN            absolute 0xF28;
    const register unsigned short int IOCEN3 = 3;
    sbit  IOCEN3_bit at IOCEN.B3;

sfr unsigned short volatile IOCEP            absolute 0xF29;
    const register unsigned short int IOCEP3 = 3;
    sbit  IOCEP3_bit at IOCEP.B3;

sfr unsigned short volatile INLVLE           absolute 0xF2A;
    const register unsigned short int INLVLE0 = 0;
    sbit  INLVLE0_bit at INLVLE.B0;
    const register unsigned short int INLVLE1 = 1;
    sbit  INLVLE1_bit at INLVLE.B1;
    const register unsigned short int INLVLE2 = 2;
    sbit  INLVLE2_bit at INLVLE.B2;
    const register unsigned short int INLVLE3 = 3;
    sbit  INLVLE3_bit at INLVLE.B3;

sfr unsigned short volatile SLRCONE          absolute 0xF2B;
    const register unsigned short int SLRE0 = 0;
    sbit  SLRE0_bit at SLRCONE.B0;
    const register unsigned short int SLRE1 = 1;
    sbit  SLRE1_bit at SLRCONE.B1;
    const register unsigned short int SLRE2 = 2;
    sbit  SLRE2_bit at SLRCONE.B2;

sfr unsigned short volatile ODCONE           absolute 0xF2C;
    const register unsigned short int ODCE0 = 0;
    sbit  ODCE0_bit at ODCONE.B0;
    const register unsigned short int ODCE1 = 1;
    sbit  ODCE1_bit at ODCONE.B1;
    const register unsigned short int ODCE2 = 2;
    sbit  ODCE2_bit at ODCONE.B2;

sfr unsigned short volatile WPUE             absolute 0xF2D;
    const register unsigned short int WPUE0 = 0;
    sbit  WPUE0_bit at WPUE.B0;
    const register unsigned short int WPUE1 = 1;
    sbit  WPUE1_bit at WPUE.B1;
    const register unsigned short int WPUE2 = 2;
    sbit  WPUE2_bit at WPUE.B2;
    const register unsigned short int WPUE3 = 3;
    sbit  WPUE3_bit at WPUE.B3;

sfr unsigned short volatile ANSELE           absolute 0xF2E;
    const register unsigned short int ANSELE0 = 0;
    sbit  ANSELE0_bit at ANSELE.B0;
    const register unsigned short int ANSELE1 = 1;
    sbit  ANSELE1_bit at ANSELE.B1;
    const register unsigned short int ANSELE2 = 2;
    sbit  ANSELE2_bit at ANSELE.B2;

sfr unsigned short volatile HLVDCON0         absolute 0xF2F;
    const register unsigned short int HLVDINTL = 0;
    sbit  HLVDINTL_bit at HLVDCON0.B0;
    const register unsigned short int HLVDINTH = 1;
    sbit  HLVDINTH_bit at HLVDCON0.B1;
    const register unsigned short int HLVDRDY = 4;
    sbit  HLVDRDY_bit at HLVDCON0.B4;
    const register unsigned short int HLVDOUT = 5;
    sbit  HLVDOUT_bit at HLVDCON0.B5;
    const register unsigned short int HLVDEN = 7;
    sbit  HLVDEN_bit at HLVDCON0.B7;
    const register unsigned short int INTH = 1;
    sbit  INTH_bit at HLVDCON0.B1;
    const register unsigned short int INTL = 0;
    sbit  INTL_bit at HLVDCON0.B0;

sfr unsigned short volatile HLVDCON1         absolute 0xF30;
    const register unsigned short int HLVDSEL0 = 0;
    sbit  HLVDSEL0_bit at HLVDCON1.B0;
    const register unsigned short int HLVDSEL1 = 1;
    sbit  HLVDSEL1_bit at HLVDCON1.B1;
    const register unsigned short int HLVDSEL2 = 2;
    sbit  HLVDSEL2_bit at HLVDCON1.B2;
    const register unsigned short int HLVDSEL3 = 3;
    sbit  HLVDSEL3_bit at HLVDCON1.B3;
    const register unsigned short int SEL0 = 0;
    sbit  SEL0_bit at HLVDCON1.B0;
    const register unsigned short int SEL1 = 1;
    sbit  SEL1_bit at HLVDCON1.B1;
    const register unsigned short int SEL2 = 2;
    sbit  SEL2_bit at HLVDCON1.B2;
    const register unsigned short int SEL3 = 3;
    sbit  SEL3_bit at HLVDCON1.B3;

sfr unsigned short volatile FVRCON           absolute 0xF31;
    const register unsigned short int ADFVR0 = 0;
    sbit  ADFVR0_bit at FVRCON.B0;
    const register unsigned short int ADFVR1 = 1;
    sbit  ADFVR1_bit at FVRCON.B1;
    const register unsigned short int CDAFVR0 = 2;
    sbit  CDAFVR0_bit at FVRCON.B2;
    const register unsigned short int CDAFVR1 = 3;
    sbit  CDAFVR1_bit at FVRCON.B3;
    const register unsigned short int TSRNG = 4;
    sbit  TSRNG_bit at FVRCON.B4;
    const register unsigned short int TSEN = 5;
    sbit  TSEN_bit at FVRCON.B5;
    const register unsigned short int FVRRDY = 6;
    sbit  FVRRDY_bit at FVRCON.B6;
    const register unsigned short int FVREN = 7;
    sbit  FVREN_bit at FVRCON.B7;

sfr unsigned short volatile ZCDCON           absolute 0xF32;
    const register unsigned short int ZCDINTN = 0;
    sbit  ZCDINTN_bit at ZCDCON.B0;
    const register unsigned short int ZCDINTP = 1;
    sbit  ZCDINTP_bit at ZCDCON.B1;
    const register unsigned short int ZCDPOL = 4;
    sbit  ZCDPOL_bit at ZCDCON.B4;
    const register unsigned short int ZCDOUT = 5;
    sbit  ZCDOUT_bit at ZCDCON.B5;
    const register unsigned short int ZCDSEN = 7;
    sbit  ZCDSEN_bit at ZCDCON.B7;

sfr unsigned short volatile DAC1CON0         absolute 0xF33;
    const register unsigned short int DAC1NSS = 0;
    sbit  DAC1NSS_bit at DAC1CON0.B0;
    const register unsigned short int DAC1PSS0 = 2;
    sbit  DAC1PSS0_bit at DAC1CON0.B2;
    const register unsigned short int DAC1PSS1 = 3;
    sbit  DAC1PSS1_bit at DAC1CON0.B3;
    const register unsigned short int DAC1OE2 = 4;
    sbit  DAC1OE2_bit at DAC1CON0.B4;
    const register unsigned short int DAC1OE1 = 5;
    sbit  DAC1OE1_bit at DAC1CON0.B5;
    const register unsigned short int DAC1EN = 7;
    sbit  DAC1EN_bit at DAC1CON0.B7;
    const register unsigned short int NSS = 0;
    sbit  NSS_bit at DAC1CON0.B0;
    const register unsigned short int OE1 = 5;
    sbit  OE1_bit at DAC1CON0.B5;
    const register unsigned short int OE2 = 4;
    sbit  OE2_bit at DAC1CON0.B4;
    const register unsigned short int PSS0 = 2;
    sbit  PSS0_bit at DAC1CON0.B2;
    const register unsigned short int PSS1 = 3;
    sbit  PSS1_bit at DAC1CON0.B3;

sfr unsigned short volatile DAC1CON1         absolute 0xF34;
    const register unsigned short int DAC1R0 = 0;
    sbit  DAC1R0_bit at DAC1CON1.B0;
    const register unsigned short int DAC1R1 = 1;
    sbit  DAC1R1_bit at DAC1CON1.B1;
    const register unsigned short int DAC1R2 = 2;
    sbit  DAC1R2_bit at DAC1CON1.B2;
    const register unsigned short int DAC1R3 = 3;
    sbit  DAC1R3_bit at DAC1CON1.B3;
    const register unsigned short int DAC1R4 = 4;
    sbit  DAC1R4_bit at DAC1CON1.B4;

sfr unsigned short volatile CM2CON0          absolute 0xF35;
    const register unsigned short int C2SYNC = 0;
    sbit  C2SYNC_bit at CM2CON0.B0;
    const register unsigned short int C2HYS = 1;
    sbit  C2HYS_bit at CM2CON0.B1;
    const register unsigned short int C2POL = 4;
    sbit  C2POL_bit at CM2CON0.B4;
    const register unsigned short int C2OUT = 6;
    sbit  C2OUT_bit at CM2CON0.B6;
    const register unsigned short int C2EN = 7;
    sbit  C2EN_bit at CM2CON0.B7;

sfr unsigned short volatile CM2CON1          absolute 0xF36;
    const register unsigned short int C2INTN = 0;
    sbit  C2INTN_bit at CM2CON1.B0;
    const register unsigned short int C2INTP = 1;
    sbit  C2INTP_bit at CM2CON1.B1;

sfr unsigned short volatile CM2NCH           absolute 0xF37;
    const register unsigned short int C2NCH0 = 0;
    sbit  C2NCH0_bit at CM2NCH.B0;
    const register unsigned short int C2NCH1 = 1;
    sbit  C2NCH1_bit at CM2NCH.B1;
    const register unsigned short int C2NCH2 = 2;
    sbit  C2NCH2_bit at CM2NCH.B2;

sfr unsigned short volatile CM2PCH           absolute 0xF38;
    const register unsigned short int C2PCH0 = 0;
    sbit  C2PCH0_bit at CM2PCH.B0;
    const register unsigned short int C2PCH1 = 1;
    sbit  C2PCH1_bit at CM2PCH.B1;
    const register unsigned short int C2PCH2 = 2;
    sbit  C2PCH2_bit at CM2PCH.B2;

sfr unsigned short volatile CM1CON0          absolute 0xF39;
    const register unsigned short int C1SYNC = 0;
    sbit  C1SYNC_bit at CM1CON0.B0;
    const register unsigned short int C1HYS = 1;
    sbit  C1HYS_bit at CM1CON0.B1;
    const register unsigned short int C1POL = 4;
    sbit  C1POL_bit at CM1CON0.B4;
    const register unsigned short int C1OUT = 6;
    sbit  C1OUT_bit at CM1CON0.B6;
    const register unsigned short int C1EN = 7;
    sbit  C1EN_bit at CM1CON0.B7;

sfr unsigned short volatile CM1CON1          absolute 0xF3A;
    const register unsigned short int C1INTN = 0;
    sbit  C1INTN_bit at CM1CON1.B0;
    const register unsigned short int C1INTP = 1;
    sbit  C1INTP_bit at CM1CON1.B1;

sfr unsigned short volatile CM1NCH           absolute 0xF3B;
    const register unsigned short int C1NCH0 = 0;
    sbit  C1NCH0_bit at CM1NCH.B0;
    const register unsigned short int C1NCH1 = 1;
    sbit  C1NCH1_bit at CM1NCH.B1;
    const register unsigned short int C1NCH2 = 2;
    sbit  C1NCH2_bit at CM1NCH.B2;

sfr unsigned short volatile CM1PCH           absolute 0xF3C;
    const register unsigned short int C1PCH0 = 0;
    sbit  C1PCH0_bit at CM1PCH.B0;
    const register unsigned short int C1PCH1 = 1;
    sbit  C1PCH1_bit at CM1PCH.B1;
    const register unsigned short int C1PCH2 = 2;
    sbit  C1PCH2_bit at CM1PCH.B2;

sfr unsigned short volatile CMOUT            absolute 0xF3D;
    const register unsigned short int MC1OUT = 0;
    sbit  MC1OUT_bit at CMOUT.B0;
    const register unsigned short int MC2OUT = 1;
    sbit  MC2OUT_bit at CMOUT.B1;

sfr unsigned short volatile CLKRCON          absolute 0xF3E;
    const register unsigned short int CLKRDIV0 = 0;
    sbit  CLKRDIV0_bit at CLKRCON.B0;
    const register unsigned short int CLKRDIV1 = 1;
    sbit  CLKRDIV1_bit at CLKRCON.B1;
    const register unsigned short int CLKRDIV2 = 2;
    sbit  CLKRDIV2_bit at CLKRCON.B2;
    const register unsigned short int CLKRDC0 = 3;
    sbit  CLKRDC0_bit at CLKRCON.B3;
    const register unsigned short int CLKRDC1 = 4;
    sbit  CLKRDC1_bit at CLKRCON.B4;
    const register unsigned short int CLKREN = 7;
    sbit  CLKREN_bit at CLKRCON.B7;
    const register unsigned short int DIV0 = 0;
    sbit  DIV0_bit at CLKRCON.B0;
    const register unsigned short int DIV1 = 1;
    sbit  DIV1_bit at CLKRCON.B1;
    const register unsigned short int DIV2 = 2;
    sbit  DIV2_bit at CLKRCON.B2;

sfr unsigned short volatile CLKRCLK          absolute 0xF3F;
    const register unsigned short int CLK0 = 0;
    sbit  CLK0_bit at CLKRCLK.B0;
    const register unsigned short int CLK1 = 1;
    sbit  CLK1_bit at CLKRCLK.B1;
    const register unsigned short int CLK2 = 2;
    sbit  CLK2_bit at CLKRCLK.B2;
    const register unsigned short int CLKRCLK0 = 0;
    sbit  CLKRCLK0_bit at CLKRCLK.B0;
    const register unsigned short int CLKRCLK1 = 1;
    sbit  CLKRCLK1_bit at CLKRCLK.B1;
    const register unsigned short int CLKRCLK2 = 2;
    sbit  CLKRCLK2_bit at CLKRCLK.B2;

sfr unsigned short volatile CWG1CLK          absolute 0xF40;
    const register unsigned short int CWG1CS = 0;
    sbit  CWG1CS_bit at CWG1CLK.B0;

sfr unsigned short volatile CWG1CLKCON       absolute 0xF40;
sfr unsigned short volatile CWG1ISM          absolute 0xF41;
    const register unsigned short int CWG1ISM0 = 0;
    sbit  CWG1ISM0_bit at CWG1ISM.B0;
    const register unsigned short int CWG1ISM1 = 1;
    sbit  CWG1ISM1_bit at CWG1ISM.B1;
    const register unsigned short int CWG1ISM2 = 2;
    sbit  CWG1ISM2_bit at CWG1ISM.B2;
    const register unsigned short int CWG1ISM3 = 3;
    sbit  CWG1ISM3_bit at CWG1ISM.B3;

sfr unsigned short volatile CWG1DBR          absolute 0xF42;
    const register unsigned short int CWG1DBR0 = 0;
    sbit  CWG1DBR0_bit at CWG1DBR.B0;
    const register unsigned short int CWG1DBR1 = 1;
    sbit  CWG1DBR1_bit at CWG1DBR.B1;
    const register unsigned short int CWG1DBR2 = 2;
    sbit  CWG1DBR2_bit at CWG1DBR.B2;
    const register unsigned short int CWG1DBR3 = 3;
    sbit  CWG1DBR3_bit at CWG1DBR.B3;
    const register unsigned short int CWG1DBR4 = 4;
    sbit  CWG1DBR4_bit at CWG1DBR.B4;
    const register unsigned short int CWG1DBR5 = 5;
    sbit  CWG1DBR5_bit at CWG1DBR.B5;
    const register unsigned short int DBR0 = 0;
    sbit  DBR0_bit at CWG1DBR.B0;
    const register unsigned short int DBR1 = 1;
    sbit  DBR1_bit at CWG1DBR.B1;
    const register unsigned short int DBR2 = 2;
    sbit  DBR2_bit at CWG1DBR.B2;
    const register unsigned short int DBR3 = 3;
    sbit  DBR3_bit at CWG1DBR.B3;
    const register unsigned short int DBR4 = 4;
    sbit  DBR4_bit at CWG1DBR.B4;
    const register unsigned short int DBR5 = 5;
    sbit  DBR5_bit at CWG1DBR.B5;

sfr unsigned short volatile CWG1DBF          absolute 0xF43;
    const register unsigned short int CWG1DBF0 = 0;
    sbit  CWG1DBF0_bit at CWG1DBF.B0;
    const register unsigned short int CWG1DBF1 = 1;
    sbit  CWG1DBF1_bit at CWG1DBF.B1;
    const register unsigned short int CWG1DBF2 = 2;
    sbit  CWG1DBF2_bit at CWG1DBF.B2;
    const register unsigned short int CWG1DBF3 = 3;
    sbit  CWG1DBF3_bit at CWG1DBF.B3;
    const register unsigned short int CWG1DBF4 = 4;
    sbit  CWG1DBF4_bit at CWG1DBF.B4;
    const register unsigned short int CWG1DBF5 = 5;
    sbit  CWG1DBF5_bit at CWG1DBF.B5;
    const register unsigned short int DBF0 = 0;
    sbit  DBF0_bit at CWG1DBF.B0;
    const register unsigned short int DBF1 = 1;
    sbit  DBF1_bit at CWG1DBF.B1;
    const register unsigned short int DBF2 = 2;
    sbit  DBF2_bit at CWG1DBF.B2;
    const register unsigned short int DBF3 = 3;
    sbit  DBF3_bit at CWG1DBF.B3;
    const register unsigned short int DBF4 = 4;
    sbit  DBF4_bit at CWG1DBF.B4;
    const register unsigned short int DBF5 = 5;
    sbit  DBF5_bit at CWG1DBF.B5;

sfr unsigned short volatile CWG1CON0         absolute 0xF44;
    const register unsigned short int CWG1MODE0 = 0;
    sbit  CWG1MODE0_bit at CWG1CON0.B0;
    const register unsigned short int CWG1MODE1 = 1;
    sbit  CWG1MODE1_bit at CWG1CON0.B1;
    const register unsigned short int CWG1MODE2 = 2;
    sbit  CWG1MODE2_bit at CWG1CON0.B2;
    const register unsigned short int CWG1LD = 6;
    sbit  CWG1LD_bit at CWG1CON0.B6;
    const register unsigned short int CWG1EN = 7;
    sbit  CWG1EN_bit at CWG1CON0.B7;
    const register unsigned short int G1EN = 7;
    sbit  G1EN_bit at CWG1CON0.B7;
    const register unsigned short int LD = 6;
    sbit  LD_bit at CWG1CON0.B6;

sfr unsigned short volatile CWG1CON1         absolute 0xF45;
    const register unsigned short int CWG1POLA = 0;
    sbit  CWG1POLA_bit at CWG1CON1.B0;
    const register unsigned short int CWG1POLB = 1;
    sbit  CWG1POLB_bit at CWG1CON1.B1;
    const register unsigned short int CWG1POLC = 2;
    sbit  CWG1POLC_bit at CWG1CON1.B2;
    const register unsigned short int CWG1POLD = 3;
    sbit  CWG1POLD_bit at CWG1CON1.B3;
    const register unsigned short int CWG1IN = 5;
    sbit  CWG1IN_bit at CWG1CON1.B5;
    const register unsigned short int IN_ = 5;
    sbit  IN_bit at CWG1CON1.B5;
    const register unsigned short int POLA = 0;
    sbit  POLA_bit at CWG1CON1.B0;
    const register unsigned short int POLB = 1;
    sbit  POLB_bit at CWG1CON1.B1;
    const register unsigned short int POLC = 2;
    sbit  POLC_bit at CWG1CON1.B2;
    const register unsigned short int POLD = 3;
    sbit  POLD_bit at CWG1CON1.B3;

sfr unsigned short volatile CWG1AS0          absolute 0xF46;
    const register unsigned short int CWG1LSAC0 = 2;
    sbit  CWG1LSAC0_bit at CWG1AS0.B2;
    const register unsigned short int CWG1LSAC1 = 3;
    sbit  CWG1LSAC1_bit at CWG1AS0.B3;
    const register unsigned short int CWG1LSBD0 = 4;
    sbit  CWG1LSBD0_bit at CWG1AS0.B4;
    const register unsigned short int CWG1LSBD1 = 5;
    sbit  CWG1LSBD1_bit at CWG1AS0.B5;
    const register unsigned short int CWG1REN = 6;
    sbit  CWG1REN_bit at CWG1AS0.B6;
    const register unsigned short int CWG1SHUTDOWN = 7;
    sbit  CWG1SHUTDOWN_bit at CWG1AS0.B7;
    const register unsigned short int LSAC0 = 2;
    sbit  LSAC0_bit at CWG1AS0.B2;
    const register unsigned short int LSAC1 = 3;
    sbit  LSAC1_bit at CWG1AS0.B3;
    const register unsigned short int LSBD0 = 4;
    sbit  LSBD0_bit at CWG1AS0.B4;
    const register unsigned short int LSBD1 = 5;
    sbit  LSBD1_bit at CWG1AS0.B5;
    const register unsigned short int REN = 6;
    sbit  REN_bit at CWG1AS0.B6;
    const register unsigned short int SHUTDOWN = 7;
    sbit  SHUTDOWN_bit at CWG1AS0.B7;

sfr unsigned short volatile CWG1AS1          absolute 0xF47;
    const register unsigned short int AS0E = 0;
    sbit  AS0E_bit at CWG1AS1.B0;
    const register unsigned short int AS1E = 1;
    sbit  AS1E_bit at CWG1AS1.B1;
    const register unsigned short int AS2E = 2;
    sbit  AS2E_bit at CWG1AS1.B2;
    const register unsigned short int AS3E = 3;
    sbit  AS3E_bit at CWG1AS1.B3;
    const register unsigned short int AS4E = 4;
    sbit  AS4E_bit at CWG1AS1.B4;
    const register unsigned short int AS5E = 5;
    sbit  AS5E_bit at CWG1AS1.B5;

sfr unsigned short volatile CWG1STR          absolute 0xF48;
    const register unsigned short int CWG1STRA = 0;
    sbit  CWG1STRA_bit at CWG1STR.B0;
    const register unsigned short int CWG1STRB = 1;
    sbit  CWG1STRB_bit at CWG1STR.B1;
    const register unsigned short int CWG1STRC = 2;
    sbit  CWG1STRC_bit at CWG1STR.B2;
    const register unsigned short int CWG1STRD = 3;
    sbit  CWG1STRD_bit at CWG1STR.B3;
    const register unsigned short int CWG1OVRA = 4;
    sbit  CWG1OVRA_bit at CWG1STR.B4;
    const register unsigned short int CWG1OVRB = 5;
    sbit  CWG1OVRB_bit at CWG1STR.B5;
    const register unsigned short int CWG1OVRC = 6;
    sbit  CWG1OVRC_bit at CWG1STR.B6;
    const register unsigned short int CWG1OVRD = 7;
    sbit  CWG1OVRD_bit at CWG1STR.B7;
    const register unsigned short int OVRA = 4;
    sbit  OVRA_bit at CWG1STR.B4;
    const register unsigned short int OVRB = 5;
    sbit  OVRB_bit at CWG1STR.B5;
    const register unsigned short int OVRC = 6;
    sbit  OVRC_bit at CWG1STR.B6;
    const register unsigned short int OVRD = 7;
    sbit  OVRD_bit at CWG1STR.B7;
    const register unsigned short int STRA = 0;
    sbit  STRA_bit at CWG1STR.B0;
    const register unsigned short int STRB = 1;
    sbit  STRB_bit at CWG1STR.B1;
    const register unsigned short int STRC = 2;
    sbit  STRC_bit at CWG1STR.B2;
    const register unsigned short int STRD = 3;
    sbit  STRD_bit at CWG1STR.B3;

sfr unsigned short volatile SCANLADRL        absolute 0xF49;
    const register unsigned short int LADR0 = 0;
    sbit  LADR0_bit at SCANLADRL.B0;
    const register unsigned short int LADR1 = 1;
    sbit  LADR1_bit at SCANLADRL.B1;
    const register unsigned short int LADR2 = 2;
    sbit  LADR2_bit at SCANLADRL.B2;
    const register unsigned short int LADR3 = 3;
    sbit  LADR3_bit at SCANLADRL.B3;
    const register unsigned short int LADR4 = 4;
    sbit  LADR4_bit at SCANLADRL.B4;
    const register unsigned short int LADR5 = 5;
    sbit  LADR5_bit at SCANLADRL.B5;
    const register unsigned short int LADR6 = 6;
    sbit  LADR6_bit at SCANLADRL.B6;
    const register unsigned short int LADR7 = 7;
    sbit  LADR7_bit at SCANLADRL.B7;
    const register unsigned short int SCANLADR0 = 0;
    sbit  SCANLADR0_bit at SCANLADRL.B0;
    const register unsigned short int SCANLADR1 = 1;
    sbit  SCANLADR1_bit at SCANLADRL.B1;
    const register unsigned short int SCANLADR2 = 2;
    sbit  SCANLADR2_bit at SCANLADRL.B2;
    const register unsigned short int SCANLADR3 = 3;
    sbit  SCANLADR3_bit at SCANLADRL.B3;
    const register unsigned short int SCANLADR4 = 4;
    sbit  SCANLADR4_bit at SCANLADRL.B4;
    const register unsigned short int SCANLADR5 = 5;
    sbit  SCANLADR5_bit at SCANLADRL.B5;
    const register unsigned short int SCANLADR6 = 6;
    sbit  SCANLADR6_bit at SCANLADRL.B6;
    const register unsigned short int SCANLADR7 = 7;
    sbit  SCANLADR7_bit at SCANLADRL.B7;

sfr unsigned short volatile SCANLADRH        absolute 0xF4A;
    const register unsigned short int LADR8 = 0;
    sbit  LADR8_bit at SCANLADRH.B0;
    const register unsigned short int LADR9 = 1;
    sbit  LADR9_bit at SCANLADRH.B1;
    const register unsigned short int LADR10 = 2;
    sbit  LADR10_bit at SCANLADRH.B2;
    const register unsigned short int LADR11 = 3;
    sbit  LADR11_bit at SCANLADRH.B3;
    const register unsigned short int LADR12 = 4;
    sbit  LADR12_bit at SCANLADRH.B4;
    const register unsigned short int LADR13 = 5;
    sbit  LADR13_bit at SCANLADRH.B5;
    const register unsigned short int LADR14 = 6;
    sbit  LADR14_bit at SCANLADRH.B6;
    const register unsigned short int LADR15 = 7;
    sbit  LADR15_bit at SCANLADRH.B7;
    const register unsigned short int SCANLADR10 = 2;
    sbit  SCANLADR10_bit at SCANLADRH.B2;
    const register unsigned short int SCANLADR11 = 3;
    sbit  SCANLADR11_bit at SCANLADRH.B3;
    const register unsigned short int SCANLADR12 = 4;
    sbit  SCANLADR12_bit at SCANLADRH.B4;
    const register unsigned short int SCANLADR13 = 5;
    sbit  SCANLADR13_bit at SCANLADRH.B5;
    const register unsigned short int SCANLADR14 = 6;
    sbit  SCANLADR14_bit at SCANLADRH.B6;
    const register unsigned short int SCANLADR15 = 7;
    sbit  SCANLADR15_bit at SCANLADRH.B7;
    const register unsigned short int SCANLADR8 = 0;
    sbit  SCANLADR8_bit at SCANLADRH.B0;
    const register unsigned short int SCANLADR9 = 1;
    sbit  SCANLADR9_bit at SCANLADRH.B1;

sfr unsigned short volatile SCANLADRU        absolute 0xF4B;
    const register unsigned short int LADR16 = 0;
    sbit  LADR16_bit at SCANLADRU.B0;
    const register unsigned short int LADR17 = 1;
    sbit  LADR17_bit at SCANLADRU.B1;
    const register unsigned short int LADR18 = 2;
    sbit  LADR18_bit at SCANLADRU.B2;
    const register unsigned short int LADR19 = 3;
    sbit  LADR19_bit at SCANLADRU.B3;
    const register unsigned short int LADR20 = 4;
    sbit  LADR20_bit at SCANLADRU.B4;
    const register unsigned short int LADR21 = 5;
    sbit  LADR21_bit at SCANLADRU.B5;
    const register unsigned short int SCANLADR16 = 0;
    sbit  SCANLADR16_bit at SCANLADRU.B0;
    const register unsigned short int SCANLADR17 = 1;
    sbit  SCANLADR17_bit at SCANLADRU.B1;
    const register unsigned short int SCANLADR18 = 2;
    sbit  SCANLADR18_bit at SCANLADRU.B2;
    const register unsigned short int SCANLADR19 = 3;
    sbit  SCANLADR19_bit at SCANLADRU.B3;
    const register unsigned short int SCANLADR20 = 4;
    sbit  SCANLADR20_bit at SCANLADRU.B4;
    const register unsigned short int SCANLADR21 = 5;
    sbit  SCANLADR21_bit at SCANLADRU.B5;

sfr unsigned short volatile SCANHADRL        absolute 0xF4C;
    const register unsigned short int HADR0 = 0;
    sbit  HADR0_bit at SCANHADRL.B0;
    const register unsigned short int HADR1 = 1;
    sbit  HADR1_bit at SCANHADRL.B1;
    const register unsigned short int HADR2 = 2;
    sbit  HADR2_bit at SCANHADRL.B2;
    const register unsigned short int HADR3 = 3;
    sbit  HADR3_bit at SCANHADRL.B3;
    const register unsigned short int HADR4 = 4;
    sbit  HADR4_bit at SCANHADRL.B4;
    const register unsigned short int HADR5 = 5;
    sbit  HADR5_bit at SCANHADRL.B5;
    const register unsigned short int HADR6 = 6;
    sbit  HADR6_bit at SCANHADRL.B6;
    const register unsigned short int HADR7 = 7;
    sbit  HADR7_bit at SCANHADRL.B7;
    const register unsigned short int SCANHADR0 = 0;
    sbit  SCANHADR0_bit at SCANHADRL.B0;
    const register unsigned short int SCANHADR1 = 1;
    sbit  SCANHADR1_bit at SCANHADRL.B1;
    const register unsigned short int SCANHADR2 = 2;
    sbit  SCANHADR2_bit at SCANHADRL.B2;
    const register unsigned short int SCANHADR3 = 3;
    sbit  SCANHADR3_bit at SCANHADRL.B3;
    const register unsigned short int SCANHADR4 = 4;
    sbit  SCANHADR4_bit at SCANHADRL.B4;
    const register unsigned short int SCANHADR5 = 5;
    sbit  SCANHADR5_bit at SCANHADRL.B5;
    const register unsigned short int SCANHADR6 = 6;
    sbit  SCANHADR6_bit at SCANHADRL.B6;
    const register unsigned short int SCANHADR7 = 7;
    sbit  SCANHADR7_bit at SCANHADRL.B7;

sfr unsigned short volatile SCANHADRH        absolute 0xF4D;
    const register unsigned short int HADR8 = 0;
    sbit  HADR8_bit at SCANHADRH.B0;
    const register unsigned short int HADR9 = 1;
    sbit  HADR9_bit at SCANHADRH.B1;
    const register unsigned short int HADR10 = 2;
    sbit  HADR10_bit at SCANHADRH.B2;
    const register unsigned short int HADR11 = 3;
    sbit  HADR11_bit at SCANHADRH.B3;
    const register unsigned short int HADR12 = 4;
    sbit  HADR12_bit at SCANHADRH.B4;
    const register unsigned short int HADR13 = 5;
    sbit  HADR13_bit at SCANHADRH.B5;
    const register unsigned short int HADR14 = 6;
    sbit  HADR14_bit at SCANHADRH.B6;
    const register unsigned short int HADR15 = 7;
    sbit  HADR15_bit at SCANHADRH.B7;
    const register unsigned short int SCANHADR10 = 2;
    sbit  SCANHADR10_bit at SCANHADRH.B2;
    const register unsigned short int SCANHADR11 = 3;
    sbit  SCANHADR11_bit at SCANHADRH.B3;
    const register unsigned short int SCANHADR12 = 4;
    sbit  SCANHADR12_bit at SCANHADRH.B4;
    const register unsigned short int SCANHADR13 = 5;
    sbit  SCANHADR13_bit at SCANHADRH.B5;
    const register unsigned short int SCANHADR14 = 6;
    sbit  SCANHADR14_bit at SCANHADRH.B6;
    const register unsigned short int SCANHADR15 = 7;
    sbit  SCANHADR15_bit at SCANHADRH.B7;
    const register unsigned short int SCANHADR8 = 0;
    sbit  SCANHADR8_bit at SCANHADRH.B0;
    const register unsigned short int SCANHADR9 = 1;
    sbit  SCANHADR9_bit at SCANHADRH.B1;

sfr unsigned short volatile SCANHADRU        absolute 0xF4E;
    const register unsigned short int HADR16 = 0;
    sbit  HADR16_bit at SCANHADRU.B0;
    const register unsigned short int HADR17 = 1;
    sbit  HADR17_bit at SCANHADRU.B1;
    const register unsigned short int HADR18 = 2;
    sbit  HADR18_bit at SCANHADRU.B2;
    const register unsigned short int HADR19 = 3;
    sbit  HADR19_bit at SCANHADRU.B3;
    const register unsigned short int HADR20 = 4;
    sbit  HADR20_bit at SCANHADRU.B4;
    const register unsigned short int HADR21 = 5;
    sbit  HADR21_bit at SCANHADRU.B5;
    const register unsigned short int SCANHADR16 = 0;
    sbit  SCANHADR16_bit at SCANHADRU.B0;
    const register unsigned short int SCANHADR17 = 1;
    sbit  SCANHADR17_bit at SCANHADRU.B1;
    const register unsigned short int SCANHADR18 = 2;
    sbit  SCANHADR18_bit at SCANHADRU.B2;
    const register unsigned short int SCANHADR19 = 3;
    sbit  SCANHADR19_bit at SCANHADRU.B3;
    const register unsigned short int SCANHADR20 = 4;
    sbit  SCANHADR20_bit at SCANHADRU.B4;
    const register unsigned short int SCANHADR21 = 5;
    sbit  SCANHADR21_bit at SCANHADRU.B5;

sfr unsigned short volatile SCANCON0         absolute 0xF4F;
    const register unsigned short int SCANMODE0 = 0;
    sbit  SCANMODE0_bit at SCANCON0.B0;
    const register unsigned short int SCANMODE1 = 1;
    sbit  SCANMODE1_bit at SCANCON0.B1;
    const register unsigned short int INTM = 3;
    sbit  INTM_bit at SCANCON0.B3;
    const register unsigned short int DABORT = 4;
    sbit  DABORT_bit at SCANCON0.B4;
    const register unsigned short int SCANBUSY = 5;
    sbit  SCANBUSY_bit at SCANCON0.B5;
    const register unsigned short int SCANGO = 6;
    sbit  SCANGO_bit at SCANCON0.B6;
    const register unsigned short int SCANEN = 7;
    sbit  SCANEN_bit at SCANCON0.B7;
    const register unsigned short int INVALID = 4;
    sbit  INVALID_bit at SCANCON0.B4;
    const register unsigned short int SCANINTM = 3;
    sbit  SCANINTM_bit at SCANCON0.B3;
    const register unsigned short int SCANINVALID = 4;
    sbit  SCANINVALID_bit at SCANCON0.B4;

sfr unsigned short volatile SCANTRIG         absolute 0xF50;
    const register unsigned short int SCANTSEL0 = 0;
    sbit  SCANTSEL0_bit at SCANTRIG.B0;
    const register unsigned short int SCANTSEL1 = 1;
    sbit  SCANTSEL1_bit at SCANTRIG.B1;
    const register unsigned short int SCANTSEL2 = 2;
    sbit  SCANTSEL2_bit at SCANTRIG.B2;
    const register unsigned short int SCANTSEL3 = 3;
    sbit  SCANTSEL3_bit at SCANTRIG.B3;
    const register unsigned short int TSEL0 = 0;
    sbit  TSEL0_bit at SCANTRIG.B0;
    const register unsigned short int TSEL1 = 1;
    sbit  TSEL1_bit at SCANTRIG.B1;
    const register unsigned short int TSEL2 = 2;
    sbit  TSEL2_bit at SCANTRIG.B2;
    const register unsigned short int TSEL3 = 3;
    sbit  TSEL3_bit at SCANTRIG.B3;

sfr unsigned short volatile MDCON0           absolute 0xF51;
    const register unsigned short int BIT_ = 0;
    sbit  BIT_bit at MDCON0.B0;
    const register unsigned short int MDOPOL = 4;
    sbit  MDOPOL_bit at MDCON0.B4;
    const register unsigned short int MDOUT = 5;
    sbit  MDOUT_bit at MDCON0.B5;
    const register unsigned short int MDEN = 7;
    sbit  MDEN_bit at MDCON0.B7;
    const register unsigned short int MDBIT = 0;
    sbit  MDBIT_bit at MDCON0.B0;
    const register unsigned short int OPOL = 4;
    sbit  OPOL_bit at MDCON0.B4;

sfr unsigned short volatile MDCON1           absolute 0xF52;
    const register unsigned short int CLSYNC = 0;
    sbit  CLSYNC_bit at MDCON1.B0;
    const register unsigned short int CLPOL = 1;
    sbit  CLPOL_bit at MDCON1.B1;
    const register unsigned short int CHSYNC = 4;
    sbit  CHSYNC_bit at MDCON1.B4;
    const register unsigned short int CHPOL = 5;
    sbit  CHPOL_bit at MDCON1.B5;
    const register unsigned short int MDCHPOL = 5;
    sbit  MDCHPOL_bit at MDCON1.B5;
    const register unsigned short int MDCHSYNC = 4;
    sbit  MDCHSYNC_bit at MDCON1.B4;
    const register unsigned short int MDCLPOL = 1;
    sbit  MDCLPOL_bit at MDCON1.B1;
    const register unsigned short int MDCLSYNC = 0;
    sbit  MDCLSYNC_bit at MDCON1.B0;

sfr unsigned short volatile MDSRC            absolute 0xF53;
    const register unsigned short int MDSRCS0 = 0;
    sbit  MDSRCS0_bit at MDSRC.B0;
    const register unsigned short int MDSRCS1 = 1;
    sbit  MDSRCS1_bit at MDSRC.B1;
    const register unsigned short int MDSRCS2 = 2;
    sbit  MDSRCS2_bit at MDSRC.B2;
    const register unsigned short int MDSRCS3 = 3;
    sbit  MDSRCS3_bit at MDSRC.B3;
    const register unsigned short int SRCS0 = 0;
    sbit  SRCS0_bit at MDSRC.B0;
    const register unsigned short int SRCS1 = 1;
    sbit  SRCS1_bit at MDSRC.B1;
    const register unsigned short int SRCS2 = 2;
    sbit  SRCS2_bit at MDSRC.B2;
    const register unsigned short int SRCS3 = 3;
    sbit  SRCS3_bit at MDSRC.B3;

sfr unsigned short volatile MDCARL           absolute 0xF54;
    const register unsigned short int CLS0 = 0;
    sbit  CLS0_bit at MDCARL.B0;
    const register unsigned short int CLS1 = 1;
    sbit  CLS1_bit at MDCARL.B1;
    const register unsigned short int CLS2 = 2;
    sbit  CLS2_bit at MDCARL.B2;
    const register unsigned short int MDCLS0 = 0;
    sbit  MDCLS0_bit at MDCARL.B0;
    const register unsigned short int MDCLS1 = 1;
    sbit  MDCLS1_bit at MDCARL.B1;
    const register unsigned short int MDCLS2 = 2;
    sbit  MDCLS2_bit at MDCARL.B2;

sfr unsigned short volatile MDCARH           absolute 0xF55;
    const register unsigned short int CHS0 = 0;
    sbit  CHS0_bit at MDCARH.B0;
    const register unsigned short int CHS1 = 1;
    sbit  CHS1_bit at MDCARH.B1;
    const register unsigned short int CHS2 = 2;
    sbit  CHS2_bit at MDCARH.B2;
    const register unsigned short int MDCHS0 = 0;
    sbit  MDCHS0_bit at MDCARH.B0;
    const register unsigned short int MDCHS1 = 1;
    sbit  MDCHS1_bit at MDCARH.B1;
    const register unsigned short int MDCHS2 = 2;
    sbit  MDCHS2_bit at MDCARH.B2;

sfr unsigned short volatile ADACT            absolute 0xF56;
    const register unsigned short int ADACT0 = 0;
    sbit  ADACT0_bit at ADACT.B0;
    const register unsigned short int ADACT1 = 1;
    sbit  ADACT1_bit at ADACT.B1;
    const register unsigned short int ADACT2 = 2;
    sbit  ADACT2_bit at ADACT.B2;
    const register unsigned short int ADACT3 = 3;
    sbit  ADACT3_bit at ADACT.B3;
    const register unsigned short int ADACT4 = 4;
    sbit  ADACT4_bit at ADACT.B4;

sfr unsigned short volatile ADCLK            absolute 0xF57;
    const register unsigned short int ADCS0 = 0;
    sbit  ADCS0_bit at ADCLK.B0;
    const register unsigned short int ADCS1 = 1;
    sbit  ADCS1_bit at ADCLK.B1;
    const register unsigned short int ADCS2 = 2;
    sbit  ADCS2_bit at ADCLK.B2;
    const register unsigned short int ADCS3 = 3;
    sbit  ADCS3_bit at ADCLK.B3;
    const register unsigned short int ADCS4 = 4;
    sbit  ADCS4_bit at ADCLK.B4;
    const register unsigned short int ADCS5 = 5;
    sbit  ADCS5_bit at ADCLK.B5;

sfr unsigned short volatile ADREF            absolute 0xF58;
    const register unsigned short int ADPREF0 = 0;
    sbit  ADPREF0_bit at ADREF.B0;
    const register unsigned short int ADPREF1 = 1;
    sbit  ADPREF1_bit at ADREF.B1;
    const register unsigned short int ADNREF = 4;
    sbit  ADNREF_bit at ADREF.B4;

sfr unsigned short volatile ADCON1           absolute 0xF59;
    const register unsigned short int ADDSEN = 0;
    sbit  ADDSEN_bit at ADCON1.B0;
    const register unsigned short int ADGPOL = 5;
    sbit  ADGPOL_bit at ADCON1.B5;
    const register unsigned short int ADIPEN = 6;
    sbit  ADIPEN_bit at ADCON1.B6;
    const register unsigned short int ADPPOL = 7;
    sbit  ADPPOL_bit at ADCON1.B7;

sfr unsigned short volatile ADCON2           absolute 0xF5A;
    const register unsigned short int ADMD0 = 0;
    sbit  ADMD0_bit at ADCON2.B0;
    const register unsigned short int ADMD1 = 1;
    sbit  ADMD1_bit at ADCON2.B1;
    const register unsigned short int ADMD2 = 2;
    sbit  ADMD2_bit at ADCON2.B2;
    const register unsigned short int ADACLR = 3;
    sbit  ADACLR_bit at ADCON2.B3;
    const register unsigned short int ADCRS0 = 4;
    sbit  ADCRS0_bit at ADCON2.B4;
    const register unsigned short int ADCRS1 = 5;
    sbit  ADCRS1_bit at ADCON2.B5;
    const register unsigned short int ADCRS2 = 6;
    sbit  ADCRS2_bit at ADCON2.B6;
    const register unsigned short int ADPSIS = 7;
    sbit  ADPSIS_bit at ADCON2.B7;

sfr unsigned short volatile ADCON3           absolute 0xF5B;
    const register unsigned short int ADTMD0 = 0;
    sbit  ADTMD0_bit at ADCON3.B0;
    const register unsigned short int ADTMD1 = 1;
    sbit  ADTMD1_bit at ADCON3.B1;
    const register unsigned short int ADTMD2 = 2;
    sbit  ADTMD2_bit at ADCON3.B2;
    const register unsigned short int ADSOI = 3;
    sbit  ADSOI_bit at ADCON3.B3;
    const register unsigned short int ADCALC0 = 4;
    sbit  ADCALC0_bit at ADCON3.B4;
    const register unsigned short int ADCALC1 = 5;
    sbit  ADCALC1_bit at ADCON3.B5;
    const register unsigned short int ADCALC2 = 6;
    sbit  ADCALC2_bit at ADCON3.B6;

sfr unsigned short volatile ADACQ            absolute 0xF5C;
    const register unsigned short int ADACQ0 = 0;
    sbit  ADACQ0_bit at ADACQ.B0;
    const register unsigned short int ADACQ1 = 1;
    sbit  ADACQ1_bit at ADACQ.B1;
    const register unsigned short int ADACQ2 = 2;
    sbit  ADACQ2_bit at ADACQ.B2;
    const register unsigned short int ADACQ3 = 3;
    sbit  ADACQ3_bit at ADACQ.B3;
    const register unsigned short int ADACQ4 = 4;
    sbit  ADACQ4_bit at ADACQ.B4;
    const register unsigned short int ADACQ5 = 5;
    sbit  ADACQ5_bit at ADACQ.B5;
    const register unsigned short int ADACQ6 = 6;
    sbit  ADACQ6_bit at ADACQ.B6;
    const register unsigned short int ADACQ7 = 7;
    sbit  ADACQ7_bit at ADACQ.B7;

sfr unsigned short volatile ADCAP            absolute 0xF5D;
    const register unsigned short int ADCAP0 = 0;
    sbit  ADCAP0_bit at ADCAP.B0;
    const register unsigned short int ADCAP1 = 1;
    sbit  ADCAP1_bit at ADCAP.B1;
    const register unsigned short int ADCAP2 = 2;
    sbit  ADCAP2_bit at ADCAP.B2;
    const register unsigned short int ADCAP3 = 3;
    sbit  ADCAP3_bit at ADCAP.B3;
    const register unsigned short int ADCAP4 = 4;
    sbit  ADCAP4_bit at ADCAP.B4;

sfr unsigned short volatile ADPRE            absolute 0xF5E;
    const register unsigned short int ADPRE0 = 0;
    sbit  ADPRE0_bit at ADPRE.B0;
    const register unsigned short int ADPRE1 = 1;
    sbit  ADPRE1_bit at ADPRE.B1;
    const register unsigned short int ADPRE2 = 2;
    sbit  ADPRE2_bit at ADPRE.B2;
    const register unsigned short int ADPRE3 = 3;
    sbit  ADPRE3_bit at ADPRE.B3;
    const register unsigned short int ADPRE4 = 4;
    sbit  ADPRE4_bit at ADPRE.B4;
    const register unsigned short int ADPRE5 = 5;
    sbit  ADPRE5_bit at ADPRE.B5;
    const register unsigned short int ADPRE6 = 6;
    sbit  ADPRE6_bit at ADPRE.B6;
    const register unsigned short int ADPRE7 = 7;
    sbit  ADPRE7_bit at ADPRE.B7;

sfr unsigned short volatile ADPCH            absolute 0xF5F;
    const register unsigned short int ADPCH0 = 0;
    sbit  ADPCH0_bit at ADPCH.B0;
    const register unsigned short int ADPCH1 = 1;
    sbit  ADPCH1_bit at ADPCH.B1;
    const register unsigned short int ADPCH2 = 2;
    sbit  ADPCH2_bit at ADPCH.B2;
    const register unsigned short int ADPCH3 = 3;
    sbit  ADPCH3_bit at ADPCH.B3;
    const register unsigned short int ADPCH4 = 4;
    sbit  ADPCH4_bit at ADPCH.B4;
    const register unsigned short int ADPCH5 = 5;
    sbit  ADPCH5_bit at ADPCH.B5;

sfr unsigned short volatile ADCON0           absolute 0xF60;
    const register unsigned short int ADGO = 0;
    sbit  ADGO_bit at ADCON0.B0;
    const register unsigned short int ADFM = 2;
    sbit  ADFM_bit at ADCON0.B2;
    const register unsigned short int ADCS = 4;
    sbit  ADCS_bit at ADCON0.B4;
    const register unsigned short int ADCONT = 6;
    sbit  ADCONT_bit at ADCON0.B6;
    const register unsigned short int ADCAL = 7;
    sbit  ADCAL_bit at ADCON0.B7;
    const register unsigned short int ADFM0 = 2;
    sbit  ADFM0_bit at ADCON0.B2;
    const register unsigned short int ADON = 7;
    sbit  ADON_bit at ADCON0.B7;
    const register unsigned short int DONE = 0;
    sbit  DONE_bit at ADCON0.B0;
    const register unsigned short int GO_NOT_DONE = 0;
    sbit  GO_NOT_DONE_bit at ADCON0.B0;
    const register unsigned short int GO_nDONE = 0;
    sbit  GO_nDONE_bit at ADCON0.B0;

sfr unsigned int   volatile ADPREV           absolute 0xF61;
sfr unsigned short volatile ADPREVL          absolute 0xF61;
    const register unsigned short int ADPREV0 = 0;
    sbit  ADPREV0_bit at ADPREVL.B0;
    const register unsigned short int ADPREV1 = 1;
    sbit  ADPREV1_bit at ADPREVL.B1;
    const register unsigned short int ADPREV2 = 2;
    sbit  ADPREV2_bit at ADPREVL.B2;
    const register unsigned short int ADPREV3 = 3;
    sbit  ADPREV3_bit at ADPREVL.B3;
    const register unsigned short int ADPREV4 = 4;
    sbit  ADPREV4_bit at ADPREVL.B4;
    const register unsigned short int ADPREV5 = 5;
    sbit  ADPREV5_bit at ADPREVL.B5;
    const register unsigned short int ADPREV6 = 6;
    sbit  ADPREV6_bit at ADPREVL.B6;
    const register unsigned short int ADPREV7 = 7;
    sbit  ADPREV7_bit at ADPREVL.B7;

sfr unsigned short volatile ADPREVH          absolute 0xF62;
    const register unsigned short int ADPREV8 = 0;
    sbit  ADPREV8_bit at ADPREVH.B0;
    const register unsigned short int ADPREV9 = 1;
    sbit  ADPREV9_bit at ADPREVH.B1;
    const register unsigned short int ADPREV10 = 2;
    sbit  ADPREV10_bit at ADPREVH.B2;
    const register unsigned short int ADPREV11 = 3;
    sbit  ADPREV11_bit at ADPREVH.B3;
    const register unsigned short int ADPREV12 = 4;
    sbit  ADPREV12_bit at ADPREVH.B4;
    const register unsigned short int ADPREV13 = 5;
    sbit  ADPREV13_bit at ADPREVH.B5;
    const register unsigned short int ADPREV14 = 6;
    sbit  ADPREV14_bit at ADPREVH.B6;
    const register unsigned short int ADPREV15 = 7;
    sbit  ADPREV15_bit at ADPREVH.B7;

sfr unsigned int   volatile ADRES            absolute 0xF63;
sfr unsigned short volatile ADRESL           absolute 0xF63;
    const register unsigned short int ADRES0 = 0;
    sbit  ADRES0_bit at ADRESL.B0;
    const register unsigned short int ADRES1 = 1;
    sbit  ADRES1_bit at ADRESL.B1;
    const register unsigned short int ADRES2 = 2;
    sbit  ADRES2_bit at ADRESL.B2;
    const register unsigned short int ADRES3 = 3;
    sbit  ADRES3_bit at ADRESL.B3;
    const register unsigned short int ADRES4 = 4;
    sbit  ADRES4_bit at ADRESL.B4;
    const register unsigned short int ADRES5 = 5;
    sbit  ADRES5_bit at ADRESL.B5;
    const register unsigned short int ADRES6 = 6;
    sbit  ADRES6_bit at ADRESL.B6;
    const register unsigned short int ADRES7 = 7;
    sbit  ADRES7_bit at ADRESL.B7;

sfr unsigned short volatile ADRESH           absolute 0xF64;
    const register unsigned short int ADRES8 = 0;
    sbit  ADRES8_bit at ADRESH.B0;
    const register unsigned short int ADRES9 = 1;
    sbit  ADRES9_bit at ADRESH.B1;
    const register unsigned short int ADRES10 = 2;
    sbit  ADRES10_bit at ADRESH.B2;
    const register unsigned short int ADRES11 = 3;
    sbit  ADRES11_bit at ADRESH.B3;
    const register unsigned short int ADRES12 = 4;
    sbit  ADRES12_bit at ADRESH.B4;
    const register unsigned short int ADRES13 = 5;
    sbit  ADRES13_bit at ADRESH.B5;
    const register unsigned short int ADRES14 = 6;
    sbit  ADRES14_bit at ADRESH.B6;
    const register unsigned short int ADRES15 = 7;
    sbit  ADRES15_bit at ADRESH.B7;

sfr unsigned short volatile ADSTAT           absolute 0xF65;
    const register unsigned short int ADSTAT0 = 0;
    sbit  ADSTAT0_bit at ADSTAT.B0;
    const register unsigned short int ADSTAT1 = 1;
    sbit  ADSTAT1_bit at ADSTAT.B1;
    const register unsigned short int ADSTAT2 = 2;
    sbit  ADSTAT2_bit at ADSTAT.B2;
    const register unsigned short int ADMATH = 4;
    sbit  ADMATH_bit at ADSTAT.B4;
    const register unsigned short int ADLTHR = 5;
    sbit  ADLTHR_bit at ADSTAT.B5;
    const register unsigned short int ADUTHR = 6;
    sbit  ADUTHR_bit at ADSTAT.B6;
    const register unsigned short int ADAOV = 7;
    sbit  ADAOV_bit at ADSTAT.B7;

sfr unsigned short volatile ADRPT            absolute 0xF66;
    const register unsigned short int ADRPT0 = 0;
    sbit  ADRPT0_bit at ADRPT.B0;
    const register unsigned short int ADRPT1 = 1;
    sbit  ADRPT1_bit at ADRPT.B1;
    const register unsigned short int ADRPT2 = 2;
    sbit  ADRPT2_bit at ADRPT.B2;
    const register unsigned short int ADRPT3 = 3;
    sbit  ADRPT3_bit at ADRPT.B3;
    const register unsigned short int ADRPT4 = 4;
    sbit  ADRPT4_bit at ADRPT.B4;
    const register unsigned short int ADRPT5 = 5;
    sbit  ADRPT5_bit at ADRPT.B5;
    const register unsigned short int ADRPT6 = 6;
    sbit  ADRPT6_bit at ADRPT.B6;
    const register unsigned short int ADRPT7 = 7;
    sbit  ADRPT7_bit at ADRPT.B7;

sfr unsigned short volatile ADCNT            absolute 0xF67;
    const register unsigned short int ADCNT0 = 0;
    sbit  ADCNT0_bit at ADCNT.B0;
    const register unsigned short int ADCNT1 = 1;
    sbit  ADCNT1_bit at ADCNT.B1;
    const register unsigned short int ADCNT2 = 2;
    sbit  ADCNT2_bit at ADCNT.B2;
    const register unsigned short int ADCNT3 = 3;
    sbit  ADCNT3_bit at ADCNT.B3;
    const register unsigned short int ADCNT4 = 4;
    sbit  ADCNT4_bit at ADCNT.B4;
    const register unsigned short int ADCNT5 = 5;
    sbit  ADCNT5_bit at ADCNT.B5;
    const register unsigned short int ADCNT6 = 6;
    sbit  ADCNT6_bit at ADCNT.B6;
    const register unsigned short int ADCNT7 = 7;
    sbit  ADCNT7_bit at ADCNT.B7;

sfr unsigned int   volatile ADSTPT           absolute 0xF68;
sfr unsigned short volatile ADSTPTL          absolute 0xF68;
    const register unsigned short int ADSTPT0 = 0;
    sbit  ADSTPT0_bit at ADSTPTL.B0;
    const register unsigned short int ADSTPT1 = 1;
    sbit  ADSTPT1_bit at ADSTPTL.B1;
    const register unsigned short int ADSTPT2 = 2;
    sbit  ADSTPT2_bit at ADSTPTL.B2;
    const register unsigned short int ADSTPT3 = 3;
    sbit  ADSTPT3_bit at ADSTPTL.B3;
    const register unsigned short int ADSTPT4 = 4;
    sbit  ADSTPT4_bit at ADSTPTL.B4;
    const register unsigned short int ADSTPT5 = 5;
    sbit  ADSTPT5_bit at ADSTPTL.B5;
    const register unsigned short int ADSTPT6 = 6;
    sbit  ADSTPT6_bit at ADSTPTL.B6;
    const register unsigned short int ADSTPT7 = 7;
    sbit  ADSTPT7_bit at ADSTPTL.B7;

sfr unsigned short volatile ADSTPTH          absolute 0xF69;
    const register unsigned short int ADSTPT8 = 0;
    sbit  ADSTPT8_bit at ADSTPTH.B0;
    const register unsigned short int ADSTPT9 = 1;
    sbit  ADSTPT9_bit at ADSTPTH.B1;
    const register unsigned short int ADSTPT10 = 2;
    sbit  ADSTPT10_bit at ADSTPTH.B2;
    const register unsigned short int ADSTPT11 = 3;
    sbit  ADSTPT11_bit at ADSTPTH.B3;
    const register unsigned short int ADSTPT12 = 4;
    sbit  ADSTPT12_bit at ADSTPTH.B4;
    const register unsigned short int ADSTPT13 = 5;
    sbit  ADSTPT13_bit at ADSTPTH.B5;
    const register unsigned short int ADSTPT14 = 6;
    sbit  ADSTPT14_bit at ADSTPTH.B6;
    const register unsigned short int ADSTPT15 = 7;
    sbit  ADSTPT15_bit at ADSTPTH.B7;

sfr unsigned int   volatile ADLTH            absolute 0xF6A;
sfr unsigned short volatile ADLTHL           absolute 0xF6A;
    const register unsigned short int ADLTH0 = 0;
    sbit  ADLTH0_bit at ADLTHL.B0;
    const register unsigned short int ADLTH1 = 1;
    sbit  ADLTH1_bit at ADLTHL.B1;
    const register unsigned short int ADLTH2 = 2;
    sbit  ADLTH2_bit at ADLTHL.B2;
    const register unsigned short int ADLTH3 = 3;
    sbit  ADLTH3_bit at ADLTHL.B3;
    const register unsigned short int ADLTH4 = 4;
    sbit  ADLTH4_bit at ADLTHL.B4;
    const register unsigned short int ADLTH5 = 5;
    sbit  ADLTH5_bit at ADLTHL.B5;
    const register unsigned short int ADLTH6 = 6;
    sbit  ADLTH6_bit at ADLTHL.B6;
    const register unsigned short int ADLTH7 = 7;
    sbit  ADLTH7_bit at ADLTHL.B7;

sfr unsigned short volatile ADLTHH           absolute 0xF6B;
    const register unsigned short int ADLTH8 = 0;
    sbit  ADLTH8_bit at ADLTHH.B0;
    const register unsigned short int ADLTH9 = 1;
    sbit  ADLTH9_bit at ADLTHH.B1;
    const register unsigned short int ADLTH10 = 2;
    sbit  ADLTH10_bit at ADLTHH.B2;
    const register unsigned short int ADLTH11 = 3;
    sbit  ADLTH11_bit at ADLTHH.B3;
    const register unsigned short int ADLTH12 = 4;
    sbit  ADLTH12_bit at ADLTHH.B4;
    const register unsigned short int ADLTH13 = 5;
    sbit  ADLTH13_bit at ADLTHH.B5;
    const register unsigned short int ADLTH14 = 6;
    sbit  ADLTH14_bit at ADLTHH.B6;
    const register unsigned short int ADLTH15 = 7;
    sbit  ADLTH15_bit at ADLTHH.B7;

sfr unsigned int   volatile ADUTH            absolute 0xF6C;
sfr unsigned short volatile ADUTHL           absolute 0xF6C;
    const register unsigned short int ADUTH0 = 0;
    sbit  ADUTH0_bit at ADUTHL.B0;
    const register unsigned short int ADUTH1 = 1;
    sbit  ADUTH1_bit at ADUTHL.B1;
    const register unsigned short int ADUTH2 = 2;
    sbit  ADUTH2_bit at ADUTHL.B2;
    const register unsigned short int ADUTH3 = 3;
    sbit  ADUTH3_bit at ADUTHL.B3;
    const register unsigned short int ADUTH4 = 4;
    sbit  ADUTH4_bit at ADUTHL.B4;
    const register unsigned short int ADUTH5 = 5;
    sbit  ADUTH5_bit at ADUTHL.B5;
    const register unsigned short int ADUTH6 = 6;
    sbit  ADUTH6_bit at ADUTHL.B6;
    const register unsigned short int ADUTH7 = 7;
    sbit  ADUTH7_bit at ADUTHL.B7;

sfr unsigned short volatile ADUTHH           absolute 0xF6D;
    const register unsigned short int ADUTH8 = 0;
    sbit  ADUTH8_bit at ADUTHH.B0;
    const register unsigned short int ADUTH9 = 1;
    sbit  ADUTH9_bit at ADUTHH.B1;
    const register unsigned short int ADUTH10 = 2;
    sbit  ADUTH10_bit at ADUTHH.B2;
    const register unsigned short int ADUTH11 = 3;
    sbit  ADUTH11_bit at ADUTHH.B3;
    const register unsigned short int ADUTH12 = 4;
    sbit  ADUTH12_bit at ADUTHH.B4;
    const register unsigned short int ADUTH13 = 5;
    sbit  ADUTH13_bit at ADUTHH.B5;
    const register unsigned short int ADUTH14 = 6;
    sbit  ADUTH14_bit at ADUTHH.B6;
    const register unsigned short int ADUTH15 = 7;
    sbit  ADUTH15_bit at ADUTHH.B7;

sfr unsigned int   volatile ADERR            absolute 0xF6E;
sfr unsigned short volatile ADERRL           absolute 0xF6E;
    const register unsigned short int ADERR0 = 0;
    sbit  ADERR0_bit at ADERRL.B0;
    const register unsigned short int ADERR1 = 1;
    sbit  ADERR1_bit at ADERRL.B1;
    const register unsigned short int ADERR2 = 2;
    sbit  ADERR2_bit at ADERRL.B2;
    const register unsigned short int ADERR3 = 3;
    sbit  ADERR3_bit at ADERRL.B3;
    const register unsigned short int ADERR4 = 4;
    sbit  ADERR4_bit at ADERRL.B4;
    const register unsigned short int ADERR5 = 5;
    sbit  ADERR5_bit at ADERRL.B5;
    const register unsigned short int ADERR6 = 6;
    sbit  ADERR6_bit at ADERRL.B6;
    const register unsigned short int ADERR7 = 7;
    sbit  ADERR7_bit at ADERRL.B7;

sfr unsigned short volatile ADERRH           absolute 0xF6F;
    const register unsigned short int ADERR8 = 0;
    sbit  ADERR8_bit at ADERRH.B0;
    const register unsigned short int ADERR9 = 1;
    sbit  ADERR9_bit at ADERRH.B1;
    const register unsigned short int ADERR10 = 2;
    sbit  ADERR10_bit at ADERRH.B2;
    const register unsigned short int ADERR11 = 3;
    sbit  ADERR11_bit at ADERRH.B3;
    const register unsigned short int ADERR12 = 4;
    sbit  ADERR12_bit at ADERRH.B4;
    const register unsigned short int ADERR13 = 5;
    sbit  ADERR13_bit at ADERRH.B5;
    const register unsigned short int ADERR14 = 6;
    sbit  ADERR14_bit at ADERRH.B6;
    const register unsigned short int ADERR15 = 7;
    sbit  ADERR15_bit at ADERRH.B7;

sfr unsigned int   volatile ADACC            absolute 0xF70;
sfr unsigned short volatile ADACCL           absolute 0xF70;
    const register unsigned short int ADACC0 = 0;
    sbit  ADACC0_bit at ADACCL.B0;
    const register unsigned short int ADACC1 = 1;
    sbit  ADACC1_bit at ADACCL.B1;
    const register unsigned short int ADACC2 = 2;
    sbit  ADACC2_bit at ADACCL.B2;
    const register unsigned short int ADACC3 = 3;
    sbit  ADACC3_bit at ADACCL.B3;
    const register unsigned short int ADACC4 = 4;
    sbit  ADACC4_bit at ADACCL.B4;
    const register unsigned short int ADACC5 = 5;
    sbit  ADACC5_bit at ADACCL.B5;
    const register unsigned short int ADACC6 = 6;
    sbit  ADACC6_bit at ADACCL.B6;
    const register unsigned short int ADACC7 = 7;
    sbit  ADACC7_bit at ADACCL.B7;

sfr unsigned short volatile ADACCH           absolute 0xF71;
    const register unsigned short int ADACC8 = 0;
    sbit  ADACC8_bit at ADACCH.B0;
    const register unsigned short int ADACC9 = 1;
    sbit  ADACC9_bit at ADACCH.B1;
    const register unsigned short int ADACC10 = 2;
    sbit  ADACC10_bit at ADACCH.B2;
    const register unsigned short int ADACC11 = 3;
    sbit  ADACC11_bit at ADACCH.B3;
    const register unsigned short int ADACC12 = 4;
    sbit  ADACC12_bit at ADACCH.B4;
    const register unsigned short int ADACC13 = 5;
    sbit  ADACC13_bit at ADACCH.B5;
    const register unsigned short int ADACC14 = 6;
    sbit  ADACC14_bit at ADACCH.B6;
    const register unsigned short int ADACC15 = 7;
    sbit  ADACC15_bit at ADACCH.B7;

sfr unsigned int   volatile ADFLTR           absolute 0xF72;
sfr unsigned short volatile ADFLTRL          absolute 0xF72;
    const register unsigned short int ADFLTR0 = 0;
    sbit  ADFLTR0_bit at ADFLTRL.B0;
    const register unsigned short int ADFLTR1 = 1;
    sbit  ADFLTR1_bit at ADFLTRL.B1;
    const register unsigned short int ADFLTR2 = 2;
    sbit  ADFLTR2_bit at ADFLTRL.B2;
    const register unsigned short int ADFLTR3 = 3;
    sbit  ADFLTR3_bit at ADFLTRL.B3;
    const register unsigned short int ADFLTR4 = 4;
    sbit  ADFLTR4_bit at ADFLTRL.B4;
    const register unsigned short int ADFLTR5 = 5;
    sbit  ADFLTR5_bit at ADFLTRL.B5;
    const register unsigned short int ADFLTR6 = 6;
    sbit  ADFLTR6_bit at ADFLTRL.B6;
    const register unsigned short int ADFLTR7 = 7;
    sbit  ADFLTR7_bit at ADFLTRL.B7;

sfr unsigned short volatile ADFLTRH          absolute 0xF73;
    const register unsigned short int ADFLTR8 = 0;
    sbit  ADFLTR8_bit at ADFLTRH.B0;
    const register unsigned short int ADFLTR9 = 1;
    sbit  ADFLTR9_bit at ADFLTRH.B1;
    const register unsigned short int ADFLTR10 = 2;
    sbit  ADFLTR10_bit at ADFLTRH.B2;
    const register unsigned short int ADFLTR11 = 3;
    sbit  ADFLTR11_bit at ADFLTRH.B3;
    const register unsigned short int ADFLTR12 = 4;
    sbit  ADFLTR12_bit at ADFLTRH.B4;
    const register unsigned short int ADFLTR13 = 5;
    sbit  ADFLTR13_bit at ADFLTRH.B5;
    const register unsigned short int ADFLTR14 = 6;
    sbit  ADFLTR14_bit at ADFLTRH.B6;
    const register unsigned short int ADFLTR15 = 7;
    sbit  ADFLTR15_bit at ADFLTRH.B7;

sfr unsigned int   volatile CRCDATA          absolute 0xF74;
sfr unsigned short volatile CRCDATL          absolute 0xF74;
    const register unsigned short int DATA0 = 0;
    sbit  DATA0_bit at CRCDATL.B0;
    const register unsigned short int DATA1 = 1;
    sbit  DATA1_bit at CRCDATL.B1;
    const register unsigned short int DATA2 = 2;
    sbit  DATA2_bit at CRCDATL.B2;
    const register unsigned short int DATA3 = 3;
    sbit  DATA3_bit at CRCDATL.B3;
    const register unsigned short int DATA4 = 4;
    sbit  DATA4_bit at CRCDATL.B4;
    const register unsigned short int DATA5 = 5;
    sbit  DATA5_bit at CRCDATL.B5;
    const register unsigned short int DATA6 = 6;
    sbit  DATA6_bit at CRCDATL.B6;
    const register unsigned short int DATA7 = 7;
    sbit  DATA7_bit at CRCDATL.B7;

sfr unsigned short volatile CRCDATH          absolute 0xF75;
    const register unsigned short int DATA8 = 0;
    sbit  DATA8_bit at CRCDATH.B0;
    const register unsigned short int DATA9 = 1;
    sbit  DATA9_bit at CRCDATH.B1;
    const register unsigned short int DATA10 = 2;
    sbit  DATA10_bit at CRCDATH.B2;
    const register unsigned short int DATA11 = 3;
    sbit  DATA11_bit at CRCDATH.B3;
    const register unsigned short int DATA12 = 4;
    sbit  DATA12_bit at CRCDATH.B4;
    const register unsigned short int DATA13 = 5;
    sbit  DATA13_bit at CRCDATH.B5;
    const register unsigned short int DATA14 = 6;
    sbit  DATA14_bit at CRCDATH.B6;
    const register unsigned short int DATA15 = 7;
    sbit  DATA15_bit at CRCDATH.B7;

sfr unsigned int   volatile CRCACC           absolute 0xF76;
sfr unsigned short volatile CRCACCL          absolute 0xF76;
    const register unsigned short int ACC0 = 0;
    sbit  ACC0_bit at CRCACCL.B0;
    const register unsigned short int ACC1 = 1;
    sbit  ACC1_bit at CRCACCL.B1;
    const register unsigned short int ACC2 = 2;
    sbit  ACC2_bit at CRCACCL.B2;
    const register unsigned short int ACC3 = 3;
    sbit  ACC3_bit at CRCACCL.B3;
    const register unsigned short int ACC4 = 4;
    sbit  ACC4_bit at CRCACCL.B4;
    const register unsigned short int ACC5 = 5;
    sbit  ACC5_bit at CRCACCL.B5;
    const register unsigned short int ACC6 = 6;
    sbit  ACC6_bit at CRCACCL.B6;
    const register unsigned short int ACC7 = 7;
    sbit  ACC7_bit at CRCACCL.B7;

sfr unsigned short volatile CRCACCH          absolute 0xF77;
    const register unsigned short int ACC8 = 0;
    sbit  ACC8_bit at CRCACCH.B0;
    const register unsigned short int ACC9 = 1;
    sbit  ACC9_bit at CRCACCH.B1;
    const register unsigned short int ACC10 = 2;
    sbit  ACC10_bit at CRCACCH.B2;
    const register unsigned short int ACC11 = 3;
    sbit  ACC11_bit at CRCACCH.B3;
    const register unsigned short int ACC12 = 4;
    sbit  ACC12_bit at CRCACCH.B4;
    const register unsigned short int ACC13 = 5;
    sbit  ACC13_bit at CRCACCH.B5;
    const register unsigned short int ACC14 = 6;
    sbit  ACC14_bit at CRCACCH.B6;
    const register unsigned short int ACC15 = 7;
    sbit  ACC15_bit at CRCACCH.B7;

sfr unsigned int   volatile CRCSHFT          absolute 0xF78;
sfr unsigned short volatile CRCSHIFTL        absolute 0xF78;
    const register unsigned short int SHFT0 = 0;
    sbit  SHFT0_bit at CRCSHIFTL.B0;
    const register unsigned short int SHFT1 = 1;
    sbit  SHFT1_bit at CRCSHIFTL.B1;
    const register unsigned short int SHFT2 = 2;
    sbit  SHFT2_bit at CRCSHIFTL.B2;
    const register unsigned short int SHFT3 = 3;
    sbit  SHFT3_bit at CRCSHIFTL.B3;
    const register unsigned short int SHFT4 = 4;
    sbit  SHFT4_bit at CRCSHIFTL.B4;
    const register unsigned short int SHFT5 = 5;
    sbit  SHFT5_bit at CRCSHIFTL.B5;
    const register unsigned short int SHFT6 = 6;
    sbit  SHFT6_bit at CRCSHIFTL.B6;
    const register unsigned short int SHFT7 = 7;
    sbit  SHFT7_bit at CRCSHIFTL.B7;

sfr unsigned short volatile CRCSHIFTH        absolute 0xF79;
    const register unsigned short int SHFT8 = 0;
    sbit  SHFT8_bit at CRCSHIFTH.B0;
    const register unsigned short int SHFT9 = 1;
    sbit  SHFT9_bit at CRCSHIFTH.B1;
    const register unsigned short int SHFT10 = 2;
    sbit  SHFT10_bit at CRCSHIFTH.B2;
    const register unsigned short int SHFT11 = 3;
    sbit  SHFT11_bit at CRCSHIFTH.B3;
    const register unsigned short int SHFT12 = 4;
    sbit  SHFT12_bit at CRCSHIFTH.B4;
    const register unsigned short int SHFT13 = 5;
    sbit  SHFT13_bit at CRCSHIFTH.B5;
    const register unsigned short int SHFT14 = 6;
    sbit  SHFT14_bit at CRCSHIFTH.B6;
    const register unsigned short int SHFT15 = 7;
    sbit  SHFT15_bit at CRCSHIFTH.B7;

sfr unsigned int   volatile CRCXOR           absolute 0xF7A;
sfr unsigned short volatile CRCXORL          absolute 0xF7A;
    const register unsigned short int X1 = 1;
    sbit  X1_bit at CRCXORL.B1;
    const register unsigned short int X2 = 2;
    sbit  X2_bit at CRCXORL.B2;
    const register unsigned short int X3 = 3;
    sbit  X3_bit at CRCXORL.B3;
    const register unsigned short int X4 = 4;
    sbit  X4_bit at CRCXORL.B4;
    const register unsigned short int X5 = 5;
    sbit  X5_bit at CRCXORL.B5;
    const register unsigned short int X6 = 6;
    sbit  X6_bit at CRCXORL.B6;
    const register unsigned short int X7 = 7;
    sbit  X7_bit at CRCXORL.B7;

sfr unsigned short volatile CRCXORH          absolute 0xF7B;
    const register unsigned short int X8 = 0;
    sbit  X8_bit at CRCXORH.B0;
    const register unsigned short int X9 = 1;
    sbit  X9_bit at CRCXORH.B1;
    const register unsigned short int X10 = 2;
    sbit  X10_bit at CRCXORH.B2;
    const register unsigned short int X11 = 3;
    sbit  X11_bit at CRCXORH.B3;
    const register unsigned short int X12 = 4;
    sbit  X12_bit at CRCXORH.B4;
    const register unsigned short int X13 = 5;
    sbit  X13_bit at CRCXORH.B5;
    const register unsigned short int X14 = 6;
    sbit  X14_bit at CRCXORH.B6;
    const register unsigned short int X15 = 7;
    sbit  X15_bit at CRCXORH.B7;

sfr unsigned short volatile CRCCON0          absolute 0xF7C;
    const register unsigned short int FULL = 0;
    sbit  FULL_bit at CRCCON0.B0;
    const register unsigned short int SHIFTM = 1;
    sbit  SHIFTM_bit at CRCCON0.B1;
    const register unsigned short int ACCM = 4;
    sbit  ACCM_bit at CRCCON0.B4;
    const register unsigned short int CRCGO = 6;
    sbit  CRCGO_bit at CRCCON0.B6;
    const register unsigned short int CRCEN = 7;
    sbit  CRCEN_bit at CRCCON0.B7;

sfr unsigned short volatile CRCCON1          absolute 0xF7D;
    const register unsigned short int PLEN0 = 0;
    sbit  PLEN0_bit at CRCCON1.B0;
    const register unsigned short int PLEN1 = 1;
    sbit  PLEN1_bit at CRCCON1.B1;
    const register unsigned short int PLEN2 = 2;
    sbit  PLEN2_bit at CRCCON1.B2;
    const register unsigned short int PLEN3 = 3;
    sbit  PLEN3_bit at CRCCON1.B3;
    const register unsigned short int DLEN0 = 4;
    sbit  DLEN0_bit at CRCCON1.B4;
    const register unsigned short int DLEN1 = 5;
    sbit  DLEN1_bit at CRCCON1.B5;
    const register unsigned short int DLEN2 = 6;
    sbit  DLEN2_bit at CRCCON1.B6;
    const register unsigned short int DLEN3 = 7;
    sbit  DLEN3_bit at CRCCON1.B7;

sfr unsigned int   volatile NVMADR           absolute 0xF7E;
sfr unsigned short volatile NVMADRL          absolute 0xF7E;
    const register unsigned short int ADR0 = 0;
    sbit  ADR0_bit at NVMADRL.B0;
    const register unsigned short int ADR1 = 1;
    sbit  ADR1_bit at NVMADRL.B1;
    const register unsigned short int ADR2 = 2;
    sbit  ADR2_bit at NVMADRL.B2;
    const register unsigned short int ADR3 = 3;
    sbit  ADR3_bit at NVMADRL.B3;
    const register unsigned short int ADR4 = 4;
    sbit  ADR4_bit at NVMADRL.B4;
    const register unsigned short int ADR5 = 5;
    sbit  ADR5_bit at NVMADRL.B5;
    const register unsigned short int ADR6 = 6;
    sbit  ADR6_bit at NVMADRL.B6;
    const register unsigned short int ADR7 = 7;
    sbit  ADR7_bit at NVMADRL.B7;
    const register unsigned short int NVMADR0 = 0;
    sbit  NVMADR0_bit at NVMADRL.B0;
    const register unsigned short int NVMADR1 = 1;
    sbit  NVMADR1_bit at NVMADRL.B1;
    const register unsigned short int NVMADR2 = 2;
    sbit  NVMADR2_bit at NVMADRL.B2;
    const register unsigned short int NVMADR3 = 3;
    sbit  NVMADR3_bit at NVMADRL.B3;
    const register unsigned short int NVMADR4 = 4;
    sbit  NVMADR4_bit at NVMADRL.B4;
    const register unsigned short int NVMADR5 = 5;
    sbit  NVMADR5_bit at NVMADRL.B5;
    const register unsigned short int NVMADR6 = 6;
    sbit  NVMADR6_bit at NVMADRL.B6;
    const register unsigned short int NVMADR7 = 7;
    sbit  NVMADR7_bit at NVMADRL.B7;

sfr unsigned short volatile NVMADRH          absolute 0xF7F;
    const register unsigned short int ADR8 = 0;
    sbit  ADR8_bit at NVMADRH.B0;
    const register unsigned short int ADR9 = 1;
    sbit  ADR9_bit at NVMADRH.B1;
    const register unsigned short int NVMADR8 = 0;
    sbit  NVMADR8_bit at NVMADRH.B0;
    const register unsigned short int NVMADR9 = 1;
    sbit  NVMADR9_bit at NVMADRH.B1;

sfr unsigned short volatile NVMDAT           absolute 0xF80;
    const register unsigned short int NVMDAT0 = 0;
    sbit  NVMDAT0_bit at NVMDAT.B0;
    const register unsigned short int NVMDAT1 = 1;
    sbit  NVMDAT1_bit at NVMDAT.B1;
    const register unsigned short int NVMDAT2 = 2;
    sbit  NVMDAT2_bit at NVMDAT.B2;
    const register unsigned short int NVMDAT3 = 3;
    sbit  NVMDAT3_bit at NVMDAT.B3;
    const register unsigned short int NVMDAT4 = 4;
    sbit  NVMDAT4_bit at NVMDAT.B4;
    const register unsigned short int NVMDAT5 = 5;
    sbit  NVMDAT5_bit at NVMDAT.B5;
    const register unsigned short int NVMDAT6 = 6;
    sbit  NVMDAT6_bit at NVMDAT.B6;
    const register unsigned short int NVMDAT7 = 7;
    sbit  NVMDAT7_bit at NVMDAT.B7;

sfr unsigned short volatile NVMCON1          absolute 0xF81;
    const register unsigned short int RD = 0;
    sbit  RD_bit at NVMCON1.B0;
    const register unsigned short int WR = 1;
    sbit  WR_bit at NVMCON1.B1;
    const register unsigned short int WREN = 2;
    sbit  WREN_bit at NVMCON1.B2;
    const register unsigned short int WRERR = 3;
    sbit  WRERR_bit at NVMCON1.B3;
    const register unsigned short int FREE = 4;
    sbit  FREE_bit at NVMCON1.B4;
    const register unsigned short int NVMREG0 = 6;
    sbit  NVMREG0_bit at NVMCON1.B6;
    const register unsigned short int NVMREG1 = 7;
    sbit  NVMREG1_bit at NVMCON1.B7;

sfr unsigned short volatile NVMCON2          absolute 0xF82;
sfr unsigned short volatile LATA             absolute 0xF83;
    const register unsigned short int LA0 = 0;
    sbit  LA0_bit at LATA.B0;
    const register unsigned short int LA1 = 1;
    sbit  LA1_bit at LATA.B1;
    const register unsigned short int LA2 = 2;
    sbit  LA2_bit at LATA.B2;
    const register unsigned short int LA3 = 3;
    sbit  LA3_bit at LATA.B3;
    const register unsigned short int LA4 = 4;
    sbit  LA4_bit at LATA.B4;
    const register unsigned short int LA5 = 5;
    sbit  LA5_bit at LATA.B5;
    const register unsigned short int LA6 = 6;
    sbit  LA6_bit at LATA.B6;
    const register unsigned short int LA7 = 7;
    sbit  LA7_bit at LATA.B7;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA3 = 3;
    sbit  LATA3_bit at LATA.B3;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA5 = 5;
    sbit  LATA5_bit at LATA.B5;
    const register unsigned short int LATA6 = 6;
    sbit  LATA6_bit at LATA.B6;
    const register unsigned short int LATA7 = 7;
    sbit  LATA7_bit at LATA.B7;

sfr unsigned short volatile LATB             absolute 0xF84;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;
    const register unsigned short int LB0 = 0;
    sbit  LB0_bit at LATB.B0;
    const register unsigned short int LB1 = 1;
    sbit  LB1_bit at LATB.B1;
    const register unsigned short int LB2 = 2;
    sbit  LB2_bit at LATB.B2;
    const register unsigned short int LB3 = 3;
    sbit  LB3_bit at LATB.B3;
    const register unsigned short int LB4 = 4;
    sbit  LB4_bit at LATB.B4;
    const register unsigned short int LB5 = 5;
    sbit  LB5_bit at LATB.B5;
    const register unsigned short int LB6 = 6;
    sbit  LB6_bit at LATB.B6;
    const register unsigned short int LB7 = 7;
    sbit  LB7_bit at LATB.B7;

sfr unsigned short volatile LATC             absolute 0xF85;
    const register unsigned short int LATC0 = 0;
    sbit  LATC0_bit at LATC.B0;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC5 = 5;
    sbit  LATC5_bit at LATC.B5;
    const register unsigned short int LATC6 = 6;
    sbit  LATC6_bit at LATC.B6;
    const register unsigned short int LATC7 = 7;
    sbit  LATC7_bit at LATC.B7;
    const register unsigned short int LC0 = 0;
    sbit  LC0_bit at LATC.B0;
    const register unsigned short int LC1 = 1;
    sbit  LC1_bit at LATC.B1;
    const register unsigned short int LC2 = 2;
    sbit  LC2_bit at LATC.B2;
    const register unsigned short int LC3 = 3;
    sbit  LC3_bit at LATC.B3;
    const register unsigned short int LC4 = 4;
    sbit  LC4_bit at LATC.B4;
    const register unsigned short int LC5 = 5;
    sbit  LC5_bit at LATC.B5;
    const register unsigned short int LC6 = 6;
    sbit  LC6_bit at LATC.B6;
    const register unsigned short int LC7 = 7;
    sbit  LC7_bit at LATC.B7;

sfr unsigned short volatile LATD             absolute 0xF86;
    const register unsigned short int LATD0 = 0;
    sbit  LATD0_bit at LATD.B0;
    const register unsigned short int LATD1 = 1;
    sbit  LATD1_bit at LATD.B1;
    const register unsigned short int LATD2 = 2;
    sbit  LATD2_bit at LATD.B2;
    const register unsigned short int LATD3 = 3;
    sbit  LATD3_bit at LATD.B3;
    const register unsigned short int LATD4 = 4;
    sbit  LATD4_bit at LATD.B4;
    const register unsigned short int LATD5 = 5;
    sbit  LATD5_bit at LATD.B5;
    const register unsigned short int LATD6 = 6;
    sbit  LATD6_bit at LATD.B6;
    const register unsigned short int LATD7 = 7;
    sbit  LATD7_bit at LATD.B7;
    const register unsigned short int LD0 = 0;
    sbit  LD0_bit at LATD.B0;
    const register unsigned short int LD1 = 1;
    sbit  LD1_bit at LATD.B1;
    const register unsigned short int LD2 = 2;
    sbit  LD2_bit at LATD.B2;
    const register unsigned short int LD3 = 3;
    sbit  LD3_bit at LATD.B3;
    const register unsigned short int LD4 = 4;
    sbit  LD4_bit at LATD.B4;
    const register unsigned short int LD5 = 5;
    sbit  LD5_bit at LATD.B5;
    const register unsigned short int LD6 = 6;
    sbit  LD6_bit at LATD.B6;
    const register unsigned short int LD7 = 7;
    sbit  LD7_bit at LATD.B7;

sfr unsigned short volatile LATE             absolute 0xF87;
    const register unsigned short int LATE0 = 0;
    sbit  LATE0_bit at LATE.B0;
    const register unsigned short int LATE1 = 1;
    sbit  LATE1_bit at LATE.B1;
    const register unsigned short int LATE2 = 2;
    sbit  LATE2_bit at LATE.B2;
    const register unsigned short int LE3 = 3;
    sbit  LE3_bit at LATE.B3;
    const register unsigned short int LE4 = 4;
    sbit  LE4_bit at LATE.B4;
    const register unsigned short int LE5 = 5;
    sbit  LE5_bit at LATE.B5;
    const register unsigned short int LE6 = 6;
    sbit  LE6_bit at LATE.B6;
    const register unsigned short int LE7 = 7;
    sbit  LE7_bit at LATE.B7;
    const register unsigned short int LE0 = 0;
    sbit  LE0_bit at LATE.B0;
    const register unsigned short int LE1 = 1;
    sbit  LE1_bit at LATE.B1;
    const register unsigned short int LE2 = 2;
    sbit  LE2_bit at LATE.B2;

sfr unsigned short volatile TRISA            absolute 0xF88;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA3 = 3;
    sbit  TRISA3_bit at TRISA.B3;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA5 = 5;
    sbit  TRISA5_bit at TRISA.B5;
    const register unsigned short int TRISA6 = 6;
    sbit  TRISA6_bit at TRISA.B6;
    const register unsigned short int TRISA7 = 7;
    sbit  TRISA7_bit at TRISA.B7;

sfr unsigned short volatile DDRA             absolute 0xF88;
sfr unsigned short volatile TRISB            absolute 0xF89;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;

sfr unsigned short volatile DDRB             absolute 0xF89;
sfr unsigned short volatile TRISC            absolute 0xF8A;
    const register unsigned short int TRISC0 = 0;
    sbit  TRISC0_bit at TRISC.B0;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC5 = 5;
    sbit  TRISC5_bit at TRISC.B5;
    const register unsigned short int TRISC6 = 6;
    sbit  TRISC6_bit at TRISC.B6;
    const register unsigned short int TRISC7 = 7;
    sbit  TRISC7_bit at TRISC.B7;

sfr unsigned short volatile DDRC             absolute 0xF8A;
sfr unsigned short volatile TRISD            absolute 0xF8B;
    const register unsigned short int TRISD0 = 0;
    sbit  TRISD0_bit at TRISD.B0;
    const register unsigned short int TRISD1 = 1;
    sbit  TRISD1_bit at TRISD.B1;
    const register unsigned short int TRISD2 = 2;
    sbit  TRISD2_bit at TRISD.B2;
    const register unsigned short int TRISD3 = 3;
    sbit  TRISD3_bit at TRISD.B3;
    const register unsigned short int TRISD4 = 4;
    sbit  TRISD4_bit at TRISD.B4;
    const register unsigned short int TRISD5 = 5;
    sbit  TRISD5_bit at TRISD.B5;
    const register unsigned short int TRISD6 = 6;
    sbit  TRISD6_bit at TRISD.B6;
    const register unsigned short int TRISD7 = 7;
    sbit  TRISD7_bit at TRISD.B7;

sfr unsigned short volatile DDRD             absolute 0xF8B;
sfr unsigned short volatile TRISE            absolute 0xF8C;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at TRISE.B0;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at TRISE.B1;
    const register unsigned short int TRISE2 = 2;
    sbit  TRISE2_bit at TRISE.B2;

sfr unsigned short volatile DDRE             absolute 0xF8C;
sfr unsigned short volatile PORTA            absolute 0xF8D;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int LVDIN = 5;
    sbit  LVDIN_bit at PORTA.B5;
    const register unsigned short int RA6 = 6;
    sbit  RA6_bit at PORTA.B6;
    const register unsigned short int RA7 = 7;
    sbit  RA7_bit at PORTA.B7;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;
    const register unsigned short int RJPU = 7;
    sbit  RJPU_bit at PORTA.B7;
    const register unsigned short int ULPWUIN = 0;
    sbit  ULPWUIN_bit at PORTA.B0;

sfr unsigned short volatile PORTB            absolute 0xF8E;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int CCP2_PA2 = 3;
    sbit  CCP2_PA2_bit at PORTB.B3;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;

sfr unsigned short volatile PORTC            absolute 0xF8F;
    const register unsigned short int RC0 = 0;
    sbit  RC0_bit at PORTC.B0;
    const register unsigned short int CCP2 = 1;
    sbit  CCP2_bit at PORTC.B1;
    const register unsigned short int PA1 = 2;
    sbit  PA1_bit at PORTC.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC5 = 5;
    sbit  RC5_bit at PORTC.B5;
    const register unsigned short int RC6 = 6;
    sbit  RC6_bit at PORTC.B6;
    const register unsigned short int RC7 = 7;
    sbit  RC7_bit at PORTC.B7;
    const register unsigned short int PA2 = 1;
    sbit  PA2_bit at PORTC.B1;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;

sfr unsigned short volatile PORTD            absolute 0xF90;
    const register unsigned short int RD0 = 0;
    sbit  RD0_bit at PORTD.B0;
    const register unsigned short int RD1 = 1;
    sbit  RD1_bit at PORTD.B1;
    const register unsigned short int RD2 = 2;
    sbit  RD2_bit at PORTD.B2;
    const register unsigned short int RD3 = 3;
    sbit  RD3_bit at PORTD.B3;
    const register unsigned short int RD4 = 4;
    sbit  RD4_bit at PORTD.B4;
    const register unsigned short int RD5 = 5;
    sbit  RD5_bit at PORTD.B5;
    const register unsigned short int RD6 = 6;
    sbit  RD6_bit at PORTD.B6;
    const register unsigned short int RD7 = 7;
    sbit  RD7_bit at PORTD.B7;
    const register unsigned short int SS2 = 7;
    sbit  SS2_bit at PORTD.B7;

sfr unsigned short volatile PORTE            absolute 0xF91;
    const register unsigned short int PD2 = 0;
    sbit  PD2_bit at PORTE.B0;
    const register unsigned short int PC2 = 1;
    sbit  PC2_bit at PORTE.B1;
    const register unsigned short int CCP10 = 2;
    sbit  CCP10_bit at PORTE.B2;
    const register unsigned short int CCP9E = 3;
    sbit  CCP9E_bit at PORTE.B3;
    const register unsigned short int CCP8E = 4;
    sbit  CCP8E_bit at PORTE.B4;
    const register unsigned short int CCP7E = 5;
    sbit  CCP7E_bit at PORTE.B5;
    const register unsigned short int CCP6E = 6;
    sbit  CCP6E_bit at PORTE.B6;
    const register unsigned short int CCP2E = 7;
    sbit  CCP2E_bit at PORTE.B7;
    const register unsigned short int PA2E = 7;
    sbit  PA2E_bit at PORTE.B7;
    const register unsigned short int PB1E = 6;
    sbit  PB1E_bit at PORTE.B6;
    const register unsigned short int PB2 = 2;
    sbit  PB2_bit at PORTE.B2;
    const register unsigned short int PB3E = 4;
    sbit  PB3E_bit at PORTE.B4;
    const register unsigned short int PC1E = 5;
    sbit  PC1E_bit at PORTE.B5;
    const register unsigned short int PC3E = 3;
    sbit  PC3E_bit at PORTE.B3;
    const register unsigned short int RDE = 0;
    sbit  RDE_bit at PORTE.B0;
    const register unsigned short int RE0 = 0;
    sbit  RE0_bit at PORTE.B0;
    const register unsigned short int RE1 = 1;
    sbit  RE1_bit at PORTE.B1;
    const register unsigned short int RE2 = 2;
    sbit  RE2_bit at PORTE.B2;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;
    const register unsigned short int RE4 = 4;
    sbit  RE4_bit at PORTE.B4;
    const register unsigned short int RE5 = 5;
    sbit  RE5_bit at PORTE.B5;
    const register unsigned short int RE6 = 6;
    sbit  RE6_bit at PORTE.B6;
    const register unsigned short int RE7 = 7;
    sbit  RE7_bit at PORTE.B7;
    const register unsigned short int WRE = 1;
    sbit  WRE_bit at PORTE.B1;

sfr unsigned short volatile SSP1BUF          absolute 0xF92;
sfr unsigned short volatile SSP1ADD          absolute 0xF93;
    const register unsigned short int MSK01 = 0;
    sbit  MSK01_bit at SSP1ADD.B0;
    const register unsigned short int MSK11 = 1;
    sbit  MSK11_bit at SSP1ADD.B1;
    const register unsigned short int MSK21 = 2;
    sbit  MSK21_bit at SSP1ADD.B2;
    const register unsigned short int MSK31 = 3;
    sbit  MSK31_bit at SSP1ADD.B3;
    const register unsigned short int MSK41 = 4;
    sbit  MSK41_bit at SSP1ADD.B4;
    const register unsigned short int MSK51 = 5;
    sbit  MSK51_bit at SSP1ADD.B5;
    const register unsigned short int MSK61 = 6;
    sbit  MSK61_bit at SSP1ADD.B6;
    const register unsigned short int MSK71 = 7;
    sbit  MSK71_bit at SSP1ADD.B7;

sfr unsigned short volatile SSP1MSK          absolute 0xF94;
sfr unsigned short volatile SSP1STAT         absolute 0xF95;
    const register unsigned short int BF1 = 0;
    sbit  BF1_bit at SSP1STAT.B0;
    const register unsigned short int UA1 = 1;
    sbit  UA1_bit at SSP1STAT.B1;
    const register unsigned short int I2C_READ1 = 2;
    sbit  I2C_READ1_bit at SSP1STAT.B2;
    const register unsigned short int I2C_START1 = 3;
    sbit  I2C_START1_bit at SSP1STAT.B3;
    const register unsigned short int STOP1 = 4;
    sbit  STOP1_bit at SSP1STAT.B4;
    const register unsigned short int DA1 = 5;
    sbit  DA1_bit at SSP1STAT.B5;
    const register unsigned short int CKE1 = 6;
    sbit  CKE1_bit at SSP1STAT.B6;
    const register unsigned short int SMP1 = 7;
    sbit  SMP1_bit at SSP1STAT.B7;
    const register unsigned short int DATA_ADDRESS1 = 5;
    sbit  DATA_ADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int D_A1 = 5;
    sbit  D_A1_bit at SSP1STAT.B5;
    const register unsigned short int D_NOT_A1 = 5;
    sbit  D_NOT_A1_bit at SSP1STAT.B5;
    const register unsigned short int D_nA1 = 5;
    sbit  D_nA1_bit at SSP1STAT.B5;
    const register unsigned short int I2C_DAT1 = 5;
    sbit  I2C_DAT1_bit at SSP1STAT.B5;
    const register unsigned short int NOT_ADDRESS1 = 5;
    sbit  NOT_ADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int NOT_WRITE1 = 2;
    sbit  NOT_WRITE1_bit at SSP1STAT.B2;
    const register unsigned short int READ_WRITE1 = 2;
    sbit  READ_WRITE1_bit at SSP1STAT.B2;
    const register unsigned short int RW1 = 2;
    sbit  RW1_bit at SSP1STAT.B2;
    const register unsigned short int R_NOT_W1 = 2;
    sbit  R_NOT_W1_bit at SSP1STAT.B2;
    const register unsigned short int R_W1 = 2;
    sbit  R_W1_bit at SSP1STAT.B2;
    const register unsigned short int R_nW1 = 2;
    sbit  R_nW1_bit at SSP1STAT.B2;
    const register unsigned short int START1 = 3;
    sbit  START1_bit at SSP1STAT.B3;
    const register unsigned short int nADDRESS1 = 5;
    sbit  nADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int nWRITE1 = 2;
    sbit  nWRITE1_bit at SSP1STAT.B2;

sfr unsigned short volatile SSP1CON1         absolute 0xF96;
    const register unsigned short int SSPM01 = 0;
    sbit  SSPM01_bit at SSP1CON1.B0;
    const register unsigned short int SSPM11 = 1;
    sbit  SSPM11_bit at SSP1CON1.B1;
    const register unsigned short int SSPM21 = 2;
    sbit  SSPM21_bit at SSP1CON1.B2;
    const register unsigned short int SSPM31 = 3;
    sbit  SSPM31_bit at SSP1CON1.B3;
    const register unsigned short int CKP1 = 4;
    sbit  CKP1_bit at SSP1CON1.B4;
    const register unsigned short int SSPEN1 = 5;
    sbit  SSPEN1_bit at SSP1CON1.B5;
    const register unsigned short int SSPOV1 = 6;
    sbit  SSPOV1_bit at SSP1CON1.B6;
    const register unsigned short int WCOL1 = 7;
    sbit  WCOL1_bit at SSP1CON1.B7;

sfr unsigned short volatile SSP1CON2         absolute 0xF97;
    const register unsigned short int SEN1 = 0;
    sbit  SEN1_bit at SSP1CON2.B0;
    const register unsigned short int ADMSK11 = 1;
    sbit  ADMSK11_bit at SSP1CON2.B1;
    const register unsigned short int ADMSK21 = 2;
    sbit  ADMSK21_bit at SSP1CON2.B2;
    const register unsigned short int ADMSK31 = 3;
    sbit  ADMSK31_bit at SSP1CON2.B3;
    const register unsigned short int ACKEN1 = 4;
    sbit  ACKEN1_bit at SSP1CON2.B4;
    const register unsigned short int ACKDT1 = 5;
    sbit  ACKDT1_bit at SSP1CON2.B5;
    const register unsigned short int ACKSTAT1 = 6;
    sbit  ACKSTAT1_bit at SSP1CON2.B6;
    const register unsigned short int GCEN1 = 7;
    sbit  GCEN1_bit at SSP1CON2.B7;
    const register unsigned short int ADMSK41 = 4;
    sbit  ADMSK41_bit at SSP1CON2.B4;
    const register unsigned short int ADMSK51 = 5;
    sbit  ADMSK51_bit at SSP1CON2.B5;
    const register unsigned short int PEN1 = 2;
    sbit  PEN1_bit at SSP1CON2.B2;
    const register unsigned short int RCEN1 = 3;
    sbit  RCEN1_bit at SSP1CON2.B3;
    const register unsigned short int RSEN1 = 1;
    sbit  RSEN1_bit at SSP1CON2.B1;

sfr unsigned short volatile SSP1CON3         absolute 0xF98;
sfr unsigned short volatile RC1REG           absolute 0xF99;
sfr unsigned short volatile RCREG            absolute 0xF99;
sfr unsigned short volatile RCREG1           absolute 0xF99;
sfr unsigned short volatile TX1REG           absolute 0xF9A;
sfr unsigned short volatile TXREG1           absolute 0xF9A;
sfr unsigned short volatile TXREG            absolute 0xF9A;
sfr unsigned int   volatile SP1BRG           absolute 0xF9B;
sfr unsigned short volatile SP1BRGL          absolute 0xF9B;
sfr unsigned int            SPBRG            absolute 0xF9B;
sfr unsigned int            SPBRG1           absolute 0xF9B;
sfr unsigned short volatile SPBRGL           absolute 0xF9B;
sfr unsigned short volatile SP1BRGH          absolute 0xF9C;
sfr unsigned short          SPBRGH           absolute 0xF9C;
sfr unsigned short          SPBRGH1          absolute 0xF9C;
sfr unsigned short volatile RC1STA           absolute 0xF9D;
    const register unsigned short int RCD8 = 0;
    sbit  RCD8_bit at RC1STA.B0;
    sbit  CREN_RC1STA_bit at RC1STA.B4;
    const register unsigned short int SRENA = 5;
    sbit  SRENA_bit at RC1STA.B5;
    const register unsigned short int RC8_9 = 6;
    sbit  RC8_9_bit at RC1STA.B6;
    const register unsigned short int RC9 = 6;
    sbit  RC9_bit at RC1STA.B6;

sfr unsigned short volatile RCSTA1           absolute 0xF9D;
sfr unsigned short volatile RCSTA            absolute 0xF9D;
sfr unsigned short volatile TX1STA           absolute 0xF9E;
    const register unsigned short int TX9D1 = 0;
    sbit  TX9D1_bit at TX1STA.B0;
    const register unsigned short int TRMT1 = 1;
    sbit  TRMT1_bit at TX1STA.B1;
    const register unsigned short int BRGH1 = 2;
    sbit  BRGH1_bit at TX1STA.B2;
    const register unsigned short int SENDB1 = 3;
    sbit  SENDB1_bit at TX1STA.B3;
    const register unsigned short int SYNC1 = 4;
    sbit  SYNC1_bit at TX1STA.B4;
    const register unsigned short int TXEN1 = 5;
    sbit  TXEN1_bit at TX1STA.B5;
    const register unsigned short int TX8_9 = 6;
    sbit  TX8_9_bit at TX1STA.B6;
    const register unsigned short int CSRC1 = 7;
    sbit  CSRC1_bit at TX1STA.B7;
    const register unsigned short int BRGH = 2;
    sbit  BRGH_bit at TX1STA.B2;
    sbit  TRMT_TX1STA_bit at TX1STA.B1;
    const register unsigned short int TX91 = 6;
    sbit  TX91_bit at TX1STA.B6;
    const register unsigned short int TXD8 = 0;
    sbit  TXD8_bit at TX1STA.B0;

sfr unsigned short volatile TXSTA1           absolute 0xF9E;
sfr unsigned short volatile TXSTA            absolute 0xF9E;
sfr unsigned short volatile BAUD1CON         absolute 0xF9F;
    const register unsigned short int ABDEN1 = 0;
    sbit  ABDEN1_bit at BAUD1CON.B0;
    const register unsigned short int W4E = 1;
    sbit  W4E_bit at BAUD1CON.B1;
    const register unsigned short int BRG16 = 3;
    sbit  BRG16_bit at BAUD1CON.B3;
    const register unsigned short int CKTXP = 4;
    sbit  CKTXP_bit at BAUD1CON.B4;
    const register unsigned short int RCIDL1 = 6;
    sbit  RCIDL1_bit at BAUD1CON.B6;
    const register unsigned short int ABDOVF1 = 7;
    sbit  ABDOVF1_bit at BAUD1CON.B7;
    const register unsigned short int BRG161 = 3;
    sbit  BRG161_bit at BAUD1CON.B3;
    const register unsigned short int RCMT = 6;
    sbit  RCMT_bit at BAUD1CON.B6;
    const register unsigned short int RCMT1 = 6;
    sbit  RCMT1_bit at BAUD1CON.B6;
    const register unsigned short int SCKP1 = 4;
    sbit  SCKP1_bit at BAUD1CON.B4;
    const register unsigned short int TXCKP = 4;
    sbit  TXCKP_bit at BAUD1CON.B4;
    const register unsigned short int TXCKP1 = 4;
    sbit  TXCKP1_bit at BAUD1CON.B4;
    const register unsigned short int WUE1 = 1;
    sbit  WUE1_bit at BAUD1CON.B1;

sfr unsigned short          BAUDCON1         absolute 0xF9F;
sfr unsigned short          BAUDCTL1         absolute 0xF9F;
sfr unsigned short          BAUDCON          absolute 0xF9F;
sfr unsigned short          BAUDCTL          absolute 0xF9F;
sfr unsigned int   volatile PWM4DC           absolute 0xFA0;
sfr unsigned short volatile PWM4DCL          absolute 0xFA0;
    const register unsigned short int PWM4DC0 = 6;
    sbit  PWM4DC0_bit at PWM4DCL.B6;
    const register unsigned short int PWM4DC1 = 7;
    sbit  PWM4DC1_bit at PWM4DCL.B7;

sfr unsigned short volatile PWM4DCH          absolute 0xFA1;
    const register unsigned short int PWM4DC2 = 0;
    sbit  PWM4DC2_bit at PWM4DCH.B0;
    const register unsigned short int PWM4DC3 = 1;
    sbit  PWM4DC3_bit at PWM4DCH.B1;
    const register unsigned short int PWM4DC4 = 2;
    sbit  PWM4DC4_bit at PWM4DCH.B2;
    const register unsigned short int PWM4DC5 = 3;
    sbit  PWM4DC5_bit at PWM4DCH.B3;
    const register unsigned short int PWM4DC6 = 4;
    sbit  PWM4DC6_bit at PWM4DCH.B4;
    const register unsigned short int PWM4DC7 = 5;
    sbit  PWM4DC7_bit at PWM4DCH.B5;
    const register unsigned short int PWM4DC8 = 6;
    sbit  PWM4DC8_bit at PWM4DCH.B6;
    const register unsigned short int PWM4DC9 = 7;
    sbit  PWM4DC9_bit at PWM4DCH.B7;

sfr unsigned short volatile PWM4CON          absolute 0xFA2;
    const register unsigned short int PWM4POL = 4;
    sbit  PWM4POL_bit at PWM4CON.B4;
    const register unsigned short int PWM4OUT = 5;
    sbit  PWM4OUT_bit at PWM4CON.B5;
    const register unsigned short int PWM4EN = 7;
    sbit  PWM4EN_bit at PWM4CON.B7;

sfr unsigned int   volatile PWM3DC           absolute 0xFA3;
sfr unsigned short volatile PWM3DCL          absolute 0xFA3;
    const register unsigned short int PWM3DC0 = 6;
    sbit  PWM3DC0_bit at PWM3DCL.B6;
    const register unsigned short int PWM3DC1 = 7;
    sbit  PWM3DC1_bit at PWM3DCL.B7;

sfr unsigned short volatile PWM3DCH          absolute 0xFA4;
    const register unsigned short int PWM3DC2 = 0;
    sbit  PWM3DC2_bit at PWM3DCH.B0;
    const register unsigned short int PWM3DC3 = 1;
    sbit  PWM3DC3_bit at PWM3DCH.B1;
    const register unsigned short int PWM3DC4 = 2;
    sbit  PWM3DC4_bit at PWM3DCH.B2;
    const register unsigned short int PWM3DC5 = 3;
    sbit  PWM3DC5_bit at PWM3DCH.B3;
    const register unsigned short int PWM3DC6 = 4;
    sbit  PWM3DC6_bit at PWM3DCH.B4;
    const register unsigned short int PWM3DC7 = 5;
    sbit  PWM3DC7_bit at PWM3DCH.B5;
    const register unsigned short int PWM3DC8 = 6;
    sbit  PWM3DC8_bit at PWM3DCH.B6;
    const register unsigned short int PWM3DC9 = 7;
    sbit  PWM3DC9_bit at PWM3DCH.B7;

sfr unsigned short          PWM3CON          absolute 0xFA5;
    const register unsigned short int PWM3POL = 4;
    sbit  PWM3POL_bit at PWM3CON.B4;
    const register unsigned short int PWM3OUT = 5;
    sbit  PWM3OUT_bit at PWM3CON.B5;
    const register unsigned short int PWM3EN = 7;
    sbit  PWM3EN_bit at PWM3CON.B7;

sfr unsigned int   volatile CCPR2            absolute 0xFA6;
sfr unsigned short volatile CCPR2L           absolute 0xFA6;
sfr unsigned short volatile CCPR2H           absolute 0xFA7;
sfr unsigned short volatile CCP2CON          absolute 0xFA8;
    const register unsigned short int CCP2MODE0 = 0;
    sbit  CCP2MODE0_bit at CCP2CON.B0;
    const register unsigned short int CCP2MODE1 = 1;
    sbit  CCP2MODE1_bit at CCP2CON.B1;
    const register unsigned short int CCP2MODE2 = 2;
    sbit  CCP2MODE2_bit at CCP2CON.B2;
    const register unsigned short int CCP2MODE3 = 3;
    sbit  CCP2MODE3_bit at CCP2CON.B3;
    const register unsigned short int CCP2FMT = 4;
    sbit  CCP2FMT_bit at CCP2CON.B4;
    const register unsigned short int CCP2OUT = 5;
    sbit  CCP2OUT_bit at CCP2CON.B5;
    const register unsigned short int CCP2EN = 7;
    sbit  CCP2EN_bit at CCP2CON.B7;
    const register unsigned short int P2M1 = 7;
    sbit  P2M1_bit at CCP2CON.B7;

sfr unsigned short volatile CCP2CAP          absolute 0xFA9;
    const register unsigned short int CCP2CTS0 = 0;
    sbit  CCP2CTS0_bit at CCP2CAP.B0;
    const register unsigned short int CCP2CTS1 = 1;
    sbit  CCP2CTS1_bit at CCP2CAP.B1;

sfr unsigned int   volatile CCPR1            absolute 0xFAA;
sfr unsigned short volatile CCPR1L           absolute 0xFAA;
sfr unsigned short volatile CCPR1H           absolute 0xFAB;
sfr unsigned short volatile CCP1CON          absolute 0xFAC;
    const register unsigned short int CCP1MODE0 = 0;
    sbit  CCP1MODE0_bit at CCP1CON.B0;
    const register unsigned short int CCP1MODE1 = 1;
    sbit  CCP1MODE1_bit at CCP1CON.B1;
    const register unsigned short int CCP1MODE2 = 2;
    sbit  CCP1MODE2_bit at CCP1CON.B2;
    const register unsigned short int CCP1MODE3 = 3;
    sbit  CCP1MODE3_bit at CCP1CON.B3;
    const register unsigned short int CCP1FMT = 4;
    sbit  CCP1FMT_bit at CCP1CON.B4;
    const register unsigned short int CCP1OUT = 5;
    sbit  CCP1OUT_bit at CCP1CON.B5;
    const register unsigned short int CCP1EN = 7;
    sbit  CCP1EN_bit at CCP1CON.B7;
    const register unsigned short int P1M1 = 7;
    sbit  P1M1_bit at CCP1CON.B7;

sfr unsigned short volatile CCP1CAP          absolute 0xFAD;
    const register unsigned short int CCP1CTS0 = 0;
    sbit  CCP1CTS0_bit at CCP1CAP.B0;
    const register unsigned short int CCP1CTS1 = 1;
    sbit  CCP1CTS1_bit at CCP1CAP.B1;

sfr unsigned short volatile CCPTMRS          absolute 0xFAE;
    const register unsigned short int C1TSEL0 = 0;
    sbit  C1TSEL0_bit at CCPTMRS.B0;
    const register unsigned short int C1TSEL1 = 1;
    sbit  C1TSEL1_bit at CCPTMRS.B1;
    const register unsigned short int C2TSEL0 = 2;
    sbit  C2TSEL0_bit at CCPTMRS.B2;
    const register unsigned short int C2TSEL1 = 3;
    sbit  C2TSEL1_bit at CCPTMRS.B3;
    const register unsigned short int P3TSEL0 = 4;
    sbit  P3TSEL0_bit at CCPTMRS.B4;
    const register unsigned short int P3TSEL1 = 5;
    sbit  P3TSEL1_bit at CCPTMRS.B5;
    const register unsigned short int P4TSEL0 = 6;
    sbit  P4TSEL0_bit at CCPTMRS.B6;
    const register unsigned short int P4TSEL1 = 7;
    sbit  P4TSEL1_bit at CCPTMRS.B7;

sfr unsigned short volatile T6TMR            absolute 0xFAF;
sfr unsigned short volatile TMR6             absolute 0xFAF;
sfr unsigned short volatile T6PR             absolute 0xFB0;
sfr unsigned short volatile PR6              absolute 0xFB0;
sfr unsigned short volatile T6CON            absolute 0xFB1;
    const register unsigned short int T6OUTPS0 = 0;
    sbit  T6OUTPS0_bit at T6CON.B0;
    const register unsigned short int T6OUTPS1 = 1;
    sbit  T6OUTPS1_bit at T6CON.B1;
    const register unsigned short int T6OUTPS2 = 2;
    sbit  T6OUTPS2_bit at T6CON.B2;
    const register unsigned short int T6OUTPS3 = 3;
    sbit  T6OUTPS3_bit at T6CON.B3;
    const register unsigned short int T6CKPS0 = 4;
    sbit  T6CKPS0_bit at T6CON.B4;
    const register unsigned short int T6CKPS1 = 5;
    sbit  T6CKPS1_bit at T6CON.B5;
    const register unsigned short int T6CKPS2 = 6;
    sbit  T6CKPS2_bit at T6CON.B6;
    const register unsigned short int T6ON = 7;
    sbit  T6ON_bit at T6CON.B7;
    const register unsigned short int TMR6ON = 7;
    sbit  TMR6ON_bit at T6CON.B7;

sfr unsigned short volatile T6HLT            absolute 0xFB2;
    const register unsigned short int T6MODE0 = 0;
    sbit  T6MODE0_bit at T6HLT.B0;
    const register unsigned short int T6MODE1 = 1;
    sbit  T6MODE1_bit at T6HLT.B1;
    const register unsigned short int T6MODE2 = 2;
    sbit  T6MODE2_bit at T6HLT.B2;
    const register unsigned short int T6MODE3 = 3;
    sbit  T6MODE3_bit at T6HLT.B3;
    const register unsigned short int T6MODE4 = 4;
    sbit  T6MODE4_bit at T6HLT.B4;
    const register unsigned short int T6CKSYNC = 5;
    sbit  T6CKSYNC_bit at T6HLT.B5;
    const register unsigned short int T6CKPOL = 6;
    sbit  T6CKPOL_bit at T6HLT.B6;
    const register unsigned short int T6PSYNC = 7;
    sbit  T6PSYNC_bit at T6HLT.B7;

sfr unsigned short volatile T6CLKCON         absolute 0xFB3;
    const register unsigned short int T6CS0 = 0;
    sbit  T6CS0_bit at T6CLKCON.B0;
    const register unsigned short int T6CS1 = 1;
    sbit  T6CS1_bit at T6CLKCON.B1;
    const register unsigned short int T6CS2 = 2;
    sbit  T6CS2_bit at T6CLKCON.B2;
    const register unsigned short int T6CS3 = 3;
    sbit  T6CS3_bit at T6CLKCON.B3;

sfr unsigned short volatile T6CLK            absolute 0xFB3;
sfr unsigned short volatile T6RST            absolute 0xFB4;
    const register unsigned short int T6RSEL0 = 0;
    sbit  T6RSEL0_bit at T6RST.B0;
    const register unsigned short int T6RSEL1 = 1;
    sbit  T6RSEL1_bit at T6RST.B1;
    const register unsigned short int T6RSEL2 = 2;
    sbit  T6RSEL2_bit at T6RST.B2;
    const register unsigned short int T6RSEL3 = 3;
    sbit  T6RSEL3_bit at T6RST.B3;

sfr unsigned short volatile T4TMR            absolute 0xFB5;
sfr unsigned short volatile TMR4             absolute 0xFB5;
sfr unsigned short volatile T4PR             absolute 0xFB6;
sfr unsigned short volatile PR4              absolute 0xFB6;
sfr unsigned short volatile T4CON            absolute 0xFB7;
    const register unsigned short int T4OUTPS0 = 0;
    sbit  T4OUTPS0_bit at T4CON.B0;
    const register unsigned short int T4OUTPS1 = 1;
    sbit  T4OUTPS1_bit at T4CON.B1;
    const register unsigned short int T4OUTPS2 = 2;
    sbit  T4OUTPS2_bit at T4CON.B2;
    const register unsigned short int T4OUTPS3 = 3;
    sbit  T4OUTPS3_bit at T4CON.B3;
    const register unsigned short int T4CKPS0 = 4;
    sbit  T4CKPS0_bit at T4CON.B4;
    const register unsigned short int T4CKPS1 = 5;
    sbit  T4CKPS1_bit at T4CON.B5;
    const register unsigned short int T4CKPS2 = 6;
    sbit  T4CKPS2_bit at T4CON.B6;
    const register unsigned short int T4ON = 7;
    sbit  T4ON_bit at T4CON.B7;
    const register unsigned short int TMR4ON = 7;
    sbit  TMR4ON_bit at T4CON.B7;

sfr unsigned short volatile T4HLT            absolute 0xFB8;
    const register unsigned short int T4MODE0 = 0;
    sbit  T4MODE0_bit at T4HLT.B0;
    const register unsigned short int T4MODE1 = 1;
    sbit  T4MODE1_bit at T4HLT.B1;
    const register unsigned short int T4MODE2 = 2;
    sbit  T4MODE2_bit at T4HLT.B2;
    const register unsigned short int T4MODE3 = 3;
    sbit  T4MODE3_bit at T4HLT.B3;
    const register unsigned short int T4MODE4 = 4;
    sbit  T4MODE4_bit at T4HLT.B4;
    const register unsigned short int T4CKSYNC = 5;
    sbit  T4CKSYNC_bit at T4HLT.B5;
    const register unsigned short int T4CKPOL = 6;
    sbit  T4CKPOL_bit at T4HLT.B6;
    const register unsigned short int T4PSYNC = 7;
    sbit  T4PSYNC_bit at T4HLT.B7;

sfr unsigned short volatile T4CLKCON         absolute 0xFB9;
    const register unsigned short int T4CS0 = 0;
    sbit  T4CS0_bit at T4CLKCON.B0;
    const register unsigned short int T4CS1 = 1;
    sbit  T4CS1_bit at T4CLKCON.B1;
    const register unsigned short int T4CS2 = 2;
    sbit  T4CS2_bit at T4CLKCON.B2;
    const register unsigned short int T4CS3 = 3;
    sbit  T4CS3_bit at T4CLKCON.B3;

sfr unsigned short volatile T4CLK            absolute 0xFB9;
sfr unsigned short volatile T4RST            absolute 0xFBA;
    const register unsigned short int T4RSEL0 = 0;
    sbit  T4RSEL0_bit at T4RST.B0;
    const register unsigned short int T4RSEL1 = 1;
    sbit  T4RSEL1_bit at T4RST.B1;
    const register unsigned short int T4RSEL2 = 2;
    sbit  T4RSEL2_bit at T4RST.B2;
    const register unsigned short int T4RSEL3 = 3;
    sbit  T4RSEL3_bit at T4RST.B3;

sfr unsigned short volatile T2TMR            absolute 0xFBB;
sfr unsigned short volatile TMR2             absolute 0xFBB;
sfr unsigned short volatile T2PR             absolute 0xFBC;
sfr unsigned short volatile PR2              absolute 0xFBC;
sfr unsigned short volatile T2CON            absolute 0xFBD;
    const register unsigned short int T2OUTPS0 = 0;
    sbit  T2OUTPS0_bit at T2CON.B0;
    const register unsigned short int T2OUTPS1 = 1;
    sbit  T2OUTPS1_bit at T2CON.B1;
    const register unsigned short int T2OUTPS2 = 2;
    sbit  T2OUTPS2_bit at T2CON.B2;
    const register unsigned short int T2OUTPS3 = 3;
    sbit  T2OUTPS3_bit at T2CON.B3;
    const register unsigned short int T2CKPS0 = 4;
    sbit  T2CKPS0_bit at T2CON.B4;
    const register unsigned short int T2CKPS1 = 5;
    sbit  T2CKPS1_bit at T2CON.B5;
    const register unsigned short int T2CKPS2 = 6;
    sbit  T2CKPS2_bit at T2CON.B6;
    const register unsigned short int T2ON = 7;
    sbit  T2ON_bit at T2CON.B7;
    const register unsigned short int TMR2ON = 7;
    sbit  TMR2ON_bit at T2CON.B7;

sfr unsigned short volatile T2HLT            absolute 0xFBE;
    const register unsigned short int T2MODE0 = 0;
    sbit  T2MODE0_bit at T2HLT.B0;
    const register unsigned short int T2MODE1 = 1;
    sbit  T2MODE1_bit at T2HLT.B1;
    const register unsigned short int T2MODE2 = 2;
    sbit  T2MODE2_bit at T2HLT.B2;
    const register unsigned short int T2MODE3 = 3;
    sbit  T2MODE3_bit at T2HLT.B3;
    const register unsigned short int T2MODE4 = 4;
    sbit  T2MODE4_bit at T2HLT.B4;
    const register unsigned short int T2CKSYNC = 5;
    sbit  T2CKSYNC_bit at T2HLT.B5;
    const register unsigned short int T2CKPOL = 6;
    sbit  T2CKPOL_bit at T2HLT.B6;
    const register unsigned short int T2PSYNC = 7;
    sbit  T2PSYNC_bit at T2HLT.B7;

sfr unsigned short volatile T2CLKCON         absolute 0xFBF;
    const register unsigned short int T2CS0 = 0;
    sbit  T2CS0_bit at T2CLKCON.B0;
    const register unsigned short int T2CS1 = 1;
    sbit  T2CS1_bit at T2CLKCON.B1;
    const register unsigned short int T2CS2 = 2;
    sbit  T2CS2_bit at T2CLKCON.B2;
    const register unsigned short int T2CS3 = 3;
    sbit  T2CS3_bit at T2CLKCON.B3;

sfr unsigned short volatile T2CLK            absolute 0xFBF;
sfr unsigned short volatile T2RST            absolute 0xFC0;
    const register unsigned short int T2RSEL0 = 0;
    sbit  T2RSEL0_bit at T2RST.B0;
    const register unsigned short int T2RSEL1 = 1;
    sbit  T2RSEL1_bit at T2RST.B1;
    const register unsigned short int T2RSEL2 = 2;
    sbit  T2RSEL2_bit at T2RST.B2;
    const register unsigned short int T2RSEL3 = 3;
    sbit  T2RSEL3_bit at T2RST.B3;

sfr unsigned int   volatile TMR5             absolute 0xFC1;
sfr unsigned short volatile TMR5L            absolute 0xFC1;
    const register unsigned short int CAL05 = 0;
    sbit  CAL05_bit at TMR5L.B0;
    const register unsigned short int CAL15 = 1;
    sbit  CAL15_bit at TMR5L.B1;
    const register unsigned short int CAL25 = 2;
    sbit  CAL25_bit at TMR5L.B2;
    const register unsigned short int CAL35 = 3;
    sbit  CAL35_bit at TMR5L.B3;
    const register unsigned short int CAL45 = 4;
    sbit  CAL45_bit at TMR5L.B4;
    const register unsigned short int CAL55 = 5;
    sbit  CAL55_bit at TMR5L.B5;
    const register unsigned short int CAL65 = 6;
    sbit  CAL65_bit at TMR5L.B6;
    const register unsigned short int CAL75 = 7;
    sbit  CAL75_bit at TMR5L.B7;
    const register unsigned short int TMR50 = 0;
    sbit  TMR50_bit at TMR5L.B0;
    const register unsigned short int TMR51 = 1;
    sbit  TMR51_bit at TMR5L.B1;
    const register unsigned short int TMR52 = 2;
    sbit  TMR52_bit at TMR5L.B2;
    const register unsigned short int TMR53 = 3;
    sbit  TMR53_bit at TMR5L.B3;
    const register unsigned short int TMR54 = 4;
    sbit  TMR54_bit at TMR5L.B4;
    const register unsigned short int TMR55 = 5;
    sbit  TMR55_bit at TMR5L.B5;
    const register unsigned short int TMR56 = 6;
    sbit  TMR56_bit at TMR5L.B6;
    const register unsigned short int TMR57 = 7;
    sbit  TMR57_bit at TMR5L.B7;
    const register unsigned short int TMR5L0 = 0;
    sbit  TMR5L0_bit at TMR5L.B0;
    const register unsigned short int TMR5L1 = 1;
    sbit  TMR5L1_bit at TMR5L.B1;
    const register unsigned short int TMR5L2 = 2;
    sbit  TMR5L2_bit at TMR5L.B2;
    const register unsigned short int TMR5L3 = 3;
    sbit  TMR5L3_bit at TMR5L.B3;
    const register unsigned short int TMR5L4 = 4;
    sbit  TMR5L4_bit at TMR5L.B4;
    const register unsigned short int TMR5L5 = 5;
    sbit  TMR5L5_bit at TMR5L.B5;
    const register unsigned short int TMR5L6 = 6;
    sbit  TMR5L6_bit at TMR5L.B6;
    const register unsigned short int TMR5L7 = 7;
    sbit  TMR5L7_bit at TMR5L.B7;

sfr unsigned short volatile TMR5H            absolute 0xFC2;
    const register unsigned short int TMR58 = 0;
    sbit  TMR58_bit at TMR5H.B0;
    const register unsigned short int TMR59 = 1;
    sbit  TMR59_bit at TMR5H.B1;
    const register unsigned short int TMR510 = 2;
    sbit  TMR510_bit at TMR5H.B2;
    const register unsigned short int TMR511 = 3;
    sbit  TMR511_bit at TMR5H.B3;
    const register unsigned short int TMR512 = 4;
    sbit  TMR512_bit at TMR5H.B4;
    const register unsigned short int TMR513 = 5;
    sbit  TMR513_bit at TMR5H.B5;
    const register unsigned short int TMR514 = 6;
    sbit  TMR514_bit at TMR5H.B6;
    const register unsigned short int TMR515 = 7;
    sbit  TMR515_bit at TMR5H.B7;
    const register unsigned short int TMR5H0 = 0;
    sbit  TMR5H0_bit at TMR5H.B0;
    const register unsigned short int TMR5H1 = 1;
    sbit  TMR5H1_bit at TMR5H.B1;
    const register unsigned short int TMR5H2 = 2;
    sbit  TMR5H2_bit at TMR5H.B2;
    const register unsigned short int TMR5H3 = 3;
    sbit  TMR5H3_bit at TMR5H.B3;
    const register unsigned short int TMR5H4 = 4;
    sbit  TMR5H4_bit at TMR5H.B4;
    const register unsigned short int TMR5H5 = 5;
    sbit  TMR5H5_bit at TMR5H.B5;
    const register unsigned short int TMR5H6 = 6;
    sbit  TMR5H6_bit at TMR5H.B6;
    const register unsigned short int TMR5H7 = 7;
    sbit  TMR5H7_bit at TMR5H.B7;

sfr unsigned short volatile T5CON            absolute 0xFC3;
    const register unsigned short int TMR5ON = 0;
    sbit  TMR5ON_bit at T5CON.B0;
    const register unsigned short int RD165 = 1;
    sbit  RD165_bit at T5CON.B1;
    const register unsigned short int NOT_T5SYNC = 2;
    sbit  NOT_T5SYNC_bit at T5CON.B2;
    const register unsigned short int T5CKPS0 = 4;
    sbit  T5CKPS0_bit at T5CON.B4;
    const register unsigned short int T5CKPS1 = 5;
    sbit  T5CKPS1_bit at T5CON.B5;
    const register unsigned short int T5RD16 = 1;
    sbit  T5RD16_bit at T5CON.B1;
    const register unsigned short int nT5SYNC = 2;
    sbit  nT5SYNC_bit at T5CON.B2;

sfr unsigned short volatile T5GCON           absolute 0xFC4;
    const register unsigned short int T5GVAL = 2;
    sbit  T5GVAL_bit at T5GCON.B2;
    const register unsigned short int T5GGO = 3;
    sbit  T5GGO_bit at T5GCON.B3;
    const register unsigned short int T5GSPM = 4;
    sbit  T5GSPM_bit at T5GCON.B4;
    const register unsigned short int T5GTM = 5;
    sbit  T5GTM_bit at T5GCON.B5;
    const register unsigned short int T5GPOL = 6;
    sbit  T5GPOL_bit at T5GCON.B6;
    const register unsigned short int T5GE = 7;
    sbit  T5GE_bit at T5GCON.B7;
    const register unsigned short int T5GGO_NOT_DONE = 3;
    sbit  T5GGO_NOT_DONE_bit at T5GCON.B3;
    const register unsigned short int T5GGO_nDONE = 3;
    sbit  T5GGO_nDONE_bit at T5GCON.B3;

sfr unsigned short volatile PR5              absolute 0xFC4;
sfr unsigned short volatile T5GATE           absolute 0xFC5;
    const register unsigned short int T5GSS0 = 0;
    sbit  T5GSS0_bit at T5GATE.B0;
    const register unsigned short int T5GSS1 = 1;
    sbit  T5GSS1_bit at T5GATE.B1;
    const register unsigned short int T5GSS2 = 2;
    sbit  T5GSS2_bit at T5GATE.B2;
    const register unsigned short int T5GSS3 = 3;
    sbit  T5GSS3_bit at T5GATE.B3;

sfr unsigned short volatile TMR5GATE         absolute 0xFC5;
sfr unsigned short volatile T5CLK            absolute 0xFC6;
    const register unsigned short int T5CS0 = 0;
    sbit  T5CS0_bit at T5CLK.B0;
    const register unsigned short int T5CS1 = 1;
    sbit  T5CS1_bit at T5CLK.B1;
    const register unsigned short int T5CS2 = 2;
    sbit  T5CS2_bit at T5CLK.B2;
    const register unsigned short int T5CS3 = 3;
    sbit  T5CS3_bit at T5CLK.B3;

sfr unsigned short volatile TMR5CLK          absolute 0xFC6;
sfr unsigned int   volatile TMR3             absolute 0xFC7;
sfr unsigned short volatile TMR3L            absolute 0xFC7;
    const register unsigned short int CAL03 = 0;
    sbit  CAL03_bit at TMR3L.B0;
    const register unsigned short int CAL13 = 1;
    sbit  CAL13_bit at TMR3L.B1;
    const register unsigned short int CAL23 = 2;
    sbit  CAL23_bit at TMR3L.B2;
    const register unsigned short int CAL33 = 3;
    sbit  CAL33_bit at TMR3L.B3;
    const register unsigned short int CAL43 = 4;
    sbit  CAL43_bit at TMR3L.B4;
    const register unsigned short int CAL53 = 5;
    sbit  CAL53_bit at TMR3L.B5;
    const register unsigned short int CAL63 = 6;
    sbit  CAL63_bit at TMR3L.B6;
    const register unsigned short int CAL73 = 7;
    sbit  CAL73_bit at TMR3L.B7;
    const register unsigned short int TMR30 = 0;
    sbit  TMR30_bit at TMR3L.B0;
    const register unsigned short int TMR31 = 1;
    sbit  TMR31_bit at TMR3L.B1;
    const register unsigned short int TMR32 = 2;
    sbit  TMR32_bit at TMR3L.B2;
    const register unsigned short int TMR33 = 3;
    sbit  TMR33_bit at TMR3L.B3;
    const register unsigned short int TMR34 = 4;
    sbit  TMR34_bit at TMR3L.B4;
    const register unsigned short int TMR35 = 5;
    sbit  TMR35_bit at TMR3L.B5;
    const register unsigned short int TMR36 = 6;
    sbit  TMR36_bit at TMR3L.B6;
    const register unsigned short int TMR37 = 7;
    sbit  TMR37_bit at TMR3L.B7;
    const register unsigned short int TMR3L0 = 0;
    sbit  TMR3L0_bit at TMR3L.B0;
    const register unsigned short int TMR3L1 = 1;
    sbit  TMR3L1_bit at TMR3L.B1;
    const register unsigned short int TMR3L2 = 2;
    sbit  TMR3L2_bit at TMR3L.B2;
    const register unsigned short int TMR3L3 = 3;
    sbit  TMR3L3_bit at TMR3L.B3;
    const register unsigned short int TMR3L4 = 4;
    sbit  TMR3L4_bit at TMR3L.B4;
    const register unsigned short int TMR3L5 = 5;
    sbit  TMR3L5_bit at TMR3L.B5;
    const register unsigned short int TMR3L6 = 6;
    sbit  TMR3L6_bit at TMR3L.B6;
    const register unsigned short int TMR3L7 = 7;
    sbit  TMR3L7_bit at TMR3L.B7;

sfr unsigned short volatile TMR3H            absolute 0xFC8;
    const register unsigned short int TMR38 = 0;
    sbit  TMR38_bit at TMR3H.B0;
    const register unsigned short int TMR39 = 1;
    sbit  TMR39_bit at TMR3H.B1;
    const register unsigned short int TMR310 = 2;
    sbit  TMR310_bit at TMR3H.B2;
    const register unsigned short int TMR311 = 3;
    sbit  TMR311_bit at TMR3H.B3;
    const register unsigned short int TMR312 = 4;
    sbit  TMR312_bit at TMR3H.B4;
    const register unsigned short int TMR313 = 5;
    sbit  TMR313_bit at TMR3H.B5;
    const register unsigned short int TMR314 = 6;
    sbit  TMR314_bit at TMR3H.B6;
    const register unsigned short int TMR315 = 7;
    sbit  TMR315_bit at TMR3H.B7;
    const register unsigned short int TMR3H0 = 0;
    sbit  TMR3H0_bit at TMR3H.B0;
    const register unsigned short int TMR3H1 = 1;
    sbit  TMR3H1_bit at TMR3H.B1;
    const register unsigned short int TMR3H2 = 2;
    sbit  TMR3H2_bit at TMR3H.B2;
    const register unsigned short int TMR3H3 = 3;
    sbit  TMR3H3_bit at TMR3H.B3;
    const register unsigned short int TMR3H4 = 4;
    sbit  TMR3H4_bit at TMR3H.B4;
    const register unsigned short int TMR3H5 = 5;
    sbit  TMR3H5_bit at TMR3H.B5;
    const register unsigned short int TMR3H6 = 6;
    sbit  TMR3H6_bit at TMR3H.B6;
    const register unsigned short int TMR3H7 = 7;
    sbit  TMR3H7_bit at TMR3H.B7;

sfr unsigned short volatile T3CON            absolute 0xFC9;
    const register unsigned short int TMR3ON = 0;
    sbit  TMR3ON_bit at T3CON.B0;
    const register unsigned short int RD163 = 1;
    sbit  RD163_bit at T3CON.B1;
    const register unsigned short int NOT_T3SYNC = 2;
    sbit  NOT_T3SYNC_bit at T3CON.B2;
    const register unsigned short int T3CKPS0 = 4;
    sbit  T3CKPS0_bit at T3CON.B4;
    const register unsigned short int T3CKPS1 = 5;
    sbit  T3CKPS1_bit at T3CON.B5;
    const register unsigned short int T3RD16 = 1;
    sbit  T3RD16_bit at T3CON.B1;
    const register unsigned short int nT3SYNC = 2;
    sbit  nT3SYNC_bit at T3CON.B2;

sfr unsigned short volatile T3GCON           absolute 0xFCA;
    const register unsigned short int T3GVAL = 2;
    sbit  T3GVAL_bit at T3GCON.B2;
    const register unsigned short int T3GGO = 3;
    sbit  T3GGO_bit at T3GCON.B3;
    const register unsigned short int T3GSPM = 4;
    sbit  T3GSPM_bit at T3GCON.B4;
    const register unsigned short int T3GTM = 5;
    sbit  T3GTM_bit at T3GCON.B5;
    const register unsigned short int T3GPOL = 6;
    sbit  T3GPOL_bit at T3GCON.B6;
    const register unsigned short int T3GE = 7;
    sbit  T3GE_bit at T3GCON.B7;
    const register unsigned short int T3GGO_NOT_DONE = 3;
    sbit  T3GGO_NOT_DONE_bit at T3GCON.B3;
    const register unsigned short int T3GGO_nDONE = 3;
    sbit  T3GGO_nDONE_bit at T3GCON.B3;

sfr unsigned short volatile PR3              absolute 0xFCA;
sfr unsigned short volatile T3GATE           absolute 0xFCB;
    const register unsigned short int T3GSS0 = 0;
    sbit  T3GSS0_bit at T3GATE.B0;
    const register unsigned short int T3GSS1 = 1;
    sbit  T3GSS1_bit at T3GATE.B1;
    const register unsigned short int T3GSS2 = 2;
    sbit  T3GSS2_bit at T3GATE.B2;
    const register unsigned short int T3GSS3 = 3;
    sbit  T3GSS3_bit at T3GATE.B3;

sfr unsigned short volatile TMR3GATE         absolute 0xFCB;
sfr unsigned short volatile T3CLK            absolute 0xFCC;
    const register unsigned short int T3CS0 = 0;
    sbit  T3CS0_bit at T3CLK.B0;
    const register unsigned short int T3CS1 = 1;
    sbit  T3CS1_bit at T3CLK.B1;
    const register unsigned short int T3CS2 = 2;
    sbit  T3CS2_bit at T3CLK.B2;
    const register unsigned short int T3CS3 = 3;
    sbit  T3CS3_bit at T3CLK.B3;

sfr unsigned short volatile TMR3CLK          absolute 0xFCC;
sfr unsigned int   volatile TMR1             absolute 0xFCD;
sfr unsigned short volatile TMR1L            absolute 0xFCD;
    const register unsigned short int CAL01 = 0;
    sbit  CAL01_bit at TMR1L.B0;
    const register unsigned short int CAL11 = 1;
    sbit  CAL11_bit at TMR1L.B1;
    const register unsigned short int CAL21 = 2;
    sbit  CAL21_bit at TMR1L.B2;
    const register unsigned short int CAL31 = 3;
    sbit  CAL31_bit at TMR1L.B3;
    const register unsigned short int CAL41 = 4;
    sbit  CAL41_bit at TMR1L.B4;
    const register unsigned short int CAL51 = 5;
    sbit  CAL51_bit at TMR1L.B5;
    const register unsigned short int CAL61 = 6;
    sbit  CAL61_bit at TMR1L.B6;
    const register unsigned short int CAL71 = 7;
    sbit  CAL71_bit at TMR1L.B7;
    const register unsigned short int TMR10 = 0;
    sbit  TMR10_bit at TMR1L.B0;
    const register unsigned short int TMR11 = 1;
    sbit  TMR11_bit at TMR1L.B1;
    const register unsigned short int TMR12 = 2;
    sbit  TMR12_bit at TMR1L.B2;
    const register unsigned short int TMR13 = 3;
    sbit  TMR13_bit at TMR1L.B3;
    const register unsigned short int TMR14 = 4;
    sbit  TMR14_bit at TMR1L.B4;
    const register unsigned short int TMR15 = 5;
    sbit  TMR15_bit at TMR1L.B5;
    const register unsigned short int TMR16 = 6;
    sbit  TMR16_bit at TMR1L.B6;
    const register unsigned short int TMR17 = 7;
    sbit  TMR17_bit at TMR1L.B7;
    const register unsigned short int TMR1L0 = 0;
    sbit  TMR1L0_bit at TMR1L.B0;
    const register unsigned short int TMR1L1 = 1;
    sbit  TMR1L1_bit at TMR1L.B1;
    const register unsigned short int TMR1L2 = 2;
    sbit  TMR1L2_bit at TMR1L.B2;
    const register unsigned short int TMR1L3 = 3;
    sbit  TMR1L3_bit at TMR1L.B3;
    const register unsigned short int TMR1L4 = 4;
    sbit  TMR1L4_bit at TMR1L.B4;
    const register unsigned short int TMR1L5 = 5;
    sbit  TMR1L5_bit at TMR1L.B5;
    const register unsigned short int TMR1L6 = 6;
    sbit  TMR1L6_bit at TMR1L.B6;
    const register unsigned short int TMR1L7 = 7;
    sbit  TMR1L7_bit at TMR1L.B7;

sfr unsigned short volatile TMR1H            absolute 0xFCE;
    const register unsigned short int TMR18 = 0;
    sbit  TMR18_bit at TMR1H.B0;
    const register unsigned short int TMR19 = 1;
    sbit  TMR19_bit at TMR1H.B1;
    const register unsigned short int TMR110 = 2;
    sbit  TMR110_bit at TMR1H.B2;
    const register unsigned short int TMR111 = 3;
    sbit  TMR111_bit at TMR1H.B3;
    const register unsigned short int TMR112 = 4;
    sbit  TMR112_bit at TMR1H.B4;
    const register unsigned short int TMR113 = 5;
    sbit  TMR113_bit at TMR1H.B5;
    const register unsigned short int TMR114 = 6;
    sbit  TMR114_bit at TMR1H.B6;
    const register unsigned short int TMR115 = 7;
    sbit  TMR115_bit at TMR1H.B7;
    const register unsigned short int TMR1H0 = 0;
    sbit  TMR1H0_bit at TMR1H.B0;
    const register unsigned short int TMR1H1 = 1;
    sbit  TMR1H1_bit at TMR1H.B1;
    const register unsigned short int TMR1H2 = 2;
    sbit  TMR1H2_bit at TMR1H.B2;
    const register unsigned short int TMR1H3 = 3;
    sbit  TMR1H3_bit at TMR1H.B3;
    const register unsigned short int TMR1H4 = 4;
    sbit  TMR1H4_bit at TMR1H.B4;
    const register unsigned short int TMR1H5 = 5;
    sbit  TMR1H5_bit at TMR1H.B5;
    const register unsigned short int TMR1H6 = 6;
    sbit  TMR1H6_bit at TMR1H.B6;
    const register unsigned short int TMR1H7 = 7;
    sbit  TMR1H7_bit at TMR1H.B7;

sfr unsigned short volatile T1CON            absolute 0xFCF;
    const register unsigned short int TMR1ON = 0;
    sbit  TMR1ON_bit at T1CON.B0;
    const register unsigned short int RD161 = 1;
    sbit  RD161_bit at T1CON.B1;
    const register unsigned short int NOT_T1SYNC = 2;
    sbit  NOT_T1SYNC_bit at T1CON.B2;
    const register unsigned short int T1CKPS0 = 4;
    sbit  T1CKPS0_bit at T1CON.B4;
    const register unsigned short int T1CKPS1 = 5;
    sbit  T1CKPS1_bit at T1CON.B5;
    const register unsigned short int T1RD16 = 1;
    sbit  T1RD16_bit at T1CON.B1;
    const register unsigned short int nT1SYNC = 2;
    sbit  nT1SYNC_bit at T1CON.B2;

sfr unsigned short volatile T1GCON           absolute 0xFD0;
    const register unsigned short int T1GVAL = 2;
    sbit  T1GVAL_bit at T1GCON.B2;
    const register unsigned short int T1GGO = 3;
    sbit  T1GGO_bit at T1GCON.B3;
    const register unsigned short int T1GSPM = 4;
    sbit  T1GSPM_bit at T1GCON.B4;
    const register unsigned short int T1GTM = 5;
    sbit  T1GTM_bit at T1GCON.B5;
    const register unsigned short int T1GPOL = 6;
    sbit  T1GPOL_bit at T1GCON.B6;
    const register unsigned short int T1GE = 7;
    sbit  T1GE_bit at T1GCON.B7;
    const register unsigned short int T1GGO_NOT_DONE = 3;
    sbit  T1GGO_NOT_DONE_bit at T1GCON.B3;
    const register unsigned short int T1GGO_nDONE = 3;
    sbit  T1GGO_nDONE_bit at T1GCON.B3;

sfr unsigned short volatile PR1              absolute 0xFD0;
sfr unsigned short volatile T1GATE           absolute 0xFD1;
    const register unsigned short int T1GSS0 = 0;
    sbit  T1GSS0_bit at T1GATE.B0;
    const register unsigned short int T1GSS1 = 1;
    sbit  T1GSS1_bit at T1GATE.B1;
    const register unsigned short int T1GSS2 = 2;
    sbit  T1GSS2_bit at T1GATE.B2;
    const register unsigned short int T1GSS3 = 3;
    sbit  T1GSS3_bit at T1GATE.B3;

sfr unsigned short volatile TMR1GATE         absolute 0xFD1;
sfr unsigned short volatile T1CLK            absolute 0xFD2;
    const register unsigned short int T1CS0 = 0;
    sbit  T1CS0_bit at T1CLK.B0;
    const register unsigned short int T1CS1 = 1;
    sbit  T1CS1_bit at T1CLK.B1;
    const register unsigned short int T1CS2 = 2;
    sbit  T1CS2_bit at T1CLK.B2;
    const register unsigned short int T1CS3 = 3;
    sbit  T1CS3_bit at T1CLK.B3;

sfr unsigned short volatile TMR1CLK          absolute 0xFD2;
sfr unsigned short volatile TMR0L            absolute 0xFD3;
    const register unsigned short int TMR0L0 = 0;
    sbit  TMR0L0_bit at TMR0L.B0;
    const register unsigned short int TMR0L1 = 1;
    sbit  TMR0L1_bit at TMR0L.B1;
    const register unsigned short int TMR0L2 = 2;
    sbit  TMR0L2_bit at TMR0L.B2;
    const register unsigned short int TMR0L3 = 3;
    sbit  TMR0L3_bit at TMR0L.B3;
    const register unsigned short int TMR0L4 = 4;
    sbit  TMR0L4_bit at TMR0L.B4;
    const register unsigned short int TMR0L5 = 5;
    sbit  TMR0L5_bit at TMR0L.B5;
    const register unsigned short int TMR0L6 = 6;
    sbit  TMR0L6_bit at TMR0L.B6;
    const register unsigned short int TMR0L7 = 7;
    sbit  TMR0L7_bit at TMR0L.B7;

sfr unsigned short volatile TMR0             absolute 0xFD3;
sfr unsigned short volatile TMR0H            absolute 0xFD4;
    const register unsigned short int T0PR0 = 0;
    sbit  T0PR0_bit at TMR0H.B0;
    const register unsigned short int T0PR1 = 1;
    sbit  T0PR1_bit at TMR0H.B1;
    const register unsigned short int T0PR2 = 2;
    sbit  T0PR2_bit at TMR0H.B2;
    const register unsigned short int T0PR3 = 3;
    sbit  T0PR3_bit at TMR0H.B3;
    const register unsigned short int T0PR4 = 4;
    sbit  T0PR4_bit at TMR0H.B4;
    const register unsigned short int T0PR5 = 5;
    sbit  T0PR5_bit at TMR0H.B5;
    const register unsigned short int T0PR6 = 6;
    sbit  T0PR6_bit at TMR0H.B6;
    const register unsigned short int T0PR7 = 7;
    sbit  T0PR7_bit at TMR0H.B7;
    const register unsigned short int TMR0H0 = 0;
    sbit  TMR0H0_bit at TMR0H.B0;
    const register unsigned short int TMR0H1 = 1;
    sbit  TMR0H1_bit at TMR0H.B1;
    const register unsigned short int TMR0H2 = 2;
    sbit  TMR0H2_bit at TMR0H.B2;
    const register unsigned short int TMR0H3 = 3;
    sbit  TMR0H3_bit at TMR0H.B3;
    const register unsigned short int TMR0H4 = 4;
    sbit  TMR0H4_bit at TMR0H.B4;
    const register unsigned short int TMR0H5 = 5;
    sbit  TMR0H5_bit at TMR0H.B5;
    const register unsigned short int TMR0H6 = 6;
    sbit  TMR0H6_bit at TMR0H.B6;
    const register unsigned short int TMR0H7 = 7;
    sbit  TMR0H7_bit at TMR0H.B7;

sfr unsigned short volatile PR0              absolute 0xFD4;
sfr unsigned short volatile T0CON0           absolute 0xFD5;
    const register unsigned short int T0OUTPS0 = 0;
    sbit  T0OUTPS0_bit at T0CON0.B0;
    const register unsigned short int T0OUTPS1 = 1;
    sbit  T0OUTPS1_bit at T0CON0.B1;
    const register unsigned short int T0OUTPS2 = 2;
    sbit  T0OUTPS2_bit at T0CON0.B2;
    const register unsigned short int T0OUTPS3 = 3;
    sbit  T0OUTPS3_bit at T0CON0.B3;
    const register unsigned short int T016BIT = 4;
    sbit  T016BIT_bit at T0CON0.B4;
    const register unsigned short int T0OUT = 5;
    sbit  T0OUT_bit at T0CON0.B5;
    const register unsigned short int T0EN = 7;
    sbit  T0EN_bit at T0CON0.B7;

sfr unsigned short volatile T0CON1           absolute 0xFD6;
    const register unsigned short int T0CKPS0 = 0;
    sbit  T0CKPS0_bit at T0CON1.B0;
    const register unsigned short int T0CKPS1 = 1;
    sbit  T0CKPS1_bit at T0CON1.B1;
    const register unsigned short int T0CKPS2 = 2;
    sbit  T0CKPS2_bit at T0CON1.B2;
    const register unsigned short int T0CKPS3 = 3;
    sbit  T0CKPS3_bit at T0CON1.B3;
    const register unsigned short int T0ASYNC = 4;
    sbit  T0ASYNC_bit at T0CON1.B4;
    const register unsigned short int T0CS0 = 5;
    sbit  T0CS0_bit at T0CON1.B5;
    const register unsigned short int T0CS1 = 6;
    sbit  T0CS1_bit at T0CON1.B6;
    const register unsigned short int T0CS2 = 7;
    sbit  T0CS2_bit at T0CON1.B7;
    const register unsigned short int T0PS0 = 0;
    sbit  T0PS0_bit at T0CON1.B0;
    const register unsigned short int T0PS1 = 1;
    sbit  T0PS1_bit at T0CON1.B1;
    const register unsigned short int T0PS2 = 2;
    sbit  T0PS2_bit at T0CON1.B2;
    const register unsigned short int T0PS3 = 3;
    sbit  T0PS3_bit at T0CON1.B3;

sfr unsigned short volatile PCON0            absolute 0xFD7;
    const register unsigned short int BOR = 0;
    sbit  BOR_bit at PCON0.B0;
    const register unsigned short int NOT_POR = 1;
    sbit  NOT_POR_bit at PCON0.B1;
    const register unsigned short int NOT_RI = 2;
    sbit  NOT_RI_bit at PCON0.B2;
    const register unsigned short int NOT_RMCLR = 3;
    sbit  NOT_RMCLR_bit at PCON0.B3;
    const register unsigned short int NOT_RWDT = 4;
    sbit  NOT_RWDT_bit at PCON0.B4;
    const register unsigned short int NOT_WDTWV = 5;
    sbit  NOT_WDTWV_bit at PCON0.B5;
    const register unsigned short int STKUNF = 6;
    sbit  STKUNF_bit at PCON0.B6;
    const register unsigned short int STKOVF = 7;
    sbit  STKOVF_bit at PCON0.B7;
    const register unsigned short int NOT_BOR = 0;
    sbit  NOT_BOR_bit at PCON0.B0;
    const register unsigned short int POR = 1;
    sbit  POR_bit at PCON0.B1;
    const register unsigned short int RI = 2;
    sbit  RI_bit at PCON0.B2;
    const register unsigned short int RMCLR = 3;
    sbit  RMCLR_bit at PCON0.B3;
    const register unsigned short int RWDT = 4;
    sbit  RWDT_bit at PCON0.B4;
    const register unsigned short int WDTWV = 5;
    sbit  WDTWV_bit at PCON0.B5;
    const register unsigned short int nBOR = 0;
    sbit  nBOR_bit at PCON0.B0;
    const register unsigned short int nPOR = 1;
    sbit  nPOR_bit at PCON0.B1;
    const register unsigned short int nRI = 2;
    sbit  nRI_bit at PCON0.B2;
    const register unsigned short int nRMCLR = 3;
    sbit  nRMCLR_bit at PCON0.B3;
    const register unsigned short int nRWDT = 4;
    sbit  nRWDT_bit at PCON0.B4;
    const register unsigned short int nWDTWV = 5;
    sbit  nWDTWV_bit at PCON0.B5;

sfr unsigned short volatile STATUS           absolute 0xFD8;
    const register unsigned short int CARRY = 0;
    const register unsigned short int C = 0;
    sbit  CARRY_bit at STATUS.B0;
    sbit  C_bit at STATUS.B0;
    const register unsigned short int DC = 1;
    sbit  DC_bit at STATUS.B1;
    const register unsigned short int ZERO = 2;
    const register unsigned short int Z = 2;
    sbit  ZERO_bit at STATUS.B2;
    sbit  Z_bit at STATUS.B2;
    const register unsigned short int OV = 3;
    sbit  OV_bit at STATUS.B3;
    const register unsigned short int NEGATIVE = 4;
    sbit  NEGATIVE_bit at STATUS.B4;
    const register unsigned short int NOT_PD = 5;
    sbit  NOT_PD_bit at STATUS.B5;
    const register unsigned short int NOT_TO = 6;
    sbit  NOT_TO_bit at STATUS.B6;
    const register unsigned short int OVERFLOW = 3;
    sbit  OVERFLOW_bit at STATUS.B3;
    const register unsigned short int PD = 5;
    sbit  PD_bit at STATUS.B5;
    const register unsigned short int TO_ = 6;
    sbit  TO_bit at STATUS.B6;
    const register unsigned short int nPD = 5;
    sbit  nPD_bit at STATUS.B5;
    const register unsigned short int nTO = 6;
    sbit  nTO_bit at STATUS.B6;

sfr unsigned int            FSR2             absolute 0xFD9;
sfr unsigned short          FSR2L            absolute 0xFD9;
register unsigned short     *FSR2PTR         absolute 0xFD9;
sfr unsigned short          FSR2H            absolute 0xFDA;
sfr unsigned short volatile PLUSW2           absolute 0xFDB;
sfr unsigned short volatile PREINC2          absolute 0xFDC;
sfr unsigned short volatile POSTDEC2         absolute 0xFDD;
sfr unsigned short volatile POSTINC2         absolute 0xFDE;
sfr unsigned short volatile INDF2            absolute 0xFDF;
sfr unsigned short          BSR              absolute 0xFE0;
sfr unsigned int            FSR1             absolute 0xFE1;
sfr unsigned short          FSR1L            absolute 0xFE1;
register unsigned short     *FSR1PTR         absolute 0xFE1;
sfr unsigned short          FSR1H            absolute 0xFE2;
sfr unsigned short volatile PLUSW1           absolute 0xFE3;
sfr unsigned short volatile PREINC1          absolute 0xFE4;
sfr unsigned short volatile POSTDEC1         absolute 0xFE5;
sfr unsigned short volatile POSTINC1         absolute 0xFE6;
sfr unsigned short volatile INDF1            absolute 0xFE7;
sfr unsigned short volatile WREG             absolute 0xFE8;
sfr unsigned int            FSR0             absolute 0xFE9;
sfr unsigned short          FSR0L            absolute 0xFE9;
register unsigned short     *FSR0PTR         absolute 0xFE9;
sfr unsigned short          FSR0H            absolute 0xFEA;
sfr unsigned short volatile PLUSW0           absolute 0xFEB;
sfr unsigned short volatile PREINC0          absolute 0xFEC;
sfr unsigned short volatile POSTDEC0         absolute 0xFED;
sfr unsigned short volatile POSTINC0         absolute 0xFEE;
sfr unsigned short volatile INDF0            absolute 0xFEF;
sfr unsigned short volatile INTCON           absolute 0xFF2;
    const register unsigned short int INT0EDG = 0;
    sbit  INT0EDG_bit at INTCON.B0;
    const register unsigned short int INT1EDG = 1;
    sbit  INT1EDG_bit at INTCON.B1;
    const register unsigned short int INT2EDG = 2;
    sbit  INT2EDG_bit at INTCON.B2;
    const register unsigned short int IPEN = 5;
    sbit  IPEN_bit at INTCON.B5;
    const register unsigned short int GIEL = 6;
    sbit  GIEL_bit at INTCON.B6;
    const register unsigned short int GIE = 7;
    sbit  GIE_bit at INTCON.B7;
    const register unsigned short int GIEH = 7;
    sbit  GIEH_bit at INTCON.B7;
    const register unsigned short int GIE_GIEH = 7;
    sbit  GIE_GIEH_bit at INTCON.B7;
    const register unsigned short int PEIE = 6;
    sbit  PEIE_bit at INTCON.B6;
    const register unsigned short int PEIE_GIEL = 6;
    sbit  PEIE_GIEL_bit at INTCON.B6;

sfr unsigned int            PROD             absolute 0xFF3;
sfr unsigned short          PRODL            absolute 0xFF3;
sfr unsigned short          PRODH            absolute 0xFF4;
const register unsigned short *TBLPTR        absolute 0xFF6 ;
sfr unsigned short volatile TABLAT           absolute 0xFF5;
sfr unsigned short          TBLPTRL          absolute 0xFF6;
sfr unsigned short          TBLPTRH          absolute 0xFF7;
sfr unsigned short          TBLPTRU          absolute 0xFF8;
    const register unsigned short int ACSS = 5;
    sbit  ACSS_bit at TBLPTRU.B5;

sfr unsigned short volatile PCL              absolute 0xFF9;
sfr unsigned short volatile PCLATH           absolute 0xFFA;
sfr unsigned short volatile PCLATU           absolute 0xFFB;
sfr unsigned short volatile STKPTR           absolute 0xFFC;
    const register unsigned short int SP0 = 0;
    sbit  SP0_bit at STKPTR.B0;
    const register unsigned short int SP1 = 1;
    sbit  SP1_bit at STKPTR.B1;
    const register unsigned short int SP2 = 2;
    sbit  SP2_bit at STKPTR.B2;
    const register unsigned short int SP3 = 3;
    sbit  SP3_bit at STKPTR.B3;
    const register unsigned short int SP4 = 4;
    sbit  SP4_bit at STKPTR.B4;
    const register unsigned short int SP5 = 5;
    sbit  SP5_bit at STKPTR.B5;
    const register unsigned short int STKPTR0 = 0;
    sbit  STKPTR0_bit at STKPTR.B0;
    const register unsigned short int STKPTR1 = 1;
    sbit  STKPTR1_bit at STKPTR.B1;
    const register unsigned short int STKPTR2 = 2;
    sbit  STKPTR2_bit at STKPTR.B2;
    const register unsigned short int STKPTR3 = 3;
    sbit  STKPTR3_bit at STKPTR.B3;
    const register unsigned short int STKPTR4 = 4;
    sbit  STKPTR4_bit at STKPTR.B4;
    const register unsigned short int STKPTR5 = 5;
    sbit  STKPTR5_bit at STKPTR.B5;

sfr unsigned short volatile TOSL             absolute 0xFFD;
sfr unsigned short volatile TOSH             absolute 0xFFE;
sfr unsigned short volatile TOSU             absolute 0xFFF;
