# RISC-V AI Accelerator
#### This is a small Verilog project for Hackaton at Ruppin Academic College. Given a RISCV processor, we've been asked to extends it's abilities by adding number of modules.

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide1.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide2.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide3.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide4.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide5.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide6.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide7.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide8.PNG">

<img src="https://github.com/RomanRevzin/riscv_ai_accelerator/blob/main/slides/Slide9.PNG">
