Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /csehome/ktaebum/Workspace/LogicDesignFinal/SimpleClockTest_isim_beh.exe -prj /csehome/ktaebum/Workspace/LogicDesignFinal/SimpleClockTest_beh.prj work.SimpleClockTest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/Displayer.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/Set24DispDecoder.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/Set24.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/RealClockModulator.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/PulseGenerator.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/Debouncer.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/ClockModulator.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/Clock24DispDecoder.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/Clock24.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/SimpleClock.v" into library work
Analyzing Verilog file "/csehome/ktaebum/Workspace/LogicDesignFinal/SimpleClockTest.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/csehome/ktaebum/Workspace/LogicDesignFinal/Set24DispDecoder.v" Line 51: Size mismatch in connection of port <bch>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/csehome/ktaebum/Workspace/LogicDesignFinal/Set24DispDecoder.v" Line 52: Size mismatch in connection of port <bch>. Formal port size is 4-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 95608 KB
Fuse CPU Usage: 780 ms
Compiling module ClockModulator
Compiling module RealClockModulator
Compiling module Debouncer
Compiling module PulseGenerator
Compiling module Set24
Compiling module Displayer
Compiling module Set24DispDecoder
Compiling module Clock24
Compiling module Clock24DispDecoder
Compiling module SimpleClock
Compiling module SimpleClockTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable /csehome/ktaebum/Workspace/LogicDesignFinal/SimpleClockTest_isim_beh.exe
Fuse Memory Usage: 1180100 KB
Fuse CPU Usage: 810 ms
GCC CPU Usage: 730 ms
