Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 18 16:36:34 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                   21        0.212        0.000                      0                   21        0.245        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.200}        2.400           416.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.022        0.000                      0                   21        0.212        0.000                      0                   21        0.245        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.704ns (33.338%)  route 1.408ns (66.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 6.813 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.391     6.889    ab_rd
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.596     6.813    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/C
                         clock pessimism              0.339     7.152    
                         clock uncertainty           -0.035     7.116    
    SLICE_X0Y84          FDRE (Setup_fdre_C_CE)      -0.205     6.911    ab_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.704ns (33.338%)  route 1.408ns (66.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 6.813 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.391     6.889    ab_rd
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.596     6.813    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[4]/C
                         clock pessimism              0.339     7.152    
                         clock uncertainty           -0.035     7.116    
    SLICE_X0Y84          FDRE (Setup_fdre_C_CE)      -0.205     6.911    ab_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.704ns (34.120%)  route 1.359ns (65.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.343     6.841    ab_rd
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/C
                         clock pessimism              0.364     7.178    
                         clock uncertainty           -0.035     7.142    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205     6.937    ab_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.704ns (34.120%)  route 1.359ns (65.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.343     6.841    ab_rd
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
                         clock pessimism              0.364     7.178    
                         clock uncertainty           -0.035     7.142    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205     6.937    ab_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.704ns (34.120%)  route 1.359ns (65.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.343     6.841    ab_rd
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[3]/C
                         clock pessimism              0.364     7.178    
                         clock uncertainty           -0.035     7.142    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205     6.937    ab_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.704ns (34.120%)  route 1.359ns (65.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.343     6.841    ab_rd
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[5]/C
                         clock pessimism              0.364     7.178    
                         clock uncertainty           -0.035     7.142    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205     6.937    ab_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.704ns (34.120%)  route 1.359ns (65.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.829     6.063    ab_counter_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.187 f  next_state_reg[2]_i_3/O
                         net (fo=5, routed)           0.187     6.374    next_state_reg[2]_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  ab_counter[6]_i_2/O
                         net (fo=7, routed)           0.343     6.841    ab_rd
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[6]/C
                         clock pessimism              0.364     7.178    
                         clock uncertainty           -0.035     7.142    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205     6.937    ab_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.718ns (43.220%)  route 0.943ns (56.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.194 r  current_state_reg[2]/Q
                         net (fo=7, routed)           0.455     5.649    current_state[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.299     5.948 r  ab_counter[6]_i_1/O
                         net (fo=7, routed)           0.488     6.436    cnt_rst
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/C
                         clock pessimism              0.339     7.153    
                         clock uncertainty           -0.035     7.117    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429     6.688    ab_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.718ns (43.220%)  route 0.943ns (56.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.194 r  current_state_reg[2]/Q
                         net (fo=7, routed)           0.455     5.649    current_state[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.299     5.948 r  ab_counter[6]_i_1/O
                         net (fo=7, routed)           0.488     6.436    cnt_rst
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
                         clock pessimism              0.339     7.153    
                         clock uncertainty           -0.035     7.117    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429     6.688    ab_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.718ns (43.220%)  route 0.943ns (56.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.814 - 2.400 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.194 r  current_state_reg[2]/Q
                         net (fo=7, routed)           0.455     5.649    current_state[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.299     5.948 r  ab_counter[6]_i_1/O
                         net (fo=7, routed)           0.488     6.436    cnt_rst
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    N15                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     3.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.597     6.814    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[3]/C
                         clock pessimism              0.339     7.153    
                         clock uncertainty           -0.035     7.117    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429     6.688    ab_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ab_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ab_counter_reg[5]/Q
                         net (fo=2, routed)           0.117     1.699    ab_counter_reg[5]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.744 r  ab_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    p_0_in[5]
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[5]/C
                         clock pessimism             -0.518     1.440    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091     1.531    ab_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ab_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ab_counter_reg[1]/Q
                         net (fo=6, routed)           0.159     1.740    ab_counter_reg[1]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.785 r  ab_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.785    p_0_in[4]
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[4]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.092     1.546    ab_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ab_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ab_counter_reg[6]/Q
                         net (fo=5, routed)           0.182     1.764    ab_counter_reg[6]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.809 r  ab_counter[6]_i_3/O
                         net (fo=1, routed)           0.000     1.809    p_0_in[6]
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[6]/C
                         clock pessimism             -0.518     1.440    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.532    ab_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ab_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.647%)  route 0.247ns (57.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ab_counter_reg[2]/Q
                         net (fo=5, routed)           0.247     1.829    ab_counter_reg[2]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.043     1.872 r  ab_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_0_in[3]
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[3]/C
                         clock pessimism             -0.518     1.440    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.107     1.547    ab_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ab_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.371%)  route 0.243ns (56.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ab_counter_reg[1]/Q
                         net (fo=6, routed)           0.243     1.824    ab_counter_reg[1]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  ab_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    p_0_in[2]
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[2]/C
                         clock pessimism             -0.518     1.440    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.532    ab_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ab_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.761%)  route 0.219ns (49.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.128     1.568 r  ab_counter_reg[0]/Q
                         net (fo=7, routed)           0.219     1.788    ab_counter_reg[0]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.098     1.886 r  ab_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    p_0_in[1]
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.547    ab_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ab_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.310%)  route 0.273ns (54.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.128     1.568 f  ab_counter_reg[0]/Q
                         net (fo=7, routed)           0.273     1.841    ab_counter_reg[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.098     1.939 r  ab_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    p_0_in[0]
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/C
                         clock pessimism             -0.517     1.440    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.107     1.547    ab_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.260%)  route 0.225ns (54.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  current_state_reg[1]/Q
                         net (fo=7, routed)           0.095     1.675    current_state[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.720 r  ab_counter[6]_i_1/O
                         net (fo=7, routed)           0.130     1.850    cnt_rst
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[0]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_R)        -0.018     1.436    ab_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.260%)  route 0.225ns (54.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  current_state_reg[1]/Q
                         net (fo=7, routed)           0.095     1.675    current_state[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.720 r  ab_counter[6]_i_1/O
                         net (fo=7, routed)           0.130     1.850    cnt_rst
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ab_counter_reg[4]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_R)        -0.018     1.436    ab_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            ab_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.433%)  route 0.274ns (59.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  current_state_reg[1]/Q
                         net (fo=7, routed)           0.095     1.675    current_state[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.720 r  ab_counter[6]_i_1/O
                         net (fo=7, routed)           0.179     1.899    cnt_rst
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  ab_counter_reg[1]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X1Y85          FDRE (Hold_fdre_C_R)        -0.018     1.437    ab_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.400       0.245      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X0Y84    ab_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X1Y85    ab_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X1Y85    ab_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X1Y85    ab_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X0Y84    ab_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X1Y85    ab_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X1Y85    ab_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X0Y83    current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.400       1.400      SLICE_X1Y83    current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y84    ab_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y84    ab_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y83    current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y83    current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y83    current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y84    ab_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y84    ab_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y85    ab_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y83    current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X1Y83    current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.200       0.700      SLICE_X0Y83    current_state_reg[2]/C



