Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Apr 22 18:03:54 2024
| Host         : WFXB07B250A366D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file guitar_effects_design_wrapper_timing_summary_routed.rpt -pb guitar_effects_design_wrapper_timing_summary_routed.pb -rpx guitar_effects_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : guitar_effects_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.225        0.000                      0                39167        0.012        0.000                      0                39167        3.750        0.000                       0                 17235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.225        0.000                      0                39071        0.012        0.000                      0                39071        3.750        0.000                       0                 17235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.599        0.000                      0                   96        0.598        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_reg_1684_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 5.755ns (60.716%)  route 3.724ns (39.284%))
  Logic Levels:           37  (CARRY4=31 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.650     2.944    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/ap_clk
    SLICE_X46Y23         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_reg_1684_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_reg_1684_reg[0]/Q
                         net (fo=2, routed)           0.168     3.630    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_reg_1684[0]
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.754 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701[4]_i_3/O
                         net (fo=1, routed)           0.189     3.944    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701[4]_i_3_n_8
    SLICE_X46Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.539 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.539    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[4]_i_2_n_8
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.665    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[8]_i_2_n_8
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.782 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.782    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[12]_i_2_n_8
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.899 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.899    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[16]_i_2_n_8
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.016 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.016    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[20]_i_2_n_8
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.133 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[24]_i_2_n_8
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.250 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.250    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[28]_i_2_n_8
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.367 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.367    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[32]_i_2_n_8
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.484 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.484    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[36]_i_2_n_8
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.601 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.601    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[40]_i_2_n_8
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.718 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.718    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[44]_i_2_n_8
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.835 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.835    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[48]_i_2_n_8
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.952    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[52]_i_2_n_8
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.069 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.069    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[56]_i_2_n_8
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.186 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.186    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[60]_i_2_n_8
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.303 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.303    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[64]_i_2_n_8
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[68]_i_2_n_8
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.537 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.537    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[72]_i_2_n_8
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.654 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.654    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[76]_i_2_n_8
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.771 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.771    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[80]_i_2_n_8
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.888 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.888    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[84]_i_2_n_8
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.005 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.005    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[88]_i_2_n_8
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[92]_i_2_n_8
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.239    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[96]_i_2_n_8
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.356    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[100]_i_2_n_8
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.473    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[104]_i_2_n_8
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.590    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[108]_i_2_n_8
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[112]_i_2_n_8
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.824    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[116]_i_2_n_8
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.941 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.941    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[120]_i_2_n_8
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.264 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_3_reg_1701_reg[123]_i_3/O[1]
                         net (fo=4, routed)           0.602     8.866    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_bits_V_1_fu_530_p2[122]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.306     9.172 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_30/O
                         net (fo=6, routed)           0.845    10.018    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_30_n_8
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.142 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_25/O
                         net (fo=2, routed)           0.452    10.594    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_25_n_8
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.718 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_10/O
                         net (fo=1, routed)           0.811    11.528    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_10_n_8
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.652 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_3/O
                         net (fo=1, routed)           0.646    12.299    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_3_n_8
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_1/O
                         net (fo=1, routed)           0.000    12.423    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706[0]_i_1_n_8
    SLICE_X44Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.479    12.658    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/ap_clk
    SLICE_X44Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706_reg[0]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.029    12.648    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Mx_zeros_reg_1706_reg[0]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff1_reg__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 1.660ns (18.586%)  route 7.272ns (81.414%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.724     3.018    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/ap_clk
    SLICE_X56Y35         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/Q
                         net (fo=5, routed)           0.991     4.465    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/Ex_V_3_reg_1719[3]
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.589 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_36__0__0/O
                         net (fo=168, routed)         1.413     6.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/tmp_product__1_1
    SLICE_X61Y29         LUT5 (Prop_lut5_I1_O)        0.152     6.153 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/buff0_reg__0_i_123/O
                         net (fo=2, routed)           1.027     7.181    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/Mx_V_reg_1712_reg[34]_0
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.354     7.535 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/buff0_reg__0_i_110/O
                         net (fo=2, routed)           0.540     8.075    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.326     8.401 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_78/O
                         net (fo=2, routed)           0.721     9.122    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_78_n_8
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0/O
                         net (fo=2, routed)           0.532     9.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0_n_8
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_14/O
                         net (fo=10, routed)          2.048    11.950    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/Ex_V_3_reg_1719_reg[0]_rep__0[3]
    DSP48_X0Y10          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff1_reg__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.656    12.835    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff1_reg__0/CLK
                         clock pessimism              0.129    12.964    
                         clock uncertainty           -0.154    12.810    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    12.448    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff1_reg__0
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 5.536ns (61.209%)  route 3.508ns (38.791%))
  Logic Levels:           31  (CARRY4=28 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.839     3.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.567 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/P[17]
                         net (fo=2, routed)           1.797     5.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7_n_96
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.487 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14/O
                         net (fo=1, routed)           0.000     5.487    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14_n_8
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.020    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7_n_8
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2_n_8
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.263    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1_n_8
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.380    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1_n_8
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.497    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1_n_8
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1_n_8
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1_n_8
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1_n_8
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1_n_8
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.082    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10_n_8
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.199    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10_n_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.316    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10_n_8
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.433    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11_n_8
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.550    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11_n_8
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.667    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11_n_8
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.784    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11_n_8
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.013 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5/CO[2]
                         net (fo=140, routed)         1.098     9.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5_n_9
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.334     9.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4/O
                         net (fo=2, routed)           0.604    10.049    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4_n_8
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.328    10.377 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8/O
                         net (fo=1, routed)           0.000    10.377    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8_n_8
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1_n_8
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1_n_8
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1_n_8
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1_n_8
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1_n_8
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1_n_8
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1_n_8
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1_n_8
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1_n_8
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]_i_1_n_8
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.177 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.177    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__8[169]
    SLICE_X35Y55         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.480    12.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    SLICE_X35Y55         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.062    12.682    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 5.533ns (61.196%)  route 3.508ns (38.804%))
  Logic Levels:           30  (CARRY4=27 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.839     3.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.567 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/P[17]
                         net (fo=2, routed)           1.797     5.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7_n_96
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.487 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14/O
                         net (fo=1, routed)           0.000     5.487    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14_n_8
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.020    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7_n_8
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2_n_8
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.263    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1_n_8
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.380    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1_n_8
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.497    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1_n_8
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1_n_8
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1_n_8
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1_n_8
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1_n_8
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.082    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10_n_8
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.199    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10_n_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.316    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10_n_8
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.433    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11_n_8
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.550    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11_n_8
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.667    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11_n_8
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.784    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11_n_8
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.013 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5/CO[2]
                         net (fo=140, routed)         1.098     9.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5_n_9
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.334     9.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4/O
                         net (fo=2, routed)           0.604    10.049    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4_n_8
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.328    10.377 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8/O
                         net (fo=1, routed)           0.000    10.377    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8_n_8
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1_n_8
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1_n_8
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1_n_8
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1_n_8
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1_n_8
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1_n_8
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1_n_8
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1_n_8
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1_n_8
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.174 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.174    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__8[166]
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.480    12.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[166]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.062    12.682    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[166]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 5.512ns (61.106%)  route 3.508ns (38.894%))
  Logic Levels:           30  (CARRY4=27 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.839     3.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.567 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/P[17]
                         net (fo=2, routed)           1.797     5.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7_n_96
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.487 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14/O
                         net (fo=1, routed)           0.000     5.487    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14_n_8
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.020    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7_n_8
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2_n_8
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.263    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1_n_8
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.380    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1_n_8
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.497    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1_n_8
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1_n_8
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1_n_8
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1_n_8
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1_n_8
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.082    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10_n_8
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.199    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10_n_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.316    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10_n_8
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.433    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11_n_8
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.550    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11_n_8
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.667    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11_n_8
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.784    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11_n_8
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.013 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5/CO[2]
                         net (fo=140, routed)         1.098     9.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5_n_9
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.334     9.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4/O
                         net (fo=2, routed)           0.604    10.049    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4_n_8
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.328    10.377 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8/O
                         net (fo=1, routed)           0.000    10.377    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8_n_8
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1_n_8
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1_n_8
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1_n_8
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1_n_8
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1_n_8
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1_n_8
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1_n_8
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1_n_8
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1_n_8
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.153 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.153    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__8[168]
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.480    12.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.062    12.682    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 1.660ns (18.693%)  route 7.220ns (81.307%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.838 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.724     3.018    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/ap_clk
    SLICE_X56Y35         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/Q
                         net (fo=5, routed)           0.991     4.465    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/Ex_V_3_reg_1719[3]
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.589 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_36__0__0/O
                         net (fo=168, routed)         1.413     6.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/tmp_product__1_1
    SLICE_X61Y29         LUT5 (Prop_lut5_I1_O)        0.152     6.153 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/buff0_reg__0_i_123/O
                         net (fo=2, routed)           1.027     7.181    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/Mx_V_reg_1712_reg[34]_0
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.354     7.535 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/buff0_reg__0_i_110/O
                         net (fo=2, routed)           0.540     8.075    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.326     8.401 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_78/O
                         net (fo=2, routed)           0.721     9.122    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_78_n_8
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0/O
                         net (fo=2, routed)           0.592     9.837    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0_n_8
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.961 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_15/O
                         net (fo=10, routed)          1.937    11.898    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/Ex_V_3_reg_1719_reg[0]_rep__0[2]
    DSP48_X0Y8           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.659    12.838    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0/CLK
                         clock pessimism              0.129    12.967    
                         clock uncertainty           -0.154    12.813    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    12.451    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 1.660ns (18.956%)  route 7.097ns (81.044%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.724     3.018    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/ap_clk
    SLICE_X56Y35         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/Ex_V_3_reg_1719_reg[3]/Q
                         net (fo=5, routed)           0.991     4.465    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/Ex_V_3_reg_1719[3]
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.589 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_36__0__0/O
                         net (fo=168, routed)         1.413     6.001    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/tmp_product__1_1
    SLICE_X61Y29         LUT5 (Prop_lut5_I1_O)        0.152     6.153 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/buff0_reg__0_i_123/O
                         net (fo=2, routed)           1.027     7.181    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/Mx_V_reg_1712_reg[34]_0
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.354     7.535 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_56ns_52s_108_5_1_U16/buff0_reg__0_i_110/O
                         net (fo=2, routed)           0.540     8.075    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.326     8.401 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_78/O
                         net (fo=2, routed)           0.721     9.122    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_78_n_8
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.246 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0/O
                         net (fo=2, routed)           0.532     9.778    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_44__0_n_8
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__0_i_14/O
                         net (fo=10, routed)          1.874    11.775    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/Ex_V_3_reg_1719_reg[0]_rep__0[3]
    DSP48_X1Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.662    12.841    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__1/CLK
                         clock pessimism              0.129    12.970    
                         clock uncertainty           -0.154    12.816    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    12.366    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_49ns_49ns_98_5_1_U12/buff0_reg__1
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 5.438ns (60.784%)  route 3.508ns (39.216%))
  Logic Levels:           30  (CARRY4=27 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.839     3.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.567 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/P[17]
                         net (fo=2, routed)           1.797     5.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7_n_96
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.487 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14/O
                         net (fo=1, routed)           0.000     5.487    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14_n_8
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.020    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7_n_8
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2_n_8
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.263    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1_n_8
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.380    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1_n_8
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.497    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1_n_8
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1_n_8
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1_n_8
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1_n_8
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1_n_8
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.082    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10_n_8
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.199    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10_n_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.316    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10_n_8
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.433    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11_n_8
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.550    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11_n_8
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.667    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11_n_8
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.784    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11_n_8
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.013 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5/CO[2]
                         net (fo=140, routed)         1.098     9.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5_n_9
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.334     9.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4/O
                         net (fo=2, routed)           0.604    10.049    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4_n_8
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.328    10.377 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8/O
                         net (fo=1, routed)           0.000    10.377    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8_n_8
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1_n_8
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1_n_8
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1_n_8
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1_n_8
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1_n_8
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1_n_8
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1_n_8
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1_n_8
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1_n_8
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.079 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.079    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__8[167]
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.480    12.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[167]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.062    12.682    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[167]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 5.422ns (60.714%)  route 3.508ns (39.286%))
  Logic Levels:           30  (CARRY4=27 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.839     3.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.567 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/P[17]
                         net (fo=2, routed)           1.797     5.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7_n_96
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.487 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14/O
                         net (fo=1, routed)           0.000     5.487    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14_n_8
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.020    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7_n_8
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2_n_8
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.263    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1_n_8
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.380    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1_n_8
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.497    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1_n_8
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1_n_8
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1_n_8
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1_n_8
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1_n_8
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.082    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10_n_8
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.199    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10_n_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.316    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10_n_8
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.433    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11_n_8
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.550    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11_n_8
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.667    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11_n_8
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.784    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11_n_8
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.013 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5/CO[2]
                         net (fo=140, routed)         1.098     9.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5_n_9
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.334     9.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4/O
                         net (fo=2, routed)           0.604    10.049    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4_n_8
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.328    10.377 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8/O
                         net (fo=1, routed)           0.000    10.377    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8_n_8
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1_n_8
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1_n_8
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1_n_8
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1_n_8
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1_n_8
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1_n_8
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1_n_8
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1_n_8
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1_n_8
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[168]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.063    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__8[165]
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.480    12.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    SLICE_X35Y54         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[165]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.062    12.682    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[165]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 5.419ns (60.701%)  route 3.508ns (39.299%))
  Logic Levels:           29  (CARRY4=26 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.839     3.133    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     3.567 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7/P[17]
                         net (fo=2, routed)           1.797     5.363    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__7_n_96
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.487 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14/O
                         net (fo=1, routed)           0.000     5.487    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[44]_i_14_n_8
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.020 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.020    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_7_n_8
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.137 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_2_n_8
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.254 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.263    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[44]_i_1_n_8
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.380 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.380    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[48]_i_1_n_8
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.497 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.497    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[52]_i_1_n_8
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.614 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.614    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[56]_i_1_n_8
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.731 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[60]_i_1_n_8
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.848 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.848    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[64]_i_1_n_8
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.965 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[67]_i_1_n_8
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.082 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.082    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[76]_i_10_n_8
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.199 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.199    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[80]_i_10_n_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.316 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.316    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[84]_i_10_n_8
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.433 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.433    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[88]_i_11_n_8
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.550    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[92]_i_11_n_8
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.667    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[96]_i_11_n_8
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.784    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[100]_i_11_n_8
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.013 f  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5/CO[2]
                         net (fo=140, routed)         1.098     9.111    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[169]_i_5_n_9
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.334     9.445 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4/O
                         net (fo=2, routed)           0.604    10.049    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_4_n_8
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.328    10.377 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8/O
                         net (fo=1, routed)           0.000    10.377    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2[132]_i_8_n_8
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[132]_i_1_n_8
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.041    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[136]_i_1_n_8
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.155    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[140]_i_1_n_8
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.269 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[144]_i_1_n_8
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.383 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.384    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[148]_i_1_n_8
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[152]_i_1_n_8
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[156]_i_1_n_8
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[160]_i_1_n_8
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.060 r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[164]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.060    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff1_reg__8[162]
    SLICE_X35Y53         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.480    12.659    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/ap_clk
    SLICE_X35Y53         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[162]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)        0.062    12.682    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff2_reg[162]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/dc_reg_408_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/p_Result_28_reg_418_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.011%)  route 0.100ns (37.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.690     1.026    guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/ap_clk
    SLICE_X94Y100        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/dc_reg_408_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y100        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/dc_reg_408_reg[22]/Q
                         net (fo=1, routed)           0.100     1.290    guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/dc_reg_408_reg_n_8_[22]
    SLICE_X97Y99         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/p_Result_28_reg_418_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.878     1.244    guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/ap_clk
    SLICE_X97Y99         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/p_Result_28_reg_418_reg[22]/C
                         clock pessimism             -0.035     1.209    
    SLICE_X97Y99         FDRE (Hold_fdre_C_D)         0.070     1.279    guitar_effects_design_i/guitar_effects_0/inst/grp_guitar_effects_Pipeline_LPF_Loop_fu_758/p_Result_28_reg_418_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.311ns (73.205%)  route 0.114ns (26.795%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=2, routed)           0.113     1.153    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[0].Q_XOR.SUM_XOR_0[46]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.270 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.270    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_8
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.323 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.323    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[48]
    SLICE_X36Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.825     1.191    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.270ns (61.845%)  route 0.167ns (38.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.553     0.889    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X53Y51         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=2, routed)           0.167     1.196    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].Q_XOR.SUM_XOR_0[41]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.325 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.325    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[43]
    SLICE_X50Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.826     1.192    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.134     1.296    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.265ns (67.433%)  route 0.128ns (32.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.592     0.928    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X27Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[39]/Q
                         net (fo=2, routed)           0.128     1.196    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].Q_XOR.SUM_XOR_0[39]
    SLICE_X29Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.320 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.320    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[41]
    SLICE_X29Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.845     1.211    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X29Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.286    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.028%)  route 0.201ns (51.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.555     0.891    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/ap_clk
    SLICE_X48Y95         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg[22]/Q
                         net (fo=1, routed)           0.201     1.233    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg_n_8_[22]
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.278 r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     1.278    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp[23]_i_1_n_8
    SLICE_X51Y95         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.820     1.186    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/ap_clk
    SLICE_X51Y95         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[23]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.092     1.243    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.274ns (66.220%)  route 0.140ns (33.780%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.557     0.893    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.140     1.196    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[4]
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.241 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__34/O
                         net (fo=1, routed)           0.000     1.241    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/a_xor_b_sub_0[4]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.306 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.306    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[5]
    SLICE_X41Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.830     1.196    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X41Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.462%)  route 0.206ns (52.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.554     0.890    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/ap_clk
    SLICE_X48Y92         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg[10]/Q
                         net (fo=1, routed)           0.206     1.236    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend0_reg_n_8_[10]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.281 r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.281    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp[11]_i_1_n_8
    SLICE_X52Y91         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.819     1.185    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/ap_clk
    SLICE_X52Y91         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[11]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.091     1.241    guitar_effects_design_i/guitar_effects_0/inst/srem_32ns_8ns_32_36_seq_1_U56/guitar_effects_srem_32ns_8ns_32_36_seq_1_divseq_u/dividend_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_strb_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/regslice_both_INPUT_r_V_keep_V_U/B_V_data_1_payload_A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.007%)  route 0.220ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.635     0.971    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X44Y112        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_strb_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_strb_reg_out_reg[3]/Q
                         net (fo=2, routed)           0.220     1.332    guitar_effects_design_i/guitar_effects_0/inst/regslice_both_INPUT_r_V_keep_V_U/INPUT_r_TKEEP[3]
    SLICE_X50Y113        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/regslice_both_INPUT_r_V_keep_V_U/B_V_data_1_payload_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.901     1.267    guitar_effects_design_i/guitar_effects_0/inst/regslice_both_INPUT_r_V_keep_V_U/ap_clk
    SLICE_X50Y113        FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/regslice_both_INPUT_r_V_keep_V_U/B_V_data_1_payload_A_reg[3]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y113        FDRE (Hold_fdre_C_D)         0.063     1.291    guitar_effects_design_i/guitar_effects_0/inst/regslice_both_INPUT_r_V_keep_V_U/B_V_data_1_payload_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.642%)  route 0.234ns (62.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.624     0.960    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y127        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[21]/Q
                         net (fo=2, routed)           0.234     1.335    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[21]
    SLICE_X48Y130        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.900     1.266    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y130        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X48Y130        FDRE (Hold_fdre_C_D)         0.066     1.293    guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.324ns (74.001%)  route 0.114ns (25.999%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y49         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=2, routed)           0.113     1.153    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[0].Q_XOR.SUM_XOR_0[46]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.270 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.270    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_8
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.336 r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.336    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[50]
    SLICE_X36Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.825     1.191    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y50         FDRE                                         r  guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    guitar_effects_design_i/guitar_effects_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U49/guitar_effects_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y28    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y20    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y17    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y14    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y11    guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y8     guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_767/mul_170s_53ns_170_5_1_U11/buff0_reg__6/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y128  guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.718ns (25.803%)  route 2.065ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.672     4.227    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y139        LUT3 (Prop_lut3_I2_O)        0.299     4.526 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.393     5.919    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651    12.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X35Y138        FDCE (Recov_fdce_C_CLR)     -0.405    12.518    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.718ns (25.803%)  route 2.065ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.672     4.227    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y139        LUT3 (Prop_lut3_I2_O)        0.299     4.526 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.393     5.919    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651    12.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X35Y138        FDCE (Recov_fdce_C_CLR)     -0.405    12.518    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.718ns (25.803%)  route 2.065ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.672     4.227    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y139        LUT3 (Prop_lut3_I2_O)        0.299     4.526 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.393     5.919    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651    12.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X34Y138        FDCE (Recov_fdce_C_CLR)     -0.361    12.562    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.718ns (25.803%)  route 2.065ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.672     4.227    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y139        LUT3 (Prop_lut3_I2_O)        0.299     4.526 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.393     5.919    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651    12.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X34Y138        FDCE (Recov_fdce_C_CLR)     -0.361    12.562    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.650%)  route 1.925ns (71.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDPE (Prop_fdpe_C_Q)         0.478     3.614 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.287    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y140        LUT3 (Prop_lut3_I2_O)        0.295     4.582 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.252     5.834    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X44Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.649    12.828    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X44Y138        FDCE (Recov_fdce_C_CLR)     -0.405    12.516    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.650%)  route 1.925ns (71.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDPE (Prop_fdpe_C_Q)         0.478     3.614 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.287    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y140        LUT3 (Prop_lut3_I2_O)        0.295     4.582 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.252     5.834    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X44Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.649    12.828    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X44Y138        FDCE (Recov_fdce_C_CLR)     -0.405    12.516    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.650%)  route 1.925ns (71.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDPE (Prop_fdpe_C_Q)         0.478     3.614 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.287    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y140        LUT3 (Prop_lut3_I2_O)        0.295     4.582 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.252     5.834    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X44Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.649    12.828    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X44Y138        FDCE (Recov_fdce_C_CLR)     -0.405    12.516    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.650%)  route 1.925ns (71.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDPE (Prop_fdpe_C_Q)         0.478     3.614 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.673     4.287    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y140        LUT3 (Prop_lut3_I2_O)        0.295     4.582 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.252     5.834    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X44Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.649    12.828    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X44Y138        FDCE (Recov_fdce_C_CLR)     -0.405    12.516    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.718ns (25.803%)  route 2.065ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.672     4.227    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y139        LUT3 (Prop_lut3_I2_O)        0.299     4.526 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.393     5.919    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651    12.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X34Y138        FDCE (Recov_fdce_C_CLR)     -0.319    12.604    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.718ns (25.803%)  route 2.065ns (74.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.842     3.136    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.672     4.227    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X33Y139        LUT3 (Prop_lut3_I2_O)        0.299     4.526 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.393     5.919    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651    12.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X34Y138        FDCE (Recov_fdce_C_CLR)     -0.319    12.604    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.795%)  route 0.334ns (64.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.152     1.509    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y137        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.925     1.291    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y137        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.288     1.003    
    SLICE_X27Y137        FDCE (Remov_fdce_C_CLR)     -0.092     0.911    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.302%)  route 0.356ns (65.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.175     1.531    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X29Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     0.931    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.302%)  route 0.356ns (65.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.175     1.531    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X29Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     0.931    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.302%)  route 0.356ns (65.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.175     1.531    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X29Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     0.931    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.302%)  route 0.356ns (65.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.175     1.531    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X29Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X29Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     0.931    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.029%)  route 0.361ns (65.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.179     1.536    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X28Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.934    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.029%)  route 0.361ns (65.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.179     1.536    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X28Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.934    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.029%)  route 0.361ns (65.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.179     1.536    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y138        FDCE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y138        FDCE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X28Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.934    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.029%)  route 0.361ns (65.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.179     1.536    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X28Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     0.931    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.029%)  route 0.361ns (65.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.653     0.989    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y138        FDRE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_fdre_C_Q)         0.141     1.130 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.311    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.179     1.536    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X28Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.928     1.294    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.268     1.026    
    SLICE_X28Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     0.931    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.605    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.519ns  (logic 0.124ns (8.161%)  route 1.395ns (91.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.395     1.395    guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.519 r  guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.519    guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y72         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.507     2.686    guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y72         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.045ns (7.876%)  route 0.526ns (92.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.526     0.526    guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.571 r  guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.571    guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y72         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.830     1.196    guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y72         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.995ns  (logic 0.636ns (7.955%)  route 7.359ns (92.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          5.629     9.122    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.118     9.240 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.731    10.970    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651     2.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.995ns  (logic 0.636ns (7.955%)  route 7.359ns (92.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          5.629     9.122    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.118     9.240 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.731    10.970    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651     2.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.636ns (8.433%)  route 6.906ns (91.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          5.629     9.122    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.118     9.240 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.277    10.517    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651     2.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 0.636ns (8.433%)  route 6.906ns (91.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          5.629     9.122    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.118     9.240 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.277    10.517    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.651     2.830    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 0.636ns (8.887%)  route 6.520ns (91.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          5.629     9.122    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.118     9.240 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.891    10.131    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.692     2.871    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 0.636ns (8.887%)  route 6.520ns (91.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          5.629     9.122    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.118     9.240 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.891    10.131    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.692     2.871    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.518ns (11.784%)  route 3.878ns (88.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          3.878     7.371    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X49Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.646     2.825    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X49Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.782ns  (logic 0.518ns (18.617%)  route 2.264ns (81.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.681     2.975    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.264     5.757    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X31Y106        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.699     2.878    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X31Y106        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.164ns (13.200%)  route 1.078ns (86.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.078     2.141    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X31Y106        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.930     1.296    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X31Y106        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.164ns (8.267%)  route 1.820ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.820     2.882    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X49Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.905     1.271    guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X49Y114        FDRE                                         r  guitar_effects_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.275ns  (logic 0.212ns (6.473%)  route 3.063ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.657     3.719    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.048     3.767 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.406     4.174    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.927     1.293    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.275ns  (logic 0.212ns (6.473%)  route 3.063ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.657     3.719    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.048     3.767 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.406     4.174    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y138        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.927     1.293    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y138        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.472ns  (logic 0.212ns (6.106%)  route 3.260ns (93.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.657     3.719    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.048     3.767 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.603     4.371    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.909     1.275    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.472ns  (logic 0.212ns (6.106%)  route 3.260ns (93.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.657     3.719    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.048     3.767 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.603     4.371    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.909     1.275    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.652ns  (logic 0.212ns (5.804%)  route 3.440ns (94.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.657     3.719    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.048     3.767 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.784     4.551    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.908     1.274    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.652ns  (logic 0.212ns (5.804%)  route 3.440ns (94.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.563     0.899    guitar_effects_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y71         FDRE                                         r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  guitar_effects_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.657     3.719    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.048     3.767 f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.784     4.551    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y139        FDPE                                         f  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       0.908     1.274    guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y139        FDPE                                         r  guitar_effects_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[0]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[0]_ACOUT[0])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[0]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[10]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[10]_ACOUT[10])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[10]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[11]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[11]_ACOUT[11])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[11]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[12]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[12]_ACOUT[12])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[12]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[13]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[13]_ACOUT[13])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[13]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[14]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[14]_ACOUT[14])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[14]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[15]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[15]_ACOUT[15])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[15]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[16]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[16]_ACOUT[16])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[16]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[17]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[17]_ACOUT[17])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[17]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.521ns (90.014%)  route 0.058ns (9.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP_0[18]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_ACIN[18]_ACOUT[18])
                                                      0.521     0.523 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.056     0.579    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/ACOUT[18]
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.680     2.859    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X3Y30          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[0]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[0]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[11]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[11]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[12]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[12]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[13]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[13]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[14]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[14]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[17]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[17]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[4]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[4]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[4]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[7]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[7]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[7]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[8]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y21          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/BCOUT[8]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/BCOUT[8]
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/BCIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.873     3.167    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X3Y22          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                            (internal pin)
  Destination:            guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1                      0.000     0.000 r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/BCOUT[17]
    DSP48_X3Y24          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  guitar_effects_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    guitar_effects_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  guitar_effects_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17248, routed)       1.870     3.164    guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/aclk
    DSP48_X3Y24          DSP48E1                                      r  guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U48/guitar_effects_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CLK





