-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_0_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 7; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 84
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_0_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0000100", 1 => "1011110", 2 => "1111100", 3 => "0110000", 
    4 => "1111001", 5 => "0101010", 6 => "1001000", 7 => "1101010", 
    8 => "0100000", 9 => "1011111", 10 => "1100101", 11 => "1010111", 
    12 => "1111001", 13 => "0000100", 14 => "1111010", 15 => "1101111", 
    16 => "1111010", 17 => "1011101", 18 => "0100101", 19 => "1001011", 
    20 => "0000101", 21 => "0000110", 22 => "1000110", 23 => "0000000", 
    24 => "1011001", 25 => "0100110", 26 => "0011110", 27 => "0100001", 
    28 => "1110010", 29 => "1010100", 30 => "0100001", 31 => "0100101", 
    32 => "0101110", 33 => "0000101", 34 => "1010100", 35 => "0010111", 
    36 => "1011000", 37 => "0100111", 38 => "0011100", 39 => "0001111", 
    40 => "1100101", 41 => "1110000", 42 => "0110001", 43 => "0100111", 
    44 => "1010011", 45 => "0110010", 46 => "1101000", 47 => "1011101", 
    48 => "0101001", 49 => "1111010", 50 => "0010010", 51 => "0111001", 
    52 => "0110000", 53 => "1101101", 54 => "0101010", 55 => "0011100", 
    56 => "0101001", 57 => "1011000", 58 => "1110011", 59 => "0011001", 
    60 => "1110110", 61 => "0100110", 62 => "1100010", 63 => "1100110", 
    64 => "0110100", 65 => "1110111", 66 => "0011000", 67 => "1011110", 
    68 => "0010001", 69 => "1100100", 70 => "1110010", 71 => "0100100", 
    72 => "0111010", 73 => "0011100", 74 => "0001011", 75 => "1101100", 
    76 => "0100010", 77 => "0011110", 78 => "1101000", 79 => "1101011", 
    80 => "0000001", 81 => "1010001", 82 => "1110001", 83 => "0011011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

