{
	"id": "1262",
	"name": "Improper Access Control for Register Interface",
	"abstraction": "Base",
	"structure": "Simple",
	"status": "Stable",
	"description": "The product uses memory-mapped I/O registers that act as an interface to hardware functionality from software, but there is improper access control to those registers.",
	"extended_description": "\n\t\t\t\t<xhtml:p>Software commonly accesses peripherals in a System-on-Chip (SoC) or other device through a memory-mapped register interface. Malicious software could tamper with any security-critical hardware data that is accessible directly or indirectly through the register interface, which could lead to a loss of confidentiality and integrity.</xhtml:p>\n\t\t\t",
	"related_weaknesses": [
		{
			"nature": "ChildOf",
			"cweid": "284",
			"view_id": "1000",
			"ordinal": "Primary"
		}
	],
	"applicable_platforms": {
		"language": [
			{
				"class": "Not Language-Specific",
				"prevalence": "Undetermined"
			}
		],
		"technology": [
			{
				"class": "Not Technology-Specific",
				"prevalence": "Undetermined"
			}
		],
		"operating_system": [
			{
				"class": "Not OS-Specific",
				"prevalence": "Undetermined"
			}
		],
		"architecture": [
			{
				"class": "Not Architecture-Specific",
				"prevalence": "Undetermined"
			}
		]
	},
	"modes_of_introduction": [
		{
			"phase": "Architecture and Design",
			"note": [
				"This weakness may be exploited if the register interface design does not adequately protect hardware assets from software."
			]
		},
		{
			"phase": "Implementation",
			"note": [
				"Mis-implementation of access control policies may inadvertently allow access to hardware assets through the register interface."
			]
		}
	],
	"common_consequences": [
		{
			"scope": [
				"Confidentiality",
				"Integrity"
			],
			"impact": [
				"Read Memory",
				"Read Application Data",
				"Modify Memory",
				"Modify Application Data",
				"Gain Privileges or Assume Identity",
				"Bypass Protection Mechanism",
				"Unexpected State",
				"Alter Execution Logic"
			],
			"note": "Confidentiality of hardware assets may be violated if the protected information can be read out by software through the register interface. Registers storing security state, settings, other security-critical data may be corruptible by software without correctly implemented protections."
		}
	],
	"potential_mitigations": [
		{
			"phase": [
				"Architecture and Design"
			],
			"description": [
				"Design proper policies for hardware register access from software."
			]
		},
		{
			"phase": [
				"Implementation"
			],
			"description": [
				"Ensure that access control policies for register access are implemented in accordance with the specified design."
			]
		}
	],
	"demonstrative_examples": [
		{
			"text": "\n\t\t\t\t\t<Intro_Text>The register interface provides software access to hardware functionality. This functionality is an attack surface. This attack surface may be used to run untrusted code on the system through the register interface. As an example, cryptographic accelerators require a mechanism for software to select modes of operation and to provide plaintext or ciphertext data to be encrypted or decrypted as well as other functions. This functionality is commonly provided through registers.</Intro_Text>\n\t\t\t\t\t<Example_Code Nature=\"Bad\">Cryptographic key material stored in registers inside the cryptographic accelerator can be accessed by software.</Example_Code>\n\t\t\t\t\t<Example_Code Nature=\"Good\">Key material stored in registers should never be accessible to software. Even if software can provide a key, all read-back paths to software should be disabled.</Example_Code>\n\t\t\t\t"
		},
		{
			"text": "\n\t\t\t\t<Intro_Text>The example code is taken from the Control/Status Register (CSR) module inside the processor core of the HACK@DAC'19 buggy CVA6 SoC [REF-1340]. In RISC-V ISA [REF-1341], the CSR file contains different sets of registers with different privilege levels, e.g., user mode (U), supervisor mode (S), hypervisor mode (H), machine mode (M), and debug mode (D), with different read-write policies, read-only (RO) and read-write (RW). For example, machine mode, which is the highest privilege mode in a RISC-V system, registers should not be accessible in user, supervisor, or hypervisor modes.</Intro_Text>\n\t\t\t\t<Example_Code Nature=\"Bad\" Language=\"Verilog\">\n\t\t\t\t\t\t<xhtml:div>if (csr_we || csr_read) begin\n\t\t\t\t\t\t\t<xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t\t\t\t<xhtml:b>if ((riscv::priv_lvl_t'(priv_lvl_o &amp; csr_addr.csr_decode.priv_lvl) != csr_addr.csr_decode.priv_lvl) &amp;&amp; !(csr_addr.address==riscv::CSR_MEPC)) begin</xhtml:b><xhtml:br/>\n\t\t\t\t\t\t\t\t<xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t\t\t\t\tcsr_exception_o.cause = riscv::ILLEGAL_INSTR;<xhtml:br/>\n\t\t\t\t\t\t\t\t\tcsr_exception_o.valid = 1'b1;<xhtml:br/>\n\t\t\t\t\t\t\t\t</xhtml:div>\n\t\t\t\t\t\t\t\tend<xhtml:br/>\n\t\t\t\t\t\t\t\t// check access to debug mode only CSRs<xhtml:br/>\n\t\t\t\t\t\t\t\tif (csr_addr_i[11:4] == 8'h7b &amp;&amp; !debug_mode_q) begin<xhtml:br/>\n\t\t\t\t\t\t\t\t<xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t\t\t\t\tcsr_exception_o.cause = riscv::ILLEGAL_INSTR;<xhtml:br/>\n\t\t\t\t\t\t\t\t\tcsr_exception_o.valid = 1'b1;<xhtml:br/>\n\t\t\t\t\t\t\t\t</xhtml:div>\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t</xhtml:div>\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\t</xhtml:div>       \n\t\t\t\t</Example_Code>\n\t\t\t\t<Body_Text>The vulnerable example code allows the machine exception program counter (MEPC) register to be accessed from a user mode program by excluding the MEPC from the access control check. MEPC as per the RISC-V specification can be only written or read by machine mode code. Thus, the attacker in the user mode can run code in machine mode privilege (privilege escalation).</Body_Text>\n\t\t\t\t<Body_Text>To mitigate the issue, fix the privilege check so that it throws an Illegal Instruction Exception for user mode accesses to the MEPC register. [REF-1345]</Body_Text>\n\t\t\t\t\t<Example_Code Nature=\"Good\" Language=\"Verilog\">\n\t\t\t\t\t\t<xhtml:div>if (csr_we || csr_read) begin\n\t\t\t\t\t\t\t<xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t\t\t\t<xhtml:b>if ((riscv::priv_lvl_t'(priv_lvl_o &amp; csr_addr.csr_decode.priv_lvl) != csr_addr.csr_decode.priv_lvl)) begin</xhtml:b><xhtml:br/>\n\t\t\t\t\t\t\t\t<xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t\t\t\t\tcsr_exception_o.cause = riscv::ILLEGAL_INSTR;<xhtml:br/>\n\t\t\t\t\t\t\t\t\tcsr_exception_o.valid = 1'b1;<xhtml:br/>\n\t\t\t\t\t\t\t\t</xhtml:div>\n\t\t\t\t\t\t\t\tend<xhtml:br/>\n\t\t\t\t\t\t\t\t// check access to debug mode only CSRs<xhtml:br/>\n\t\t\t\t\t\t\t\tif (csr_addr_i[11:4] == 8'h7b &amp;&amp; !debug_mode_q) begin<xhtml:br/>\n\t\t\t\t\t\t\t\t<xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t\t\t\t\tcsr_exception_o.cause = riscv::ILLEGAL_INSTR;<xhtml:br/>\n\t\t\t\t\t\t\t\t\tcsr_exception_o.valid = 1'b1;<xhtml:br/>\n\t\t\t\t\t\t\t\t</xhtml:div>\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t</xhtml:div>\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\t</xhtml:div>       \n\t\t\t\t\t</Example_Code>\n\t\t\t\t"
		}
	],
	"observed_examples": [
		{
			"reference": "CVE-2014-2915",
			"description": "virtualization product does not restrict access to debug and other processor registers in the hardware, allowing a crash of the host or guest OS",
			"link": "https://www.cve.org/CVERecord?id=CVE-2014-2915"
		},
		{
			"reference": "CVE-2021-3011",
			"description": "virtual interrupt controller in a virtualization product allows crash of host by writing a certain invalid value to a register, which triggers a fatal error instead of returning an error code",
			"link": "https://www.cve.org/CVERecord?id=CVE-2021-3011"
		},
		{
			"reference": "CVE-2020-12446",
			"description": "Driver exposes access to Model Specific Register (MSR) registers, allowing admin privileges.",
			"link": "https://www.cve.org/CVERecord?id=CVE-2020-12446"
		},
		{
			"reference": "CVE-2015-2150",
			"description": "Virtualization product does not restrict access to PCI command registers, allowing host crash from the guest.",
			"link": "https://www.cve.org/CVERecord?id=CVE-2015-2150"
		}
	],
	"references": [
		{
			"reference_id": "REF-1340",
			"title": "Hackatdac19 csr_regfile.sv",
			"url": "https://github.com/HACK-EVENT/hackatdac19/blob/619e9fb0ef32ee1e01ad76b8732a156572c65700/src/csr_regfile.sv#L854:L857",
			"publication_year": "2019",
			"url_date": "2023-06-21"
		},
		{
			"reference_id": "REF-1341",
			"author": [
				"Andrew Waterman",
				"Yunsup Lee",
				"Rimas Avižienis",
				"David Patterson",
				"Krste Asanović"
			],
			"title": "The RISC-V Instruction Set Manual",
			"url": "https://people.eecs.berkeley.edu/~krste/papers/riscv-privileged-v1.9.1.pdf",
			"publication_year": "2016",
			"publication_month": "--11",
			"publication_day": "---04",
			"edition": "Volume II: Privileged Architecture",
			"url_date": "2023-06-21"
		},
		{
			"reference_id": "REF-1345",
			"author": [
				"Florian Zaruba",
				"Michael Schaffner",
				"Andreas Traber"
			],
			"title": "csr_regfile.sv",
			"url": "https://github.com/openhwgroup/cva6/blob/7951802a0147aedb21e8f2f6dc1e1e9c4ee857a2/src/csr_regfile.sv#L868:L871",
			"publication_year": "2019",
			"url_date": "2023-06-21"
		}
	],
	"content_history": {
		"submission": {
			"submission_name": "Nicole Fern",
			"submission_organization": "Tortuga Logic",
			"submission_date": "2020-05-08"
		},
		"modification": [
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2020-08-20",
				"modification_comment": "updated Common_Consequences, Demonstrative_Examples, Description, Maintenance_Notes, Modes_of_Introduction, Potential_Mitigations, Related_Attack_Patterns"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2021-10-28",
				"modification_comment": "updated Description, Detection_Factors, Name, Observed_Examples, Potential_Mitigations, Weakness_Ordinalities"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2022-04-28",
				"modification_comment": "updated Related_Attack_Patterns"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2023-04-27",
				"modification_comment": "updated Relationships"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2023-06-29",
				"modification_comment": "updated Demonstrative_Examples, Mapping_Notes, References"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2023-10-26",
				"modification_comment": "updated Demonstrative_Examples"
			}
		],
		"previous_entry_name": [
			{
				"text": "Register Interface Allows Software Access to Sensitive Data or Security Settings",
				"date": "2021-10-28"
			}
		],
		"contribution": [
			{
				"type": "Content",
				"contribution_name": "Anders Nordstrom, Alric Althoff",
				"contribution_organization": "Tortuga Logic",
				"contribution_date": "2021-10-11",
				"contribution_comment": "Provided detection methods and observed examples"
			},
			{
				"type": "Content",
				"contribution_name": "Nicole Fern",
				"contribution_organization": "Riscure",
				"contribution_date": "2021-10-12",
				"contribution_comment": "Provided detection methods"
			},
			{
				"type": "Content",
				"contribution_name": "Shaza Zeitoni",
				"contribution_organization": "Technical University of Darmstadt",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			},
			{
				"type": "Content",
				"contribution_name": "Mohamadreza Rostami",
				"contribution_organization": "Technical University of Darmstadt",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			},
			{
				"type": "Content",
				"contribution_name": "Pouya Mahmoody",
				"contribution_organization": "Technical University of Darmstadt",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			},
			{
				"type": "Content",
				"contribution_name": "Ahmad-Reza Sadeghi",
				"contribution_organization": "Technical University of Darmstadt",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			},
			{
				"type": "Content",
				"contribution_name": "Rahul Kande",
				"contribution_organization": "Texas A&M University",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			},
			{
				"type": "Content",
				"contribution_name": "Chen Chen",
				"contribution_organization": "Texas A&M University",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			},
			{
				"type": "Content",
				"contribution_name": "Jeyavijayan Rajendran",
				"contribution_organization": "Texas A&M University",
				"contribution_date": "2023-06-21",
				"contribution_comment": "suggested demonstrative example"
			}
		]
	},
	"weakness_ordinalities": [
		{
			"ordinality": "Primary"
		}
	],
	"detection_methods": [
		{
			"method": "Manual Analysis",
			"description": "This is applicable in the Architecture phase before implementation started. Make sure access policy is specified for the entire memory map. Manual analysis may not ensure the implementation is correct.",
			"effectiveness": "Moderate"
		},
		{
			"method": "Manual Analysis",
			"description": "Registers controlling hardware should have access control implemented. This access control may be checked manually for correct implementation. Items to check consist of how are trusted parties set, how are trusted parties verified, how are accesses verified, etc. Effectiveness of a manual analysis will vary depending upon how complicated the interface is constructed.",
			"effectiveness": "Moderate"
		},
		{
			"method": "Simulation / Emulation",
			"description": "Functional simulation is applicable during the Implementation Phase. Testcases must be created and executed for memory mapped registers to verify adherence to the access control policy. This method can be effective, since functional verification needs to be performed on the design, and verification for this weakness will be included. There can be difficulty covering the entire memory space during the test.",
			"effectiveness": "Moderate"
		},
		{
			"method": "Formal Verification",
			"description": "Formal verification is applicable during the Implementation phase. Assertions need to be created in order to capture illegal register access scenarios and prove that they cannot occur. Formal methods are exhaustive and can be very effective, but creating the cases for large designs may be complex and difficult.",
			"effectiveness": "High"
		},
		{
			"method": "Automated Analysis",
			"description": "Information flow tracking can be applicable during the Implementation phase. Security sensitive data (assets) - for example, as stored in registers - is automatically tracked over time through the design to verify the data doesn't reach illegal destinations that violate the access policies for the memory map. This method can be very effective when used together with simulation and emulation, since detecting violations doesn't rely on specific scenarios or data values. This method does rely on simulation and emulation, so testcases must exist in order to use this method.",
			"effectiveness": "High"
		},
		{
			"method": "Architecture or Design Review",
			"description": "Manual documentation review of the system memory map, register specification, and permissions associated with accessing security-relevant functionality exposed via memory-mapped registers.",
			"effectiveness": "Moderate"
		},
		{
			"method": "Fuzzing",
			"description": "Perform penetration testing (either manual or semi-automated with fuzzing) to verify that access control mechanisms such as the memory protection units or on-chip bus firewall settings adequately protect critical hardware registers from software access.",
			"effectiveness": "Moderate"
		}
	],
	"related_attack_patterns": [
		"680"
	]
}
