INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/test/test.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/test/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/hasaki/Desktop/CPU_design/test/test.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/hasaki/Desktop/CPU_design/test/test.v:13]
INFO: [VRFC 10-2458] undeclared symbol instr, assumed default net type wire [C:/Users/hasaki/Desktop/CPU_design/test/test.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/test/clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/hasaki/Desktop/CPU_design/test/clk.v:10]
