{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 16:18:03 2022 " "Info: Processing started: Mon Feb 28 16:18:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Z_FLAG NS_Branch 14.114 ns Longest " "Info: Longest tpd from source pin \"Z_FLAG\" to destination pin \"NS_Branch\" is 14.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns Z_FLAG 1 PIN PIN_AE23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_AE23; Fanout = 1; PIN Node = 'Z_FLAG'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z_FLAG } "NODE_NAME" } } { "Control_Unit.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Control_Unit.bdf" { { 88 -240 -72 104 "Z_FLAG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.034 ns) + CELL(0.150 ns) 7.054 ns branch_logic:inst\|inst 2 COMB LCCOMB_X18_Y1_N26 2 " "Info: 2: + IC(6.034 ns) + CELL(0.150 ns) = 7.054 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 2; COMB Node = 'branch_logic:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { Z_FLAG branch_logic:inst|inst } "NODE_NAME" } } { "branch_logic.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/branch_logic.bdf" { { 440 456 560 552 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.388 ns) 7.698 ns branch_logic:inst\|inst4~1 3 COMB LCCOMB_X18_Y1_N30 1 " "Info: 3: + IC(0.256 ns) + CELL(0.388 ns) = 7.698 ns; Loc. = LCCOMB_X18_Y1_N30; Fanout = 1; COMB Node = 'branch_logic:inst\|inst4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { branch_logic:inst|inst branch_logic:inst|inst4~1 } "NODE_NAME" } } { "branch_logic.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/branch_logic.bdf" { { 240 760 824 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.618 ns) + CELL(2.798 ns) 14.114 ns NS_Branch 4 PIN PIN_B8 0 " "Info: 4: + IC(3.618 ns) + CELL(2.798 ns) = 14.114 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'NS_Branch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { branch_logic:inst|inst4~1 NS_Branch } "NODE_NAME" } } { "Control_Unit.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Control_Unit.bdf" { { -8 504 680 8 "NS_Branch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.206 ns ( 29.80 % ) " "Info: Total cell delay = 4.206 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.908 ns ( 70.20 % ) " "Info: Total interconnect delay = 9.908 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.114 ns" { Z_FLAG branch_logic:inst|inst branch_logic:inst|inst4~1 NS_Branch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.114 ns" { Z_FLAG {} Z_FLAG~combout {} branch_logic:inst|inst {} branch_logic:inst|inst4~1 {} NS_Branch {} } { 0.000ns 0.000ns 6.034ns 0.256ns 3.618ns } { 0.000ns 0.870ns 0.150ns 0.388ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 16:18:03 2022 " "Info: Processing ended: Mon Feb 28 16:18:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
