// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bpnn,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.957125,HLS_SYN_LAT=111,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=47,HLS_SYN_FF=7652,HLS_SYN_LUT=9239,HLS_VERSION=2018_2}" *)

module bpnn (
        ap_clk,
        ap_rst_n,
        s_axi_CTRLS_AWVALID,
        s_axi_CTRLS_AWREADY,
        s_axi_CTRLS_AWADDR,
        s_axi_CTRLS_WVALID,
        s_axi_CTRLS_WREADY,
        s_axi_CTRLS_WDATA,
        s_axi_CTRLS_WSTRB,
        s_axi_CTRLS_ARVALID,
        s_axi_CTRLS_ARREADY,
        s_axi_CTRLS_ARADDR,
        s_axi_CTRLS_RVALID,
        s_axi_CTRLS_RREADY,
        s_axi_CTRLS_RDATA,
        s_axi_CTRLS_RRESP,
        s_axi_CTRLS_BVALID,
        s_axi_CTRLS_BREADY,
        s_axi_CTRLS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_pp0_stage0 = 27'd1024;
parameter    ap_ST_fsm_state26 = 27'd2048;
parameter    ap_ST_fsm_state27 = 27'd4096;
parameter    ap_ST_fsm_state28 = 27'd8192;
parameter    ap_ST_fsm_state29 = 27'd16384;
parameter    ap_ST_fsm_state30 = 27'd32768;
parameter    ap_ST_fsm_state31 = 27'd65536;
parameter    ap_ST_fsm_state32 = 27'd131072;
parameter    ap_ST_fsm_state33 = 27'd262144;
parameter    ap_ST_fsm_state34 = 27'd524288;
parameter    ap_ST_fsm_state35 = 27'd1048576;
parameter    ap_ST_fsm_state36 = 27'd2097152;
parameter    ap_ST_fsm_pp1_stage0 = 27'd4194304;
parameter    ap_ST_fsm_state50 = 27'd8388608;
parameter    ap_ST_fsm_state51 = 27'd16777216;
parameter    ap_ST_fsm_state52 = 27'd33554432;
parameter    ap_ST_fsm_state53 = 27'd67108864;
parameter    C_S_AXI_CTRLS_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRLS_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRLS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_CTRLS_AWVALID;
output   s_axi_CTRLS_AWREADY;
input  [C_S_AXI_CTRLS_ADDR_WIDTH - 1:0] s_axi_CTRLS_AWADDR;
input   s_axi_CTRLS_WVALID;
output   s_axi_CTRLS_WREADY;
input  [C_S_AXI_CTRLS_DATA_WIDTH - 1:0] s_axi_CTRLS_WDATA;
input  [C_S_AXI_CTRLS_WSTRB_WIDTH - 1:0] s_axi_CTRLS_WSTRB;
input   s_axi_CTRLS_ARVALID;
output   s_axi_CTRLS_ARREADY;
input  [C_S_AXI_CTRLS_ADDR_WIDTH - 1:0] s_axi_CTRLS_ARADDR;
output   s_axi_CTRLS_RVALID;
input   s_axi_CTRLS_RREADY;
output  [C_S_AXI_CTRLS_DATA_WIDTH - 1:0] s_axi_CTRLS_RDATA;
output  [1:0] s_axi_CTRLS_RRESP;
output   s_axi_CTRLS_BVALID;
input   s_axi_CTRLS_BREADY;
output  [1:0] s_axi_CTRLS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] Thu;
wire   [31:0] Ind;
wire   [31:0] Mid;
wire   [31:0] Rin;
wire   [31:0] Lit;
wire   [31:0] ACC_X;
wire   [31:0] ACC_Y;
wire   [31:0] ACC_Z;
wire   [4:0] iw_V_0_address0;
reg    iw_V_0_ce0;
wire   [18:0] iw_V_0_q0;
wire   [4:0] iw_V_1_address0;
reg    iw_V_1_ce0;
wire   [18:0] iw_V_1_q0;
wire   [4:0] iw_V_2_address0;
reg    iw_V_2_ce0;
wire   [18:0] iw_V_2_q0;
wire   [4:0] iw_V_3_address0;
reg    iw_V_3_ce0;
wire   [18:0] iw_V_3_q0;
wire   [4:0] iw_V_4_address0;
reg    iw_V_4_ce0;
wire   [18:0] iw_V_4_q0;
wire   [4:0] iw_V_5_address0;
reg    iw_V_5_ce0;
wire   [18:0] iw_V_5_q0;
wire   [4:0] iw_V_6_address0;
reg    iw_V_6_ce0;
wire   [18:0] iw_V_6_q0;
wire   [4:0] iw_V_7_address0;
reg    iw_V_7_ce0;
wire   [17:0] iw_V_7_q0;
wire   [4:0] hid1_b_V_address0;
reg    hid1_b_V_ce0;
wire   [19:0] hid1_b_V_q0;
wire   [3:0] lw_V_0_address0;
reg    lw_V_0_ce0;
wire   [17:0] lw_V_0_q0;
wire   [3:0] lw_V_1_address0;
reg    lw_V_1_ce0;
wire   [16:0] lw_V_1_q0;
wire   [3:0] lw_V_2_address0;
reg    lw_V_2_ce0;
wire   [15:0] lw_V_2_q0;
wire   [3:0] lw_V_3_address0;
reg    lw_V_3_ce0;
wire   [17:0] lw_V_3_q0;
wire   [3:0] lw_V_4_address0;
reg    lw_V_4_ce0;
wire   [17:0] lw_V_4_q0;
wire   [3:0] lw_V_5_address0;
reg    lw_V_5_ce0;
wire   [16:0] lw_V_5_q0;
wire   [3:0] lw_V_6_address0;
reg    lw_V_6_ce0;
wire   [16:0] lw_V_6_q0;
wire   [3:0] lw_V_7_address0;
reg    lw_V_7_ce0;
wire   [17:0] lw_V_7_q0;
wire   [3:0] lw_V_8_address0;
reg    lw_V_8_ce0;
wire   [17:0] lw_V_8_q0;
wire   [3:0] lw_V_9_address0;
reg    lw_V_9_ce0;
wire   [16:0] lw_V_9_q0;
wire   [3:0] lw_V_10_address0;
reg    lw_V_10_ce0;
wire   [15:0] lw_V_10_q0;
wire   [3:0] lw_V_11_address0;
reg    lw_V_11_ce0;
wire   [16:0] lw_V_11_q0;
wire   [3:0] lw_V_12_address0;
reg    lw_V_12_ce0;
wire   [16:0] lw_V_12_q0;
wire   [3:0] lw_V_13_address0;
reg    lw_V_13_ce0;
wire   [17:0] lw_V_13_q0;
wire   [3:0] lw_V_14_address0;
reg    lw_V_14_ce0;
wire   [15:0] lw_V_14_q0;
wire   [3:0] lw_V_15_address0;
reg    lw_V_15_ce0;
wire   [16:0] lw_V_15_q0;
wire   [3:0] lw_V_16_address0;
reg    lw_V_16_ce0;
wire   [16:0] lw_V_16_q0;
wire   [3:0] lw_V_17_address0;
reg    lw_V_17_ce0;
wire   [17:0] lw_V_17_q0;
wire   [3:0] lw_V_18_address0;
reg    lw_V_18_ce0;
wire   [17:0] lw_V_18_q0;
wire   [3:0] lw_V_19_address0;
reg    lw_V_19_ce0;
wire   [16:0] lw_V_19_q0;
wire   [3:0] output_b_V_address0;
reg    output_b_V_ce0;
wire   [19:0] output_b_V_q0;
reg   [31:0] ap_return;
reg   [4:0] i_reg_1207;
reg   [3:0] i1_reg_1218;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [31:0] ACC_Z_read_reg_4515;
wire    ap_CS_fsm_state7;
reg   [31:0] ACC_Y_read_reg_4520;
reg   [31:0] ACC_X_read_reg_4525;
reg   [31:0] Lit_read_reg_4530;
reg   [31:0] Rin_read_reg_4535;
reg   [31:0] Mid_read_reg_4540;
reg   [31:0] Ind_read_reg_4545;
reg   [31:0] Thu_read_reg_4550;
reg   [0:0] isneg_reg_4565;
wire    ap_CS_fsm_state8;
reg   [10:0] exp_tmp_V_reg_4571;
wire   [51:0] tmp_23_fu_1329_p1;
reg   [51:0] tmp_23_reg_4576;
wire   [0:0] tmp_9_fu_1333_p2;
reg   [0:0] tmp_9_reg_4581;
reg   [0:0] isneg_1_reg_4587;
reg   [10:0] exp_tmp_V_1_reg_4593;
wire   [51:0] tmp_55_fu_1365_p1;
reg   [51:0] tmp_55_reg_4598;
wire   [0:0] tmp_24_fu_1369_p2;
reg   [0:0] tmp_24_reg_4603;
reg   [0:0] isneg_2_reg_4609;
reg   [10:0] exp_tmp_V_2_reg_4615;
wire   [51:0] tmp_87_fu_1401_p1;
reg   [51:0] tmp_87_reg_4620;
wire   [0:0] tmp_40_fu_1405_p2;
reg   [0:0] tmp_40_reg_4625;
reg   [0:0] isneg_3_reg_4631;
reg   [10:0] exp_tmp_V_3_reg_4637;
wire   [51:0] tmp_119_fu_1437_p1;
reg   [51:0] tmp_119_reg_4642;
wire   [0:0] tmp_54_fu_1441_p2;
reg   [0:0] tmp_54_reg_4647;
reg   [0:0] isneg_4_reg_4653;
reg   [10:0] exp_tmp_V_4_reg_4659;
wire   [51:0] tmp_178_fu_1473_p1;
reg   [51:0] tmp_178_reg_4664;
wire   [0:0] tmp_70_fu_1477_p2;
reg   [0:0] tmp_70_reg_4669;
reg   [0:0] isneg_5_reg_4675;
reg   [10:0] exp_tmp_V_5_reg_4681;
wire   [51:0] tmp_184_fu_1509_p1;
reg   [51:0] tmp_184_reg_4686;
wire   [0:0] tmp_85_fu_1513_p2;
reg   [0:0] tmp_85_reg_4691;
reg   [0:0] isneg_6_reg_4697;
reg   [10:0] exp_tmp_V_6_reg_4703;
wire   [51:0] tmp_190_fu_1545_p1;
reg   [51:0] tmp_190_reg_4708;
wire   [0:0] tmp_101_fu_1549_p2;
reg   [0:0] tmp_101_reg_4713;
reg   [0:0] isneg_7_reg_4719;
reg   [10:0] exp_tmp_V_7_reg_4725;
wire   [51:0] tmp_196_fu_1581_p1;
reg   [51:0] tmp_196_reg_4730;
wire   [0:0] tmp_116_fu_1585_p2;
reg   [0:0] tmp_116_reg_4735;
wire   [53:0] man_V_2_fu_1611_p3;
reg   [53:0] man_V_2_reg_4751;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_10_fu_1624_p2;
reg   [0:0] tmp_10_reg_4756;
wire  signed [11:0] sh_amt_fu_1642_p3;
reg  signed [11:0] sh_amt_reg_4762;
wire   [0:0] tmp_13_fu_1650_p2;
reg   [0:0] tmp_13_reg_4769;
wire  signed [19:0] tmp_30_fu_1656_p1;
reg  signed [19:0] tmp_30_reg_4775;
wire   [53:0] man_V_5_fu_1680_p3;
reg   [53:0] man_V_5_reg_4781;
wire   [0:0] tmp_25_fu_1693_p2;
reg   [0:0] tmp_25_reg_4786;
wire  signed [11:0] sh_amt_1_fu_1711_p3;
reg  signed [11:0] sh_amt_1_reg_4792;
wire   [0:0] tmp_28_fu_1719_p2;
reg   [0:0] tmp_28_reg_4799;
wire  signed [19:0] tmp_62_fu_1725_p1;
reg  signed [19:0] tmp_62_reg_4805;
wire   [53:0] man_V_8_fu_1749_p3;
reg   [53:0] man_V_8_reg_4811;
wire   [0:0] tmp_41_fu_1762_p2;
reg   [0:0] tmp_41_reg_4816;
wire  signed [11:0] sh_amt_2_fu_1780_p3;
reg  signed [11:0] sh_amt_2_reg_4822;
wire   [0:0] tmp_44_fu_1788_p2;
reg   [0:0] tmp_44_reg_4829;
wire  signed [19:0] tmp_94_fu_1794_p1;
reg  signed [19:0] tmp_94_reg_4835;
wire   [53:0] man_V_11_fu_1818_p3;
reg   [53:0] man_V_11_reg_4841;
wire   [0:0] tmp_56_fu_1831_p2;
reg   [0:0] tmp_56_reg_4846;
wire  signed [11:0] sh_amt_3_fu_1849_p3;
reg  signed [11:0] sh_amt_3_reg_4852;
wire   [0:0] tmp_59_fu_1857_p2;
reg   [0:0] tmp_59_reg_4859;
wire  signed [19:0] tmp_126_fu_1863_p1;
reg  signed [19:0] tmp_126_reg_4865;
wire   [53:0] man_V_14_fu_1887_p3;
reg   [53:0] man_V_14_reg_4871;
wire   [0:0] tmp_72_fu_1900_p2;
reg   [0:0] tmp_72_reg_4876;
wire  signed [11:0] sh_amt_4_fu_1918_p3;
reg  signed [11:0] sh_amt_4_reg_4882;
wire   [0:0] tmp_75_fu_1926_p2;
reg   [0:0] tmp_75_reg_4889;
wire  signed [19:0] tmp_179_fu_1932_p1;
reg  signed [19:0] tmp_179_reg_4895;
wire   [53:0] man_V_17_fu_1956_p3;
reg   [53:0] man_V_17_reg_4901;
wire   [0:0] tmp_86_fu_1969_p2;
reg   [0:0] tmp_86_reg_4906;
wire  signed [11:0] sh_amt_5_fu_1987_p3;
reg  signed [11:0] sh_amt_5_reg_4912;
wire   [0:0] tmp_90_fu_1995_p2;
reg   [0:0] tmp_90_reg_4919;
wire  signed [19:0] tmp_185_fu_2001_p1;
reg  signed [19:0] tmp_185_reg_4925;
wire   [53:0] man_V_20_fu_2025_p3;
reg   [53:0] man_V_20_reg_4931;
wire   [0:0] tmp_102_fu_2038_p2;
reg   [0:0] tmp_102_reg_4936;
wire  signed [11:0] sh_amt_6_fu_2056_p3;
reg  signed [11:0] sh_amt_6_reg_4942;
wire   [0:0] tmp_106_fu_2064_p2;
reg   [0:0] tmp_106_reg_4949;
wire  signed [19:0] tmp_191_fu_2070_p1;
reg  signed [19:0] tmp_191_reg_4955;
wire   [53:0] man_V_23_fu_2094_p3;
reg   [53:0] man_V_23_reg_4961;
wire   [0:0] tmp_117_fu_2107_p2;
reg   [0:0] tmp_117_reg_4966;
wire  signed [11:0] sh_amt_7_fu_2125_p3;
reg  signed [11:0] sh_amt_7_reg_4972;
wire   [0:0] tmp_121_fu_2133_p2;
reg   [0:0] tmp_121_reg_4979;
wire  signed [19:0] tmp_197_fu_2139_p1;
reg  signed [19:0] tmp_197_reg_4985;
wire    ap_CS_fsm_state10;
wire  signed [36:0] OP1_V_cast_fu_3383_p1;
reg  signed [36:0] OP1_V_cast_reg_5011;
wire  signed [36:0] OP1_V_1_cast_fu_3387_p1;
reg  signed [36:0] OP1_V_1_cast_reg_5016;
wire  signed [36:0] OP1_V_2_cast_fu_3391_p1;
reg  signed [36:0] OP1_V_2_cast_reg_5021;
wire  signed [36:0] OP1_V_3_cast_fu_3395_p1;
reg  signed [36:0] OP1_V_3_cast_reg_5026;
wire  signed [36:0] OP1_V_4_cast_fu_3399_p1;
reg  signed [36:0] OP1_V_4_cast_reg_5031;
wire  signed [36:0] OP1_V_5_cast_fu_3403_p1;
reg  signed [36:0] OP1_V_5_cast_reg_5036;
wire  signed [36:0] OP1_V_cast_15_fu_3407_p1;
reg  signed [36:0] OP1_V_cast_15_reg_5041;
wire  signed [36:0] OP1_V_7_cast_fu_3411_p1;
reg  signed [36:0] OP1_V_7_cast_reg_5046;
wire   [0:0] exitcond1_fu_3415_p2;
reg   [0:0] exitcond1_reg_5051;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state11_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    ap_block_state15_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state17_pp0_stage0_iter6;
wire    ap_block_state18_pp0_stage0_iter7;
wire    ap_block_state19_pp0_stage0_iter8;
wire    ap_block_state20_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state22_pp0_stage0_iter11;
wire    ap_block_state23_pp0_stage0_iter12;
wire    ap_block_state24_pp0_stage0_iter13;
wire    ap_block_state25_pp0_stage0_iter14;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond1_reg_5051_pp0_iter1_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter2_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter3_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter4_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter5_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter6_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter7_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter8_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter9_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter10_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter11_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter12_reg;
reg   [0:0] exitcond1_reg_5051_pp0_iter13_reg;
wire   [4:0] i_1_fu_3421_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] tmp_130_fu_3427_p1;
reg   [63:0] tmp_130_reg_5060;
reg   [63:0] tmp_130_reg_5060_pp0_iter1_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter2_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter3_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter4_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter5_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter6_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter7_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter8_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter9_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter10_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter11_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter12_reg;
reg   [63:0] tmp_130_reg_5060_pp0_iter13_reg;
reg  signed [18:0] iw_V_0_load_reg_5083;
reg  signed [18:0] iw_V_1_load_reg_5088;
reg   [4:0] hid1_trans_din_V_add_20_reg_5108;
reg   [4:0] hid1_trans_din_V_add_20_reg_5108_pp0_iter3_reg;
reg   [4:0] hid1_trans_din_V_add_20_reg_5108_pp0_iter4_reg;
reg   [4:0] hid1_trans_din_V_add_20_reg_5108_pp0_iter5_reg;
wire  signed [36:0] p_Val2_s_fu_4251_p2;
reg  signed [36:0] p_Val2_s_reg_5114;
wire  signed [36:0] p_Val2_43_1_fu_4256_p2;
reg  signed [36:0] p_Val2_43_1_reg_5119;
reg  signed [18:0] iw_V_2_load_reg_5124;
reg  signed [18:0] iw_V_3_load_reg_5129;
reg  signed [18:0] iw_V_4_load_reg_5134;
wire  signed [36:0] p_Val2_43_2_fu_4261_p2;
reg  signed [36:0] p_Val2_43_2_reg_5149;
reg   [19:0] tmp_134_reg_5154;
wire  signed [36:0] p_Val2_43_3_fu_4266_p2;
reg  signed [36:0] p_Val2_43_3_reg_5159;
wire  signed [36:0] p_Val2_43_4_fu_4271_p2;
reg  signed [36:0] p_Val2_43_4_reg_5164;
reg  signed [18:0] iw_V_5_load_reg_5169;
reg  signed [18:0] iw_V_6_load_reg_5174;
wire  signed [36:0] p_Val2_43_5_fu_4276_p2;
reg  signed [36:0] p_Val2_43_5_reg_5184;
reg   [19:0] tmp_138_reg_5189;
wire  signed [36:0] p_Val2_43_6_fu_4281_p2;
reg  signed [36:0] p_Val2_43_6_reg_5194;
reg  signed [17:0] iw_V_7_load_reg_5199;
reg   [19:0] tmp_145_reg_5209;
reg   [19:0] p_Val2_15_reg_5214;
wire   [19:0] hid1_out_V_q1;
reg   [19:0] hid1_out_V_load_reg_5219;
wire    ap_CS_fsm_state27;
wire   [19:0] hid1_out_V_q0;
reg   [19:0] hid1_out_V_load_1_reg_5224;
reg   [19:0] hid1_out_V_load_2_reg_5229;
wire    ap_CS_fsm_state28;
reg   [19:0] hid1_out_V_load_3_reg_5234;
reg   [19:0] hid1_out_V_load_4_reg_5239;
wire    ap_CS_fsm_state29;
reg   [19:0] hid1_out_V_load_5_reg_5244;
reg   [19:0] hid1_out_V_load_6_reg_5249;
wire    ap_CS_fsm_state30;
reg   [19:0] hid1_out_V_load_7_reg_5254;
reg   [19:0] hid1_out_V_load_8_reg_5259;
wire    ap_CS_fsm_state31;
reg   [19:0] hid1_out_V_load_9_reg_5264;
reg   [19:0] hid1_out_V_load_10_reg_5269;
wire    ap_CS_fsm_state32;
reg   [19:0] hid1_out_V_load_11_reg_5274;
reg   [19:0] hid1_out_V_load_12_reg_5279;
wire    ap_CS_fsm_state33;
reg   [19:0] hid1_out_V_load_13_reg_5284;
reg   [19:0] hid1_out_V_load_14_reg_5289;
wire    ap_CS_fsm_state34;
reg   [19:0] hid1_out_V_load_15_reg_5294;
reg   [19:0] hid1_out_V_load_16_reg_5299;
wire    ap_CS_fsm_state35;
reg   [19:0] hid1_out_V_load_17_reg_5304;
wire  signed [37:0] OP1_V_6_cast_cast_fu_3661_p1;
reg  signed [37:0] OP1_V_6_cast_cast_reg_5309;
wire    ap_CS_fsm_state36;
wire  signed [36:0] OP1_V_6_1_cast_cast_fu_3664_p1;
reg  signed [36:0] OP1_V_6_1_cast_cast_reg_5314;
wire  signed [35:0] OP1_V_6_2_cast_cast_fu_3667_p1;
reg  signed [35:0] OP1_V_6_2_cast_cast_reg_5319;
wire  signed [37:0] OP1_V_6_3_cast_cast_fu_3670_p1;
reg  signed [37:0] OP1_V_6_3_cast_cast_reg_5324;
wire  signed [37:0] OP1_V_6_4_cast_cast_fu_3673_p1;
reg  signed [37:0] OP1_V_6_4_cast_cast_reg_5329;
wire  signed [36:0] OP1_V_6_5_cast_cast_fu_3676_p1;
reg  signed [36:0] OP1_V_6_5_cast_cast_reg_5334;
wire  signed [36:0] OP1_V_6_6_cast_cast_fu_3679_p1;
reg  signed [36:0] OP1_V_6_6_cast_cast_reg_5339;
wire  signed [37:0] OP1_V_6_7_cast_cast_fu_3682_p1;
reg  signed [37:0] OP1_V_6_7_cast_cast_reg_5344;
wire  signed [37:0] OP1_V_6_8_cast_cast_fu_3685_p1;
reg  signed [37:0] OP1_V_6_8_cast_cast_reg_5349;
wire  signed [36:0] OP1_V_6_9_cast_cast_fu_3688_p1;
reg  signed [36:0] OP1_V_6_9_cast_cast_reg_5354;
wire  signed [35:0] OP1_V_6_cast_cast_16_fu_3691_p1;
reg  signed [35:0] OP1_V_6_cast_cast_16_reg_5359;
wire  signed [36:0] OP1_V_6_10_cast_cast_fu_3694_p1;
reg  signed [36:0] OP1_V_6_10_cast_cast_reg_5364;
wire  signed [36:0] OP1_V_6_11_cast_cast_fu_3697_p1;
reg  signed [36:0] OP1_V_6_11_cast_cast_reg_5369;
wire  signed [37:0] OP1_V_6_12_cast_cast_fu_3700_p1;
reg  signed [37:0] OP1_V_6_12_cast_cast_reg_5374;
wire  signed [35:0] OP1_V_6_13_cast_cast_fu_3703_p1;
reg  signed [35:0] OP1_V_6_13_cast_cast_reg_5379;
wire  signed [36:0] OP1_V_6_14_cast_cast_fu_3706_p1;
reg  signed [36:0] OP1_V_6_14_cast_cast_reg_5384;
wire  signed [36:0] OP1_V_6_15_cast_cast_fu_3709_p1;
reg  signed [36:0] OP1_V_6_15_cast_cast_reg_5389;
wire  signed [37:0] OP1_V_6_16_cast_cast_fu_3712_p1;
reg  signed [37:0] OP1_V_6_16_cast_cast_reg_5394;
wire  signed [37:0] OP1_V_6_17_cast_cast_fu_3715_p1;
reg  signed [37:0] OP1_V_6_17_cast_cast_reg_5399;
wire  signed [36:0] OP1_V_6_18_cast_cast_fu_3719_p1;
reg  signed [36:0] OP1_V_6_18_cast_cast_reg_5404;
wire   [0:0] exitcond2_fu_3723_p2;
reg   [0:0] exitcond2_reg_5409;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state37_pp1_stage0_iter0;
wire    ap_block_state38_pp1_stage0_iter1;
wire    ap_block_state39_pp1_stage0_iter2;
wire    ap_block_state40_pp1_stage0_iter3;
wire    ap_block_state41_pp1_stage0_iter4;
wire    ap_block_state42_pp1_stage0_iter5;
wire    ap_block_state43_pp1_stage0_iter6;
wire    ap_block_state44_pp1_stage0_iter7;
wire    ap_block_state45_pp1_stage0_iter8;
wire    ap_block_state46_pp1_stage0_iter9;
wire    ap_block_state47_pp1_stage0_iter10;
wire    ap_block_state48_pp1_stage0_iter11;
wire    ap_block_state49_pp1_stage0_iter12;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] exitcond2_reg_5409_pp1_iter1_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter2_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter3_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter4_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter5_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter6_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter7_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter8_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter9_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter10_reg;
reg   [0:0] exitcond2_reg_5409_pp1_iter11_reg;
wire   [3:0] i_2_fu_3729_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] tmp_143_fu_3735_p1;
reg   [63:0] tmp_143_reg_5418;
reg   [63:0] tmp_143_reg_5418_pp1_iter1_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter2_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter3_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter4_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter5_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter6_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter7_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter8_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter9_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter10_reg;
reg   [63:0] tmp_143_reg_5418_pp1_iter11_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter2_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter3_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter4_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter5_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter6_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter7_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter8_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter9_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter10_reg;
reg   [3:0] out_trans_din_V_addr_14_reg_5453_pp1_iter11_reg;
reg  signed [17:0] lw_V_0_load_reg_5459;
reg  signed [16:0] lw_V_1_load_reg_5464;
reg  signed [15:0] lw_V_2_load_reg_5479;
reg   [19:0] tmp_149_reg_5484;
reg  signed [17:0] lw_V_3_load_reg_5489;
reg  signed [17:0] lw_V_4_load_reg_5504;
reg   [19:0] tmp_153_reg_5509;
reg  signed [16:0] lw_V_5_load_reg_5514;
reg  signed [16:0] lw_V_6_load_reg_5529;
reg   [19:0] tmp_155_reg_5534;
reg  signed [17:0] lw_V_7_load_reg_5539;
reg  signed [17:0] lw_V_8_load_reg_5554;
reg   [19:0] tmp_157_reg_5559;
reg  signed [16:0] lw_V_9_load_reg_5564;
reg  signed [15:0] lw_V_10_load_reg_5579;
reg   [19:0] tmp_159_reg_5584;
reg  signed [16:0] lw_V_11_load_reg_5589;
reg  signed [16:0] lw_V_12_load_reg_5604;
reg   [19:0] tmp_161_reg_5609;
reg  signed [17:0] lw_V_13_load_reg_5614;
reg  signed [15:0] lw_V_14_load_reg_5629;
reg   [19:0] tmp_163_reg_5634;
reg  signed [16:0] lw_V_15_load_reg_5639;
reg  signed [16:0] lw_V_16_load_reg_5654;
reg   [19:0] tmp_165_reg_5659;
reg  signed [17:0] lw_V_17_load_reg_5664;
reg  signed [17:0] lw_V_18_load_reg_5674;
reg   [19:0] tmp_167_reg_5679;
reg  signed [16:0] lw_V_19_load_reg_5689;
reg   [19:0] tmp_168_reg_5694;
wire   [3:0] i_3_fu_4208_p2;
reg   [3:0] i_3_reg_5707;
wire    ap_CS_fsm_state51;
wire   [0:0] exitcond_i_fu_4202_p2;
wire   [19:0] max_V_i_0_i_fu_4235_p3;
wire    ap_CS_fsm_state52;
wire   [31:0] index_2_i_index_i_fu_4243_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state11;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state37;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg   [3:0] output_V_address0;
reg    output_V_ce0;
reg    output_V_we0;
wire   [19:0] output_V_d0;
wire   [19:0] output_V_q0;
reg   [4:0] hid1_trans_din_V_address0;
reg    hid1_trans_din_V_ce0;
reg    hid1_trans_din_V_we0;
wire   [19:0] hid1_trans_din_V_q0;
reg   [4:0] hid1_trans_din_V_address1;
reg    hid1_trans_din_V_ce1;
reg    hid1_trans_din_V_we1;
reg   [19:0] hid1_trans_din_V_d1;
reg   [3:0] out_trans_din_V_address0;
reg    out_trans_din_V_ce0;
reg    out_trans_din_V_we0;
wire   [19:0] out_trans_din_V_q0;
reg   [3:0] out_trans_din_V_address1;
reg    out_trans_din_V_ce1;
reg    out_trans_din_V_we1;
reg   [19:0] out_trans_din_V_d1;
reg   [4:0] hid1_out_V_address0;
reg    hid1_out_V_ce0;
reg    hid1_out_V_we0;
reg   [19:0] hid1_out_V_d0;
reg   [4:0] hid1_out_V_address1;
reg    hid1_out_V_ce1;
reg    hid1_out_V_we1;
wire    grp_sigmoid_f_fu_1265_ap_start;
wire    grp_sigmoid_f_fu_1265_ap_done;
wire    grp_sigmoid_f_fu_1265_ap_idle;
wire    grp_sigmoid_f_fu_1265_ap_ready;
wire   [19:0] grp_sigmoid_f_fu_1265_sigm_din_V;
wire   [19:0] grp_sigmoid_f_fu_1265_ap_return;
reg   [19:0] p_0_i_reg_1229;
wire    ap_CS_fsm_state50;
reg   [3:0] i_i_reg_1241;
reg   [31:0] index_reg_1253;
reg    grp_sigmoid_f_fu_1265_ap_start_reg;
wire    ap_block_pp0_stage0;
wire    ap_block_pp1_stage0;
wire   [63:0] tmp_i_fu_4214_p1;
wire    ap_CS_fsm_state26;
wire   [63:0] d_assign_fu_1300_p1;
wire   [63:0] ireg_V_fu_1303_p1;
wire   [62:0] tmp_14_fu_1307_p1;
wire   [63:0] d_assign_1_fu_1288_p1;
wire   [63:0] ireg_V_1_fu_1339_p1;
wire   [62:0] tmp_46_fu_1343_p1;
wire   [63:0] d_assign_2_fu_1294_p1;
wire   [63:0] ireg_V_2_fu_1375_p1;
wire   [62:0] tmp_78_fu_1379_p1;
wire   [63:0] d_assign_3_fu_1297_p1;
wire   [63:0] ireg_V_3_fu_1411_p1;
wire   [62:0] tmp_110_fu_1415_p1;
wire   [63:0] d_assign_4_fu_1291_p1;
wire   [63:0] ireg_V_4_fu_1447_p1;
wire   [62:0] tmp_176_fu_1451_p1;
wire   [63:0] d_assign_5_fu_1279_p1;
wire   [63:0] ireg_V_5_fu_1483_p1;
wire   [62:0] tmp_182_fu_1487_p1;
wire   [63:0] d_assign_6_fu_1282_p1;
wire   [63:0] ireg_V_6_fu_1519_p1;
wire   [62:0] tmp_188_fu_1523_p1;
wire   [63:0] d_assign_7_fu_1285_p1;
wire   [63:0] ireg_V_7_fu_1555_p1;
wire   [62:0] tmp_194_fu_1559_p1;
wire   [52:0] tmp_fu_1594_p3;
wire   [53:0] p_Result_s_fu_1601_p1;
wire   [53:0] man_V_1_fu_1605_p2;
wire   [11:0] tmp_s_fu_1591_p1;
wire   [11:0] F2_fu_1618_p2;
wire   [11:0] tmp_11_fu_1630_p2;
wire   [11:0] tmp_12_fu_1636_p2;
wire   [52:0] tmp_1_fu_1663_p3;
wire   [53:0] p_Result_1_fu_1670_p1;
wire   [53:0] man_V_4_fu_1674_p2;
wire   [11:0] tmp_22_fu_1660_p1;
wire   [11:0] F2_1_fu_1687_p2;
wire   [11:0] tmp_26_fu_1699_p2;
wire   [11:0] tmp_27_fu_1705_p2;
wire   [52:0] tmp_2_fu_1732_p3;
wire   [53:0] p_Result_2_fu_1739_p1;
wire   [53:0] man_V_7_fu_1743_p2;
wire   [11:0] tmp_38_fu_1729_p1;
wire   [11:0] F2_2_fu_1756_p2;
wire   [11:0] tmp_42_fu_1768_p2;
wire   [11:0] tmp_43_fu_1774_p2;
wire   [52:0] tmp_3_fu_1801_p3;
wire   [53:0] p_Result_3_fu_1808_p1;
wire   [53:0] man_V_10_fu_1812_p2;
wire   [11:0] tmp_53_fu_1798_p1;
wire   [11:0] F2_3_fu_1825_p2;
wire   [11:0] tmp_57_fu_1837_p2;
wire   [11:0] tmp_58_fu_1843_p2;
wire   [52:0] tmp_4_fu_1870_p3;
wire   [53:0] p_Result_4_fu_1877_p1;
wire   [53:0] man_V_13_fu_1881_p2;
wire   [11:0] tmp_69_fu_1867_p1;
wire   [11:0] F2_4_fu_1894_p2;
wire   [11:0] tmp_73_fu_1906_p2;
wire   [11:0] tmp_74_fu_1912_p2;
wire   [52:0] tmp_5_fu_1939_p3;
wire   [53:0] p_Result_5_fu_1946_p1;
wire   [53:0] man_V_16_fu_1950_p2;
wire   [11:0] tmp_84_fu_1936_p1;
wire   [11:0] F2_5_fu_1963_p2;
wire   [11:0] tmp_88_fu_1975_p2;
wire   [11:0] tmp_89_fu_1981_p2;
wire   [52:0] tmp_6_fu_2008_p3;
wire   [53:0] p_Result_6_fu_2015_p1;
wire   [53:0] man_V_19_fu_2019_p2;
wire   [11:0] tmp_100_fu_2005_p1;
wire   [11:0] F2_6_fu_2032_p2;
wire   [11:0] tmp_104_fu_2044_p2;
wire   [11:0] tmp_105_fu_2050_p2;
wire   [52:0] tmp_7_fu_2077_p3;
wire   [53:0] p_Result_7_fu_2084_p1;
wire   [53:0] man_V_22_fu_2088_p2;
wire   [11:0] tmp_115_fu_2074_p1;
wire   [11:0] F2_7_fu_2101_p2;
wire   [11:0] tmp_118_fu_2113_p2;
wire   [11:0] tmp_120_fu_2119_p2;
wire  signed [31:0] sh_amt_cast_fu_2143_p1;
wire   [53:0] tmp_17_fu_2156_p1;
wire   [53:0] tmp_18_fu_2160_p2;
wire  signed [31:0] tmp_20_fu_2176_p1;
wire   [31:0] tmp_21_fu_2179_p2;
wire   [0:0] sel_tmp1_fu_2189_p2;
wire   [0:0] sel_tmp6_demorgan_fu_2199_p2;
wire   [0:0] sel_tmp6_fu_2203_p2;
wire   [0:0] tmp_15_fu_2146_p2;
wire   [0:0] sel_tmp7_fu_2209_p2;
wire   [0:0] sel_tmp8_fu_2214_p2;
wire   [0:0] sel_tmp21_demorgan_fu_2232_p2;
wire   [0:0] tmp_16_fu_2151_p2;
wire   [0:0] sel_tmp3_fu_2237_p2;
wire   [0:0] sel_tmp4_fu_2243_p2;
wire   [19:0] tmp_39_fu_2185_p1;
wire   [19:0] tmp_35_fu_2165_p1;
wire   [0:0] sel_tmp_fu_2226_p2;
wire   [0:0] sel_tmp9_fu_2220_p2;
wire   [19:0] tmp_19_fu_2169_p3;
wire   [0:0] sel_tmp2_fu_2194_p2;
wire   [0:0] or_cond_fu_2257_p2;
wire   [19:0] newSel_fu_2249_p3;
wire   [19:0] newSel1_fu_2263_p3;
wire   [0:0] or_cond1_fu_2270_p2;
wire   [0:0] or_cond2_fu_2284_p2;
wire   [19:0] newSel2_fu_2276_p3;
wire  signed [31:0] sh_amt_1_cast_fu_2298_p1;
wire   [53:0] tmp_32_fu_2311_p1;
wire   [53:0] tmp_33_fu_2315_p2;
wire  signed [31:0] tmp_36_fu_2331_p1;
wire   [31:0] tmp_37_fu_2334_p2;
wire   [0:0] sel_tmp5_fu_2344_p2;
wire   [0:0] sel_tmp30_demorgan_fu_2354_p2;
wire   [0:0] sel_tmp11_fu_2358_p2;
wire   [0:0] tmp_29_fu_2301_p2;
wire   [0:0] sel_tmp12_fu_2364_p2;
wire   [0:0] sel_tmp13_fu_2369_p2;
wire   [0:0] sel_tmp45_demorgan_fu_2387_p2;
wire   [0:0] tmp_31_fu_2306_p2;
wire   [0:0] sel_tmp16_fu_2392_p2;
wire   [0:0] sel_tmp17_fu_2398_p2;
wire   [19:0] tmp_71_fu_2340_p1;
wire   [19:0] tmp_67_fu_2320_p1;
wire   [0:0] sel_tmp15_fu_2381_p2;
wire   [0:0] sel_tmp14_fu_2375_p2;
wire   [19:0] tmp_34_fu_2324_p3;
wire   [0:0] sel_tmp10_fu_2349_p2;
wire   [0:0] or_cond3_fu_2412_p2;
wire   [19:0] newSel4_fu_2404_p3;
wire   [19:0] newSel5_fu_2418_p3;
wire   [0:0] or_cond4_fu_2425_p2;
wire   [0:0] or_cond5_fu_2439_p2;
wire   [19:0] newSel6_fu_2431_p3;
wire  signed [31:0] sh_amt_2_cast_fu_2453_p1;
wire   [53:0] tmp_48_fu_2466_p1;
wire   [53:0] tmp_49_fu_2470_p2;
wire  signed [31:0] tmp_51_fu_2486_p1;
wire   [31:0] tmp_52_fu_2489_p2;
wire   [0:0] sel_tmp18_fu_2499_p2;
wire   [0:0] sel_tmp54_demorgan_fu_2509_p2;
wire   [0:0] sel_tmp20_fu_2513_p2;
wire   [0:0] tmp_45_fu_2456_p2;
wire   [0:0] sel_tmp21_fu_2519_p2;
wire   [0:0] sel_tmp22_fu_2524_p2;
wire   [0:0] sel_tmp69_demorgan_fu_2542_p2;
wire   [0:0] tmp_47_fu_2461_p2;
wire   [0:0] sel_tmp25_fu_2547_p2;
wire   [0:0] sel_tmp26_fu_2553_p2;
wire   [19:0] tmp_103_fu_2495_p1;
wire   [19:0] tmp_99_fu_2475_p1;
wire   [0:0] sel_tmp24_fu_2536_p2;
wire   [0:0] sel_tmp23_fu_2530_p2;
wire   [19:0] tmp_50_fu_2479_p3;
wire   [0:0] sel_tmp19_fu_2504_p2;
wire   [0:0] or_cond6_fu_2567_p2;
wire   [19:0] newSel8_fu_2559_p3;
wire   [19:0] newSel9_fu_2573_p3;
wire   [0:0] or_cond7_fu_2580_p2;
wire   [0:0] or_cond8_fu_2594_p2;
wire   [19:0] newSel3_fu_2586_p3;
wire  signed [31:0] sh_amt_3_cast_fu_2608_p1;
wire   [53:0] tmp_63_fu_2621_p1;
wire   [53:0] tmp_64_fu_2625_p2;
wire  signed [31:0] tmp_66_fu_2641_p1;
wire   [31:0] tmp_68_fu_2644_p2;
wire   [0:0] sel_tmp27_fu_2654_p2;
wire   [0:0] sel_tmp78_demorgan_fu_2664_p2;
wire   [0:0] sel_tmp29_fu_2668_p2;
wire   [0:0] tmp_60_fu_2611_p2;
wire   [0:0] sel_tmp30_fu_2674_p2;
wire   [0:0] sel_tmp31_fu_2679_p2;
wire   [0:0] sel_tmp93_demorgan_fu_2697_p2;
wire   [0:0] tmp_61_fu_2616_p2;
wire   [0:0] sel_tmp34_fu_2702_p2;
wire   [0:0] sel_tmp35_fu_2708_p2;
wire   [19:0] tmp_135_fu_2650_p1;
wire   [19:0] tmp_131_fu_2630_p1;
wire   [0:0] sel_tmp33_fu_2691_p2;
wire   [0:0] sel_tmp32_fu_2685_p2;
wire   [19:0] tmp_65_fu_2634_p3;
wire   [0:0] sel_tmp28_fu_2659_p2;
wire   [0:0] or_cond9_fu_2722_p2;
wire   [19:0] newSel7_fu_2714_p3;
wire   [19:0] newSel10_fu_2728_p3;
wire   [0:0] or_cond10_fu_2735_p2;
wire   [0:0] or_cond11_fu_2749_p2;
wire   [19:0] newSel11_fu_2741_p3;
wire  signed [31:0] sh_amt_4_cast_fu_2763_p1;
wire   [53:0] tmp_79_fu_2776_p1;
wire   [53:0] tmp_80_fu_2780_p2;
wire  signed [31:0] tmp_82_fu_2796_p1;
wire   [31:0] tmp_83_fu_2799_p2;
wire   [0:0] sel_tmp36_fu_2809_p2;
wire   [0:0] sel_tmp102_demorgan_fu_2819_p2;
wire   [0:0] sel_tmp38_fu_2823_p2;
wire   [0:0] tmp_76_fu_2766_p2;
wire   [0:0] sel_tmp39_fu_2829_p2;
wire   [0:0] sel_tmp40_fu_2834_p2;
wire   [0:0] sel_tmp117_demorgan_fu_2852_p2;
wire   [0:0] tmp_77_fu_2771_p2;
wire   [0:0] sel_tmp43_fu_2857_p2;
wire   [0:0] sel_tmp44_fu_2863_p2;
wire   [19:0] tmp_181_fu_2805_p1;
wire   [19:0] tmp_180_fu_2785_p1;
wire   [0:0] sel_tmp42_fu_2846_p2;
wire   [0:0] sel_tmp41_fu_2840_p2;
wire   [19:0] tmp_81_fu_2789_p3;
wire   [0:0] sel_tmp37_fu_2814_p2;
wire   [0:0] or_cond12_fu_2877_p2;
wire   [19:0] newSel12_fu_2869_p3;
wire   [19:0] newSel13_fu_2883_p3;
wire   [0:0] or_cond13_fu_2890_p2;
wire   [0:0] or_cond14_fu_2904_p2;
wire   [19:0] newSel14_fu_2896_p3;
wire  signed [31:0] sh_amt_5_cast_fu_2918_p1;
wire   [53:0] tmp_93_fu_2931_p1;
wire   [53:0] tmp_95_fu_2935_p2;
wire  signed [31:0] tmp_97_fu_2951_p1;
wire   [31:0] tmp_98_fu_2954_p2;
wire   [0:0] sel_tmp45_fu_2964_p2;
wire   [0:0] sel_tmp126_demorgan_fu_2974_p2;
wire   [0:0] sel_tmp47_fu_2978_p2;
wire   [0:0] tmp_91_fu_2921_p2;
wire   [0:0] sel_tmp48_fu_2984_p2;
wire   [0:0] sel_tmp49_fu_2989_p2;
wire   [0:0] sel_tmp141_demorgan_fu_3007_p2;
wire   [0:0] tmp_92_fu_2926_p2;
wire   [0:0] sel_tmp52_fu_3012_p2;
wire   [0:0] sel_tmp53_fu_3018_p2;
wire   [19:0] tmp_187_fu_2960_p1;
wire   [19:0] tmp_186_fu_2940_p1;
wire   [0:0] sel_tmp51_fu_3001_p2;
wire   [0:0] sel_tmp50_fu_2995_p2;
wire   [19:0] tmp_96_fu_2944_p3;
wire   [0:0] sel_tmp46_fu_2969_p2;
wire   [0:0] or_cond15_fu_3032_p2;
wire   [19:0] newSel15_fu_3024_p3;
wire   [19:0] newSel16_fu_3038_p3;
wire   [0:0] or_cond16_fu_3045_p2;
wire   [0:0] or_cond17_fu_3059_p2;
wire   [19:0] newSel17_fu_3051_p3;
wire  signed [31:0] sh_amt_6_cast_fu_3073_p1;
wire   [53:0] tmp_109_fu_3086_p1;
wire   [53:0] tmp_111_fu_3090_p2;
wire  signed [31:0] tmp_113_fu_3106_p1;
wire   [31:0] tmp_114_fu_3109_p2;
wire   [0:0] sel_tmp54_fu_3119_p2;
wire   [0:0] sel_tmp150_demorgan_fu_3129_p2;
wire   [0:0] sel_tmp56_fu_3133_p2;
wire   [0:0] tmp_107_fu_3076_p2;
wire   [0:0] sel_tmp57_fu_3139_p2;
wire   [0:0] sel_tmp58_fu_3144_p2;
wire   [0:0] sel_tmp165_demorgan_fu_3162_p2;
wire   [0:0] tmp_108_fu_3081_p2;
wire   [0:0] sel_tmp61_fu_3167_p2;
wire   [0:0] sel_tmp62_fu_3173_p2;
wire   [19:0] tmp_193_fu_3115_p1;
wire   [19:0] tmp_192_fu_3095_p1;
wire   [0:0] sel_tmp60_fu_3156_p2;
wire   [0:0] sel_tmp59_fu_3150_p2;
wire   [19:0] tmp_112_fu_3099_p3;
wire   [0:0] sel_tmp55_fu_3124_p2;
wire   [0:0] or_cond18_fu_3187_p2;
wire   [19:0] newSel18_fu_3179_p3;
wire   [19:0] newSel19_fu_3193_p3;
wire   [0:0] or_cond19_fu_3200_p2;
wire   [0:0] or_cond20_fu_3214_p2;
wire   [19:0] newSel20_fu_3206_p3;
wire  signed [31:0] sh_amt_7_cast_fu_3228_p1;
wire   [53:0] tmp_124_fu_3241_p1;
wire   [53:0] tmp_125_fu_3245_p2;
wire  signed [31:0] tmp_128_fu_3261_p1;
wire   [31:0] tmp_129_fu_3264_p2;
wire   [0:0] sel_tmp63_fu_3274_p2;
wire   [0:0] sel_tmp174_demorgan_fu_3284_p2;
wire   [0:0] sel_tmp65_fu_3288_p2;
wire   [0:0] tmp_122_fu_3231_p2;
wire   [0:0] sel_tmp66_fu_3294_p2;
wire   [0:0] sel_tmp67_fu_3299_p2;
wire   [0:0] sel_tmp189_demorgan_fu_3317_p2;
wire   [0:0] tmp_123_fu_3236_p2;
wire   [0:0] sel_tmp70_fu_3322_p2;
wire   [0:0] sel_tmp71_fu_3328_p2;
wire   [19:0] tmp_199_fu_3270_p1;
wire   [19:0] tmp_198_fu_3250_p1;
wire   [0:0] sel_tmp69_fu_3311_p2;
wire   [0:0] sel_tmp68_fu_3305_p2;
wire   [19:0] tmp_127_fu_3254_p3;
wire   [0:0] sel_tmp64_fu_3279_p2;
wire   [0:0] or_cond21_fu_3342_p2;
wire   [19:0] newSel21_fu_3334_p3;
wire   [19:0] newSel22_fu_3348_p3;
wire   [0:0] or_cond22_fu_3355_p2;
wire   [0:0] or_cond23_fu_3369_p2;
wire   [19:0] newSel23_fu_3361_p3;
wire   [19:0] input_0_V_fu_2290_p3;
wire   [19:0] input_1_V_fu_2445_p3;
wire   [19:0] input_2_V_fu_2600_p3;
wire   [19:0] input_3_V_fu_2755_p3;
wire   [19:0] input_4_V_fu_2910_p3;
wire   [19:0] input_5_V_fu_3065_p3;
wire   [19:0] input_6_V_fu_3220_p3;
wire   [19:0] input_7_V_fu_3375_p3;
wire   [36:0] tmp_132_fu_3439_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_1_fu_3447_p2;
wire   [19:0] tmp_133_fu_3452_p4;
wire   [36:0] tmp_201_1_fu_3462_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_44_1_fu_3470_p2;
wire   [36:0] tmp_201_2_fu_3494_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_44_2_fu_3501_p2;
wire   [19:0] tmp_136_fu_3506_p4;
wire   [36:0] tmp_201_3_fu_3516_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_44_3_fu_3524_p2;
wire   [19:0] tmp_137_fu_3529_p4;
wire   [36:0] tmp_201_4_fu_3539_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_44_4_fu_3547_p2;
wire   [36:0] tmp_201_5_fu_3568_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_44_5_fu_3575_p2;
wire   [19:0] tmp_139_fu_3580_p4;
wire   [36:0] tmp_201_6_fu_3590_p3;
(* use_dsp48 = "no" *) wire   [36:0] p_Val2_44_6_fu_3598_p2;
wire   [19:0] tmp_141_fu_3606_p4;
wire  signed [36:0] grp_fu_4286_p3;
wire   [21:0] tmp_140_fu_3633_p3;
wire  signed [21:0] tmp_164_cast_fu_3640_p1;
wire   [21:0] p_Val2_3_fu_3643_p2;
wire  signed [38:0] grp_fu_4294_p3;
wire   [19:0] tmp_146_fu_3755_p4;
wire  signed [38:0] grp_fu_4302_p3;
wire  signed [38:0] grp_fu_4310_p3;
wire   [19:0] tmp_152_fu_3794_p4;
wire  signed [38:0] grp_fu_4318_p3;
wire  signed [38:0] grp_fu_4326_p3;
wire   [19:0] tmp_154_fu_3833_p4;
wire  signed [38:0] grp_fu_4334_p3;
wire  signed [38:0] grp_fu_4342_p3;
wire   [19:0] tmp_156_fu_3872_p4;
wire  signed [38:0] grp_fu_4350_p3;
wire  signed [38:0] grp_fu_4358_p3;
wire   [19:0] tmp_158_fu_3911_p4;
wire  signed [38:0] grp_fu_4366_p3;
wire  signed [38:0] grp_fu_4374_p3;
wire   [19:0] tmp_160_fu_3950_p4;
wire  signed [38:0] grp_fu_4382_p3;
wire  signed [38:0] grp_fu_4390_p3;
wire   [19:0] tmp_162_fu_3989_p4;
wire  signed [38:0] grp_fu_4398_p3;
wire  signed [38:0] grp_fu_4406_p3;
wire   [19:0] tmp_164_fu_4028_p4;
wire  signed [38:0] grp_fu_4414_p3;
wire  signed [38:0] grp_fu_4422_p3;
wire   [19:0] tmp_166_fu_4067_p4;
wire  signed [38:0] grp_fu_4430_p3;
wire  signed [38:0] grp_fu_4438_p3;
wire  signed [38:0] grp_fu_4446_p3;
wire   [19:0] tmp_169_fu_4122_p4;
wire  signed [19:0] tmp_170_cast_fu_4139_p0;
wire   [17:0] tmp_170_fu_4143_p4;
wire  signed [21:0] tmp_170_cast_fu_4139_p1;
wire   [21:0] tmp_147_fu_4131_p3;
wire   [21:0] p_Val2_7_fu_4160_p2;
wire   [19:0] tmp_148_fu_4152_p3;
wire  signed [19:0] tmp_150_fu_4177_p1;
wire   [19:0] tmp_150_fu_4177_p2;
wire   [17:0] tmp_171_fu_4183_p4;
wire   [3:0] index_1_fu_4225_p2;
wire   [0:0] tmp_i_23_fu_4219_p2;
wire   [31:0] index_1_cast_fu_4231_p1;
wire  signed [19:0] p_Val2_s_fu_4251_p0;
wire  signed [19:0] p_Val2_43_1_fu_4256_p0;
wire  signed [19:0] p_Val2_43_2_fu_4261_p0;
wire  signed [19:0] p_Val2_43_3_fu_4266_p0;
wire  signed [19:0] p_Val2_43_4_fu_4271_p0;
wire  signed [19:0] p_Val2_43_5_fu_4276_p0;
wire  signed [19:0] p_Val2_43_6_fu_4281_p0;
wire  signed [19:0] grp_fu_4286_p0;
wire   [36:0] grp_fu_4286_p2;
wire  signed [19:0] grp_fu_4294_p1;
wire   [38:0] grp_fu_4294_p2;
wire  signed [19:0] grp_fu_4302_p1;
wire   [38:0] grp_fu_4302_p2;
wire  signed [19:0] grp_fu_4310_p1;
wire   [38:0] grp_fu_4310_p2;
wire  signed [19:0] grp_fu_4318_p1;
wire   [38:0] grp_fu_4318_p2;
wire  signed [19:0] grp_fu_4326_p1;
wire   [38:0] grp_fu_4326_p2;
wire  signed [19:0] grp_fu_4334_p1;
wire   [38:0] grp_fu_4334_p2;
wire  signed [19:0] grp_fu_4342_p1;
wire   [38:0] grp_fu_4342_p2;
wire  signed [19:0] grp_fu_4350_p1;
wire   [38:0] grp_fu_4350_p2;
wire  signed [19:0] grp_fu_4358_p1;
wire   [38:0] grp_fu_4358_p2;
wire  signed [19:0] grp_fu_4366_p1;
wire   [38:0] grp_fu_4366_p2;
wire  signed [19:0] grp_fu_4374_p1;
wire   [38:0] grp_fu_4374_p2;
wire  signed [19:0] grp_fu_4382_p1;
wire   [38:0] grp_fu_4382_p2;
wire  signed [19:0] grp_fu_4390_p1;
wire   [38:0] grp_fu_4390_p2;
wire  signed [19:0] grp_fu_4398_p1;
wire   [38:0] grp_fu_4398_p2;
wire  signed [19:0] grp_fu_4406_p1;
wire   [38:0] grp_fu_4406_p2;
wire  signed [19:0] grp_fu_4414_p1;
wire   [38:0] grp_fu_4414_p2;
wire  signed [19:0] grp_fu_4422_p1;
wire   [38:0] grp_fu_4422_p2;
wire  signed [19:0] grp_fu_4430_p1;
wire   [38:0] grp_fu_4430_p2;
wire  signed [19:0] grp_fu_4438_p1;
wire   [38:0] grp_fu_4438_p2;
wire  signed [19:0] grp_fu_4446_p1;
wire   [38:0] grp_fu_4446_p2;
wire    ap_CS_fsm_state53;
reg   [26:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 grp_sigmoid_f_fu_1265_ap_start_reg = 1'b0;
end

bpnn_iw_V_0 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_0_address0),
    .ce0(iw_V_0_ce0),
    .q0(iw_V_0_q0)
);

bpnn_iw_V_1 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_1_address0),
    .ce0(iw_V_1_ce0),
    .q0(iw_V_1_q0)
);

bpnn_iw_V_2 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_2_address0),
    .ce0(iw_V_2_ce0),
    .q0(iw_V_2_q0)
);

bpnn_iw_V_3 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_3_address0),
    .ce0(iw_V_3_ce0),
    .q0(iw_V_3_q0)
);

bpnn_iw_V_4 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_4_address0),
    .ce0(iw_V_4_ce0),
    .q0(iw_V_4_q0)
);

bpnn_iw_V_5 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_5_address0),
    .ce0(iw_V_5_ce0),
    .q0(iw_V_5_q0)
);

bpnn_iw_V_6 #(
    .DataWidth( 19 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_6_address0),
    .ce0(iw_V_6_ce0),
    .q0(iw_V_6_q0)
);

bpnn_iw_V_7 #(
    .DataWidth( 18 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
iw_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iw_V_7_address0),
    .ce0(iw_V_7_ce0),
    .q0(iw_V_7_q0)
);

bpnn_hid1_b_V #(
    .DataWidth( 20 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
hid1_b_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hid1_b_V_address0),
    .ce0(hid1_b_V_ce0),
    .q0(hid1_b_V_q0)
);

bpnn_lw_V_0 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_0_address0),
    .ce0(lw_V_0_ce0),
    .q0(lw_V_0_q0)
);

bpnn_lw_V_1 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_1_address0),
    .ce0(lw_V_1_ce0),
    .q0(lw_V_1_q0)
);

bpnn_lw_V_2 #(
    .DataWidth( 16 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_2_address0),
    .ce0(lw_V_2_ce0),
    .q0(lw_V_2_q0)
);

bpnn_lw_V_3 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_3_address0),
    .ce0(lw_V_3_ce0),
    .q0(lw_V_3_q0)
);

bpnn_lw_V_4 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_4_address0),
    .ce0(lw_V_4_ce0),
    .q0(lw_V_4_q0)
);

bpnn_lw_V_5 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_5_address0),
    .ce0(lw_V_5_ce0),
    .q0(lw_V_5_q0)
);

bpnn_lw_V_6 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_6_address0),
    .ce0(lw_V_6_ce0),
    .q0(lw_V_6_q0)
);

bpnn_lw_V_7 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_7_address0),
    .ce0(lw_V_7_ce0),
    .q0(lw_V_7_q0)
);

bpnn_lw_V_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_8_address0),
    .ce0(lw_V_8_ce0),
    .q0(lw_V_8_q0)
);

bpnn_lw_V_9 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_9_address0),
    .ce0(lw_V_9_ce0),
    .q0(lw_V_9_q0)
);

bpnn_lw_V_10 #(
    .DataWidth( 16 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_10_address0),
    .ce0(lw_V_10_ce0),
    .q0(lw_V_10_q0)
);

bpnn_lw_V_11 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_11_address0),
    .ce0(lw_V_11_ce0),
    .q0(lw_V_11_q0)
);

bpnn_lw_V_12 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_12_address0),
    .ce0(lw_V_12_ce0),
    .q0(lw_V_12_q0)
);

bpnn_lw_V_13 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_13_address0),
    .ce0(lw_V_13_ce0),
    .q0(lw_V_13_q0)
);

bpnn_lw_V_14 #(
    .DataWidth( 16 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_14_address0),
    .ce0(lw_V_14_ce0),
    .q0(lw_V_14_q0)
);

bpnn_lw_V_15 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_15_address0),
    .ce0(lw_V_15_ce0),
    .q0(lw_V_15_q0)
);

bpnn_lw_V_16 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_16_address0),
    .ce0(lw_V_16_ce0),
    .q0(lw_V_16_q0)
);

bpnn_lw_V_17 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_17_address0),
    .ce0(lw_V_17_ce0),
    .q0(lw_V_17_q0)
);

bpnn_lw_V_18 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_18_address0),
    .ce0(lw_V_18_ce0),
    .q0(lw_V_18_q0)
);

bpnn_lw_V_19 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
lw_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lw_V_19_address0),
    .ce0(lw_V_19_ce0),
    .q0(lw_V_19_q0)
);

bpnn_output_b_V #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
output_b_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_b_V_address0),
    .ce0(output_b_V_ce0),
    .q0(output_b_V_q0)
);

bpnn_CTRLS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRLS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRLS_DATA_WIDTH ))
bpnn_CTRLS_s_axi_U(
    .AWVALID(s_axi_CTRLS_AWVALID),
    .AWREADY(s_axi_CTRLS_AWREADY),
    .AWADDR(s_axi_CTRLS_AWADDR),
    .WVALID(s_axi_CTRLS_WVALID),
    .WREADY(s_axi_CTRLS_WREADY),
    .WDATA(s_axi_CTRLS_WDATA),
    .WSTRB(s_axi_CTRLS_WSTRB),
    .ARVALID(s_axi_CTRLS_ARVALID),
    .ARREADY(s_axi_CTRLS_ARREADY),
    .ARADDR(s_axi_CTRLS_ARADDR),
    .RVALID(s_axi_CTRLS_RVALID),
    .RREADY(s_axi_CTRLS_RREADY),
    .RDATA(s_axi_CTRLS_RDATA),
    .RRESP(s_axi_CTRLS_RRESP),
    .BVALID(s_axi_CTRLS_BVALID),
    .BREADY(s_axi_CTRLS_BREADY),
    .BRESP(s_axi_CTRLS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(ap_return),
    .Thu(Thu),
    .Ind(Ind),
    .Mid(Mid),
    .Rin(Rin),
    .Lit(Lit),
    .ACC_X(ACC_X),
    .ACC_Y(ACC_Y),
    .ACC_Z(ACC_Z)
);

bpnn_output_V #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
output_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_V_address0),
    .ce0(output_V_ce0),
    .we0(output_V_we0),
    .d0(output_V_d0),
    .q0(output_V_q0)
);

bpnn_hid1_trans_djbC #(
    .DataWidth( 20 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
hid1_trans_din_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hid1_trans_din_V_address0),
    .ce0(hid1_trans_din_V_ce0),
    .we0(hid1_trans_din_V_we0),
    .d0(20'd0),
    .q0(hid1_trans_din_V_q0),
    .address1(hid1_trans_din_V_address1),
    .ce1(hid1_trans_din_V_ce1),
    .we1(hid1_trans_din_V_we1),
    .d1(hid1_trans_din_V_d1)
);

bpnn_out_trans_dikbM #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
out_trans_din_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_trans_din_V_address0),
    .ce0(out_trans_din_V_ce0),
    .we0(out_trans_din_V_we0),
    .d0(20'd0),
    .q0(out_trans_din_V_q0),
    .address1(out_trans_din_V_address1),
    .ce1(out_trans_din_V_ce1),
    .we1(out_trans_din_V_we1),
    .d1(out_trans_din_V_d1)
);

bpnn_hid1_out_V #(
    .DataWidth( 20 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
hid1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hid1_out_V_address0),
    .ce0(hid1_out_V_ce0),
    .we0(hid1_out_V_we0),
    .d0(hid1_out_V_d0),
    .q0(hid1_out_V_q0),
    .address1(hid1_out_V_address1),
    .ce1(hid1_out_V_ce1),
    .we1(hid1_out_V_we1),
    .d1(20'd0),
    .q1(hid1_out_V_q1)
);

sigmoid_f grp_sigmoid_f_fu_1265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sigmoid_f_fu_1265_ap_start),
    .ap_done(grp_sigmoid_f_fu_1265_ap_done),
    .ap_idle(grp_sigmoid_f_fu_1265_ap_idle),
    .ap_ready(grp_sigmoid_f_fu_1265_ap_ready),
    .sigm_din_V(grp_sigmoid_f_fu_1265_sigm_din_V),
    .ap_return(grp_sigmoid_f_fu_1265_ap_return)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U14(
    .din0(ACC_X_read_reg_4525),
    .dout(d_assign_5_fu_1279_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U15(
    .din0(ACC_Y_read_reg_4520),
    .dout(d_assign_6_fu_1282_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U16(
    .din0(ACC_Z_read_reg_4515),
    .dout(d_assign_7_fu_1285_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U17(
    .din0(Ind_read_reg_4545),
    .dout(d_assign_1_fu_1288_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U18(
    .din0(Lit_read_reg_4530),
    .dout(d_assign_4_fu_1291_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U19(
    .din0(Mid_read_reg_4540),
    .dout(d_assign_2_fu_1294_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U20(
    .din0(Rin_read_reg_4535),
    .dout(d_assign_3_fu_1297_p1)
);

bpnn_fpext_32ns_6lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
bpnn_fpext_32ns_6lbW_U21(
    .din0(Thu_read_reg_4550),
    .dout(d_assign_fu_1300_p1)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U22(
    .din0(p_Val2_s_fu_4251_p0),
    .din1(iw_V_0_load_reg_5083),
    .dout(p_Val2_s_fu_4251_p2)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U23(
    .din0(p_Val2_43_1_fu_4256_p0),
    .din1(iw_V_1_load_reg_5088),
    .dout(p_Val2_43_1_fu_4256_p2)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U24(
    .din0(p_Val2_43_2_fu_4261_p0),
    .din1(iw_V_2_load_reg_5124),
    .dout(p_Val2_43_2_fu_4261_p2)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U25(
    .din0(p_Val2_43_3_fu_4266_p0),
    .din1(iw_V_3_load_reg_5129),
    .dout(p_Val2_43_3_fu_4266_p2)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U26(
    .din0(p_Val2_43_4_fu_4271_p0),
    .din1(iw_V_4_load_reg_5134),
    .dout(p_Val2_43_4_fu_4271_p2)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U27(
    .din0(p_Val2_43_5_fu_4276_p0),
    .din1(iw_V_5_load_reg_5169),
    .dout(p_Val2_43_5_fu_4276_p2)
);

bpnn_mul_mul_20s_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 37 ))
bpnn_mul_mul_20s_mb6_U28(
    .din0(p_Val2_43_6_fu_4281_p0),
    .din1(iw_V_6_load_reg_5174),
    .dout(p_Val2_43_6_fu_4281_p2)
);

bpnn_mac_muladd_2ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
bpnn_mac_muladd_2ncg_U29(
    .din0(grp_fu_4286_p0),
    .din1(iw_V_7_load_reg_5199),
    .din2(grp_fu_4286_p2),
    .dout(grp_fu_4286_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U30(
    .din0(lw_V_0_load_reg_5459),
    .din1(grp_fu_4294_p1),
    .din2(grp_fu_4294_p2),
    .dout(grp_fu_4294_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U31(
    .din0(lw_V_1_load_reg_5464),
    .din1(grp_fu_4302_p1),
    .din2(grp_fu_4302_p2),
    .dout(grp_fu_4302_p3)
);

bpnn_mac_muladd_1qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1qcK_U32(
    .din0(lw_V_2_load_reg_5479),
    .din1(grp_fu_4310_p1),
    .din2(grp_fu_4310_p2),
    .dout(grp_fu_4310_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U33(
    .din0(lw_V_3_load_reg_5489),
    .din1(grp_fu_4318_p1),
    .din2(grp_fu_4318_p2),
    .dout(grp_fu_4318_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U34(
    .din0(lw_V_4_load_reg_5504),
    .din1(grp_fu_4326_p1),
    .din2(grp_fu_4326_p2),
    .dout(grp_fu_4326_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U35(
    .din0(lw_V_5_load_reg_5514),
    .din1(grp_fu_4334_p1),
    .din2(grp_fu_4334_p2),
    .dout(grp_fu_4334_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U36(
    .din0(lw_V_6_load_reg_5529),
    .din1(grp_fu_4342_p1),
    .din2(grp_fu_4342_p2),
    .dout(grp_fu_4342_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U37(
    .din0(lw_V_7_load_reg_5539),
    .din1(grp_fu_4350_p1),
    .din2(grp_fu_4350_p2),
    .dout(grp_fu_4350_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U38(
    .din0(lw_V_8_load_reg_5554),
    .din1(grp_fu_4358_p1),
    .din2(grp_fu_4358_p2),
    .dout(grp_fu_4358_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U39(
    .din0(lw_V_9_load_reg_5564),
    .din1(grp_fu_4366_p1),
    .din2(grp_fu_4366_p2),
    .dout(grp_fu_4366_p3)
);

bpnn_mac_muladd_1qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1qcK_U40(
    .din0(lw_V_10_load_reg_5579),
    .din1(grp_fu_4374_p1),
    .din2(grp_fu_4374_p2),
    .dout(grp_fu_4374_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U41(
    .din0(lw_V_11_load_reg_5589),
    .din1(grp_fu_4382_p1),
    .din2(grp_fu_4382_p2),
    .dout(grp_fu_4382_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U42(
    .din0(lw_V_12_load_reg_5604),
    .din1(grp_fu_4390_p1),
    .din2(grp_fu_4390_p2),
    .dout(grp_fu_4390_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U43(
    .din0(lw_V_13_load_reg_5614),
    .din1(grp_fu_4398_p1),
    .din2(grp_fu_4398_p2),
    .dout(grp_fu_4398_p3)
);

bpnn_mac_muladd_1qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1qcK_U44(
    .din0(lw_V_14_load_reg_5629),
    .din1(grp_fu_4406_p1),
    .din2(grp_fu_4406_p2),
    .dout(grp_fu_4406_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U45(
    .din0(lw_V_15_load_reg_5639),
    .din1(grp_fu_4414_p1),
    .din2(grp_fu_4414_p2),
    .dout(grp_fu_4414_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U46(
    .din0(lw_V_16_load_reg_5654),
    .din1(grp_fu_4422_p1),
    .din2(grp_fu_4422_p2),
    .dout(grp_fu_4422_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U47(
    .din0(lw_V_17_load_reg_5664),
    .din1(grp_fu_4430_p1),
    .din2(grp_fu_4430_p2),
    .dout(grp_fu_4430_p3)
);

bpnn_mac_muladd_1ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1ocq_U48(
    .din0(lw_V_18_load_reg_5674),
    .din1(grp_fu_4438_p1),
    .din2(grp_fu_4438_p2),
    .dout(grp_fu_4438_p3)
);

bpnn_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 39 ),
    .dout_WIDTH( 39 ))
bpnn_mac_muladd_1pcA_U49(
    .din0(lw_V_19_load_reg_5689),
    .din1(grp_fu_4446_p1),
    .din2(grp_fu_4446_p2),
    .dout(grp_fu_4446_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state11) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state11)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state11);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state37) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state37)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state37);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp1_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sigmoid_f_fu_1265_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond1_reg_5051_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            grp_sigmoid_f_fu_1265_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_f_fu_1265_ap_ready == 1'b1)) begin
            grp_sigmoid_f_fu_1265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i1_reg_1218 <= 4'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_fu_3723_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i1_reg_1218 <= i_2_fu_3729_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i_i_reg_1241 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        i_i_reg_1241 <= i_3_reg_5707;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_fu_3415_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1207 <= i_1_fu_3421_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_reg_1207 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        index_reg_1253 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        index_reg_1253 <= index_2_i_index_i_fu_4243_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        p_0_i_reg_1229 <= 20'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        p_0_i_reg_1229 <= max_V_i_0_i_fu_4235_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ACC_X_read_reg_4525 <= ACC_X;
        ACC_Y_read_reg_4520 <= ACC_Y;
        ACC_Z_read_reg_4515 <= ACC_Z;
        Ind_read_reg_4545 <= Ind;
        Lit_read_reg_4530 <= Lit;
        Mid_read_reg_4540 <= Mid;
        Rin_read_reg_4535 <= Rin;
        Thu_read_reg_4550 <= Thu;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        OP1_V_1_cast_reg_5016 <= OP1_V_1_cast_fu_3387_p1;
        OP1_V_2_cast_reg_5021 <= OP1_V_2_cast_fu_3391_p1;
        OP1_V_3_cast_reg_5026 <= OP1_V_3_cast_fu_3395_p1;
        OP1_V_4_cast_reg_5031 <= OP1_V_4_cast_fu_3399_p1;
        OP1_V_5_cast_reg_5036 <= OP1_V_5_cast_fu_3403_p1;
        OP1_V_7_cast_reg_5046 <= OP1_V_7_cast_fu_3411_p1;
        OP1_V_cast_15_reg_5041 <= OP1_V_cast_15_fu_3407_p1;
        OP1_V_cast_reg_5011 <= OP1_V_cast_fu_3383_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        OP1_V_6_10_cast_cast_reg_5364 <= OP1_V_6_10_cast_cast_fu_3694_p1;
        OP1_V_6_11_cast_cast_reg_5369 <= OP1_V_6_11_cast_cast_fu_3697_p1;
        OP1_V_6_12_cast_cast_reg_5374 <= OP1_V_6_12_cast_cast_fu_3700_p1;
        OP1_V_6_13_cast_cast_reg_5379 <= OP1_V_6_13_cast_cast_fu_3703_p1;
        OP1_V_6_14_cast_cast_reg_5384 <= OP1_V_6_14_cast_cast_fu_3706_p1;
        OP1_V_6_15_cast_cast_reg_5389 <= OP1_V_6_15_cast_cast_fu_3709_p1;
        OP1_V_6_16_cast_cast_reg_5394 <= OP1_V_6_16_cast_cast_fu_3712_p1;
        OP1_V_6_17_cast_cast_reg_5399 <= OP1_V_6_17_cast_cast_fu_3715_p1;
        OP1_V_6_18_cast_cast_reg_5404 <= OP1_V_6_18_cast_cast_fu_3719_p1;
        OP1_V_6_1_cast_cast_reg_5314 <= OP1_V_6_1_cast_cast_fu_3664_p1;
        OP1_V_6_2_cast_cast_reg_5319 <= OP1_V_6_2_cast_cast_fu_3667_p1;
        OP1_V_6_3_cast_cast_reg_5324 <= OP1_V_6_3_cast_cast_fu_3670_p1;
        OP1_V_6_4_cast_cast_reg_5329 <= OP1_V_6_4_cast_cast_fu_3673_p1;
        OP1_V_6_5_cast_cast_reg_5334 <= OP1_V_6_5_cast_cast_fu_3676_p1;
        OP1_V_6_6_cast_cast_reg_5339 <= OP1_V_6_6_cast_cast_fu_3679_p1;
        OP1_V_6_7_cast_cast_reg_5344 <= OP1_V_6_7_cast_cast_fu_3682_p1;
        OP1_V_6_8_cast_cast_reg_5349 <= OP1_V_6_8_cast_cast_fu_3685_p1;
        OP1_V_6_9_cast_cast_reg_5354 <= OP1_V_6_9_cast_cast_fu_3688_p1;
        OP1_V_6_cast_cast_16_reg_5359 <= OP1_V_6_cast_cast_16_fu_3691_p1;
        OP1_V_6_cast_cast_reg_5309 <= OP1_V_6_cast_cast_fu_3661_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_4202_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        ap_return <= index_reg_1253;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond1_reg_5051 <= exitcond1_fu_3415_p2;
        exitcond1_reg_5051_pp0_iter1_reg <= exitcond1_reg_5051;
        tmp_130_reg_5060_pp0_iter1_reg[4 : 0] <= tmp_130_reg_5060[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond1_reg_5051_pp0_iter10_reg <= exitcond1_reg_5051_pp0_iter9_reg;
        exitcond1_reg_5051_pp0_iter11_reg <= exitcond1_reg_5051_pp0_iter10_reg;
        exitcond1_reg_5051_pp0_iter12_reg <= exitcond1_reg_5051_pp0_iter11_reg;
        exitcond1_reg_5051_pp0_iter13_reg <= exitcond1_reg_5051_pp0_iter12_reg;
        exitcond1_reg_5051_pp0_iter2_reg <= exitcond1_reg_5051_pp0_iter1_reg;
        exitcond1_reg_5051_pp0_iter3_reg <= exitcond1_reg_5051_pp0_iter2_reg;
        exitcond1_reg_5051_pp0_iter4_reg <= exitcond1_reg_5051_pp0_iter3_reg;
        exitcond1_reg_5051_pp0_iter5_reg <= exitcond1_reg_5051_pp0_iter4_reg;
        exitcond1_reg_5051_pp0_iter6_reg <= exitcond1_reg_5051_pp0_iter5_reg;
        exitcond1_reg_5051_pp0_iter7_reg <= exitcond1_reg_5051_pp0_iter6_reg;
        exitcond1_reg_5051_pp0_iter8_reg <= exitcond1_reg_5051_pp0_iter7_reg;
        exitcond1_reg_5051_pp0_iter9_reg <= exitcond1_reg_5051_pp0_iter8_reg;
        hid1_trans_din_V_add_20_reg_5108_pp0_iter3_reg <= hid1_trans_din_V_add_20_reg_5108;
        hid1_trans_din_V_add_20_reg_5108_pp0_iter4_reg <= hid1_trans_din_V_add_20_reg_5108_pp0_iter3_reg;
        hid1_trans_din_V_add_20_reg_5108_pp0_iter5_reg <= hid1_trans_din_V_add_20_reg_5108_pp0_iter4_reg;
        tmp_130_reg_5060_pp0_iter10_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter9_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter11_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter10_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter12_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter11_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter13_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter12_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter2_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter1_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter3_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter2_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter4_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter3_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter5_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter4_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter6_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter5_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter7_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter6_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter8_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter7_reg[4 : 0];
        tmp_130_reg_5060_pp0_iter9_reg[4 : 0] <= tmp_130_reg_5060_pp0_iter8_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond2_reg_5409 <= exitcond2_fu_3723_p2;
        exitcond2_reg_5409_pp1_iter1_reg <= exitcond2_reg_5409;
        tmp_143_reg_5418_pp1_iter1_reg[3 : 0] <= tmp_143_reg_5418[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        exitcond2_reg_5409_pp1_iter10_reg <= exitcond2_reg_5409_pp1_iter9_reg;
        exitcond2_reg_5409_pp1_iter11_reg <= exitcond2_reg_5409_pp1_iter10_reg;
        exitcond2_reg_5409_pp1_iter2_reg <= exitcond2_reg_5409_pp1_iter1_reg;
        exitcond2_reg_5409_pp1_iter3_reg <= exitcond2_reg_5409_pp1_iter2_reg;
        exitcond2_reg_5409_pp1_iter4_reg <= exitcond2_reg_5409_pp1_iter3_reg;
        exitcond2_reg_5409_pp1_iter5_reg <= exitcond2_reg_5409_pp1_iter4_reg;
        exitcond2_reg_5409_pp1_iter6_reg <= exitcond2_reg_5409_pp1_iter5_reg;
        exitcond2_reg_5409_pp1_iter7_reg <= exitcond2_reg_5409_pp1_iter6_reg;
        exitcond2_reg_5409_pp1_iter8_reg <= exitcond2_reg_5409_pp1_iter7_reg;
        exitcond2_reg_5409_pp1_iter9_reg <= exitcond2_reg_5409_pp1_iter8_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter10_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter9_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter11_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter10_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter2_reg <= out_trans_din_V_addr_14_reg_5453;
        out_trans_din_V_addr_14_reg_5453_pp1_iter3_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter2_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter4_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter3_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter5_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter4_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter6_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter5_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter7_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter6_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter8_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter7_reg;
        out_trans_din_V_addr_14_reg_5453_pp1_iter9_reg <= out_trans_din_V_addr_14_reg_5453_pp1_iter8_reg;
        tmp_143_reg_5418_pp1_iter10_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter9_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter11_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter10_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter2_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter1_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter3_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter2_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter4_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter3_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter5_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter4_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter6_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter5_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter7_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter6_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter8_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter7_reg[3 : 0];
        tmp_143_reg_5418_pp1_iter9_reg[3 : 0] <= tmp_143_reg_5418_pp1_iter8_reg[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        exp_tmp_V_1_reg_4593 <= {{ireg_V_1_fu_1339_p1[62:52]}};
        exp_tmp_V_2_reg_4615 <= {{ireg_V_2_fu_1375_p1[62:52]}};
        exp_tmp_V_3_reg_4637 <= {{ireg_V_3_fu_1411_p1[62:52]}};
        exp_tmp_V_4_reg_4659 <= {{ireg_V_4_fu_1447_p1[62:52]}};
        exp_tmp_V_5_reg_4681 <= {{ireg_V_5_fu_1483_p1[62:52]}};
        exp_tmp_V_6_reg_4703 <= {{ireg_V_6_fu_1519_p1[62:52]}};
        exp_tmp_V_7_reg_4725 <= {{ireg_V_7_fu_1555_p1[62:52]}};
        exp_tmp_V_reg_4571 <= {{ireg_V_fu_1303_p1[62:52]}};
        isneg_1_reg_4587 <= ireg_V_1_fu_1339_p1[32'd63];
        isneg_2_reg_4609 <= ireg_V_2_fu_1375_p1[32'd63];
        isneg_3_reg_4631 <= ireg_V_3_fu_1411_p1[32'd63];
        isneg_4_reg_4653 <= ireg_V_4_fu_1447_p1[32'd63];
        isneg_5_reg_4675 <= ireg_V_5_fu_1483_p1[32'd63];
        isneg_6_reg_4697 <= ireg_V_6_fu_1519_p1[32'd63];
        isneg_7_reg_4719 <= ireg_V_7_fu_1555_p1[32'd63];
        isneg_reg_4565 <= ireg_V_fu_1303_p1[32'd63];
        tmp_101_reg_4713 <= tmp_101_fu_1549_p2;
        tmp_116_reg_4735 <= tmp_116_fu_1585_p2;
        tmp_119_reg_4642 <= tmp_119_fu_1437_p1;
        tmp_178_reg_4664 <= tmp_178_fu_1473_p1;
        tmp_184_reg_4686 <= tmp_184_fu_1509_p1;
        tmp_190_reg_4708 <= tmp_190_fu_1545_p1;
        tmp_196_reg_4730 <= tmp_196_fu_1581_p1;
        tmp_23_reg_4576 <= tmp_23_fu_1329_p1;
        tmp_24_reg_4603 <= tmp_24_fu_1369_p2;
        tmp_40_reg_4625 <= tmp_40_fu_1405_p2;
        tmp_54_reg_4647 <= tmp_54_fu_1441_p2;
        tmp_55_reg_4598 <= tmp_55_fu_1365_p1;
        tmp_70_reg_4669 <= tmp_70_fu_1477_p2;
        tmp_85_reg_4691 <= tmp_85_fu_1513_p2;
        tmp_87_reg_4620 <= tmp_87_fu_1401_p1;
        tmp_9_reg_4581 <= tmp_9_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        hid1_out_V_load_10_reg_5269 <= hid1_out_V_q1;
        hid1_out_V_load_11_reg_5274 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hid1_out_V_load_12_reg_5279 <= hid1_out_V_q1;
        hid1_out_V_load_13_reg_5284 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        hid1_out_V_load_14_reg_5289 <= hid1_out_V_q1;
        hid1_out_V_load_15_reg_5294 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        hid1_out_V_load_16_reg_5299 <= hid1_out_V_q1;
        hid1_out_V_load_17_reg_5304 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hid1_out_V_load_1_reg_5224 <= hid1_out_V_q0;
        hid1_out_V_load_reg_5219 <= hid1_out_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        hid1_out_V_load_2_reg_5229 <= hid1_out_V_q1;
        hid1_out_V_load_3_reg_5234 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        hid1_out_V_load_4_reg_5239 <= hid1_out_V_q1;
        hid1_out_V_load_5_reg_5244 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        hid1_out_V_load_6_reg_5249 <= hid1_out_V_q1;
        hid1_out_V_load_7_reg_5254 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        hid1_out_V_load_8_reg_5259 <= hid1_out_V_q1;
        hid1_out_V_load_9_reg_5264 <= hid1_out_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_5051_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hid1_trans_din_V_add_20_reg_5108 <= tmp_130_reg_5060_pp0_iter1_reg;
        iw_V_2_load_reg_5124 <= iw_V_2_q0;
        iw_V_3_load_reg_5129 <= iw_V_3_q0;
        iw_V_4_load_reg_5134 <= iw_V_4_q0;
        p_Val2_43_1_reg_5119 <= p_Val2_43_1_fu_4256_p2;
        p_Val2_s_reg_5114 <= p_Val2_s_fu_4251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        i_3_reg_5707 <= i_3_fu_4208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_reg_5051 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iw_V_0_load_reg_5083 <= iw_V_0_q0;
        iw_V_1_load_reg_5088 <= iw_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_5051_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iw_V_5_load_reg_5169 <= iw_V_5_q0;
        iw_V_6_load_reg_5174 <= iw_V_6_q0;
        p_Val2_43_2_reg_5149 <= p_Val2_43_2_fu_4261_p2;
        p_Val2_43_3_reg_5159 <= p_Val2_43_3_fu_4266_p2;
        p_Val2_43_4_reg_5164 <= p_Val2_43_4_fu_4271_p2;
        tmp_134_reg_5154 <= {{p_Val2_44_1_fu_3470_p2[36:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_5051_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iw_V_7_load_reg_5199 <= iw_V_7_q0;
        p_Val2_43_5_reg_5184 <= p_Val2_43_5_fu_4276_p2;
        p_Val2_43_6_reg_5194 <= p_Val2_43_6_fu_4281_p2;
        tmp_138_reg_5189 <= {{p_Val2_44_4_fu_3547_p2[36:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lw_V_0_load_reg_5459 <= lw_V_0_q0;
        lw_V_1_load_reg_5464 <= lw_V_1_q0;
        out_trans_din_V_addr_14_reg_5453 <= tmp_143_reg_5418;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter5_reg == 1'd0))) begin
        lw_V_10_load_reg_5579 <= lw_V_10_q0;
        lw_V_11_load_reg_5589 <= lw_V_11_q0;
        tmp_159_reg_5584 <= {{grp_fu_4366_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter6_reg == 1'd0))) begin
        lw_V_12_load_reg_5604 <= lw_V_12_q0;
        lw_V_13_load_reg_5614 <= lw_V_13_q0;
        tmp_161_reg_5609 <= {{grp_fu_4382_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter7_reg == 1'd0))) begin
        lw_V_14_load_reg_5629 <= lw_V_14_q0;
        lw_V_15_load_reg_5639 <= lw_V_15_q0;
        tmp_163_reg_5634 <= {{grp_fu_4398_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter8_reg == 1'd0))) begin
        lw_V_16_load_reg_5654 <= lw_V_16_q0;
        lw_V_17_load_reg_5664 <= lw_V_17_q0;
        tmp_165_reg_5659 <= {{grp_fu_4414_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter9_reg == 1'd0))) begin
        lw_V_18_load_reg_5674 <= lw_V_18_q0;
        tmp_167_reg_5679 <= {{grp_fu_4430_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter10_reg == 1'd0))) begin
        lw_V_19_load_reg_5689 <= lw_V_19_q0;
        tmp_168_reg_5694 <= {{grp_fu_4438_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter1_reg == 1'd0))) begin
        lw_V_2_load_reg_5479 <= lw_V_2_q0;
        lw_V_3_load_reg_5489 <= lw_V_3_q0;
        tmp_149_reg_5484 <= {{grp_fu_4302_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter2_reg == 1'd0))) begin
        lw_V_4_load_reg_5504 <= lw_V_4_q0;
        lw_V_5_load_reg_5514 <= lw_V_5_q0;
        tmp_153_reg_5509 <= {{grp_fu_4318_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter3_reg == 1'd0))) begin
        lw_V_6_load_reg_5529 <= lw_V_6_q0;
        lw_V_7_load_reg_5539 <= lw_V_7_q0;
        tmp_155_reg_5534 <= {{grp_fu_4334_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter4_reg == 1'd0))) begin
        lw_V_8_load_reg_5554 <= lw_V_8_q0;
        lw_V_9_load_reg_5564 <= lw_V_9_q0;
        tmp_157_reg_5559 <= {{grp_fu_4350_p3[38:19]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        man_V_11_reg_4841 <= man_V_11_fu_1818_p3;
        man_V_14_reg_4871 <= man_V_14_fu_1887_p3;
        man_V_17_reg_4901 <= man_V_17_fu_1956_p3;
        man_V_20_reg_4931 <= man_V_20_fu_2025_p3;
        man_V_23_reg_4961 <= man_V_23_fu_2094_p3;
        man_V_2_reg_4751 <= man_V_2_fu_1611_p3;
        man_V_5_reg_4781 <= man_V_5_fu_1680_p3;
        man_V_8_reg_4811 <= man_V_8_fu_1749_p3;
        sh_amt_1_reg_4792 <= sh_amt_1_fu_1711_p3;
        sh_amt_2_reg_4822 <= sh_amt_2_fu_1780_p3;
        sh_amt_3_reg_4852 <= sh_amt_3_fu_1849_p3;
        sh_amt_4_reg_4882 <= sh_amt_4_fu_1918_p3;
        sh_amt_5_reg_4912 <= sh_amt_5_fu_1987_p3;
        sh_amt_6_reg_4942 <= sh_amt_6_fu_2056_p3;
        sh_amt_7_reg_4972 <= sh_amt_7_fu_2125_p3;
        sh_amt_reg_4762 <= sh_amt_fu_1642_p3;
        tmp_102_reg_4936 <= tmp_102_fu_2038_p2;
        tmp_106_reg_4949 <= tmp_106_fu_2064_p2;
        tmp_10_reg_4756 <= tmp_10_fu_1624_p2;
        tmp_117_reg_4966 <= tmp_117_fu_2107_p2;
        tmp_121_reg_4979 <= tmp_121_fu_2133_p2;
        tmp_126_reg_4865 <= tmp_126_fu_1863_p1;
        tmp_13_reg_4769 <= tmp_13_fu_1650_p2;
        tmp_179_reg_4895 <= tmp_179_fu_1932_p1;
        tmp_185_reg_4925 <= tmp_185_fu_2001_p1;
        tmp_191_reg_4955 <= tmp_191_fu_2070_p1;
        tmp_197_reg_4985 <= tmp_197_fu_2139_p1;
        tmp_25_reg_4786 <= tmp_25_fu_1693_p2;
        tmp_28_reg_4799 <= tmp_28_fu_1719_p2;
        tmp_30_reg_4775 <= tmp_30_fu_1656_p1;
        tmp_41_reg_4816 <= tmp_41_fu_1762_p2;
        tmp_44_reg_4829 <= tmp_44_fu_1788_p2;
        tmp_56_reg_4846 <= tmp_56_fu_1831_p2;
        tmp_59_reg_4859 <= tmp_59_fu_1857_p2;
        tmp_62_reg_4805 <= tmp_62_fu_1725_p1;
        tmp_72_reg_4876 <= tmp_72_fu_1900_p2;
        tmp_75_reg_4889 <= tmp_75_fu_1926_p2;
        tmp_86_reg_4906 <= tmp_86_fu_1969_p2;
        tmp_90_reg_4919 <= tmp_90_fu_1995_p2;
        tmp_94_reg_4835 <= tmp_94_fu_1794_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_5051_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_15_reg_5214 <= hid1_b_V_q0;
        tmp_145_reg_5209 <= {{grp_fu_4286_p3[36:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_fu_3415_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_130_reg_5060[4 : 0] <= tmp_130_fu_3427_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_fu_3723_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_143_reg_5418[3 : 0] <= tmp_143_fu_3735_p1[3 : 0];
    end
end

always @ (*) begin
    if ((exitcond1_fu_3415_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3723_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state37 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state37 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hid1_b_V_ce0 = 1'b1;
    end else begin
        hid1_b_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        hid1_out_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        hid1_out_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        hid1_out_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        hid1_out_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        hid1_out_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        hid1_out_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        hid1_out_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        hid1_out_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hid1_out_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        hid1_out_V_address0 = 64'd1;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hid1_out_V_address0 = tmp_130_reg_5060_pp0_iter13_reg;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        hid1_out_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hid1_out_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hid1_out_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hid1_out_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hid1_out_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hid1_out_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hid1_out_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        hid1_out_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hid1_out_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        hid1_out_V_address0 = 64'd0;
    end else begin
        hid1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        hid1_out_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        hid1_out_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        hid1_out_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        hid1_out_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        hid1_out_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        hid1_out_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        hid1_out_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        hid1_out_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hid1_out_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        hid1_out_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        hid1_out_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hid1_out_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hid1_out_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hid1_out_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hid1_out_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hid1_out_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hid1_out_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        hid1_out_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hid1_out_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        hid1_out_V_address1 = 64'd1;
    end else begin
        hid1_out_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state26) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_out_V_ce0 = 1'b1;
    end else begin
        hid1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state26) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_out_V_ce1 = 1'b1;
    end else begin
        hid1_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hid1_out_V_d0 = grp_sigmoid_f_fu_1265_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        hid1_out_V_d0 = 20'd0;
    end else begin
        hid1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((exitcond1_reg_5051_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_out_V_we0 = 1'b1;
    end else begin
        hid1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_out_V_we1 = 1'b1;
    end else begin
        hid1_out_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hid1_trans_din_V_address0 = tmp_130_reg_5060_pp0_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        hid1_trans_din_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hid1_trans_din_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hid1_trans_din_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hid1_trans_din_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hid1_trans_din_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hid1_trans_din_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hid1_trans_din_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        hid1_trans_din_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hid1_trans_din_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        hid1_trans_din_V_address0 = 64'd0;
    end else begin
        hid1_trans_din_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hid1_trans_din_V_address1 = hid1_trans_din_V_add_20_reg_5108_pp0_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        hid1_trans_din_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hid1_trans_din_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hid1_trans_din_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hid1_trans_din_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hid1_trans_din_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hid1_trans_din_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hid1_trans_din_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        hid1_trans_din_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hid1_trans_din_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        hid1_trans_din_V_address1 = 64'd1;
    end else begin
        hid1_trans_din_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_trans_din_V_ce0 = 1'b1;
    end else begin
        hid1_trans_din_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_trans_din_V_ce1 = 1'b1;
    end else begin
        hid1_trans_din_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hid1_trans_din_V_d1 = {{p_Val2_3_fu_3643_p2[21:2]}};
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        hid1_trans_din_V_d1 = 20'd0;
    end else begin
        hid1_trans_din_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_trans_din_V_we0 = 1'b1;
    end else begin
        hid1_trans_din_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((exitcond1_reg_5051_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hid1_trans_din_V_we1 = 1'b1;
    end else begin
        hid1_trans_din_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iw_V_0_ce0 = 1'b1;
    end else begin
        iw_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iw_V_1_ce0 = 1'b1;
    end else begin
        iw_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        iw_V_2_ce0 = 1'b1;
    end else begin
        iw_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        iw_V_3_ce0 = 1'b1;
    end else begin
        iw_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        iw_V_4_ce0 = 1'b1;
    end else begin
        iw_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iw_V_5_ce0 = 1'b1;
    end else begin
        iw_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iw_V_6_ce0 = 1'b1;
    end else begin
        iw_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        iw_V_7_ce0 = 1'b1;
    end else begin
        iw_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lw_V_0_ce0 = 1'b1;
    end else begin
        lw_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        lw_V_10_ce0 = 1'b1;
    end else begin
        lw_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        lw_V_11_ce0 = 1'b1;
    end else begin
        lw_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        lw_V_12_ce0 = 1'b1;
    end else begin
        lw_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        lw_V_13_ce0 = 1'b1;
    end else begin
        lw_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        lw_V_14_ce0 = 1'b1;
    end else begin
        lw_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        lw_V_15_ce0 = 1'b1;
    end else begin
        lw_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        lw_V_16_ce0 = 1'b1;
    end else begin
        lw_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        lw_V_17_ce0 = 1'b1;
    end else begin
        lw_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        lw_V_18_ce0 = 1'b1;
    end else begin
        lw_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        lw_V_19_ce0 = 1'b1;
    end else begin
        lw_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        lw_V_1_ce0 = 1'b1;
    end else begin
        lw_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        lw_V_2_ce0 = 1'b1;
    end else begin
        lw_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        lw_V_3_ce0 = 1'b1;
    end else begin
        lw_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        lw_V_4_ce0 = 1'b1;
    end else begin
        lw_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        lw_V_5_ce0 = 1'b1;
    end else begin
        lw_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        lw_V_6_ce0 = 1'b1;
    end else begin
        lw_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        lw_V_7_ce0 = 1'b1;
    end else begin
        lw_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        lw_V_8_ce0 = 1'b1;
    end else begin
        lw_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        lw_V_9_ce0 = 1'b1;
    end else begin
        lw_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        out_trans_din_V_address0 = tmp_143_reg_5418;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_trans_din_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_trans_din_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_trans_din_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_trans_din_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_trans_din_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_trans_din_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_trans_din_V_address0 = 64'd0;
    end else begin
        out_trans_din_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        out_trans_din_V_address1 = out_trans_din_V_addr_14_reg_5453_pp1_iter11_reg;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_trans_din_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_trans_din_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_trans_din_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_trans_din_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_trans_din_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_trans_din_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_trans_din_V_address1 = 64'd1;
    end else begin
        out_trans_din_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        out_trans_din_V_ce0 = 1'b1;
    end else begin
        out_trans_din_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1)))) begin
        out_trans_din_V_ce1 = 1'b1;
    end else begin
        out_trans_din_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        out_trans_din_V_d1 = {{p_Val2_7_fu_4160_p2[21:2]}};
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        out_trans_din_V_d1 = 20'd0;
    end else begin
        out_trans_din_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        out_trans_din_V_we0 = 1'b1;
    end else begin
        out_trans_din_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter11_reg == 1'd0) & (ap_enable_reg_pp1_iter12 == 1'b1)))) begin
        out_trans_din_V_we1 = 1'b1;
    end else begin
        out_trans_din_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        output_V_address0 = tmp_i_fu_4214_p1;
    end else if (((ap_enable_reg_pp1_iter12 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        output_V_address0 = tmp_143_reg_5418_pp1_iter11_reg;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1)))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond2_reg_5409_pp1_iter11_reg == 1'd0) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        output_b_V_ce0 = 1'b1;
    end else begin
        output_b_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond1_fu_3415_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter14 == 1'b1) & (ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((exitcond1_fu_3415_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((exitcond2_fu_3723_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter12 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((exitcond2_fu_3723_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter12 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((exitcond_i_fu_4202_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1687_p2 = (12'd1075 - tmp_22_fu_1660_p1);

assign F2_2_fu_1756_p2 = (12'd1075 - tmp_38_fu_1729_p1);

assign F2_3_fu_1825_p2 = (12'd1075 - tmp_53_fu_1798_p1);

assign F2_4_fu_1894_p2 = (12'd1075 - tmp_69_fu_1867_p1);

assign F2_5_fu_1963_p2 = (12'd1075 - tmp_84_fu_1936_p1);

assign F2_6_fu_2032_p2 = (12'd1075 - tmp_100_fu_2005_p1);

assign F2_7_fu_2101_p2 = (12'd1075 - tmp_115_fu_2074_p1);

assign F2_fu_1618_p2 = (12'd1075 - tmp_s_fu_1591_p1);

assign OP1_V_1_cast_fu_3387_p1 = $signed(input_1_V_fu_2445_p3);

assign OP1_V_2_cast_fu_3391_p1 = $signed(input_2_V_fu_2600_p3);

assign OP1_V_3_cast_fu_3395_p1 = $signed(input_3_V_fu_2755_p3);

assign OP1_V_4_cast_fu_3399_p1 = $signed(input_4_V_fu_2910_p3);

assign OP1_V_5_cast_fu_3403_p1 = $signed(input_5_V_fu_3065_p3);

assign OP1_V_6_10_cast_cast_fu_3694_p1 = $signed(hid1_out_V_load_11_reg_5274);

assign OP1_V_6_11_cast_cast_fu_3697_p1 = $signed(hid1_out_V_load_12_reg_5279);

assign OP1_V_6_12_cast_cast_fu_3700_p1 = $signed(hid1_out_V_load_13_reg_5284);

assign OP1_V_6_13_cast_cast_fu_3703_p1 = $signed(hid1_out_V_load_14_reg_5289);

assign OP1_V_6_14_cast_cast_fu_3706_p1 = $signed(hid1_out_V_load_15_reg_5294);

assign OP1_V_6_15_cast_cast_fu_3709_p1 = $signed(hid1_out_V_load_16_reg_5299);

assign OP1_V_6_16_cast_cast_fu_3712_p1 = $signed(hid1_out_V_load_17_reg_5304);

assign OP1_V_6_17_cast_cast_fu_3715_p1 = $signed(hid1_out_V_q1);

assign OP1_V_6_18_cast_cast_fu_3719_p1 = $signed(hid1_out_V_q0);

assign OP1_V_6_1_cast_cast_fu_3664_p1 = $signed(hid1_out_V_load_1_reg_5224);

assign OP1_V_6_2_cast_cast_fu_3667_p1 = $signed(hid1_out_V_load_2_reg_5229);

assign OP1_V_6_3_cast_cast_fu_3670_p1 = $signed(hid1_out_V_load_3_reg_5234);

assign OP1_V_6_4_cast_cast_fu_3673_p1 = $signed(hid1_out_V_load_4_reg_5239);

assign OP1_V_6_5_cast_cast_fu_3676_p1 = $signed(hid1_out_V_load_5_reg_5244);

assign OP1_V_6_6_cast_cast_fu_3679_p1 = $signed(hid1_out_V_load_6_reg_5249);

assign OP1_V_6_7_cast_cast_fu_3682_p1 = $signed(hid1_out_V_load_7_reg_5254);

assign OP1_V_6_8_cast_cast_fu_3685_p1 = $signed(hid1_out_V_load_8_reg_5259);

assign OP1_V_6_9_cast_cast_fu_3688_p1 = $signed(hid1_out_V_load_9_reg_5264);

assign OP1_V_6_cast_cast_16_fu_3691_p1 = $signed(hid1_out_V_load_10_reg_5269);

assign OP1_V_6_cast_cast_fu_3661_p1 = $signed(hid1_out_V_load_reg_5219);

assign OP1_V_7_cast_fu_3411_p1 = $signed(input_7_V_fu_3375_p3);

assign OP1_V_cast_15_fu_3407_p1 = $signed(input_6_V_fu_3220_p3);

assign OP1_V_cast_fu_3383_p1 = $signed(input_0_V_fu_2290_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_3415_p2 = ((i_reg_1207 == 5'd20) ? 1'b1 : 1'b0);

assign exitcond2_fu_3723_p2 = ((i1_reg_1218 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond_i_fu_4202_p2 = ((i_i_reg_1241 == 4'd14) ? 1'b1 : 1'b0);

assign grp_fu_4286_p0 = OP1_V_7_cast_reg_5046;

assign grp_fu_4286_p2 = {{tmp_141_fu_3606_p4}, {17'd0}};

assign grp_fu_4294_p1 = OP1_V_6_cast_cast_reg_5309;

assign grp_fu_4294_p2 = {{out_trans_din_V_q0}, {19'd0}};

assign grp_fu_4302_p1 = OP1_V_6_1_cast_cast_reg_5314;

assign grp_fu_4302_p2 = {{tmp_146_fu_3755_p4}, {19'd0}};

assign grp_fu_4310_p1 = OP1_V_6_2_cast_cast_reg_5319;

assign grp_fu_4310_p2 = {{tmp_149_reg_5484}, {19'd0}};

assign grp_fu_4318_p1 = OP1_V_6_3_cast_cast_reg_5324;

assign grp_fu_4318_p2 = {{tmp_152_fu_3794_p4}, {19'd0}};

assign grp_fu_4326_p1 = OP1_V_6_4_cast_cast_reg_5329;

assign grp_fu_4326_p2 = {{tmp_153_reg_5509}, {19'd0}};

assign grp_fu_4334_p1 = OP1_V_6_5_cast_cast_reg_5334;

assign grp_fu_4334_p2 = {{tmp_154_fu_3833_p4}, {19'd0}};

assign grp_fu_4342_p1 = OP1_V_6_6_cast_cast_reg_5339;

assign grp_fu_4342_p2 = {{tmp_155_reg_5534}, {19'd0}};

assign grp_fu_4350_p1 = OP1_V_6_7_cast_cast_reg_5344;

assign grp_fu_4350_p2 = {{tmp_156_fu_3872_p4}, {19'd0}};

assign grp_fu_4358_p1 = OP1_V_6_8_cast_cast_reg_5349;

assign grp_fu_4358_p2 = {{tmp_157_reg_5559}, {19'd0}};

assign grp_fu_4366_p1 = OP1_V_6_9_cast_cast_reg_5354;

assign grp_fu_4366_p2 = {{tmp_158_fu_3911_p4}, {19'd0}};

assign grp_fu_4374_p1 = OP1_V_6_cast_cast_16_reg_5359;

assign grp_fu_4374_p2 = {{tmp_159_reg_5584}, {19'd0}};

assign grp_fu_4382_p1 = OP1_V_6_10_cast_cast_reg_5364;

assign grp_fu_4382_p2 = {{tmp_160_fu_3950_p4}, {19'd0}};

assign grp_fu_4390_p1 = OP1_V_6_11_cast_cast_reg_5369;

assign grp_fu_4390_p2 = {{tmp_161_reg_5609}, {19'd0}};

assign grp_fu_4398_p1 = OP1_V_6_12_cast_cast_reg_5374;

assign grp_fu_4398_p2 = {{tmp_162_fu_3989_p4}, {19'd0}};

assign grp_fu_4406_p1 = OP1_V_6_13_cast_cast_reg_5379;

assign grp_fu_4406_p2 = {{tmp_163_reg_5634}, {19'd0}};

assign grp_fu_4414_p1 = OP1_V_6_14_cast_cast_reg_5384;

assign grp_fu_4414_p2 = {{tmp_164_fu_4028_p4}, {19'd0}};

assign grp_fu_4422_p1 = OP1_V_6_15_cast_cast_reg_5389;

assign grp_fu_4422_p2 = {{tmp_165_reg_5659}, {19'd0}};

assign grp_fu_4430_p1 = OP1_V_6_16_cast_cast_reg_5394;

assign grp_fu_4430_p2 = {{tmp_166_fu_4067_p4}, {19'd0}};

assign grp_fu_4438_p1 = OP1_V_6_17_cast_cast_reg_5399;

assign grp_fu_4438_p2 = {{tmp_167_reg_5679}, {19'd0}};

assign grp_fu_4446_p1 = OP1_V_6_18_cast_cast_reg_5404;

assign grp_fu_4446_p2 = {{tmp_168_reg_5694}, {19'd0}};

assign grp_sigmoid_f_fu_1265_ap_start = grp_sigmoid_f_fu_1265_ap_start_reg;

assign grp_sigmoid_f_fu_1265_sigm_din_V = {{p_Val2_3_fu_3643_p2[21:2]}};

assign hid1_b_V_address0 = tmp_130_reg_5060_pp0_iter3_reg;

assign i_1_fu_3421_p2 = (i_reg_1207 + 5'd1);

assign i_2_fu_3729_p2 = (i1_reg_1218 + 4'd1);

assign i_3_fu_4208_p2 = (i_i_reg_1241 + 4'd1);

assign index_1_cast_fu_4231_p1 = index_1_fu_4225_p2;

assign index_1_fu_4225_p2 = ($signed(4'd14) - $signed(i_i_reg_1241));

assign index_2_i_index_i_fu_4243_p3 = ((tmp_i_23_fu_4219_p2[0:0] === 1'b1) ? index_1_cast_fu_4231_p1 : index_reg_1253);

assign input_0_V_fu_2290_p3 = ((or_cond2_fu_2284_p2[0:0] === 1'b1) ? newSel2_fu_2276_p3 : 20'd0);

assign input_1_V_fu_2445_p3 = ((or_cond5_fu_2439_p2[0:0] === 1'b1) ? newSel6_fu_2431_p3 : 20'd0);

assign input_2_V_fu_2600_p3 = ((or_cond8_fu_2594_p2[0:0] === 1'b1) ? newSel3_fu_2586_p3 : 20'd0);

assign input_3_V_fu_2755_p3 = ((or_cond11_fu_2749_p2[0:0] === 1'b1) ? newSel11_fu_2741_p3 : 20'd0);

assign input_4_V_fu_2910_p3 = ((or_cond14_fu_2904_p2[0:0] === 1'b1) ? newSel14_fu_2896_p3 : 20'd0);

assign input_5_V_fu_3065_p3 = ((or_cond17_fu_3059_p2[0:0] === 1'b1) ? newSel17_fu_3051_p3 : 20'd0);

assign input_6_V_fu_3220_p3 = ((or_cond20_fu_3214_p2[0:0] === 1'b1) ? newSel20_fu_3206_p3 : 20'd0);

assign input_7_V_fu_3375_p3 = ((or_cond23_fu_3369_p2[0:0] === 1'b1) ? newSel23_fu_3361_p3 : 20'd0);

assign ireg_V_1_fu_1339_p1 = d_assign_1_fu_1288_p1;

assign ireg_V_2_fu_1375_p1 = d_assign_2_fu_1294_p1;

assign ireg_V_3_fu_1411_p1 = d_assign_3_fu_1297_p1;

assign ireg_V_4_fu_1447_p1 = d_assign_4_fu_1291_p1;

assign ireg_V_5_fu_1483_p1 = d_assign_5_fu_1279_p1;

assign ireg_V_6_fu_1519_p1 = d_assign_6_fu_1282_p1;

assign ireg_V_7_fu_1555_p1 = d_assign_7_fu_1285_p1;

assign ireg_V_fu_1303_p1 = d_assign_fu_1300_p1;

assign iw_V_0_address0 = tmp_130_fu_3427_p1;

assign iw_V_1_address0 = tmp_130_fu_3427_p1;

assign iw_V_2_address0 = tmp_130_reg_5060;

assign iw_V_3_address0 = tmp_130_reg_5060;

assign iw_V_4_address0 = tmp_130_reg_5060;

assign iw_V_5_address0 = tmp_130_reg_5060_pp0_iter1_reg;

assign iw_V_6_address0 = tmp_130_reg_5060_pp0_iter1_reg;

assign iw_V_7_address0 = tmp_130_reg_5060_pp0_iter2_reg;

assign lw_V_0_address0 = tmp_143_fu_3735_p1;

assign lw_V_10_address0 = tmp_143_reg_5418_pp1_iter4_reg;

assign lw_V_11_address0 = tmp_143_reg_5418_pp1_iter4_reg;

assign lw_V_12_address0 = tmp_143_reg_5418_pp1_iter5_reg;

assign lw_V_13_address0 = tmp_143_reg_5418_pp1_iter5_reg;

assign lw_V_14_address0 = tmp_143_reg_5418_pp1_iter6_reg;

assign lw_V_15_address0 = tmp_143_reg_5418_pp1_iter6_reg;

assign lw_V_16_address0 = tmp_143_reg_5418_pp1_iter7_reg;

assign lw_V_17_address0 = tmp_143_reg_5418_pp1_iter7_reg;

assign lw_V_18_address0 = tmp_143_reg_5418_pp1_iter8_reg;

assign lw_V_19_address0 = tmp_143_reg_5418_pp1_iter9_reg;

assign lw_V_1_address0 = tmp_143_fu_3735_p1;

assign lw_V_2_address0 = tmp_143_reg_5418;

assign lw_V_3_address0 = tmp_143_reg_5418;

assign lw_V_4_address0 = tmp_143_reg_5418_pp1_iter1_reg;

assign lw_V_5_address0 = tmp_143_reg_5418_pp1_iter1_reg;

assign lw_V_6_address0 = tmp_143_reg_5418_pp1_iter2_reg;

assign lw_V_7_address0 = tmp_143_reg_5418_pp1_iter2_reg;

assign lw_V_8_address0 = tmp_143_reg_5418_pp1_iter3_reg;

assign lw_V_9_address0 = tmp_143_reg_5418_pp1_iter3_reg;

assign man_V_10_fu_1812_p2 = (54'd0 - p_Result_3_fu_1808_p1);

assign man_V_11_fu_1818_p3 = ((isneg_3_reg_4631[0:0] === 1'b1) ? man_V_10_fu_1812_p2 : p_Result_3_fu_1808_p1);

assign man_V_13_fu_1881_p2 = (54'd0 - p_Result_4_fu_1877_p1);

assign man_V_14_fu_1887_p3 = ((isneg_4_reg_4653[0:0] === 1'b1) ? man_V_13_fu_1881_p2 : p_Result_4_fu_1877_p1);

assign man_V_16_fu_1950_p2 = (54'd0 - p_Result_5_fu_1946_p1);

assign man_V_17_fu_1956_p3 = ((isneg_5_reg_4675[0:0] === 1'b1) ? man_V_16_fu_1950_p2 : p_Result_5_fu_1946_p1);

assign man_V_19_fu_2019_p2 = (54'd0 - p_Result_6_fu_2015_p1);

assign man_V_1_fu_1605_p2 = (54'd0 - p_Result_s_fu_1601_p1);

assign man_V_20_fu_2025_p3 = ((isneg_6_reg_4697[0:0] === 1'b1) ? man_V_19_fu_2019_p2 : p_Result_6_fu_2015_p1);

assign man_V_22_fu_2088_p2 = (54'd0 - p_Result_7_fu_2084_p1);

assign man_V_23_fu_2094_p3 = ((isneg_7_reg_4719[0:0] === 1'b1) ? man_V_22_fu_2088_p2 : p_Result_7_fu_2084_p1);

assign man_V_2_fu_1611_p3 = ((isneg_reg_4565[0:0] === 1'b1) ? man_V_1_fu_1605_p2 : p_Result_s_fu_1601_p1);

assign man_V_4_fu_1674_p2 = (54'd0 - p_Result_1_fu_1670_p1);

assign man_V_5_fu_1680_p3 = ((isneg_1_reg_4587[0:0] === 1'b1) ? man_V_4_fu_1674_p2 : p_Result_1_fu_1670_p1);

assign man_V_7_fu_1743_p2 = (54'd0 - p_Result_2_fu_1739_p1);

assign man_V_8_fu_1749_p3 = ((isneg_2_reg_4609[0:0] === 1'b1) ? man_V_7_fu_1743_p2 : p_Result_2_fu_1739_p1);

assign max_V_i_0_i_fu_4235_p3 = ((tmp_i_23_fu_4219_p2[0:0] === 1'b1) ? output_V_q0 : p_0_i_reg_1229);

assign newSel10_fu_2728_p3 = ((sel_tmp32_fu_2685_p2[0:0] === 1'b1) ? tmp_65_fu_2634_p3 : tmp_126_reg_4865);

assign newSel11_fu_2741_p3 = ((or_cond9_fu_2722_p2[0:0] === 1'b1) ? newSel7_fu_2714_p3 : newSel10_fu_2728_p3);

assign newSel12_fu_2869_p3 = ((sel_tmp44_fu_2863_p2[0:0] === 1'b1) ? tmp_181_fu_2805_p1 : tmp_180_fu_2785_p1);

assign newSel13_fu_2883_p3 = ((sel_tmp41_fu_2840_p2[0:0] === 1'b1) ? tmp_81_fu_2789_p3 : tmp_179_reg_4895);

assign newSel14_fu_2896_p3 = ((or_cond12_fu_2877_p2[0:0] === 1'b1) ? newSel12_fu_2869_p3 : newSel13_fu_2883_p3);

assign newSel15_fu_3024_p3 = ((sel_tmp53_fu_3018_p2[0:0] === 1'b1) ? tmp_187_fu_2960_p1 : tmp_186_fu_2940_p1);

assign newSel16_fu_3038_p3 = ((sel_tmp50_fu_2995_p2[0:0] === 1'b1) ? tmp_96_fu_2944_p3 : tmp_185_reg_4925);

assign newSel17_fu_3051_p3 = ((or_cond15_fu_3032_p2[0:0] === 1'b1) ? newSel15_fu_3024_p3 : newSel16_fu_3038_p3);

assign newSel18_fu_3179_p3 = ((sel_tmp62_fu_3173_p2[0:0] === 1'b1) ? tmp_193_fu_3115_p1 : tmp_192_fu_3095_p1);

assign newSel19_fu_3193_p3 = ((sel_tmp59_fu_3150_p2[0:0] === 1'b1) ? tmp_112_fu_3099_p3 : tmp_191_reg_4955);

assign newSel1_fu_2263_p3 = ((sel_tmp9_fu_2220_p2[0:0] === 1'b1) ? tmp_19_fu_2169_p3 : tmp_30_reg_4775);

assign newSel20_fu_3206_p3 = ((or_cond18_fu_3187_p2[0:0] === 1'b1) ? newSel18_fu_3179_p3 : newSel19_fu_3193_p3);

assign newSel21_fu_3334_p3 = ((sel_tmp71_fu_3328_p2[0:0] === 1'b1) ? tmp_199_fu_3270_p1 : tmp_198_fu_3250_p1);

assign newSel22_fu_3348_p3 = ((sel_tmp68_fu_3305_p2[0:0] === 1'b1) ? tmp_127_fu_3254_p3 : tmp_197_reg_4985);

assign newSel23_fu_3361_p3 = ((or_cond21_fu_3342_p2[0:0] === 1'b1) ? newSel21_fu_3334_p3 : newSel22_fu_3348_p3);

assign newSel2_fu_2276_p3 = ((or_cond_fu_2257_p2[0:0] === 1'b1) ? newSel_fu_2249_p3 : newSel1_fu_2263_p3);

assign newSel3_fu_2586_p3 = ((or_cond6_fu_2567_p2[0:0] === 1'b1) ? newSel8_fu_2559_p3 : newSel9_fu_2573_p3);

assign newSel4_fu_2404_p3 = ((sel_tmp17_fu_2398_p2[0:0] === 1'b1) ? tmp_71_fu_2340_p1 : tmp_67_fu_2320_p1);

assign newSel5_fu_2418_p3 = ((sel_tmp14_fu_2375_p2[0:0] === 1'b1) ? tmp_34_fu_2324_p3 : tmp_62_reg_4805);

assign newSel6_fu_2431_p3 = ((or_cond3_fu_2412_p2[0:0] === 1'b1) ? newSel4_fu_2404_p3 : newSel5_fu_2418_p3);

assign newSel7_fu_2714_p3 = ((sel_tmp35_fu_2708_p2[0:0] === 1'b1) ? tmp_135_fu_2650_p1 : tmp_131_fu_2630_p1);

assign newSel8_fu_2559_p3 = ((sel_tmp26_fu_2553_p2[0:0] === 1'b1) ? tmp_103_fu_2495_p1 : tmp_99_fu_2475_p1);

assign newSel9_fu_2573_p3 = ((sel_tmp23_fu_2530_p2[0:0] === 1'b1) ? tmp_50_fu_2479_p3 : tmp_94_reg_4835);

assign newSel_fu_2249_p3 = ((sel_tmp4_fu_2243_p2[0:0] === 1'b1) ? tmp_39_fu_2185_p1 : tmp_35_fu_2165_p1);

assign or_cond10_fu_2735_p2 = (sel_tmp32_fu_2685_p2 | sel_tmp28_fu_2659_p2);

assign or_cond11_fu_2749_p2 = (or_cond9_fu_2722_p2 | or_cond10_fu_2735_p2);

assign or_cond12_fu_2877_p2 = (sel_tmp44_fu_2863_p2 | sel_tmp42_fu_2846_p2);

assign or_cond13_fu_2890_p2 = (sel_tmp41_fu_2840_p2 | sel_tmp37_fu_2814_p2);

assign or_cond14_fu_2904_p2 = (or_cond13_fu_2890_p2 | or_cond12_fu_2877_p2);

assign or_cond15_fu_3032_p2 = (sel_tmp53_fu_3018_p2 | sel_tmp51_fu_3001_p2);

assign or_cond16_fu_3045_p2 = (sel_tmp50_fu_2995_p2 | sel_tmp46_fu_2969_p2);

assign or_cond17_fu_3059_p2 = (or_cond16_fu_3045_p2 | or_cond15_fu_3032_p2);

assign or_cond18_fu_3187_p2 = (sel_tmp62_fu_3173_p2 | sel_tmp60_fu_3156_p2);

assign or_cond19_fu_3200_p2 = (sel_tmp59_fu_3150_p2 | sel_tmp55_fu_3124_p2);

assign or_cond1_fu_2270_p2 = (sel_tmp9_fu_2220_p2 | sel_tmp2_fu_2194_p2);

assign or_cond20_fu_3214_p2 = (or_cond19_fu_3200_p2 | or_cond18_fu_3187_p2);

assign or_cond21_fu_3342_p2 = (sel_tmp71_fu_3328_p2 | sel_tmp69_fu_3311_p2);

assign or_cond22_fu_3355_p2 = (sel_tmp68_fu_3305_p2 | sel_tmp64_fu_3279_p2);

assign or_cond23_fu_3369_p2 = (or_cond22_fu_3355_p2 | or_cond21_fu_3342_p2);

assign or_cond2_fu_2284_p2 = (or_cond_fu_2257_p2 | or_cond1_fu_2270_p2);

assign or_cond3_fu_2412_p2 = (sel_tmp17_fu_2398_p2 | sel_tmp15_fu_2381_p2);

assign or_cond4_fu_2425_p2 = (sel_tmp14_fu_2375_p2 | sel_tmp10_fu_2349_p2);

assign or_cond5_fu_2439_p2 = (or_cond4_fu_2425_p2 | or_cond3_fu_2412_p2);

assign or_cond6_fu_2567_p2 = (sel_tmp26_fu_2553_p2 | sel_tmp24_fu_2536_p2);

assign or_cond7_fu_2580_p2 = (sel_tmp23_fu_2530_p2 | sel_tmp19_fu_2504_p2);

assign or_cond8_fu_2594_p2 = (or_cond7_fu_2580_p2 | or_cond6_fu_2567_p2);

assign or_cond9_fu_2722_p2 = (sel_tmp35_fu_2708_p2 | sel_tmp33_fu_2691_p2);

assign or_cond_fu_2257_p2 = (sel_tmp_fu_2226_p2 | sel_tmp4_fu_2243_p2);

assign output_V_d0 = {{tmp_171_fu_4183_p4}, {2'd0}};

assign output_b_V_address0 = tmp_143_reg_5418_pp1_iter10_reg;

assign p_Result_1_fu_1670_p1 = tmp_1_fu_1663_p3;

assign p_Result_2_fu_1739_p1 = tmp_2_fu_1732_p3;

assign p_Result_3_fu_1808_p1 = tmp_3_fu_1801_p3;

assign p_Result_4_fu_1877_p1 = tmp_4_fu_1870_p3;

assign p_Result_5_fu_1946_p1 = tmp_5_fu_1939_p3;

assign p_Result_6_fu_2015_p1 = tmp_6_fu_2008_p3;

assign p_Result_7_fu_2084_p1 = tmp_7_fu_2077_p3;

assign p_Result_s_fu_1601_p1 = tmp_fu_1594_p3;

assign p_Val2_1_fu_3447_p2 = ($signed(tmp_132_fu_3439_p3) + $signed(p_Val2_s_reg_5114));

assign p_Val2_3_fu_3643_p2 = ($signed(tmp_140_fu_3633_p3) + $signed(tmp_164_cast_fu_3640_p1));

assign p_Val2_43_1_fu_4256_p0 = OP1_V_1_cast_reg_5016;

assign p_Val2_43_2_fu_4261_p0 = OP1_V_2_cast_reg_5021;

assign p_Val2_43_3_fu_4266_p0 = OP1_V_3_cast_reg_5026;

assign p_Val2_43_4_fu_4271_p0 = OP1_V_4_cast_reg_5031;

assign p_Val2_43_5_fu_4276_p0 = OP1_V_5_cast_reg_5036;

assign p_Val2_43_6_fu_4281_p0 = OP1_V_cast_15_reg_5041;

assign p_Val2_44_1_fu_3470_p2 = ($signed(tmp_201_1_fu_3462_p3) + $signed(p_Val2_43_1_reg_5119));

assign p_Val2_44_2_fu_3501_p2 = ($signed(tmp_201_2_fu_3494_p3) + $signed(p_Val2_43_2_reg_5149));

assign p_Val2_44_3_fu_3524_p2 = ($signed(tmp_201_3_fu_3516_p3) + $signed(p_Val2_43_3_reg_5159));

assign p_Val2_44_4_fu_3547_p2 = ($signed(tmp_201_4_fu_3539_p3) + $signed(p_Val2_43_4_reg_5164));

assign p_Val2_44_5_fu_3575_p2 = ($signed(tmp_201_5_fu_3568_p3) + $signed(p_Val2_43_5_reg_5184));

assign p_Val2_44_6_fu_3598_p2 = ($signed(tmp_201_6_fu_3590_p3) + $signed(p_Val2_43_6_reg_5194));

assign p_Val2_7_fu_4160_p2 = ($signed(tmp_170_cast_fu_4139_p1) + $signed(tmp_147_fu_4131_p3));

assign p_Val2_s_fu_4251_p0 = OP1_V_cast_reg_5011;

assign sel_tmp102_demorgan_fu_2819_p2 = (tmp_75_reg_4889 | tmp_70_reg_4669);

assign sel_tmp10_fu_2349_p2 = (tmp_28_reg_4799 & sel_tmp5_fu_2344_p2);

assign sel_tmp117_demorgan_fu_2852_p2 = (tmp_72_reg_4876 | sel_tmp102_demorgan_fu_2819_p2);

assign sel_tmp11_fu_2358_p2 = (sel_tmp30_demorgan_fu_2354_p2 ^ 1'd1);

assign sel_tmp126_demorgan_fu_2974_p2 = (tmp_90_reg_4919 | tmp_85_reg_4691);

assign sel_tmp12_fu_2364_p2 = (tmp_25_reg_4786 & sel_tmp11_fu_2358_p2);

assign sel_tmp13_fu_2369_p2 = (tmp_29_fu_2301_p2 ^ 1'd1);

assign sel_tmp141_demorgan_fu_3007_p2 = (tmp_86_reg_4906 | sel_tmp126_demorgan_fu_2974_p2);

assign sel_tmp14_fu_2375_p2 = (sel_tmp13_fu_2369_p2 & sel_tmp12_fu_2364_p2);

assign sel_tmp150_demorgan_fu_3129_p2 = (tmp_106_reg_4949 | tmp_101_reg_4713);

assign sel_tmp15_fu_2381_p2 = (tmp_29_fu_2301_p2 & sel_tmp12_fu_2364_p2);

assign sel_tmp165_demorgan_fu_3162_p2 = (tmp_102_reg_4936 | sel_tmp150_demorgan_fu_3129_p2);

assign sel_tmp16_fu_2392_p2 = (sel_tmp45_demorgan_fu_2387_p2 ^ 1'd1);

assign sel_tmp174_demorgan_fu_3284_p2 = (tmp_121_reg_4979 | tmp_116_reg_4735);

assign sel_tmp17_fu_2398_p2 = (tmp_31_fu_2306_p2 & sel_tmp16_fu_2392_p2);

assign sel_tmp189_demorgan_fu_3317_p2 = (tmp_117_reg_4966 | sel_tmp174_demorgan_fu_3284_p2);

assign sel_tmp18_fu_2499_p2 = (tmp_40_reg_4625 ^ 1'd1);

assign sel_tmp19_fu_2504_p2 = (tmp_44_reg_4829 & sel_tmp18_fu_2499_p2);

assign sel_tmp1_fu_2189_p2 = (tmp_9_reg_4581 ^ 1'd1);

assign sel_tmp20_fu_2513_p2 = (sel_tmp54_demorgan_fu_2509_p2 ^ 1'd1);

assign sel_tmp21_demorgan_fu_2232_p2 = (tmp_10_reg_4756 | sel_tmp6_demorgan_fu_2199_p2);

assign sel_tmp21_fu_2519_p2 = (tmp_41_reg_4816 & sel_tmp20_fu_2513_p2);

assign sel_tmp22_fu_2524_p2 = (tmp_45_fu_2456_p2 ^ 1'd1);

assign sel_tmp23_fu_2530_p2 = (sel_tmp22_fu_2524_p2 & sel_tmp21_fu_2519_p2);

assign sel_tmp24_fu_2536_p2 = (tmp_45_fu_2456_p2 & sel_tmp21_fu_2519_p2);

assign sel_tmp25_fu_2547_p2 = (sel_tmp69_demorgan_fu_2542_p2 ^ 1'd1);

assign sel_tmp26_fu_2553_p2 = (tmp_47_fu_2461_p2 & sel_tmp25_fu_2547_p2);

assign sel_tmp27_fu_2654_p2 = (tmp_54_reg_4647 ^ 1'd1);

assign sel_tmp28_fu_2659_p2 = (tmp_59_reg_4859 & sel_tmp27_fu_2654_p2);

assign sel_tmp29_fu_2668_p2 = (sel_tmp78_demorgan_fu_2664_p2 ^ 1'd1);

assign sel_tmp2_fu_2194_p2 = (tmp_13_reg_4769 & sel_tmp1_fu_2189_p2);

assign sel_tmp30_demorgan_fu_2354_p2 = (tmp_28_reg_4799 | tmp_24_reg_4603);

assign sel_tmp30_fu_2674_p2 = (tmp_56_reg_4846 & sel_tmp29_fu_2668_p2);

assign sel_tmp31_fu_2679_p2 = (tmp_60_fu_2611_p2 ^ 1'd1);

assign sel_tmp32_fu_2685_p2 = (sel_tmp31_fu_2679_p2 & sel_tmp30_fu_2674_p2);

assign sel_tmp33_fu_2691_p2 = (tmp_60_fu_2611_p2 & sel_tmp30_fu_2674_p2);

assign sel_tmp34_fu_2702_p2 = (sel_tmp93_demorgan_fu_2697_p2 ^ 1'd1);

assign sel_tmp35_fu_2708_p2 = (tmp_61_fu_2616_p2 & sel_tmp34_fu_2702_p2);

assign sel_tmp36_fu_2809_p2 = (tmp_70_reg_4669 ^ 1'd1);

assign sel_tmp37_fu_2814_p2 = (tmp_75_reg_4889 & sel_tmp36_fu_2809_p2);

assign sel_tmp38_fu_2823_p2 = (sel_tmp102_demorgan_fu_2819_p2 ^ 1'd1);

assign sel_tmp39_fu_2829_p2 = (tmp_72_reg_4876 & sel_tmp38_fu_2823_p2);

assign sel_tmp3_fu_2237_p2 = (sel_tmp21_demorgan_fu_2232_p2 ^ 1'd1);

assign sel_tmp40_fu_2834_p2 = (tmp_76_fu_2766_p2 ^ 1'd1);

assign sel_tmp41_fu_2840_p2 = (sel_tmp40_fu_2834_p2 & sel_tmp39_fu_2829_p2);

assign sel_tmp42_fu_2846_p2 = (tmp_76_fu_2766_p2 & sel_tmp39_fu_2829_p2);

assign sel_tmp43_fu_2857_p2 = (sel_tmp117_demorgan_fu_2852_p2 ^ 1'd1);

assign sel_tmp44_fu_2863_p2 = (tmp_77_fu_2771_p2 & sel_tmp43_fu_2857_p2);

assign sel_tmp45_demorgan_fu_2387_p2 = (tmp_25_reg_4786 | sel_tmp30_demorgan_fu_2354_p2);

assign sel_tmp45_fu_2964_p2 = (tmp_85_reg_4691 ^ 1'd1);

assign sel_tmp46_fu_2969_p2 = (tmp_90_reg_4919 & sel_tmp45_fu_2964_p2);

assign sel_tmp47_fu_2978_p2 = (sel_tmp126_demorgan_fu_2974_p2 ^ 1'd1);

assign sel_tmp48_fu_2984_p2 = (tmp_86_reg_4906 & sel_tmp47_fu_2978_p2);

assign sel_tmp49_fu_2989_p2 = (tmp_91_fu_2921_p2 ^ 1'd1);

assign sel_tmp4_fu_2243_p2 = (tmp_16_fu_2151_p2 & sel_tmp3_fu_2237_p2);

assign sel_tmp50_fu_2995_p2 = (sel_tmp49_fu_2989_p2 & sel_tmp48_fu_2984_p2);

assign sel_tmp51_fu_3001_p2 = (tmp_91_fu_2921_p2 & sel_tmp48_fu_2984_p2);

assign sel_tmp52_fu_3012_p2 = (sel_tmp141_demorgan_fu_3007_p2 ^ 1'd1);

assign sel_tmp53_fu_3018_p2 = (tmp_92_fu_2926_p2 & sel_tmp52_fu_3012_p2);

assign sel_tmp54_demorgan_fu_2509_p2 = (tmp_44_reg_4829 | tmp_40_reg_4625);

assign sel_tmp54_fu_3119_p2 = (tmp_101_reg_4713 ^ 1'd1);

assign sel_tmp55_fu_3124_p2 = (tmp_106_reg_4949 & sel_tmp54_fu_3119_p2);

assign sel_tmp56_fu_3133_p2 = (sel_tmp150_demorgan_fu_3129_p2 ^ 1'd1);

assign sel_tmp57_fu_3139_p2 = (tmp_102_reg_4936 & sel_tmp56_fu_3133_p2);

assign sel_tmp58_fu_3144_p2 = (tmp_107_fu_3076_p2 ^ 1'd1);

assign sel_tmp59_fu_3150_p2 = (sel_tmp58_fu_3144_p2 & sel_tmp57_fu_3139_p2);

assign sel_tmp5_fu_2344_p2 = (tmp_24_reg_4603 ^ 1'd1);

assign sel_tmp60_fu_3156_p2 = (tmp_107_fu_3076_p2 & sel_tmp57_fu_3139_p2);

assign sel_tmp61_fu_3167_p2 = (sel_tmp165_demorgan_fu_3162_p2 ^ 1'd1);

assign sel_tmp62_fu_3173_p2 = (tmp_108_fu_3081_p2 & sel_tmp61_fu_3167_p2);

assign sel_tmp63_fu_3274_p2 = (tmp_116_reg_4735 ^ 1'd1);

assign sel_tmp64_fu_3279_p2 = (tmp_121_reg_4979 & sel_tmp63_fu_3274_p2);

assign sel_tmp65_fu_3288_p2 = (sel_tmp174_demorgan_fu_3284_p2 ^ 1'd1);

assign sel_tmp66_fu_3294_p2 = (tmp_117_reg_4966 & sel_tmp65_fu_3288_p2);

assign sel_tmp67_fu_3299_p2 = (tmp_122_fu_3231_p2 ^ 1'd1);

assign sel_tmp68_fu_3305_p2 = (sel_tmp67_fu_3299_p2 & sel_tmp66_fu_3294_p2);

assign sel_tmp69_demorgan_fu_2542_p2 = (tmp_41_reg_4816 | sel_tmp54_demorgan_fu_2509_p2);

assign sel_tmp69_fu_3311_p2 = (tmp_122_fu_3231_p2 & sel_tmp66_fu_3294_p2);

assign sel_tmp6_demorgan_fu_2199_p2 = (tmp_9_reg_4581 | tmp_13_reg_4769);

assign sel_tmp6_fu_2203_p2 = (sel_tmp6_demorgan_fu_2199_p2 ^ 1'd1);

assign sel_tmp70_fu_3322_p2 = (sel_tmp189_demorgan_fu_3317_p2 ^ 1'd1);

assign sel_tmp71_fu_3328_p2 = (tmp_123_fu_3236_p2 & sel_tmp70_fu_3322_p2);

assign sel_tmp78_demorgan_fu_2664_p2 = (tmp_59_reg_4859 | tmp_54_reg_4647);

assign sel_tmp7_fu_2209_p2 = (tmp_10_reg_4756 & sel_tmp6_fu_2203_p2);

assign sel_tmp8_fu_2214_p2 = (tmp_15_fu_2146_p2 ^ 1'd1);

assign sel_tmp93_demorgan_fu_2697_p2 = (tmp_56_reg_4846 | sel_tmp78_demorgan_fu_2664_p2);

assign sel_tmp9_fu_2220_p2 = (sel_tmp8_fu_2214_p2 & sel_tmp7_fu_2209_p2);

assign sel_tmp_fu_2226_p2 = (tmp_15_fu_2146_p2 & sel_tmp7_fu_2209_p2);

assign sh_amt_1_cast_fu_2298_p1 = sh_amt_1_reg_4792;

assign sh_amt_1_fu_1711_p3 = ((tmp_25_fu_1693_p2[0:0] === 1'b1) ? tmp_26_fu_1699_p2 : tmp_27_fu_1705_p2);

assign sh_amt_2_cast_fu_2453_p1 = sh_amt_2_reg_4822;

assign sh_amt_2_fu_1780_p3 = ((tmp_41_fu_1762_p2[0:0] === 1'b1) ? tmp_42_fu_1768_p2 : tmp_43_fu_1774_p2);

assign sh_amt_3_cast_fu_2608_p1 = sh_amt_3_reg_4852;

assign sh_amt_3_fu_1849_p3 = ((tmp_56_fu_1831_p2[0:0] === 1'b1) ? tmp_57_fu_1837_p2 : tmp_58_fu_1843_p2);

assign sh_amt_4_cast_fu_2763_p1 = sh_amt_4_reg_4882;

assign sh_amt_4_fu_1918_p3 = ((tmp_72_fu_1900_p2[0:0] === 1'b1) ? tmp_73_fu_1906_p2 : tmp_74_fu_1912_p2);

assign sh_amt_5_cast_fu_2918_p1 = sh_amt_5_reg_4912;

assign sh_amt_5_fu_1987_p3 = ((tmp_86_fu_1969_p2[0:0] === 1'b1) ? tmp_88_fu_1975_p2 : tmp_89_fu_1981_p2);

assign sh_amt_6_cast_fu_3073_p1 = sh_amt_6_reg_4942;

assign sh_amt_6_fu_2056_p3 = ((tmp_102_fu_2038_p2[0:0] === 1'b1) ? tmp_104_fu_2044_p2 : tmp_105_fu_2050_p2);

assign sh_amt_7_cast_fu_3228_p1 = sh_amt_7_reg_4972;

assign sh_amt_7_fu_2125_p3 = ((tmp_117_fu_2107_p2[0:0] === 1'b1) ? tmp_118_fu_2113_p2 : tmp_120_fu_2119_p2);

assign sh_amt_cast_fu_2143_p1 = sh_amt_reg_4762;

assign sh_amt_fu_1642_p3 = ((tmp_10_fu_1624_p2[0:0] === 1'b1) ? tmp_11_fu_1630_p2 : tmp_12_fu_1636_p2);

assign tmp_100_fu_2005_p1 = exp_tmp_V_6_reg_4703;

assign tmp_101_fu_1549_p2 = ((tmp_188_fu_1523_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_102_fu_2038_p2 = (($signed(F2_6_fu_2032_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_103_fu_2495_p1 = tmp_52_fu_2489_p2[19:0];

assign tmp_104_fu_2044_p2 = ($signed(12'd4080) + $signed(F2_6_fu_2032_p2));

assign tmp_105_fu_2050_p2 = (12'd16 - F2_6_fu_2032_p2);

assign tmp_106_fu_2064_p2 = ((F2_6_fu_2032_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_107_fu_3076_p2 = ((sh_amt_6_reg_4942 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_108_fu_3081_p2 = ((sh_amt_6_reg_4942 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_109_fu_3086_p1 = $unsigned(sh_amt_6_cast_fu_3073_p1);

assign tmp_10_fu_1624_p2 = (($signed(F2_fu_1618_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_110_fu_1415_p1 = ireg_V_3_fu_1411_p1[62:0];

assign tmp_111_fu_3090_p2 = $signed(man_V_20_reg_4931) >>> tmp_109_fu_3086_p1;

assign tmp_112_fu_3099_p3 = ((isneg_6_reg_4697[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_113_fu_3106_p1 = tmp_191_reg_4955;

assign tmp_114_fu_3109_p2 = tmp_113_fu_3106_p1 << sh_amt_6_cast_fu_3073_p1;

assign tmp_115_fu_2074_p1 = exp_tmp_V_7_reg_4725;

assign tmp_116_fu_1585_p2 = ((tmp_194_fu_1559_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_117_fu_2107_p2 = (($signed(F2_7_fu_2101_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_118_fu_2113_p2 = ($signed(12'd4080) + $signed(F2_7_fu_2101_p2));

assign tmp_119_fu_1437_p1 = ireg_V_3_fu_1411_p1[51:0];

assign tmp_11_fu_1630_p2 = ($signed(12'd4080) + $signed(F2_fu_1618_p2));

assign tmp_120_fu_2119_p2 = (12'd16 - F2_7_fu_2101_p2);

assign tmp_121_fu_2133_p2 = ((F2_7_fu_2101_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_122_fu_3231_p2 = ((sh_amt_7_reg_4972 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_123_fu_3236_p2 = ((sh_amt_7_reg_4972 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_124_fu_3241_p1 = $unsigned(sh_amt_7_cast_fu_3228_p1);

assign tmp_125_fu_3245_p2 = $signed(man_V_23_reg_4961) >>> tmp_124_fu_3241_p1;

assign tmp_126_fu_1863_p1 = man_V_11_fu_1818_p3[19:0];

assign tmp_127_fu_3254_p3 = ((isneg_7_reg_4719[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_128_fu_3261_p1 = tmp_197_reg_4985;

assign tmp_129_fu_3264_p2 = tmp_128_fu_3261_p1 << sh_amt_7_cast_fu_3228_p1;

assign tmp_12_fu_1636_p2 = (12'd16 - F2_fu_1618_p2);

assign tmp_130_fu_3427_p1 = i_reg_1207;

assign tmp_131_fu_2630_p1 = tmp_64_fu_2625_p2[19:0];

assign tmp_132_fu_3439_p3 = {{hid1_trans_din_V_q0}, {17'd0}};

assign tmp_133_fu_3452_p4 = {{p_Val2_1_fu_3447_p2[36:17]}};

assign tmp_135_fu_2650_p1 = tmp_68_fu_2644_p2[19:0];

assign tmp_136_fu_3506_p4 = {{p_Val2_44_2_fu_3501_p2[36:17]}};

assign tmp_137_fu_3529_p4 = {{p_Val2_44_3_fu_3524_p2[36:17]}};

assign tmp_139_fu_3580_p4 = {{p_Val2_44_5_fu_3575_p2[36:17]}};

assign tmp_13_fu_1650_p2 = ((F2_fu_1618_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_140_fu_3633_p3 = {{tmp_145_reg_5209}, {2'd0}};

assign tmp_141_fu_3606_p4 = {{p_Val2_44_6_fu_3598_p2[36:17]}};

assign tmp_143_fu_3735_p1 = i1_reg_1218;

assign tmp_146_fu_3755_p4 = {{grp_fu_4294_p3[38:19]}};

assign tmp_147_fu_4131_p3 = {{tmp_169_fu_4122_p4}, {2'd0}};

assign tmp_148_fu_4152_p3 = {{tmp_170_fu_4143_p4}, {2'd0}};

assign tmp_14_fu_1307_p1 = ireg_V_fu_1303_p1[62:0];

assign tmp_150_fu_4177_p1 = output_b_V_q0;

assign tmp_150_fu_4177_p2 = ($signed(tmp_148_fu_4152_p3) + $signed(tmp_150_fu_4177_p1));

assign tmp_152_fu_3794_p4 = {{grp_fu_4310_p3[38:19]}};

assign tmp_154_fu_3833_p4 = {{grp_fu_4326_p3[38:19]}};

assign tmp_156_fu_3872_p4 = {{grp_fu_4342_p3[38:19]}};

assign tmp_158_fu_3911_p4 = {{grp_fu_4358_p3[38:19]}};

assign tmp_15_fu_2146_p2 = ((sh_amt_reg_4762 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_160_fu_3950_p4 = {{grp_fu_4374_p3[38:19]}};

assign tmp_162_fu_3989_p4 = {{grp_fu_4390_p3[38:19]}};

assign tmp_164_cast_fu_3640_p1 = $signed(p_Val2_15_reg_5214);

assign tmp_164_fu_4028_p4 = {{grp_fu_4406_p3[38:19]}};

assign tmp_166_fu_4067_p4 = {{grp_fu_4422_p3[38:19]}};

assign tmp_169_fu_4122_p4 = {{grp_fu_4446_p3[38:19]}};

assign tmp_16_fu_2151_p2 = ((sh_amt_reg_4762 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_170_cast_fu_4139_p0 = output_b_V_q0;

assign tmp_170_cast_fu_4139_p1 = tmp_170_cast_fu_4139_p0;

assign tmp_170_fu_4143_p4 = {{grp_fu_4446_p3[36:19]}};

assign tmp_171_fu_4183_p4 = {{tmp_150_fu_4177_p2[19:2]}};

assign tmp_176_fu_1451_p1 = ireg_V_4_fu_1447_p1[62:0];

assign tmp_178_fu_1473_p1 = ireg_V_4_fu_1447_p1[51:0];

assign tmp_179_fu_1932_p1 = man_V_14_fu_1887_p3[19:0];

assign tmp_17_fu_2156_p1 = $unsigned(sh_amt_cast_fu_2143_p1);

assign tmp_180_fu_2785_p1 = tmp_80_fu_2780_p2[19:0];

assign tmp_181_fu_2805_p1 = tmp_83_fu_2799_p2[19:0];

assign tmp_182_fu_1487_p1 = ireg_V_5_fu_1483_p1[62:0];

assign tmp_184_fu_1509_p1 = ireg_V_5_fu_1483_p1[51:0];

assign tmp_185_fu_2001_p1 = man_V_17_fu_1956_p3[19:0];

assign tmp_186_fu_2940_p1 = tmp_95_fu_2935_p2[19:0];

assign tmp_187_fu_2960_p1 = tmp_98_fu_2954_p2[19:0];

assign tmp_188_fu_1523_p1 = ireg_V_6_fu_1519_p1[62:0];

assign tmp_18_fu_2160_p2 = $signed(man_V_2_reg_4751) >>> tmp_17_fu_2156_p1;

assign tmp_190_fu_1545_p1 = ireg_V_6_fu_1519_p1[51:0];

assign tmp_191_fu_2070_p1 = man_V_20_fu_2025_p3[19:0];

assign tmp_192_fu_3095_p1 = tmp_111_fu_3090_p2[19:0];

assign tmp_193_fu_3115_p1 = tmp_114_fu_3109_p2[19:0];

assign tmp_194_fu_1559_p1 = ireg_V_7_fu_1555_p1[62:0];

assign tmp_196_fu_1581_p1 = ireg_V_7_fu_1555_p1[51:0];

assign tmp_197_fu_2139_p1 = man_V_23_fu_2094_p3[19:0];

assign tmp_198_fu_3250_p1 = tmp_125_fu_3245_p2[19:0];

assign tmp_199_fu_3270_p1 = tmp_129_fu_3264_p2[19:0];

assign tmp_19_fu_2169_p3 = ((isneg_reg_4565[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_1_fu_1663_p3 = {{1'd1}, {tmp_55_reg_4598}};

assign tmp_201_1_fu_3462_p3 = {{tmp_133_fu_3452_p4}, {17'd0}};

assign tmp_201_2_fu_3494_p3 = {{tmp_134_reg_5154}, {17'd0}};

assign tmp_201_3_fu_3516_p3 = {{tmp_136_fu_3506_p4}, {17'd0}};

assign tmp_201_4_fu_3539_p3 = {{tmp_137_fu_3529_p4}, {17'd0}};

assign tmp_201_5_fu_3568_p3 = {{tmp_138_reg_5189}, {17'd0}};

assign tmp_201_6_fu_3590_p3 = {{tmp_139_fu_3580_p4}, {17'd0}};

assign tmp_20_fu_2176_p1 = tmp_30_reg_4775;

assign tmp_21_fu_2179_p2 = tmp_20_fu_2176_p1 << sh_amt_cast_fu_2143_p1;

assign tmp_22_fu_1660_p1 = exp_tmp_V_1_reg_4593;

assign tmp_23_fu_1329_p1 = ireg_V_fu_1303_p1[51:0];

assign tmp_24_fu_1369_p2 = ((tmp_46_fu_1343_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_25_fu_1693_p2 = (($signed(F2_1_fu_1687_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_26_fu_1699_p2 = ($signed(12'd4080) + $signed(F2_1_fu_1687_p2));

assign tmp_27_fu_1705_p2 = (12'd16 - F2_1_fu_1687_p2);

assign tmp_28_fu_1719_p2 = ((F2_1_fu_1687_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_29_fu_2301_p2 = ((sh_amt_1_reg_4792 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_2_fu_1732_p3 = {{1'd1}, {tmp_87_reg_4620}};

assign tmp_30_fu_1656_p1 = man_V_2_fu_1611_p3[19:0];

assign tmp_31_fu_2306_p2 = ((sh_amt_1_reg_4792 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_32_fu_2311_p1 = $unsigned(sh_amt_1_cast_fu_2298_p1);

assign tmp_33_fu_2315_p2 = $signed(man_V_5_reg_4781) >>> tmp_32_fu_2311_p1;

assign tmp_34_fu_2324_p3 = ((isneg_1_reg_4587[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_35_fu_2165_p1 = tmp_18_fu_2160_p2[19:0];

assign tmp_36_fu_2331_p1 = tmp_62_reg_4805;

assign tmp_37_fu_2334_p2 = tmp_36_fu_2331_p1 << sh_amt_1_cast_fu_2298_p1;

assign tmp_38_fu_1729_p1 = exp_tmp_V_2_reg_4615;

assign tmp_39_fu_2185_p1 = tmp_21_fu_2179_p2[19:0];

assign tmp_3_fu_1801_p3 = {{1'd1}, {tmp_119_reg_4642}};

assign tmp_40_fu_1405_p2 = ((tmp_78_fu_1379_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_41_fu_1762_p2 = (($signed(F2_2_fu_1756_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_42_fu_1768_p2 = ($signed(12'd4080) + $signed(F2_2_fu_1756_p2));

assign tmp_43_fu_1774_p2 = (12'd16 - F2_2_fu_1756_p2);

assign tmp_44_fu_1788_p2 = ((F2_2_fu_1756_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_45_fu_2456_p2 = ((sh_amt_2_reg_4822 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_46_fu_1343_p1 = ireg_V_1_fu_1339_p1[62:0];

assign tmp_47_fu_2461_p2 = ((sh_amt_2_reg_4822 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_48_fu_2466_p1 = $unsigned(sh_amt_2_cast_fu_2453_p1);

assign tmp_49_fu_2470_p2 = $signed(man_V_8_reg_4811) >>> tmp_48_fu_2466_p1;

assign tmp_4_fu_1870_p3 = {{1'd1}, {tmp_178_reg_4664}};

assign tmp_50_fu_2479_p3 = ((isneg_2_reg_4609[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_51_fu_2486_p1 = tmp_94_reg_4835;

assign tmp_52_fu_2489_p2 = tmp_51_fu_2486_p1 << sh_amt_2_cast_fu_2453_p1;

assign tmp_53_fu_1798_p1 = exp_tmp_V_3_reg_4637;

assign tmp_54_fu_1441_p2 = ((tmp_110_fu_1415_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_55_fu_1365_p1 = ireg_V_1_fu_1339_p1[51:0];

assign tmp_56_fu_1831_p2 = (($signed(F2_3_fu_1825_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_57_fu_1837_p2 = ($signed(12'd4080) + $signed(F2_3_fu_1825_p2));

assign tmp_58_fu_1843_p2 = (12'd16 - F2_3_fu_1825_p2);

assign tmp_59_fu_1857_p2 = ((F2_3_fu_1825_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_5_fu_1939_p3 = {{1'd1}, {tmp_184_reg_4686}};

assign tmp_60_fu_2611_p2 = ((sh_amt_3_reg_4852 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_61_fu_2616_p2 = ((sh_amt_3_reg_4852 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_62_fu_1725_p1 = man_V_5_fu_1680_p3[19:0];

assign tmp_63_fu_2621_p1 = $unsigned(sh_amt_3_cast_fu_2608_p1);

assign tmp_64_fu_2625_p2 = $signed(man_V_11_reg_4841) >>> tmp_63_fu_2621_p1;

assign tmp_65_fu_2634_p3 = ((isneg_3_reg_4631[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_66_fu_2641_p1 = tmp_126_reg_4865;

assign tmp_67_fu_2320_p1 = tmp_33_fu_2315_p2[19:0];

assign tmp_68_fu_2644_p2 = tmp_66_fu_2641_p1 << sh_amt_3_cast_fu_2608_p1;

assign tmp_69_fu_1867_p1 = exp_tmp_V_4_reg_4659;

assign tmp_6_fu_2008_p3 = {{1'd1}, {tmp_190_reg_4708}};

assign tmp_70_fu_1477_p2 = ((tmp_176_fu_1451_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_71_fu_2340_p1 = tmp_37_fu_2334_p2[19:0];

assign tmp_72_fu_1900_p2 = (($signed(F2_4_fu_1894_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_73_fu_1906_p2 = ($signed(12'd4080) + $signed(F2_4_fu_1894_p2));

assign tmp_74_fu_1912_p2 = (12'd16 - F2_4_fu_1894_p2);

assign tmp_75_fu_1926_p2 = ((F2_4_fu_1894_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_76_fu_2766_p2 = ((sh_amt_4_reg_4882 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_77_fu_2771_p2 = ((sh_amt_4_reg_4882 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_78_fu_1379_p1 = ireg_V_2_fu_1375_p1[62:0];

assign tmp_79_fu_2776_p1 = $unsigned(sh_amt_4_cast_fu_2763_p1);

assign tmp_7_fu_2077_p3 = {{1'd1}, {tmp_196_reg_4730}};

assign tmp_80_fu_2780_p2 = $signed(man_V_14_reg_4871) >>> tmp_79_fu_2776_p1;

assign tmp_81_fu_2789_p3 = ((isneg_4_reg_4653[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_82_fu_2796_p1 = tmp_179_reg_4895;

assign tmp_83_fu_2799_p2 = tmp_82_fu_2796_p1 << sh_amt_4_cast_fu_2763_p1;

assign tmp_84_fu_1936_p1 = exp_tmp_V_5_reg_4681;

assign tmp_85_fu_1513_p2 = ((tmp_182_fu_1487_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_86_fu_1969_p2 = (($signed(F2_5_fu_1963_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_87_fu_1401_p1 = ireg_V_2_fu_1375_p1[51:0];

assign tmp_88_fu_1975_p2 = ($signed(12'd4080) + $signed(F2_5_fu_1963_p2));

assign tmp_89_fu_1981_p2 = (12'd16 - F2_5_fu_1963_p2);

assign tmp_90_fu_1995_p2 = ((F2_5_fu_1963_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_91_fu_2921_p2 = ((sh_amt_5_reg_4912 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_92_fu_2926_p2 = ((sh_amt_5_reg_4912 < 12'd20) ? 1'b1 : 1'b0);

assign tmp_93_fu_2931_p1 = $unsigned(sh_amt_5_cast_fu_2918_p1);

assign tmp_94_fu_1794_p1 = man_V_8_fu_1749_p3[19:0];

assign tmp_95_fu_2935_p2 = $signed(man_V_17_reg_4901) >>> tmp_93_fu_2931_p1;

assign tmp_96_fu_2944_p3 = ((isneg_5_reg_4675[0:0] === 1'b1) ? 20'd1048575 : 20'd0);

assign tmp_97_fu_2951_p1 = tmp_185_reg_4925;

assign tmp_98_fu_2954_p2 = tmp_97_fu_2951_p1 << sh_amt_5_cast_fu_2918_p1;

assign tmp_99_fu_2475_p1 = tmp_49_fu_2470_p2[19:0];

assign tmp_9_fu_1333_p2 = ((tmp_14_fu_1307_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_fu_1594_p3 = {{1'd1}, {tmp_23_reg_4576}};

assign tmp_i_23_fu_4219_p2 = (($signed(output_V_q0) > $signed(p_0_i_reg_1229)) ? 1'b1 : 1'b0);

assign tmp_i_fu_4214_p1 = i_i_reg_1241;

assign tmp_s_fu_1591_p1 = exp_tmp_V_reg_4571;

always @ (posedge ap_clk) begin
    tmp_130_reg_5060[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter8_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter9_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter10_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter11_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter12_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_130_reg_5060_pp0_iter13_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter4_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter5_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter6_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter7_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter8_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter9_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter10_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_143_reg_5418_pp1_iter11_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //bpnn
