<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICV_IAR0_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICV_IAR0_EL1, Interrupt Controller Virtual Interrupt Acknowledge Register 0</h1><p>The ICV_IAR0_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>The PE reads this register to obtain the INTID of the signaled virtual Group 0 interrupt. This read acts as an acknowledge for the interrupt.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC virtual interface control registers functional group.</li></ul><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RO</td><td>-</td><td>-</td><td>-</td><td>-</td></tr></table>
          <p>ICV_IAR0_EL1 is only accessible at Non-secure EL1 when <span class="xref">HCR_EL2</span>.FMO is set to 1.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <span class="xref">HCR_EL2</span>.FMO is set to 0, at Non-secure EL1, the instruction encoding used to access ICV_IAR0_EL1 results in an access to <a href="AArch64-icc_iar0_el1.html">ICC_IAR0_EL1</a>.</p>
          </div>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE==0, Non-secure read accesses to this register from EL1 are trapped to EL1.</p>
        
          <p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TALL0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System register ICV_IAR0_EL1 
            performs the same function as 
            AArch32 System register <a href="AArch32-icv_iar0.html">ICV_IAR0</a>.
          </p>
          <p>To allow software to ensure appropriate observability of actions initiated by GIC register accesses, the PE and CPU interface logic must ensure that reads of this register are self-synchronising when interrupts are masked by the PE (that is when PSTATE.{I,F} == {0,0}).  This ensures that the effect of activating an interrupt on the signaling of interrupt exceptions is observed when a read of this register is architecturally executed so that no spurious interrupt exception occurs if interrupts are unmasked by an instruction immediately following the read. See <span class="xref">Observability of the effects of accesses to the GIC registers</span>, for more information.</p>
        <h2>Attributes</h2>
          <p>ICV_IAR0_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICV_IAR0_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="24"><a href="#INTID">INTID</a></td></tr></tbody></table><h4 id="0">
                Bits [31:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [23:0]
                  </h4>
              <p>The INTID of the signaled virtual interrupt.</p>
            
              <p>This is the INTID of the highest priority pending virtual interrupt, if that interrupt is of sufficient priority for it to be signaled to the PE, and if it can be acknowledged.</p>
            
              <p>If the highest priority pending interrupt is not observable, this field contains a special INTID to indicate the reason. This special INTID can take the value 1023 only. See <span class="xref">Special INTIDs</span>, for more information.</p>
            
              <p>This field has either 16 or 24 bits implemented. The number of implemented bits can be found in <a href="AArch64-icv_ctlr_el1.html">ICV_CTLR_EL1</a>.IDbits. If only 16 bits are implemented, bits [23:16] of this register are <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the ICV_IAR0_EL1</h2><p>To access the ICV_IAR0_EL1 when HCR_EL2.FMO is set to 1, and executing at Non-secure EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, ICC_IAR0_EL1 ; Read ICV_IAR0_EL1 into Xt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>1100</td><td>1000</td><td>000</td></tr></table>
          <p>When <span class="xref">HCR_EL2</span>.FMO is set to 0, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch64-icc_iar0_el1.html">ICC_IAR0_EL1</a>.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
