# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/e5-tp2/EV - 20/Simulacion/Simulations.mpf}
# Loading project Simulations
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# ** Error: C:/e5-tp2/EV - 20/Shifter.vhd(16): (vcom-1136) Unknown identifier "sel".
# ** Error: C:/e5-tp2/EV - 20/Shifter.vhd(16): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/Shifter.vhd(17): (vcom-1136) Unknown identifier "sel".
# ** Error: C:/e5-tp2/EV - 20/Shifter.vhd(17): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/e5-tp2/EV - 20/Shifter.vhd(19): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Data.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Data
# -- Compiling architecture SYN of data
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/InstrReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstrReg
# -- Compiling architecture behaviour of InstrReg
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/KMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity KMux
# -- Compiling architecture behaviour of KMux
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/PCReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PCReg
# -- Compiling architecture behaviour of PCReg
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/preLoadPC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Program.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Program
# -- Compiling architecture SYN of program
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/RegisterBank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc1
# -- Compiling architecture behaviour of uc1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI1
# -- Compiling architecture behaviour of uI1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI2
# -- Compiling architecture behaviour of uI2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI3
# -- Compiling architecture behaviour of uI3
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uIHandler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uIHandler
# -- Compiling architecture bdf_type of uIHandler
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uIROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity uIROM
# -- Compiling architecture SYN of uirom
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/uIHanderROM_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uIHandlerROM_tb
# -- Compiling architecture testbench of uIHandlerROM_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/checkDependecies_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity checkDeps_tb
# -- Compiling architecture testbench of checkDeps_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/CYBlock_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cyblock_tb
# -- Compiling architecture testbench of cyblock_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/CYBlock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CYBlock
# -- Compiling architecture bdf_type of CYBlock
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/EV20.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EV20
# -- Compiling architecture bdf_type of EV20
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/LatchAluShift.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LatchAluShift
# -- Compiling architecture bdf_type of LatchAluShift
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/LatchK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LatchK
# -- Compiling architecture behaviour of LatchK
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/mymux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity myMux
# -- Compiling architecture behaviour of myMux
# 
# 
# 26 compiles, 0 failed with no errors.
vsim -gui work.ev20_tb
# vsim -gui work.ev20_tb 
# Start time: 19:51:23 on May 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ev20_tb(testbench)
# Loading work.ev20(bdf_type)
# Loading work.cyblock(bdf_type)
# Loading work.mymux(behaviour)
# Loading altera_mf.altera_mf_components
# Loading work.data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instrreg(behaviour)
# Loading work.kmux(behaviour)
# Loading work.latchalushift(bdf_type)
# Loading work.alu(behaviour)
# Loading work.shifter(behaviour)
# Loading work.latch16(behaviour)
# Loading work.latchk(behaviour)
# Loading work.pcreg(behaviour)
# Loading work.preloadpc(behaviour)
# Loading work.program(syn)
# Loading work.registerbank(behaviour)
# Loading work.uihandler(bdf_type)
# Loading work.uc2(behaviour)
# Loading work.ui3(behaviour)
# Loading work.uc1(behaviour)
# Loading work.ui1(behaviour)
# Loading work.ui2(behaviour)
# Loading work.uirom(syn)
add wave -position insertpoint sim:/ev20_tb/ev20Block/*
add wave -position insertpoint sim:/ev20_tb/ev20Block/b2v_uIControl/*
run
add wave -position insertpoint sim:/ev20_tb/ev20Block/b2v_RegBank/*
add wave -position insertpoint sim:/ev20_tb/ev20Block/b2v_LAS/*
run
# End time: 20:40:11 on May 28,2020, Elapsed time: 0:48:48
# Errors: 0, Warnings: 0
