// Seed: 847137443
`define pp_3 0
`timescale 1ps / 1ps `default_nettype id_1 `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2
);
  initial begin
    id_0[1'b0] <= id_3;
  end
endmodule
