vcs -full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns \
    -f filelist.f -f rtl_filelist.f -o simv

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Thu May 15 13:04:52 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_version_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/snps_macros.svp'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_message_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_phase_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_object_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_printer_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_tlm_defines.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_imps.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_tlm_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_sequence_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_callback_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_reg_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_deprecated_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/directc/uvm_directc.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/directc/uvm_seed.vh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/directc/uvm_directc.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_hdl.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_svcmd_dpi.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_regex.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_version.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_object_globals.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_misc.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_object.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_pool.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_queue.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_factory.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_registry.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_spell_chkr.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_resource.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/deprecated/uvm_resource_converter.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_resource_specializations.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_resource_db.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_config_db.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_printer.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_comparer.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_packer.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_recorder.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_event_callback.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_event.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_barrier.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_callback.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_callback.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_catcher.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_server.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_handler.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_object.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_transaction.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_phase.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_domain.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_bottomup_phase.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_topdown_phase.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_task_phase.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_common_phases.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_runtime_phases.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_component.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_root.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_component.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_objection.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_heartbeat.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_globals.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_cmdline_processor.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_ifs.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_sqr_ifs.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_port_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_imps.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_imps.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_ports.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_exports.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_analysis_port.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_fifos.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_sqr_connections.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_pair.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_policies.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_in_order_comparator.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_algorithmic_comparator.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_random_stimulus.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_subscriber.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_monitor.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_driver.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_push_driver.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_scoreboard.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_agent.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_env.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_test.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_item.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_param_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_push_sequencer.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_library.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_builtin.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_defines.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_time.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_imps.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_ports.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_exports.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_item.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_adapter.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_predictor.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_sequence.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_cbs.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_backdoor.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_field.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_vreg_field.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_indirect.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_fifo.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_file.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_mem_mam.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_vreg.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_mem.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_map.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_block.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/snps_uvm_reg_bank.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/vcs_uvm_alt.sv'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv'.
Parsing design file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/msglog.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_msglog_report_server.sv'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_vcs_recorder.svh'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_vcs_record_interface.sv'.
Back to file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing design file '../../Soc/wb_bfm/sv/wb_pkg.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_transaction.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_master_sequencer.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_master_driver.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_master_monitor.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_master_agent.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_master_seqs.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_slave_sequencer.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_slave_driver.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_slave_monitor.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_slave_agent.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_slave_seqs.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing included file '../../Soc/wb_bfm/sv/wb_env.sv'.
Back to file '../../Soc/wb_bfm/sv/wb_pkg.sv'.
Parsing design file '../../Soc/wb_bfm/sv/wb_if.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Soc/wb_bfm/sv/wb_if.sv'.
Parsing design file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_config.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_sequence_item.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_sequencer.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_driver.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_agent.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_env.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing included file '../../Soc/clock_and_reset/sv/clock_and_reset_count_clocks_seq.sv'.
Back to file '../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv'.
Parsing design file '../../Soc/clock_and_reset/sv/clock_and_reset_if.sv'
Parsing design file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_transaction.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_monitor.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_seqs.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_sequencer.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_driver.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_agent.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_monitor.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_sequencer.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_seqs.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_driver.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_agent.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/spi/sv/../sv/spi_env.sv'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv'.
Parsing design file '../../Peripherals/spi_uvc/spi/sv/spi_if.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Peripherals/spi_uvc/spi/sv/spi_if.sv'.
Parsing design file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/wb_x_spi_module.sv'.
Back to file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/scoreboard.sv'.
Back to file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv'.
Parsing included file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module.sv'.
Back to file '../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv'.
Parsing design file '../../Soc/soc_ref_module/soc_pkg.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Soc/soc_ref_module/soc_pkg.sv'.
Parsing included file '../../Soc/soc_ref_module/wb_ref_model.sv'.
Back to file '../../Soc/soc_ref_module/soc_pkg.sv'.
Parsing included file '../../Soc/soc_ref_module/soc_scb.sv'.
Back to file '../../Soc/soc_ref_module/soc_pkg.sv'.
Parsing included file '../../Soc/soc_ref_module/soc_ref_env.sv'.
Back to file '../../Soc/soc_ref_module/soc_pkg.sv'.
Parsing design file '../../Soc/tb/clkgen.sv'
Parsing design file '../../Soc/tb/hw_top.sv'
Parsing design file '../../Soc/tb/top.sv'
Parsing included file '/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../../Soc/tb/top.sv'.
Parsing included file '../sv/soc_mcsequencer.sv'.
Back to file '../../Soc/tb/top.sv'.
Parsing included file '../sv/soc_mcseqs_lib.sv'.
Back to file '../../Soc/tb/top.sv'.
Parsing included file 'soc_tb.sv'.
Back to file '../../Soc/tb/top.sv'.
Parsing included file 'soc_test_lib.sv'.
Back to file '../../Soc/tb/top.sv'.
Parsing design file '../../RivRtos/src/soc/core/lib.sv'
Parsing design file '../../RivRtos/src/soc/debug/debug_pkg.sv'
Parsing design file '../../RivRtos/src/soc/core/alignment_units.sv'
Parsing design file '../../RivRtos/src/soc/core/alu_control.sv'
Parsing design file '../../RivRtos/src/soc/core/mul.sv'
Parsing design file '../../RivRtos/src/soc/core/div.sv'
Parsing design file '../../RivRtos/src/soc/core/branch_controller.sv'
Parsing design file '../../RivRtos/src/soc/core/csr_file.sv'
Parsing design file '../../RivRtos/src/soc/core/imm_gen.sv'
Parsing design file '../../RivRtos/src/soc/core/main_control.sv'
Parsing design file '../../RivRtos/src/soc/core/reg_file.sv'
Parsing design file '../../RivRtos/src/soc/core/rom.sv'
Parsing design file '../../RivRtos/src/soc/core/forwarding_unit.sv'
Parsing design file '../../RivRtos/src/soc/core/hazard_controller.sv'
Parsing design file '../../RivRtos/src/soc/core/pipeline_controller.sv'
Parsing design file '../../RivRtos/src/soc/core/decompressor.sv'
Parsing design file '../../RivRtos/src/soc/core/iadu.sv'
Parsing design file '../../RivRtos/src/soc/core/atomic_extension.sv'
Parsing design file '../../RivRtos/src/soc/core/exception_encoder.sv'
Parsing design file '../../RivRtos/src/soc/core/alu.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/core/alu.sv, 1
$unit
  Package 'riscv_types' already wildcard imported. 
  Ignoring riscv_types::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/core/data_path.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/core/data_path.sv, 1
$unit
  Package 'riscv_types' already wildcard imported. 
  Ignoring riscv_types::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/core/control_unit.sv'
Parsing design file '../../RivRtos/src/soc/core/core_dbg_fsm.sv'
Parsing design file '../../RivRtos/src/soc/core/rv32i_top.sv'
Parsing design file '../../RivRtos/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v'
Parsing design file '../../RivRtos/src/soc/WishboneInterconnect/wb_intercon.sv'
Parsing design file '../../RivRtos/src/soc/WishboneInterconnect/wishbone_controller.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/WishboneInterconnect/wishbone_controller.sv, 1
$unit
  Package 'riscv_types' already wildcard imported. 
  Ignoring riscv_types::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/uncore/gpio/gpio_defines.v'
Parsing design file '../../RivRtos/src/soc/uncore/gpio/bidirec.sv'
Parsing design file '../../RivRtos/src/soc/uncore/gpio/gpio_top.sv'
Parsing design file '../../RivRtos/src/soc/uncore/spi/fifo4.v'
Parsing design file '../../RivRtos/src/soc/uncore/spi/simple_spi_top.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_defines.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/raminfr.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_receiver.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_regs.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_rfifo.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_sync_flops.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_tfifo.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_top.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_transmitter.v'
Parsing design file '../../RivRtos/src/soc/uncore/uart/uart_wb.v'
Parsing design file '../../RivRtos/src/soc/uncore/clint/clint_wb.sv'
Parsing design file '../../RivRtos/src/soc/uncore/clint/clint_top.sv'
Parsing design file '../../RivRtos/src/soc/uncore/ptc/ptc_defines.v'
Parsing design file '../../RivRtos/src/soc/uncore/ptc/ptc_top.v'
Parsing design file '../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_defines.v'
Parsing design file '../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_bit_ctrl.v'
Parsing design file '../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_byte_ctrl.v'
Parsing design file '../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_top.v'
Parsing design file '../../RivRtos/src/soc/uncore/plic/plic_pkg.sv'
Parsing design file '../../RivRtos/src/soc/uncore/plic/plic_gateway.sv'
Parsing design file '../../RivRtos/src/soc/uncore/plic/plic_core.sv'
Parsing design file '../../RivRtos/src/soc/uncore/plic/plic_top.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/uncore/plic/plic_top.sv, 5
$unit
  Package 'plic_pkg' already wildcard imported. 
  Ignoring plic_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/debug/dtm.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/debug/dtm.sv, 2
$unit
  Package 'debug_pkg' already wildcard imported. 
  Ignoring debug_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/debug/dm.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/debug/dm.sv, 2
$unit
  Package 'common_pkg' already wildcard imported. 
  Ignoring common_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/debug/dm.sv, 3
$unit
  Package 'debug_pkg' already wildcard imported. 
  Ignoring debug_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/debug/debug_top.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/debug/debug_top.sv, 1
$unit
  Package 'common_pkg' already wildcard imported. 
  Ignoring common_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../RivRtos/src/soc/debug/debug_top.sv, 2
$unit
  Package 'debug_pkg' already wildcard imported. 
  Ignoring debug_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../RivRtos/src/soc/core/sram_wrapper.sv'
Parsing design file '../../RivRtos/src/soc/core/data_mem.sv'
Parsing design file '../../RivRtos/src/soc/io_mux.sv'
Parsing design file '../../RivRtos/src/soc/rv32i_soc.sv'
Parsing included file '../../RivRtos/src/pads/tpz018nv_270a/tpz018nv.v'.
Back to file '../../RivRtos/src/soc/rv32i_soc.sv'.
Parsing included file '../../RivRtos/src/soc/sram/tsmc_32k_rtl.v'.
Back to file '../../RivRtos/src/soc/rv32i_soc.sv'.
Parsing included file '../../RivRtos/src/soc/sram/tsmc_8k_rtl.v'.
Back to file '../../RivRtos/src/soc/rv32i_soc.sv'.
Parsing included file '../../RivRtos/src/soc/rom/tsmc_rom_1k_rtl.v'.
Back to file '../../RivRtos/src/soc/rv32i_soc.sv'.
Parsing design file '../../RivRtos/src/pads/top_rv32i_soc.sv'
Top Level Modules:
       uvm_custom_install_recording
       top
       n_bit_dec_with_en
       n_bit_reg_wo_en
       clock_div
       bidirec
       sram_32k_wrapper
       sram_8k_wrapper
       PCI33DGZ
       PCI33SDGZ
       PCI66DGZ
       PCI66SDGZ
       PDB02DGZ
       PDB02SDGZ
       PDB04DGZ
       PDB04SDGZ
       PDB08DGZ
       PDB08SDGZ
       PDB12DGZ
       PDB12SDGZ
       PDB16DGZ
       PDB16SDGZ
       PDB24DGZ
       PDB24SDGZ
       PDD02DGZ
       PDD02SDGZ
       PDD04DGZ
       PDD04SDGZ
       PDD08DGZ
       PDD08SDGZ
       PDD12DGZ
       PDD12SDGZ
       PDD16DGZ
       PDD16SDGZ
       PDD24SDGZ
       PDDDGZ
       PDDSDGZ
       PDDW02DGZ
       PDDW04DGZ
       PDDW08DGZ
       PDDW12DGZ
       PDDW16DGZ
       PDDW24DGZ
       PDDWDGZ
       PDIDGZ
       PDISDGZ
       PDO02CDG
       PDO04CDG
       PDO08CDG
       PDO12CDG
       PDO16CDG
       PDO24CDG
       PDT02DGZ
       PDT04DGZ
       PDT08DGZ
       PDT12DGZ
       PDT16DGZ
       PDT24DGZ
       PDU02DGZ
       PDU02SDGZ
       PDU04DGZ
       PDU04SDGZ
       PDU08DGZ
       PDU08SDGZ
       PDU12DGZ
       PDU12SDGZ
       PDU16DGZ
       PDU16SDGZ
       PDU24DGZ
       PDU24SDGZ
       PDUDGZ
       PDUSDGZ
       PDUW02DGZ
       PDUW04DGZ
       PDUW08DGZ
       PDUW12DGZ
       PDUW16DGZ
       PDUW24DGZ
       PDUWDGZ
       PDXO01DG
       PDXO02DG
       PDXOE1DG
       PDXOE2DG
       PDXOE3DG
       PRB08DGZ
       PRB08SDGZ
       PRB12DGZ
       PRB12SDGZ
       PRB16DGZ
       PRB16SDGZ
       PRB24DGZ
       PRB24SDGZ
       PRCUT
       PRD08DGZ
       PRD08SDGZ
       PRD12DGZ
       PRD12SDGZ
       PRD16DGZ
       PRD16SDGZ
       PRD24DGZ
       PRD24SDGZ
       PRDW08DGZ
       PRDW12DGZ
       PRDW16DGZ
       PRDW24DGZ
       PRO08CDG
       PRO12CDG
       PRO16CDG
       PRO24CDG
       PRT08DGZ
       PRT12DGZ
       PRT16DGZ
       PRT24DGZ
       PRU08DGZ
       PRU08SDGZ
       PRU12DGZ
       PRU12SDGZ
       PRU16DGZ
       PRU16SDGZ
       PRU24DGZ
       PRU24SDGZ
       PRUW08DGZ
       PRUW12DGZ
       PRUW16DGZ
       PRUW24DGZ
       PVDD1ANA
       PVDD1DGZ
       PVDD2ANA
       PVDD2DGZ
       PVDD2POC
       PVSS1ANA
       PVSS1DGZ
       PVSS2ANA
       PVSS2DGZ
       PVSS3DGZ
       tsmc_rom_1k

Warning-[TMPO] Too many parameter overrides
../../Soc/soc_ref_module/wb_ref_model.sv, 4
  The extra parameter overrides will be ignored.
  Source info: wb2scb_port
  


Warning-[TMPO] Too many parameter overrides
../../Soc/soc_ref_module/wb_ref_model.sv, 6
  The extra parameter overrides will be ignored.
  Source info: wb2spi1ref_port
  

TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../../RivRtos/src/pads/top_rv32i_soc.sv, 17
top_rv32i_soc, "PDXO03DG u_clk_pad( .XIN (CLK_PAD),  .XC (clk_internal));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../Soc/tb/hw_top.sv, 42
hw_top, "top_rv32i_soc DUT( .CLK_PAD (clock),  .RESET_N_PAD (reset),  .O_UART_TX_PAD (o_uart_tx_pad),  .I_UART_RX_PAD (i_uart_rx_pad),  .IO_DATA_PAD (gpio_pads));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TEIF] Task enabled inside a function
../../Peripherals/spi_uvc/wb_x_spi_module/sv/wb_x_spi_module.sv, 87
spi_module_pkg, "spi_module_pkg::\wb_x_spi_module::update_status_register (this);"
  Task 'wb_x_spi_module::update_status_register' is enabled inside function 
  'wb_x_spi_module::write_wb', it may bring delays into the function.


Warning-[IWNF] Implicit wire has no fanin
../../Soc/tb/hw_top.sv, 46
  Implicit wire 'i_uart_rx_pad' does not have any driver, please make sure 
  this is intended.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
179 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/mnt/SATA2/Shared_Folder/Rahaf_Soc_verification/Soc/tb/csrc'
make[1]: Leaving directory '/mnt/SATA2/Shared_Folder/Rahaf_Soc_verification/Soc/tb/csrc'
make[1]: Entering directory '/mnt/SATA2/Shared_Folder/Rahaf_Soc_verification/Soc/tb/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib -L/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1 uvm_dpi.o   objs/amcQw_d.o   _2776082_archive_1.so _prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o    /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/mnt/SATA2/Shared_Folder/Rahaf_Soc_verification/Soc/tb/csrc'
CPU time: 9.062 seconds to compile + .414 seconds to elab + .500 seconds to link
Verdi KDB elaboration done and the database successfully generated
./simv -f run.f
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  May 15 13:05 2025
NOTE: automatic random seed used: 4197702558
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


Warning-[STASKW_CO1] Cannot open file
  The file 'tb/interrupt_test/inst.hex' could not be opened. No such file or 
  directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
../../RivRtos/src/soc/core/rom.sv, 9
  Cannot open file 'tb/interrupt_test/inst.hex' passed as argument to 
  $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

UVM_INFO soc_test_lib.sv(57) @ 0: uvm_test_top [wb_spi_write_test] Inside Constructor!
UVM_INFO @ 0: reporter [RNTST] Running test wb_spi_write_test...

Warning-[STASKW_CO1] Cannot open file
  The file '/home/qamar/Desktop/RivRtos/src/tb/rom.hex' could not be opened. 
  Permission denied.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
../../RivRtos/src/soc/rom/tsmc_rom_1k_rtl.v, 138
  Cannot open file '/home/qamar/Desktop/RivRtos/src/tb/rom.hex' passed as 
  argument to $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

UVM_INFO soc_tb.sv(18) @ 0.000 ns: uvm_test_top.tb [soc_tb] Inside Constructor!
UVM_INFO soc_test_lib.sv(69) @ 0.000 ns: uvm_test_top [wb_spi_write_test] Inside Build phase
UVM_INFO ../../Soc/soc_ref_module/soc_ref_env.sv(6) @ 0.000 ns: uvm_test_top.tb.soc_refenv [soc_ref_env] Inside Constructor!
UVM_INFO ../sv/soc_mcsequencer.sv(14) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [soc_mcsequencer] Inside Constructor!
UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(15) @ 0.000 ns: uvm_test_top.tb.soc_refenv.scb [SCB_CLASS] Inside Constructor!
UVM_INFO ../../Soc/soc_ref_module/wb_ref_model.sv(20) @ 0.000 ns: uvm_test_top.tb.soc_refenv.wb_ref [wb_ref_model] Inside Constructor!
UVM_INFO @ 0.000 ns: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                           Type                       Size  Value     
--------------------------------------------------------------------------
uvm_test_top                   wb_spi_write_test          -     @469      
  tb                           soc_tb                     -     @477      
    clk_rst_env                clock_and_reset_env        -     @519      
      agent                    clock_and_reset_agent      -     @642      
        driver                 clock_and_reset_driver     -     @653      
          rsp_port             uvm_analysis_port          -     @668      
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @660      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        sequencer              clock_and_reset_sequencer  -     @676      
          rsp_export           uvm_analysis_export        -     @683      
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @777      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
    soc_mcseqr                 soc_mcsequencer            -     @533      
      rsp_export               uvm_analysis_export        -     @540      
        recording_detail       integral                   32    'd1       
      seq_item_export          uvm_seq_item_pull_imp      -     @634      
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
      arbitration_queue        array                      0     -         
      lock_queue               array                      0     -         
      num_last_reqs            integral                   32    'd1       
      num_last_rsps            integral                   32    'd1       
    soc_refenv                 soc_ref_env                -     @526      
      scb                      soc_scb                    -     @795      
        ref_model              wb_x_spi_module            -     @818      
          ref_analysis_port    uvm_analysis_port          -     @825      
            recording_detail   integral                   32    'd1       
          wb_in                uvm_analysis_imp_wb        -     @833      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        spi_in1                uvm_analysis_imp_spi1      -     @810      
          recording_detail     integral                   32    'd1       
        wb_in                  uvm_analysis_imp_wb        -     @802      
          recording_detail     integral                   32    'd1       
        recording_detail       integral                   32    'd1       
      spiref_model             wb_x_spi_module            -     @872      
        ref_analysis_port      uvm_analysis_port          -     @879      
          recording_detail     integral                   32    'd1       
        wb_in                  uvm_analysis_imp_wb        -     @887      
          recording_detail     integral                   32    'd1       
        recording_detail       integral                   32    'd1       
      wb_ref                   wb_ref_model               -     @841      
        wb2scb_port            uvm_analysis_port          -     @848      
          recording_detail     integral                   32    'd1       
        wb2spi1ref_port        uvm_analysis_port          -     @856      
          recording_detail     integral                   32    'd1       
        wb_in                  uvm_analysis_imp_wb        -     @864      
          recording_detail     integral                   32    'd1       
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
    spienv                     spi_env                    -     @505      
      slave_agent              spi_slave_agent            -     @898      
        drv                    spi_slave_driver           -     @913      
          rsp_port             uvm_analysis_port          -     @928      
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @920      
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        mon                    spi_slave_monitor          -     @1045     
          spi_out              uvm_analysis_port          -     @1052     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        seqr                   spi_slave_sequencer        -     @936      
          rsp_export           uvm_analysis_export        -     @943      
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @1037     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      enable_master            integral                   32    'h0       
      enable_slave             integral                   32    'h1       
      recording_detail         integral                   32    'd1       
    wbenv                      wb_env                     -     @512      
      masters[0]               wb_master_agent            -     @1070     
        driver                 wb_master_driver           -     @1207     
          rsp_port             uvm_analysis_port          -     @1222     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @1214     
            recording_detail   integral                   32    'd1       
          master_id            integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        monitor                wb_master_monitor          -     @1083     
          item_collected_port  uvm_analysis_port          -     @1090     
            recording_detail   integral                   32    'd1       
          master_id            integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        sequencer              wb_master_sequencer        -     @1098     
          rsp_export           uvm_analysis_export        -     @1105     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @1199     
            recording_detail   integral                   32    'd1       
          master_id            integral                   32    'h0       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        master_id              integral                   32    'h0       
        recording_detail       integral                   32    'd1       
      num_masters              integral                   32    'h1       
      num_slaves               integral                   32    'h0       
      recording_detail         integral                   32    'd1       
--------------------------------------------------------------------------

UVM_INFO ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_driver.sv(48) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.drv [spi_slave_driver] Running Simulation...
UVM_INFO ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_monitor.sv(80) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.mon [spi_slave_monitor] Running Simulation...
UVM_INFO soc_tb.sv(62) @ 0.000 ns: uvm_test_top.tb [soc_tb] Running Simulation
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] Starting default sequence 'write_wbxspi_seq' for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO ../sv/soc_mcseqs_lib.sv(20) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr@@write_wbxspi_seq [write_wbxspi_seq] raise objection
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../sv/soc_mcseqs_lib.sv(85) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr@@write_wbxspi_seq [write_wbxspi_seq] body of mc_sequence 🧑🏻‍⚖️
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_seqs.sv(131) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer@@write_wbxspi_seq.wb_spi1_write [wb_write_spi1_seq] Executing sequence
UVM_INFO ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_seqs.sv(46) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr@@write_wbxspi_seq.spi_seq [spi_slave_response_seq] Executing SPI Slave Response Sequence
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
hwtop:[0.000 ns ns] ACK received=x, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_driver.sv(32) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1282                                                    
  op_type                      op_type_enum    1     wb_write                                                 
  addr                         integral        32    'h20000200                                               
  din                          integral        8     'h70                                                     
  dout                         integral        8     'hxx                                                     
  rest_rf                      integral        1     'h0                                                      
  begin_time                   time            64    0.000 ns                                                 
  depth                        int             32    'd3                                                      
  parent sequence (name)       string          13    wb_spi1_write                                            
  parent sequence (full name)  string          57    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.wb_spi1_write
  sequencer                    string          42    uvm_test_top.tb.wbenv.masters[0].sequencer               
--------------------------------------------------------------------------------------------------------------

hwtop:[0.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_driver.sv(41) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.drv [spi_slave_driver] ---------------------------------------------------------------------------------------------------------
Name                           Type             Size  Value                                              
---------------------------------------------------------------------------------------------------------
req                            spi_transaction  -     @1286                                              
  data_in                      integral         8     'h0                                                
  data_out                     integral         8     'h0                                                
  begin_time                   time             64    0.000 ns                                           
  depth                        int              32    'd3                                                
  parent sequence (name)       string           7     spi_seq                                            
  parent sequence (full name)  string           51    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.spi_seq
  sequencer                    string           39    uvm_test_top.tb.spienv.slave_agent.seqr            
  data_in                      integral         8     'h0                                                
  data_out                     integral         8     'h0                                                
---------------------------------------------------------------------------------------------------------

UVM_INFO ../../Peripherals/spi_uvc/spi/sv/spi_if.sv(87) @ 0.000 ns: reporter [SPI_IF] SPI Slave Interface Task 
UVM_INFO ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_monitor.sv(67) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.mon [spi_slave_monitor] SPI Slave Monitor Detected CS LOW - Capturing Data
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.soc_mcseqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.spienv.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0.000 ns: uvm_test_top.tb.wbenv.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0.000 ns: uvm_test_top.tb.clk_rst_env.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
Time=0.000 ns | rst=1 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=xx | ack=x
Time=5.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=xx | ack=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(28) @ 10.000 ns: reporter [wb_if] waiting for ack
hwtop:[10.000 ns ns] ACK received=0, for addr = 20000200, data = 00000070 , cyc=1,stb=1
Time=10.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=0 | dat_i=70 | dat_o=xx | ack=0
hwtop:[15.000 ns ns] ACK received=1, for addr = 20000200, data = 00000070 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(30) @ 15.000 ns: reporter [wb_if] waiting for  ack LO
Time=15.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=0 | dat_i=70 | dat_o=10 | ack=0
hwtop:[25.000 ns ns] ACK received=0, for addr = 20000200, data = 00000070 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_monitor.sv(47) @ 25.000 ns: uvm_test_top.tb.wbenv.masters[0].monitor [wb_master_monitor] transaction collected :
--------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1531     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000200
  din       integral        8     'h70      
  dout      integral        8     'h10      
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(133) @ 25.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] Received REF Transaction: --------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1531     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000200
  din       integral        8     'h70      
  dout      integral        8     'h10      
  rest_rf   integral        1     'hX       
--------------------------------------------

SPI_1 transaction received (addr: 20000200)
hwtop:[25.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_driver.sv(32) @ 25.000 ns: uvm_test_top.tb.wbenv.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1544                                                    
  op_type                      op_type_enum    1     wb_write                                                 
  addr                         integral        32    'h20000210                                               
  din                          integral        8     'h1                                                      
  dout                         integral        8     'hxx                                                     
  rest_rf                      integral        1     'h0                                                      
  begin_time                   time            64    25.000 ns                                                
  depth                        int             32    'd3                                                      
  parent sequence (name)       string          13    wb_spi1_write                                            
  parent sequence (full name)  string          57    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.wb_spi1_write
  sequencer                    string          42    uvm_test_top.tb.wbenv.masters[0].sequencer               
--------------------------------------------------------------------------------------------------------------

Time=25.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=10 | ack=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(28) @ 30.000 ns: reporter [wb_if] waiting for ack
hwtop:[30.000 ns ns] ACK received=0, for addr = 20000210, data = 00000001 , cyc=1,stb=1
Time=30.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=4 | dat_i=01 | dat_o=10 | ack=0
hwtop:[35.000 ns ns] ACK received=1, for addr = 20000210, data = 00000001 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(30) @ 35.000 ns: reporter [wb_if] waiting for  ack LO
Time=35.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=4 | dat_i=01 | dat_o=00 | ack=0
hwtop:[45.000 ns ns] ACK received=0, for addr = 20000210, data = 00000001 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_monitor.sv(47) @ 45.000 ns: uvm_test_top.tb.wbenv.masters[0].monitor [wb_master_monitor] transaction collected :
--------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1539     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000210
  din       integral        8     'h1       
  dout      integral        8     'h0       
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(133) @ 45.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] Received REF Transaction: --------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1539     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000210
  din       integral        8     'h1       
  dout      integral        8     'h0       
  rest_rf   integral        1     'hX       
--------------------------------------------

SPI_1 transaction received (addr: 20000210)
hwtop:[45.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_driver.sv(32) @ 45.000 ns: uvm_test_top.tb.wbenv.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1556                                                    
  op_type                      op_type_enum    1     wb_write                                                 
  addr                         integral        32    'h20000208                                               
  din                          integral        8     'h5                                                      
  dout                         integral        8     'hxx                                                     
  rest_rf                      integral        1     'h0                                                      
  begin_time                   time            64    45.000 ns                                                
  depth                        int             32    'd3                                                      
  parent sequence (name)       string          13    wb_spi1_write                                            
  parent sequence (full name)  string          57    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.wb_spi1_write
  sequencer                    string          42    uvm_test_top.tb.wbenv.masters[0].sequencer               
--------------------------------------------------------------------------------------------------------------

Time=45.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=00 | ack=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(28) @ 50.000 ns: reporter [wb_if] waiting for ack
hwtop:[50.000 ns ns] ACK received=0, for addr = 20000208, data = 00000005 , cyc=1,stb=1
Time=50.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=2 | dat_i=05 | dat_o=00 | ack=0
hwtop:[55.000 ns ns] ACK received=1, for addr = 20000208, data = 00000005 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(30) @ 55.000 ns: reporter [wb_if] waiting for  ack LO
Time=55.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=2 | dat_i=05 | dat_o=xx | ack=0
hwtop:[65.000 ns ns] ACK received=0, for addr = 20000208, data = 00000005 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_monitor.sv(47) @ 65.000 ns: uvm_test_top.tb.wbenv.masters[0].monitor [wb_master_monitor] transaction collected :
--------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1552     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000208
  din       integral        8     'h5       
  dout      integral        8     'h0       
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(133) @ 65.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] Received REF Transaction: --------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1552     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000208
  din       integral        8     'h5       
  dout      integral        8     'h0       
  rest_rf   integral        1     'hX       
--------------------------------------------

SPI_1 transaction received (addr: 20000208)
hwtop:[65.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_driver.sv(32) @ 65.000 ns: uvm_test_top.tb.wbenv.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1568                                                    
  op_type                      op_type_enum    1     wb_read                                                  
  addr                         integral        32    'h20000204                                               
  din                          integral        8     'h0                                                      
  dout                         integral        8     'hxx                                                     
  rest_rf                      integral        1     'h0                                                      
  begin_time                   time            64    65.000 ns                                                
  depth                        int             32    'd3                                                      
  parent sequence (name)       string          13    wb_spi1_write                                            
  parent sequence (full name)  string          57    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.wb_spi1_write
  sequencer                    string          42    uvm_test_top.tb.wbenv.masters[0].sequencer               
--------------------------------------------------------------------------------------------------------------

Time=65.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=xx | ack=0
hwtop:[70.000 ns ns] ACK received=0, for addr = 20000204, data = 00000000 , cyc=1,stb=1
Time=70.000 ns | rst=0 | cyc=0 | stb=1 | we=0 | addr=1 | dat_i=00 | dat_o=xx | ack=0
hwtop:[75.000 ns ns] ACK received=1, for addr = 20000204, data = 00000000 , cyc=1,stb=1
Time=75.000 ns | rst=0 | cyc=0 | stb=1 | we=0 | addr=1 | dat_i=00 | dat_o=05 | ack=0
hwtop:[85.000 ns ns] ACK received=0, for addr = 20000204, data = 00000000 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_monitor.sv(47) @ 85.000 ns: uvm_test_top.tb.wbenv.masters[0].monitor [wb_master_monitor] transaction collected :
--------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1564     
  op_type   op_type_enum    1     wb_read   
  addr      integral        32    'h20000204
  din       integral        8     'h0       
  dout      integral        8     'h1       
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(133) @ 85.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] Received REF Transaction: --------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1564     
  op_type   op_type_enum    1     wb_read   
  addr      integral        32    'h20000204
  din       integral        8     'h0       
  dout      integral        8     'h1       
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_ERROR ../../Soc/soc_ref_module/soc_scb.sv(193) @ 85.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] MISMATCH: WB = 01, REF_MODEL SPSR = 85
SPI_1 transaction received (addr: 20000204)
hwtop:[85.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_driver.sv(32) @ 85.000 ns: uvm_test_top.tb.wbenv.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1580                                                    
  op_type                      op_type_enum    1     wb_write                                                 
  addr                         integral        32    'h20000210                                               
  din                          integral        8     'h0                                                      
  dout                         integral        8     'hxx                                                     
  rest_rf                      integral        1     'h0                                                      
  begin_time                   time            64    85.000 ns                                                
  depth                        int             32    'd3                                                      
  parent sequence (name)       string          13    wb_spi1_write                                            
  parent sequence (full name)  string          57    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.wb_spi1_write
  sequencer                    string          42    uvm_test_top.tb.wbenv.masters[0].sequencer               
--------------------------------------------------------------------------------------------------------------

Time=85.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=05 | ack=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(28) @ 90.000 ns: reporter [wb_if] waiting for ack
hwtop:[90.000 ns ns] ACK received=0, for addr = 20000210, data = 00000000 , cyc=1,stb=1
Time=90.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=4 | dat_i=00 | dat_o=05 | ack=0
hwtop:[95.000 ns ns] ACK received=1, for addr = 20000210, data = 00000000 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_if.sv(30) @ 95.000 ns: reporter [wb_if] waiting for  ack LO
Time=95.000 ns | rst=0 | cyc=0 | stb=1 | we=1 | addr=4 | dat_i=00 | dat_o=00 | ack=0
hwtop:[105.000 ns ns] ACK received=0, for addr = 20000210, data = 00000000 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_monitor.sv(47) @ 105.000 ns: uvm_test_top.tb.wbenv.masters[0].monitor [wb_master_monitor] transaction collected :
--------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1576     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000210
  din       integral        8     'h0       
  dout      integral        8     'h1       
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(133) @ 105.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] Received REF Transaction: --------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1576     
  op_type   op_type_enum    1     wb_write  
  addr      integral        32    'h20000210
  din       integral        8     'h0       
  dout      integral        8     'h1       
  rest_rf   integral        1     'hX       
--------------------------------------------

SPI_1 transaction received (addr: 20000210)
hwtop:[105.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_driver.sv(32) @ 105.000 ns: uvm_test_top.tb.wbenv.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1592                                                    
  op_type                      op_type_enum    1     wb_read                                                  
  addr                         integral        32    'h20000208                                               
  din                          integral        8     'h91                                                     
  dout                         integral        8     'hxx                                                     
  rest_rf                      integral        1     'h0                                                      
  begin_time                   time            64    105.000 ns                                               
  depth                        int             32    'd3                                                      
  parent sequence (name)       string          13    wb_spi1_write                                            
  parent sequence (full name)  string          57    uvm_test_top.tb.soc_mcseqr.write_wbxspi_seq.wb_spi1_write
  sequencer                    string          42    uvm_test_top.tb.wbenv.masters[0].sequencer               
--------------------------------------------------------------------------------------------------------------

Time=105.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=00 | ack=0
hwtop:[110.000 ns ns] ACK received=0, for addr = 20000208, data = 00000000 , cyc=1,stb=1
Time=110.000 ns | rst=0 | cyc=0 | stb=1 | we=0 | addr=2 | dat_i=00 | dat_o=00 | ack=0
hwtop:[115.000 ns ns] ACK received=1, for addr = 20000208, data = 00000000 , cyc=1,stb=1
Time=115.000 ns | rst=0 | cyc=0 | stb=1 | we=0 | addr=2 | dat_i=00 | dat_o=xx | ack=0
hwtop:[125.000 ns ns] ACK received=0, for addr = 20000208, data = 00000000 , cyc=1,stb=1
UVM_INFO ../../Soc/wb_bfm/sv/wb_master_monitor.sv(47) @ 125.000 ns: uvm_test_top.tb.wbenv.masters[0].monitor [wb_master_monitor] transaction collected :
--------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1588     
  op_type   op_type_enum    1     wb_read   
  addr      integral        32    'h20000208
  din       integral        8     'h0       
  dout      integral        8     'h0       
  rest_rf   integral        1     'hX       
--------------------------------------------

UVM_INFO ../../Soc/soc_ref_module/soc_scb.sv(133) @ 125.000 ns: uvm_test_top.tb.soc_refenv.scb [SCOREBOARD] Received REF Transaction: --------------------------------------------
Name        Type            Size  Value     
--------------------------------------------
tr_collect  wb_transaction  -     @1588     
  op_type   op_type_enum    1     wb_read   
  addr      integral        32    'h20000208
  din       integral        8     'h0       
  dout      integral        8     'h0       
  rest_rf   integral        1     'hX       
--------------------------------------------

SPI_1 transaction received (addr: 20000208)
hwtop:[125.000 ns ns] ACK received=0, for addr = 00000000, data = 00000000 , cyc=0,stb=0
Time=125.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=xx | ack=0
Time=135.000 ns | rst=0 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=10 | ack=0
Time=205.000 ns | rst=1 | cyc=0 | stb=0 | we=0 | addr=0 | dat_i=00 | dat_o=10 | ack=0
$finish called from file "../../Soc/tb/top.sv", line 57.
$finish at simulation time 70000000.000 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 70000000000 ps
CPU Time:     24.780 seconds;       Data structure size:   1.4Mb
Thu May 15 13:05:30 2025
