;redcode
;assert 1
	SPL 0, <132
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #912, @7
	CMP -3, 0
	SPL 0, <792
	SUB 3, 920
	ADD 0, -0
	JMZ -1, @-0
	SUB 0, -0
	ADD <-30, 9
	SUB 3, 381
	SPL -3, 381
	SUB <-1, <-90
	ADD 210, 60
	CMP @3, 0
	SUB 100, 600
	SUB 100, 600
	ADD #121, 130
	SUB 100, 600
	SUB 100, 600
	SUB 0, 9
	SUB #0, -13
	SUB #900, -15
	SLT #300, 90
	JMZ 121, 100
	SUB @3, 0
	DJN <-3, 0
	SLT #-30, 9
	SUB 3, 381
	SLT -3, 0
	SPL 0, <132
	SPL 0, <132
	SUB 30, 810
	MOV -1, <-20
	SLT -3, 0
	MOV -1, <-20
	SUB 30, 810
	SLT -3, 0
	ADD 0, -0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <132
	SPL 0, <132
	CMP -3, 0
	SPL 0, <132
	MOV -7, <-20
	MOV #912, @7
	DJN -1, @-20
	SPL 0, <792
