-- all messages logged in file C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1/reveal_workspace/tmpreveal/Counter_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v' (VERI-1482)
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(1): INFO: compiling module 'Counter' (VERI-1018)
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(54): INFO: elaborating module 'Counter' (VERI-9000)
C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/UART.v(152): INFO: elaborating module 'UART_uniq_1' (VERI-9000)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/impl1/reveal_workspace/tmpreveal/Counter_rvl.v' (VERI-1491)
