--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 446223 paths analyzed, 39627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.870ns.
--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000002ac (SLICE_X2Y58.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_divfp/blk000002ac (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_divfp/blk000002ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y121.YQ     Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X54Y72.F2      net (fanout=442)      2.401   tfm_inst/CalculateTa_mux
    SLICE_X54Y72.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/divfpond8_SW1
    SLICE_X42Y71.F1      net (fanout=1)        1.075   N4556
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y58.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y58.CLK      Tceck                 0.554   inst_divfp/sig0000083c
                                                       inst_divfp/blk000002ac
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (1.479ns logic, 8.391ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_divfp/blk000002ac (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_divfp/blk000002ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y120.YQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X54Y72.F4      net (fanout=431)      1.891   tfm_inst/CalculateVdd_mux
    SLICE_X54Y72.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/divfpond8_SW1
    SLICE_X42Y71.F1      net (fanout=1)        1.075   N4556
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y58.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y58.CLK      Tceck                 0.554   inst_divfp/sig0000083c
                                                       inst_divfp/blk000002ac
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (1.479ns logic, 7.881ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/divfpce_internal (FF)
  Destination:          inst_divfp/blk000002ac (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.160ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/divfpce_internal to inst_divfp/blk000002ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y69.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/divfpce_internal
                                                       tfm_inst/inst_CalculateTo/divfpce_internal
    SLICE_X42Y68.F1      net (fanout=2)        1.934   tfm_inst/inst_CalculateTo/divfpce_internal
    SLICE_X42Y68.X       Tilo                  0.195   N2906
                                                       tfm_inst/divfpond71_SW0
    SLICE_X42Y71.G3      net (fanout=1)        0.404   N2906
    SLICE_X42Y71.Y       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond71
    SLICE_X42Y71.F3      net (fanout=1)        0.213   tfm_inst/divfpond71/O
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y58.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y58.CLK      Tceck                 0.554   inst_divfp/sig0000083c
                                                       inst_divfp/blk000002ac
    -------------------------------------------------  ---------------------------
    Total                                      9.160ns (1.694ns logic, 7.466ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000002ab (SLICE_X2Y58.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_divfp/blk000002ab (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_divfp/blk000002ab
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y121.YQ     Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X54Y72.F2      net (fanout=442)      2.401   tfm_inst/CalculateTa_mux
    SLICE_X54Y72.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/divfpond8_SW1
    SLICE_X42Y71.F1      net (fanout=1)        1.075   N4556
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y58.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y58.CLK      Tceck                 0.554   inst_divfp/sig0000083c
                                                       inst_divfp/blk000002ab
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (1.479ns logic, 8.391ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_divfp/blk000002ab (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_divfp/blk000002ab
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y120.YQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X54Y72.F4      net (fanout=431)      1.891   tfm_inst/CalculateVdd_mux
    SLICE_X54Y72.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/divfpond8_SW1
    SLICE_X42Y71.F1      net (fanout=1)        1.075   N4556
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y58.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y58.CLK      Tceck                 0.554   inst_divfp/sig0000083c
                                                       inst_divfp/blk000002ab
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (1.479ns logic, 7.881ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/divfpce_internal (FF)
  Destination:          inst_divfp/blk000002ab (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.160ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/divfpce_internal to inst_divfp/blk000002ab
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y69.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/divfpce_internal
                                                       tfm_inst/inst_CalculateTo/divfpce_internal
    SLICE_X42Y68.F1      net (fanout=2)        1.934   tfm_inst/inst_CalculateTo/divfpce_internal
    SLICE_X42Y68.X       Tilo                  0.195   N2906
                                                       tfm_inst/divfpond71_SW0
    SLICE_X42Y71.G3      net (fanout=1)        0.404   N2906
    SLICE_X42Y71.Y       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond71
    SLICE_X42Y71.F3      net (fanout=1)        0.213   tfm_inst/divfpond71/O
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y58.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y58.CLK      Tceck                 0.554   inst_divfp/sig0000083c
                                                       inst_divfp/blk000002ab
    -------------------------------------------------  ---------------------------
    Total                                      9.160ns (1.694ns logic, 7.466ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000002aa (SLICE_X2Y59.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_divfp/blk000002aa (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_divfp/blk000002aa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y121.YQ     Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X54Y72.F2      net (fanout=442)      2.401   tfm_inst/CalculateTa_mux
    SLICE_X54Y72.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/divfpond8_SW1
    SLICE_X42Y71.F1      net (fanout=1)        1.075   N4556
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y59.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y59.CLK      Tceck                 0.554   inst_divfp/sig0000083f
                                                       inst_divfp/blk000002aa
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (1.479ns logic, 8.391ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_divfp/blk000002aa (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_divfp/blk000002aa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y120.YQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X54Y72.F4      net (fanout=431)      1.891   tfm_inst/CalculateVdd_mux
    SLICE_X54Y72.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/divfpond8_SW1
    SLICE_X42Y71.F1      net (fanout=1)        1.075   N4556
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y59.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y59.CLK      Tceck                 0.554   inst_divfp/sig0000083f
                                                       inst_divfp/blk000002aa
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (1.479ns logic, 7.881ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/divfpce_internal (FF)
  Destination:          inst_divfp/blk000002aa (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.160ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/divfpce_internal to inst_divfp/blk000002aa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y69.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTo/divfpce_internal
                                                       tfm_inst/inst_CalculateTo/divfpce_internal
    SLICE_X42Y68.F1      net (fanout=2)        1.934   tfm_inst/inst_CalculateTo/divfpce_internal
    SLICE_X42Y68.X       Tilo                  0.195   N2906
                                                       tfm_inst/divfpond71_SW0
    SLICE_X42Y71.G3      net (fanout=1)        0.404   N2906
    SLICE_X42Y71.Y       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond71
    SLICE_X42Y71.F3      net (fanout=1)        0.213   tfm_inst/divfpond71/O
    SLICE_X42Y71.X       Tilo                  0.195   N5116
                                                       tfm_inst/divfpond105_SW0
    SLICE_X42Y84.G1      net (fanout=1)        0.977   N5116
    SLICE_X42Y84.Y       Tilo                  0.195   inst_divfp/sig00000d8d
                                                       tfm_inst/divfpond105
    SLICE_X2Y59.CE       net (fanout=848)      3.938   divfpce
    SLICE_X2Y59.CLK      Tceck                 0.554   inst_divfp/sig0000083f
                                                       inst_divfp/blk000002aa
    -------------------------------------------------  ---------------------------
    Total                                      9.160ns (1.694ns logic, 7.466ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaCP/inst_mem_signed1024/inst_signed1024/RAMB16_S36_inst1 (RAMB16_X3Y7.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaCP/mem_signed1024_ivalue_0 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaCP/inst_mem_signed1024/inst_signed1024/RAMB16_S36_inst1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.817 - 0.879)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaCP/mem_signed1024_ivalue_0 to tfm_inst/inst_CalculateAlphaCP/inst_mem_signed1024/inst_signed1024/RAMB16_S36_inst1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.YQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaCP/mem_signed1024_ivalue<0>
                                                       tfm_inst/inst_CalculateAlphaCP/mem_signed1024_ivalue_0
    RAMB16_X3Y7.ADDRA5   net (fanout=2)        0.375   tfm_inst/inst_CalculateAlphaCP/mem_signed1024_ivalue<0>
    RAMB16_X3Y7.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateAlphaCP/inst_mem_signed1024/inst_signed1024/RAMB16_S36_inst1
                                                       tfm_inst/inst_CalculateAlphaCP/inst_mem_signed1024/inst_signed1024/RAMB16_S36_inst1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (-0.009ns logic, 0.375ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y18.DIPA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_17 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (0.924 - 1.069)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_17 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y149.XQ     Tcko                  0.313   dualmem_dina<17>
                                                       dualmem_dina_17
    RAMB16_X7Y18.DIPA1   net (fanout=1)        0.308   dualmem_dina<17>
    RAMB16_X7Y18.CLKA    Trckd_DIPA  (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAMB16_X5Y16.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_ExtractTGCParameters/address_N_7 (FF)
  Destination:          tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (0.808 - 0.918)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_ExtractTGCParameters/address_N_7 to tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y135.YQ     Tcko                  0.331   tfm_inst/inst_ExtractTGCParameters/address_N<7>
                                                       tfm_inst/inst_ExtractTGCParameters/address_N_7
    RAMB16_X5Y16.ADDRA12 net (fanout=1)        0.339   tfm_inst/inst_ExtractTGCParameters/address_N<7>
    RAMB16_X5Y16.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
                                                       tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.009ns logic, 0.339ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y18.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X5Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.870|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 446223 paths, 0 nets, and 68300 connections

Design statistics:
   Minimum period:   9.870ns{1}   (Maximum frequency: 101.317MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 22:18:25 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 731 MB



