Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:10:19 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/GapJunctionIP_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 0.580ns (6.286%)  route 8.647ns (93.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.200 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.200    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[0]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 0.580ns (6.291%)  route 8.639ns (93.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.639    10.068    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.192 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[12]_i_1__5/O
                         net (fo=1, routed)           0.000    10.192    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[12]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 0.608ns (6.570%)  route 8.647ns (93.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.152    10.228 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[1]_i_1__5/O
                         net (fo=1, routed)           0.000    10.228    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[1]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 0.608ns (6.575%)  route 8.639ns (93.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.639    10.068    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.152    10.220 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[13]_i_1__5/O
                         net (fo=1, routed)           0.000    10.220    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[13]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.580ns (6.567%)  route 8.252ns (93.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.252     9.681    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124     9.805 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[20]_i_1__5/O
                         net (fo=1, routed)           0.000     9.805    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[20]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.580ns (6.581%)  route 8.233ns (93.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.233     9.662    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X107Y26        LUT3 (Prop_lut3_I2_O)        0.124     9.786 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[22]_i_1__5/O
                         net (fo=1, routed)           0.000     9.786    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[22]
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X107Y26        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 0.576ns (6.525%)  route 8.252ns (93.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.252     9.681    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.120     9.801 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[21]_i_1__5/O
                         net (fo=1, routed)           0.000     9.801    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[21]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.076ns (13.159%)  route 7.101ns (86.841%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X15Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/Q
                         net (fo=122, routed)         1.917     3.346    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm_reg[11]
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.470 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[14]_i_2/O
                         net (fo=8, routed)           1.331     4.801    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/exitcond_flatten_reg_317_reg[0]_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.124     4.925 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[12]_i_2/O
                         net (fo=2, routed)           0.304     5.229    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/exitcond_flatten_reg_317_pp0_iter3_reg_reg[0]
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.353 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[15]_i_2/O
                         net (fo=21, routed)          1.570     6.923    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163_n_3
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/dout_buf[31]_i_1__7/O
                         net (fo=44, routed)          1.169     8.216    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/pop
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.340 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg_i_2__15/O
                         net (fo=2, routed)           0.810     9.150    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/rnext[5]
    RAMB18_X2Y17         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/ap_clk
    RAMB18_X2Y17         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.574ns (6.517%)  route 8.233ns (93.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.233     9.662    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X107Y26        LUT3 (Prop_lut3_I2_O)        0.118     9.780 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[23]_i_1__5/O
                         net (fo=1, routed)           0.000     9.780    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[23]
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X107Y26        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.181     9.610    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124     9.734 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[26]_i_1__5/O
                         net (fo=1, routed)           0.000     9.734    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[26]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.187    




