
roboime-tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002db4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002f3c  08002f3c  00012f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002f94  08002f94  00012f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f98  08002f98  00012f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000008c  20000000  08002f9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
  7 .bss          000000c8  2000008c  2000008c  0002008c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000154  20000154  0002008c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009d31  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000216f  00000000  00000000  00029ded  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a78  00000000  00000000  0002bf60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000950  00000000  00000000  0002c9d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000406b  00000000  00000000  0002d328  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003bb5  00000000  00000000  00031393  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00034f48  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002d18  00000000  00000000  00034fc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000003c  00000000  00000000  00037ce0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000000ac  00000000  00000000  00037d1c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000008c 	.word	0x2000008c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002f24 	.word	0x08002f24

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000090 	.word	0x20000090
 80001c4:	08002f24 	.word	0x08002f24

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4a16      	ldr	r2, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4a13      	ldr	r2, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001de:	4b13      	ldr	r3, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <SystemInit+0x64>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0f      	ldr	r2, [pc, #60]	; (800022c <SystemInit+0x64>)
 80001f0:	4b0e      	ldr	r3, [pc, #56]	; (800022c <SystemInit+0x64>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <SystemInit+0x64>)
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <SystemInit+0x68>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4a09      	ldr	r2, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <SystemInit+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f80d 	bl	8000234 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <SystemInit+0x60>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	e000ed00 	.word	0xe000ed00
 800022c:	40023800 	.word	0x40023800
 8000230:	24003010 	.word	0x24003010

08000234 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
 800023e:	2300      	movs	r3, #0
 8000240:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000242:	4a36      	ldr	r2, [pc, #216]	; (800031c <SetSysClock+0xe8>)
 8000244:	4b35      	ldr	r3, [pc, #212]	; (800031c <SetSysClock+0xe8>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800024c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800024e:	4b33      	ldr	r3, [pc, #204]	; (800031c <SetSysClock+0xe8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3301      	adds	r3, #1
 800025c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d103      	bne.n	800026c <SetSysClock+0x38>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800026a:	d1f0      	bne.n	800024e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <SetSysClock+0xe8>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000274:	2b00      	cmp	r3, #0
 8000276:	d002      	beq.n	800027e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000278:	2301      	movs	r3, #1
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	e001      	b.n	8000282 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800027e:	2300      	movs	r3, #0
 8000280:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d142      	bne.n	800030e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000288:	4a24      	ldr	r2, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028a:	4b24      	ldr	r3, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000294:	4a22      	ldr	r2, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000296:	4b22      	ldr	r3, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800029e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80002a0:	4a1e      	ldr	r2, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a2:	4b1e      	ldr	r3, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80002a8:	4a1c      	ldr	r2, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80002b4:	4a19      	ldr	r2, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b6:	4b19      	ldr	r3, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80002be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <SetSysClock+0xe8>)
 80002c2:	4a18      	ldr	r2, [pc, #96]	; (8000324 <SetSysClock+0xf0>)
 80002c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002c6:	4a15      	ldr	r2, [pc, #84]	; (800031c <SetSysClock+0xe8>)
 80002c8:	4b14      	ldr	r3, [pc, #80]	; (800031c <SetSysClock+0xe8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002d2:	bf00      	nop
 80002d4:	4b11      	ldr	r3, [pc, #68]	; (800031c <SetSysClock+0xe8>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d0f9      	beq.n	80002d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80002e0:	4b11      	ldr	r3, [pc, #68]	; (8000328 <SetSysClock+0xf4>)
 80002e2:	f240 6205 	movw	r2, #1541	; 0x605
 80002e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002e8:	4a0c      	ldr	r2, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f023 0303 	bic.w	r3, r3, #3
 80002f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	f043 0302 	orr.w	r3, r3, #2
 80002fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000300:	bf00      	nop
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <SetSysClock+0xe8>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	f003 030c 	and.w	r3, r3, #12
 800030a:	2b08      	cmp	r3, #8
 800030c:	d1f9      	bne.n	8000302 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40007000 	.word	0x40007000
 8000324:	07405408 	.word	0x07405408
 8000328:	40023c00 	.word	0x40023c00

0800032c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop

0800033c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000340:	e7fe      	b.n	8000340 <HardFault_Handler+0x4>
 8000342:	bf00      	nop

08000344 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000348:	e7fe      	b.n	8000348 <MemManage_Handler+0x4>
 800034a:	bf00      	nop

0800034c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000350:	e7fe      	b.n	8000350 <BusFault_Handler+0x4>
 8000352:	bf00      	nop

08000354 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000358:	e7fe      	b.n	8000358 <UsageFault_Handler+0x4>
 800035a:	bf00      	nop

0800035c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop

0800036c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop

0800037c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop

0800038c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800038c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000390:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000392:	e003      	b.n	800039c <LoopCopyDataInit>

08000394 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000396:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000398:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800039a:	3104      	adds	r1, #4

0800039c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800039c:	480b      	ldr	r0, [pc, #44]	; (80003cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003a4:	d3f6      	bcc.n	8000394 <CopyDataInit>
  ldr  r2, =_sbss
 80003a6:	4a0b      	ldr	r2, [pc, #44]	; (80003d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003a8:	e002      	b.n	80003b0 <LoopFillZerobss>

080003aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003ac:	f842 3b04 	str.w	r3, [r2], #4

080003b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003b0:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003b4:	d3f9      	bcc.n	80003aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003b6:	f7ff ff07 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003ba:	f002 fd35 	bl	8002e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003be:	f000 f85b 	bl	8000478 <main>
  bx  lr    
 80003c2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003c4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80003c8:	08002f9c 	.word	0x08002f9c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80003d0:	2000008c 	.word	0x2000008c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80003d4:	2000008c 	.word	0x2000008c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003d8:	20000154 	.word	0x20000154

080003dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003dc:	e7fe      	b.n	80003dc <ADC_IRQHandler>
	...

080003e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	6039      	str	r1, [r7, #0]
 80003ea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80003ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	da0b      	bge.n	800040c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80003f4:	490d      	ldr	r1, [pc, #52]	; (800042c <NVIC_SetPriority+0x4c>)
 80003f6:	79fb      	ldrb	r3, [r7, #7]
 80003f8:	f003 030f 	and.w	r3, r3, #15
 80003fc:	3b04      	subs	r3, #4
 80003fe:	683a      	ldr	r2, [r7, #0]
 8000400:	b2d2      	uxtb	r2, r2
 8000402:	0112      	lsls	r2, r2, #4
 8000404:	b2d2      	uxtb	r2, r2
 8000406:	440b      	add	r3, r1
 8000408:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800040a:	e009      	b.n	8000420 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800040c:	4908      	ldr	r1, [pc, #32]	; (8000430 <NVIC_SetPriority+0x50>)
 800040e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000412:	683a      	ldr	r2, [r7, #0]
 8000414:	b2d2      	uxtb	r2, r2
 8000416:	0112      	lsls	r2, r2, #4
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	440b      	add	r3, r1
 800041c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr
 800042c:	e000ed00 	.word	0xe000ed00
 8000430:	e000e100 	.word	0xe000e100

08000434 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000442:	d301      	bcc.n	8000448 <SysTick_Config+0x14>
 8000444:	2301      	movs	r3, #1
 8000446:	e011      	b.n	800046c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000448:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <SysTick_Config+0x40>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000450:	3b01      	subs	r3, #1
 8000452:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000454:	210f      	movs	r1, #15
 8000456:	f04f 30ff 	mov.w	r0, #4294967295
 800045a:	f7ff ffc1 	bl	80003e0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SysTick_Config+0x40>)
 8000460:	2200      	movs	r2, #0
 8000462:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000464:	4b03      	ldr	r3, [pc, #12]	; (8000474 <SysTick_Config+0x40>)
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 8000466:	2207      	movs	r2, #7
 8000468:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 800046a:	2300      	movs	r3, #0
}
 800046c:	4618      	mov	r0, r3
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	e000e010 	.word	0xe000e010

08000478 <main>:
uint8_t payload_to_print=0;//flag que sinaliza a main() que há uma payload para ser lida
uint64_t packets_sent=0;
NRF* radio_ptr=0;

int main(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b0c0      	sub	sp, #256	; 0x100
 800047c:	af0a      	add	r7, sp, #40	; 0x28
	SysTick_Config(SystemCoreClock/1000000);
 800047e:	4b34      	ldr	r3, [pc, #208]	; (8000550 <main+0xd8>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4a34      	ldr	r2, [pc, #208]	; (8000554 <main+0xdc>)
 8000484:	fba2 2303 	umull	r2, r3, r2, r3
 8000488:	0c9b      	lsrs	r3, r3, #18
 800048a:	4618      	mov	r0, r3
 800048c:	f7ff ffd2 	bl	8000434 <SysTick_Config>
  *  See also the <system_*.c> file and how the SystemInit() function updates 
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

  STM_EVAL_LEDInit(LED3);
 8000490:	2001      	movs	r0, #1
 8000492:	f000 fa57 	bl	8000944 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 8000496:	2000      	movs	r0, #0
 8000498:	f000 fa54 	bl	8000944 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 800049c:	2002      	movs	r0, #2
 800049e:	f000 fa51 	bl	8000944 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 80004a2:	2003      	movs	r0, #3
 80004a4:	f000 fa4e 	bl	8000944 <STM_EVAL_LEDInit>

  NRF radio;//inicializa o NRF com os pinos default, deixa em POWER_UP
 80004a8:	4638      	mov	r0, r7
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	9309      	str	r3, [sp, #36]	; 0x24
 80004ae:	4b2a      	ldr	r3, [pc, #168]	; (8000558 <main+0xe0>)
 80004b0:	9308      	str	r3, [sp, #32]
 80004b2:	2340      	movs	r3, #64	; 0x40
 80004b4:	9307      	str	r3, [sp, #28]
 80004b6:	4b28      	ldr	r3, [pc, #160]	; (8000558 <main+0xe0>)
 80004b8:	9306      	str	r3, [sp, #24]
 80004ba:	2320      	movs	r3, #32
 80004bc:	9305      	str	r3, [sp, #20]
 80004be:	4b26      	ldr	r3, [pc, #152]	; (8000558 <main+0xe0>)
 80004c0:	9304      	str	r3, [sp, #16]
 80004c2:	2310      	movs	r3, #16
 80004c4:	9303      	str	r3, [sp, #12]
 80004c6:	4b24      	ldr	r3, [pc, #144]	; (8000558 <main+0xe0>)
 80004c8:	9302      	str	r3, [sp, #8]
 80004ca:	4b24      	ldr	r3, [pc, #144]	; (800055c <main+0xe4>)
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2320      	movs	r3, #32
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	4b23      	ldr	r3, [pc, #140]	; (8000560 <main+0xe8>)
 80004d4:	2208      	movs	r2, #8
 80004d6:	4920      	ldr	r1, [pc, #128]	; (8000558 <main+0xe0>)
 80004d8:	f000 ff10 	bl	80012fc <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t>
  radio_ptr=&radio;
 80004dc:	4a21      	ldr	r2, [pc, #132]	; (8000564 <main+0xec>)
 80004de:	463b      	mov	r3, r7
 80004e0:	6013      	str	r3, [r2, #0]

  radio.REFRESH();//TODO remover após debug
 80004e2:	463b      	mov	r3, r7
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 fd1d 	bl	8000f24 <_ZN16NRF_REGISTER_MAP7REFRESHEv>

  radio.TX_configure();//faz uma configuração default para o modo TX
 80004ea:	463b      	mov	r3, r7
 80004ec:	4618      	mov	r0, r3
 80004ee:	f001 fb93 	bl	8001c18 <_ZN3NRF12TX_configureEv>
  radio.REFRESH();//TODO remover após debug
 80004f2:	463b      	mov	r3, r7
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 fd15 	bl	8000f24 <_ZN16NRF_REGISTER_MAP7REFRESHEv>

  //inicialização do USB
  /*USBD_Init(&USB_OTG_dev, USB_OTG_FS_CORE_ID, &USR_desc, &USBD_CDC_cb, &USR_cb);*/

  Delay_s(20);
 80004fa:	2014      	movs	r0, #20
 80004fc:	f001 fcbe 	bl	8001e7c <_Z7Delay_sh>
  STM_EVAL_LEDOn(LED3);
 8000500:	2001      	movs	r0, #1
 8000502:	f000 fa4d 	bl	80009a0 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED4);
 8000506:	2000      	movs	r0, #0
 8000508:	f000 fa4a 	bl	80009a0 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED5);
 800050c:	2002      	movs	r0, #2
 800050e:	f000 fa47 	bl	80009a0 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED6);
 8000512:	2003      	movs	r0, #3
 8000514:	f000 fa44 	bl	80009a0 <STM_EVAL_LEDOn>
  Delay_s(1);
 8000518:	2001      	movs	r0, #1
 800051a:	f001 fcaf 	bl	8001e7c <_Z7Delay_sh>
  STM_EVAL_LEDOff(LED3);
 800051e:	2001      	movs	r0, #1
 8000520:	f000 fa56 	bl	80009d0 <STM_EVAL_LEDOff>
  STM_EVAL_LEDOff(LED4);
 8000524:	2000      	movs	r0, #0
 8000526:	f000 fa53 	bl	80009d0 <STM_EVAL_LEDOff>
  STM_EVAL_LEDOff(LED5);
 800052a:	2002      	movs	r0, #2
 800052c:	f000 fa50 	bl	80009d0 <STM_EVAL_LEDOff>
  STM_EVAL_LEDOff(LED6);
 8000530:	2003      	movs	r0, #3
 8000532:	f000 fa4d 	bl	80009d0 <STM_EVAL_LEDOff>
				if(radio_ptr->RECEIVE(ack_payload))//verifica se chegou algo na RX-fifo
					VCP_send_buffer(ack_payload,5);
#endif
*/
//				print_nRF();
				send(&radio);
 8000536:	463b      	mov	r3, r7
 8000538:	4618      	mov	r0, r3
 800053a:	f000 f91f 	bl	800077c <_Z4sendP3NRF>
				if(payload_to_print){
 800053e:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <main+0xf0>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d0f7      	beq.n	8000536 <main+0xbe>
					//VCP_send_buffer(ack_payload,5);
					payload_to_print=0;
 8000546:	4b08      	ldr	r3, [pc, #32]	; (8000568 <main+0xf0>)
 8000548:	2200      	movs	r2, #0
 800054a:	701a      	strb	r2, [r3, #0]
  STM_EVAL_LEDOff(LED6);

//  uint8_t  ack_payload[]={0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  //uint64_t packets_sent=0;
  /* Infinite loop */
  while (1)
 800054c:	e7f3      	b.n	8000536 <main+0xbe>
 800054e:	bf00      	nop
 8000550:	20000000 	.word	0x20000000
 8000554:	431bde83 	.word	0x431bde83
 8000558:	40020000 	.word	0x40020000
 800055c:	40013000 	.word	0x40013000
 8000560:	40020800 	.word	0x40020800
 8000564:	200000cc 	.word	0x200000cc
 8000568:	200000c8 	.word	0x200000c8

0800056c <EXTI9_5_IRQHandler>:
				}
  }
  return 0;
}

void EXTI9_5_IRQHandler(){
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
	STM_EVAL_LEDOn(LED4);//VERDE: indica IRQ=low
 8000572:	2000      	movs	r0, #0
 8000574:	f000 fa14 	bl	80009a0 <STM_EVAL_LEDOn>

	uint8_t status=0;
 8000578:	2300      	movs	r3, #0
 800057a:	71fb      	strb	r3, [r7, #7]
	radio_ptr->R_REGISTER(STATUS_ADDRESS,1,&status);
 800057c:	4b1f      	ldr	r3, [pc, #124]	; (80005fc <EXTI9_5_IRQHandler+0x90>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	3304      	adds	r3, #4
 8000584:	681c      	ldr	r4, [r3, #0]
 8000586:	4b1d      	ldr	r3, [pc, #116]	; (80005fc <EXTI9_5_IRQHandler+0x90>)
 8000588:	6818      	ldr	r0, [r3, #0]
 800058a:	1dfb      	adds	r3, r7, #7
 800058c:	2201      	movs	r2, #1
 800058e:	2107      	movs	r1, #7
 8000590:	47a0      	blx	r4
	for (uint64_t i=0;i<0x1dc4;i++);
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	f04f 0400 	mov.w	r4, #0
 800059a:	e9c7 3402 	strd	r3, r4, [r7, #8]
 800059e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80005a2:	f641 51c3 	movw	r1, #7619	; 0x1dc3
 80005a6:	f04f 0200 	mov.w	r2, #0
 80005aa:	42a2      	cmp	r2, r4
 80005ac:	bf08      	it	eq
 80005ae:	4299      	cmpeq	r1, r3
 80005b0:	d307      	bcc.n	80005c2 <EXTI9_5_IRQHandler+0x56>
 80005b2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80005b6:	3301      	adds	r3, #1
 80005b8:	f144 0400 	adc.w	r4, r4, #0
 80005bc:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80005c0:	e7ed      	b.n	800059e <EXTI9_5_IRQHandler+0x32>

	if(status & RX_DR_MASK){
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <EXTI9_5_IRQHandler+0x64>
		RX_DR_Handler();
 80005cc:	f000 f818 	bl	8000600 <_Z13RX_DR_Handlerv>
	}

	if(status & TX_DS_MASK){
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	f003 0320 	and.w	r3, r3, #32
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <EXTI9_5_IRQHandler+0x72>
		TX_DS_Handler();
 80005da:	f000 f831 	bl	8000640 <_Z13TX_DS_Handlerv>
	}
	if(status & MAX_RT_MASK){
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	f003 0310 	and.w	r3, r3, #16
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <EXTI9_5_IRQHandler+0x80>
		MAX_RT_Handler();
 80005e8:	f000 f888 	bl	80006fc <_Z14MAX_RT_Handlerv>
	}

	STM_EVAL_LEDOff(LED4);
 80005ec:	2000      	movs	r0, #0
 80005ee:	f000 f9ef 	bl	80009d0 <STM_EVAL_LEDOff>
	return;
 80005f2:	bf00      	nop
}
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd90      	pop	{r4, r7, pc}
 80005fa:	bf00      	nop
 80005fc:	200000cc 	.word	0x200000cc

08000600 <_Z13RX_DR_Handlerv>:

void RX_DR_Handler(){
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
	uint8_t status=0;
 8000606:	2300      	movs	r3, #0
 8000608:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_fifo_not_empty=0;
 800060a:	2300      	movs	r3, #0
 800060c:	71bb      	strb	r3, [r7, #6]
	radio_ptr->stop_listen();//reseta o CE para evitar problemas durante a escrita do registrador
 800060e:	4b09      	ldr	r3, [pc, #36]	; (8000634 <_Z13RX_DR_Handlerv+0x34>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f001 fa40 	bl	8001a98 <_ZN3NRF11stop_listenEv>

	//armazena o valor recebido e limpa a flag RX_DR
	radio_ptr->RECEIVE(ack_payload);
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <_Z13RX_DR_Handlerv+0x34>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4906      	ldr	r1, [pc, #24]	; (8000638 <_Z13RX_DR_Handlerv+0x38>)
 800061e:	4618      	mov	r0, r3
 8000620:	f001 fa46 	bl	8001ab0 <_ZN3NRF7RECEIVEEPh>
	payload_to_print=1;
 8000624:	4b05      	ldr	r3, [pc, #20]	; (800063c <_Z13RX_DR_Handlerv+0x3c>)
 8000626:	2201      	movs	r2, #1
 8000628:	701a      	strb	r2, [r3, #0]

	//TODO:levar em conta a possibilidade de a payload ter mais de 5 bytes
	//VCP_send_buffer(ack_payload,5);

	return;
 800062a:	bf00      	nop
}
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	200000cc 	.word	0x200000cc
 8000638:	200000a8 	.word	0x200000a8
 800063c:	200000c8 	.word	0x200000c8

08000640 <_Z13TX_DS_Handlerv>:

void TX_DS_Handler(){
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b087      	sub	sp, #28
 8000644:	af00      	add	r7, sp, #0
	uint8_t status=0;
 8000646:	2300      	movs	r3, #0
 8000648:	71fb      	strb	r3, [r7, #7]
	radio_ptr->stop_listen();//reseta o CE para evitar problemas durante a escrita do registrador
 800064a:	4b2b      	ldr	r3, [pc, #172]	; (80006f8 <_Z13TX_DS_Handlerv+0xb8>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4618      	mov	r0, r3
 8000650:	f001 fa22 	bl	8001a98 <_ZN3NRF11stop_listenEv>
	radio_ptr->R_REGISTER(STATUS_ADDRESS,1,&status);
 8000654:	4b28      	ldr	r3, [pc, #160]	; (80006f8 <_Z13TX_DS_Handlerv+0xb8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	3304      	adds	r3, #4
 800065c:	681c      	ldr	r4, [r3, #0]
 800065e:	4b26      	ldr	r3, [pc, #152]	; (80006f8 <_Z13TX_DS_Handlerv+0xb8>)
 8000660:	6818      	ldr	r0, [r3, #0]
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	2201      	movs	r2, #1
 8000666:	2107      	movs	r1, #7
 8000668:	47a0      	blx	r4
	for (uint64_t i=0;i<0x1dc4;i++);
 800066a:	f04f 0300 	mov.w	r3, #0
 800066e:	f04f 0400 	mov.w	r4, #0
 8000672:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8000676:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800067a:	f641 51c3 	movw	r1, #7619	; 0x1dc3
 800067e:	f04f 0200 	mov.w	r2, #0
 8000682:	42a2      	cmp	r2, r4
 8000684:	bf08      	it	eq
 8000686:	4299      	cmpeq	r1, r3
 8000688:	d307      	bcc.n	800069a <_Z13TX_DS_Handlerv+0x5a>
 800068a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800068e:	3301      	adds	r3, #1
 8000690:	f144 0400 	adc.w	r4, r4, #0
 8000694:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8000698:	e7ed      	b.n	8000676 <_Z13TX_DS_Handlerv+0x36>
	//if write status in the register, we'd clear any flag, we only "write" 0 in the bits we don't want to change in order to protect they from being changed
	status &= ~(RX_DR_MASK|MAX_RT_MASK);
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	71fb      	strb	r3, [r7, #7]
	radio_ptr->W_REGISTER(STATUS_ADDRESS,1,&status);//limpa a flag TX_DS
 80006a4:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <_Z13TX_DS_Handlerv+0xb8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	681c      	ldr	r4, [r3, #0]
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <_Z13TX_DS_Handlerv+0xb8>)
 80006ae:	6818      	ldr	r0, [r3, #0]
 80006b0:	1dfb      	adds	r3, r7, #7
 80006b2:	2201      	movs	r2, #1
 80006b4:	2107      	movs	r1, #7
 80006b6:	47a0      	blx	r4
	for (uint64_t i=0;i<0x1dc4;i++);
 80006b8:	f04f 0300 	mov.w	r3, #0
 80006bc:	f04f 0400 	mov.w	r4, #0
 80006c0:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80006c4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80006c8:	f641 51c3 	movw	r1, #7619	; 0x1dc3
 80006cc:	f04f 0200 	mov.w	r2, #0
 80006d0:	42a2      	cmp	r2, r4
 80006d2:	bf08      	it	eq
 80006d4:	4299      	cmpeq	r1, r3
 80006d6:	d307      	bcc.n	80006e8 <_Z13TX_DS_Handlerv+0xa8>
 80006d8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80006dc:	3301      	adds	r3, #1
 80006de:	f144 0400 	adc.w	r4, r4, #0
 80006e2:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80006e6:	e7ed      	b.n	80006c4 <_Z13TX_DS_Handlerv+0x84>

	STM_EVAL_LEDToggle(LED6);//AZUL:indicador de sucesso
 80006e8:	2003      	movs	r0, #3
 80006ea:	f000 f989 	bl	8000a00 <STM_EVAL_LEDToggle>
	return;
 80006ee:	bf00      	nop
}
 80006f0:	371c      	adds	r7, #28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd90      	pop	{r4, r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000cc 	.word	0x200000cc

080006fc <_Z14MAX_RT_Handlerv>:

//reseta a flag MAX_RT
void MAX_RT_Handler(){
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
	uint8_t status=0;
 8000702:	2300      	movs	r3, #0
 8000704:	71fb      	strb	r3, [r7, #7]
	radio_ptr->stop_listen();//reseta o CE para evitar problemas durante a escrita do registrador
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <_Z14MAX_RT_Handlerv+0x7c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4618      	mov	r0, r3
 800070c:	f001 f9c4 	bl	8001a98 <_ZN3NRF11stop_listenEv>
	radio_ptr->R_REGISTER(STATUS_ADDRESS,1,&status);
 8000710:	4b19      	ldr	r3, [pc, #100]	; (8000778 <_Z14MAX_RT_Handlerv+0x7c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	3304      	adds	r3, #4
 8000718:	681c      	ldr	r4, [r3, #0]
 800071a:	4b17      	ldr	r3, [pc, #92]	; (8000778 <_Z14MAX_RT_Handlerv+0x7c>)
 800071c:	6818      	ldr	r0, [r3, #0]
 800071e:	1dfb      	adds	r3, r7, #7
 8000720:	2201      	movs	r2, #1
 8000722:	2107      	movs	r1, #7
 8000724:	47a0      	blx	r4
	STD_ITER_DELAY
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	f640 62e1 	movw	r2, #3809	; 0xee1
 8000730:	4293      	cmp	r3, r2
 8000732:	dc03      	bgt.n	800073c <_Z14MAX_RT_Handlerv+0x40>
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	3301      	adds	r3, #1
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	e7f6      	b.n	800072a <_Z14MAX_RT_Handlerv+0x2e>

	//if write status in the register, we'd clear any flag, we only "write" 0 in the bits we don't want to change in order to protect they from being changed
	status &= ~(RX_DR_MASK|TX_DS_MASK);
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8000742:	b2db      	uxtb	r3, r3
 8000744:	71fb      	strb	r3, [r7, #7]
	radio_ptr->W_REGISTER(STATUS_ADDRESS,1,&status);//limpa a flag MAX_RT
 8000746:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <_Z14MAX_RT_Handlerv+0x7c>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	681c      	ldr	r4, [r3, #0]
 800074e:	4b0a      	ldr	r3, [pc, #40]	; (8000778 <_Z14MAX_RT_Handlerv+0x7c>)
 8000750:	6818      	ldr	r0, [r3, #0]
 8000752:	1dfb      	adds	r3, r7, #7
 8000754:	2201      	movs	r2, #1
 8000756:	2107      	movs	r1, #7
 8000758:	47a0      	blx	r4
	STD_ITER_DELAY
 800075a:	2300      	movs	r3, #0
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
 8000760:	f640 62e1 	movw	r2, #3809	; 0xee1
 8000764:	4293      	cmp	r3, r2
 8000766:	dc03      	bgt.n	8000770 <_Z14MAX_RT_Handlerv+0x74>
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	3301      	adds	r3, #1
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e7f6      	b.n	800075e <_Z14MAX_RT_Handlerv+0x62>
	return;
 8000770:	bf00      	nop
}
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	bd90      	pop	{r4, r7, pc}
 8000778:	200000cc 	.word	0x200000cc

0800077c <_Z4sendP3NRF>:

uint8_t send(NRF* radio_ptr){
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	  uint8_t symbol;
	  uint8_t i;
	  uint8_t  buffer[]={'a',43,43,43,43};
 8000784:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <_Z4sendP3NRF+0x44>)
 8000786:	f107 0308 	add.w	r3, r7, #8
 800078a:	6810      	ldr	r0, [r2, #0]
 800078c:	6018      	str	r0, [r3, #0]
 800078e:	7912      	ldrb	r2, [r2, #4]
 8000790:	711a      	strb	r2, [r3, #4]

	  	//TODO REMOVER PARA VOLTAR A EXECUTAR O LOOP
		if(radio_ptr->SEND(buffer)){
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	2205      	movs	r2, #5
 8000798:	4619      	mov	r1, r3
 800079a:	6878      	ldr	r0, [r7, #4]
 800079c:	f001 f948 	bl	8001a30 <_ZN3NRF4SENDEPhh>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	bf14      	ite	ne
 80007a6:	2301      	movne	r3, #1
 80007a8:	2300      	moveq	r3, #0
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <_Z4sendP3NRF+0x38>
				return 1;//indicador de sucesso
 80007b0:	2301      	movs	r3, #1
 80007b2:	e000      	b.n	80007b6 <_Z4sendP3NRF+0x3a>
		}
		else{
				return 0;//indicador de falha
 80007b4:	2300      	movs	r3, #0
						return 0;//indicador de falha
				}
			}
		}
	  }
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3710      	adds	r7, #16
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	08002f3c 	.word	0x08002f3c

080007c4 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80007ce:	bf00      	nop
}
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop

080007dc <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80007e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop

080007f0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80007f4:	4b37      	ldr	r3, [pc, #220]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	4b37      	ldr	r3, [pc, #220]	; (80008d8 <Audio_MAL_IRQHandler+0xe8>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4619      	mov	r1, r3
 80007fe:	4610      	mov	r0, r2
 8000800:	f002 fa0e 	bl	8002c20 <DMA_GetFlagStatus>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d062      	beq.n	80008d0 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 800080a:	4b34      	ldr	r3, [pc, #208]	; (80008dc <Audio_MAL_IRQHandler+0xec>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d04a      	beq.n	80008a8 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000812:	bf00      	nop
 8000814:	4b2f      	ldr	r3, [pc, #188]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f002 f9e9 	bl	8002bf0 <DMA_GetCmdStatus>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d1f7      	bne.n	8000814 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000824:	4b2b      	ldr	r3, [pc, #172]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b2b      	ldr	r3, [pc, #172]	; (80008d8 <Audio_MAL_IRQHandler+0xe8>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	4610      	mov	r0, r2
 8000830:	f002 fa32 	bl	8002c98 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000834:	4b2a      	ldr	r3, [pc, #168]	; (80008e0 <Audio_MAL_IRQHandler+0xf0>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	461a      	mov	r2, r3
 800083a:	4b2a      	ldr	r3, [pc, #168]	; (80008e4 <Audio_MAL_IRQHandler+0xf4>)
 800083c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800083e:	4b27      	ldr	r3, [pc, #156]	; (80008dc <Audio_MAL_IRQHandler+0xec>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000846:	4293      	cmp	r3, r2
 8000848:	bf28      	it	cs
 800084a:	4613      	movcs	r3, r2
 800084c:	4a25      	ldr	r2, [pc, #148]	; (80008e4 <Audio_MAL_IRQHandler+0xf4>)
 800084e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000850:	4b20      	ldr	r3, [pc, #128]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4923      	ldr	r1, [pc, #140]	; (80008e4 <Audio_MAL_IRQHandler+0xf4>)
 8000856:	4618      	mov	r0, r3
 8000858:	f002 f956 	bl	8002b08 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800085c:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2101      	movs	r1, #1
 8000862:	4618      	mov	r0, r3
 8000864:	f002 f9a8 	bl	8002bb8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000868:	4b1d      	ldr	r3, [pc, #116]	; (80008e0 <Audio_MAL_IRQHandler+0xf0>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <Audio_MAL_IRQHandler+0xec>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000874:	428b      	cmp	r3, r1
 8000876:	bf28      	it	cs
 8000878:	460b      	movcs	r3, r1
 800087a:	005b      	lsls	r3, r3, #1
 800087c:	4413      	add	r3, r2
 800087e:	4a18      	ldr	r2, [pc, #96]	; (80008e0 <Audio_MAL_IRQHandler+0xf0>)
 8000880:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000882:	4b16      	ldr	r3, [pc, #88]	; (80008dc <Audio_MAL_IRQHandler+0xec>)
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	4b15      	ldr	r3, [pc, #84]	; (80008dc <Audio_MAL_IRQHandler+0xec>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800088e:	428b      	cmp	r3, r1
 8000890:	bf28      	it	cs
 8000892:	460b      	movcs	r3, r1
 8000894:	1ad3      	subs	r3, r2, r3
 8000896:	4a11      	ldr	r2, [pc, #68]	; (80008dc <Audio_MAL_IRQHandler+0xec>)
 8000898:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	2101      	movs	r1, #1
 80008a0:	4618      	mov	r0, r3
 80008a2:	f002 f989 	bl	8002bb8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80008a6:	e013      	b.n	80008d0 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 80008a8:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f002 f982 	bl	8002bb8 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 80008b4:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <Audio_MAL_IRQHandler+0xe4>)
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	4b07      	ldr	r3, [pc, #28]	; (80008d8 <Audio_MAL_IRQHandler+0xe8>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4619      	mov	r1, r3
 80008be:	4610      	mov	r0, r2
 80008c0:	f002 f9ea 	bl	8002c98 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <Audio_MAL_IRQHandler+0xf0>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2100      	movs	r1, #0
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ff7a 	bl	80007c4 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	2000000c 	.word	0x2000000c
 80008d8:	20000010 	.word	0x20000010
 80008dc:	20000004 	.word	0x20000004
 80008e0:	200000d4 	.word	0x200000d4
 80008e4:	20000114 	.word	0x20000114

080008e8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80008ec:	f7ff ff80 	bl	80007f0 <Audio_MAL_IRQHandler>
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80008f8:	f7ff ff7a 	bl	80007f0 <Audio_MAL_IRQHandler>
}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}

08000900 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000904:	2102      	movs	r1, #2
 8000906:	480d      	ldr	r0, [pc, #52]	; (800093c <SPI3_IRQHandler+0x3c>)
 8000908:	f001 ff18 	bl	800273c <SPI_I2S_GetFlagStatus>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d011      	beq.n	8000936 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <SPI3_IRQHandler+0x40>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b02      	cmp	r3, #2
 8000918:	d106      	bne.n	8000928 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800091a:	f7ff ff5f 	bl	80007dc <EVAL_AUDIO_GetSampleCallBack>
 800091e:	4603      	mov	r3, r0
 8000920:	4619      	mov	r1, r3
 8000922:	2004      	movs	r0, #4
 8000924:	f002 f9e6 	bl	8002cf4 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000928:	f7ff ff58 	bl	80007dc <EVAL_AUDIO_GetSampleCallBack>
 800092c:	4603      	mov	r3, r0
 800092e:	4619      	mov	r1, r3
 8000930:	4802      	ldr	r0, [pc, #8]	; (800093c <SPI3_IRQHandler+0x3c>)
 8000932:	f001 fef3 	bl	800271c <SPI_I2S_SendData>
  }
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40003c00 	.word	0x40003c00
 8000940:	20000008 	.word	0x20000008

08000944 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	4a10      	ldr	r2, [pc, #64]	; (8000994 <STM_EVAL_LEDInit+0x50>)
 8000952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000956:	2101      	movs	r1, #1
 8000958:	4618      	mov	r0, r3
 800095a:	f001 ff0b 	bl	8002774 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	4a0d      	ldr	r2, [pc, #52]	; (8000998 <STM_EVAL_LEDInit+0x54>)
 8000962:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000966:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000968:	2301      	movs	r3, #1
 800096a:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800096c:	2300      	movs	r3, #0
 800096e:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000970:	2301      	movs	r3, #1
 8000972:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000974:	2302      	movs	r3, #2
 8000976:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	4a08      	ldr	r2, [pc, #32]	; (800099c <STM_EVAL_LEDInit+0x58>)
 800097c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000980:	f107 0208 	add.w	r2, r7, #8
 8000984:	4611      	mov	r1, r2
 8000986:	4618      	mov	r0, r3
 8000988:	f001 ff54 	bl	8002834 <GPIO_Init>
}
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	08002f60 	.word	0x08002f60
 8000998:	08002f58 	.word	0x08002f58
 800099c:	20000014 	.word	0x20000014

080009a0 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	4a06      	ldr	r2, [pc, #24]	; (80009c8 <STM_EVAL_LEDOn+0x28>)
 80009ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009b2:	79fa      	ldrb	r2, [r7, #7]
 80009b4:	4905      	ldr	r1, [pc, #20]	; (80009cc <STM_EVAL_LEDOn+0x2c>)
 80009b6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80009ba:	831a      	strh	r2, [r3, #24]
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	20000014 	.word	0x20000014
 80009cc:	08002f58 	.word	0x08002f58

080009d0 <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	4a06      	ldr	r2, [pc, #24]	; (80009f8 <STM_EVAL_LEDOff+0x28>)
 80009de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e2:	79fa      	ldrb	r2, [r7, #7]
 80009e4:	4905      	ldr	r1, [pc, #20]	; (80009fc <STM_EVAL_LEDOff+0x2c>)
 80009e6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80009ea:	835a      	strh	r2, [r3, #26]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	20000014 	.word	0x20000014
 80009fc:	08002f58 	.word	0x08002f58

08000a00 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	4a09      	ldr	r2, [pc, #36]	; (8000a34 <STM_EVAL_LEDToggle+0x34>)
 8000a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a12:	79fa      	ldrb	r2, [r7, #7]
 8000a14:	4907      	ldr	r1, [pc, #28]	; (8000a34 <STM_EVAL_LEDToggle+0x34>)
 8000a16:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a1a:	6952      	ldr	r2, [r2, #20]
 8000a1c:	79f9      	ldrb	r1, [r7, #7]
 8000a1e:	4806      	ldr	r0, [pc, #24]	; (8000a38 <STM_EVAL_LEDToggle+0x38>)
 8000a20:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8000a24:	404a      	eors	r2, r1
 8000a26:	615a      	str	r2, [r3, #20]
}
 8000a28:	bf00      	nop
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	20000014 	.word	0x20000014
 8000a38:	08002f58 	.word	0x08002f58

08000a3c <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>:
#include "stm32f4xx_gpio.h"
#include "SPI_interface.h"
#include "CONFIG.h" //para usar SPI_Clock_Cmd() e GPIO_Clock_Cmd()

//TODO: resolver a incompatibilidade de velocidades do NRF e do SPI
SPI::SPI(SPI_TypeDef* SPI,GPIO_TypeDef* CS_GPIO,uint16_t CS_Pin){
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08c      	sub	sp, #48	; 0x30
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
 8000a48:	807b      	strh	r3, [r7, #2]
	NRF_SPI 	= SPI;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	68ba      	ldr	r2, [r7, #8]
 8000a4e:	601a      	str	r2, [r3, #0]
	NRF_CS_GPIO = CS_GPIO;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	605a      	str	r2, [r3, #4]
	NRF_CS_Pin 	= CS_Pin;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	887a      	ldrh	r2, [r7, #2]
 8000a5a:	811a      	strh	r2, [r3, #8]

	//CSN CLOCK ENABLE
	GPIO_Clock_Cmd(NRF_CS_GPIO, ENABLE);
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	2101      	movs	r1, #1
 8000a62:	4618      	mov	r0, r3
 8000a64:	f001 fa1c 	bl	8001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CSN GPIO configuration
	GPIO_InitTypeDef GPIO_CSN_initstruct;
	GPIO_CSN_initstruct.GPIO_Mode = GPIO_Mode_OUT;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_CSN_initstruct.GPIO_OType = GPIO_OType_PP;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_CSN_initstruct.GPIO_Pin = NRF_CS_Pin;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	891b      	ldrh	r3, [r3, #8]
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_CSN_initstruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_CSN_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 8000a80:	2302      	movs	r3, #2
 8000a82:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_CS_GPIO, &GPIO_CSN_initstruct);
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000a8e:	4611      	mov	r1, r2
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 fecf 	bl	8002834 <GPIO_Init>
	GPIO_SetBits(NRF_CS_GPIO, NRF_CS_Pin);//CSN inicialization
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	685a      	ldr	r2, [r3, #4]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	891b      	ldrh	r3, [r3, #8]
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4610      	mov	r0, r2
 8000aa2:	f001 ff55 	bl	8002950 <GPIO_SetBits>

	//SPI1 CLOCK ENABLE
	SPI_Clock_Cmd(NRF_SPI,ENABLE);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2101      	movs	r1, #1
 8000aac:	4618      	mov	r0, r3
 8000aae:	f001 fa95 	bl	8001fdc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>
	//SPI1 CONFIG
	SPI_InitTypeDef SPI_InitStruct;										//SPI config
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_256;	//SPI config
 8000ab2:	2338      	movs	r3, #56	; 0x38
 8000ab4:	843b      	strh	r3, [r7, #32]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;							//SPI config
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	83bb      	strh	r3, [r7, #28]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;								//SPI config
 8000aba:	2300      	movs	r3, #0
 8000abc:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;						//SPI config
 8000abe:	2300      	movs	r3, #0
 8000ac0:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;		//SPI config
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	82bb      	strh	r3, [r7, #20]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;						//SPI config
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	847b      	strh	r3, [r7, #34]	; 0x22
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;							//SPI config
 8000aca:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000ace:	82fb      	strh	r3, [r7, #22]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;								//SPI config
 8000ad0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ad4:	83fb      	strh	r3, [r7, #30]
	SPI_Init(NRF_SPI, &SPI_InitStruct);									//SPI config
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f107 0214 	add.w	r2, r7, #20
 8000ade:	4611      	mov	r1, r2
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f001 fda9 	bl	8002638 <SPI_Init>
	SPI_Cmd(NRF_SPI,ENABLE);											//SPI config
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2101      	movs	r1, #1
 8000aec:	4618      	mov	r0, r3
 8000aee:	f001 fde7 	bl	80026c0 <SPI_Cmd>
}
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	4618      	mov	r0, r3
 8000af6:	3730      	adds	r7, #48	; 0x30
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <_ZN3SPI9ASSERT_CSEi>:

void SPI::ASSERT_CS(int STATE){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d108      	bne.n	8000b1e <_ZN3SPI9ASSERT_CSEi+0x22>
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	891b      	ldrh	r3, [r3, #8]
 8000b14:	4619      	mov	r1, r3
 8000b16:	4610      	mov	r0, r2
 8000b18:	f001 ff1a 	bl	8002950 <GPIO_SetBits>
	}else if(STATE==RESET){
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
	}
}
 8000b1c:	e00a      	b.n	8000b34 <_ZN3SPI9ASSERT_CSEi+0x38>
}

void SPI::ASSERT_CS(int STATE){
	if(STATE==SET){
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
	}else if(STATE==RESET){
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d107      	bne.n	8000b34 <_ZN3SPI9ASSERT_CSEi+0x38>
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	891b      	ldrh	r3, [r3, #8]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4610      	mov	r0, r2
 8000b30:	f001 ff1e 	bl	8002970 <GPIO_ResetBits>
	}
}
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <_ZN3SPI3CMDEhhPhS0_>:
 * cmd: comando a ser enviado pela discovery (master)
 * size: número de bytes que devem ser recebidos/enviados pelo SPI
 * ptr_send: ponteiro com os size bytes a serem enviados, use NULL para somente receber
 * ptr_receive: ponteiro com os size bytes a serem recebidos, use NULL para apenas enviar
 */
int SPI::CMD(uint8_t cmd, uint8_t size,uint8_t* ptr_send,uint8_t* ptr_receive){
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	460b      	mov	r3, r1
 8000b48:	72fb      	strb	r3, [r7, #11]
 8000b4a:	4613      	mov	r3, r2
 8000b4c:	72bb      	strb	r3, [r7, #10]
	ASSERT_CS(RESET);
 8000b4e:	2100      	movs	r1, #0
 8000b50:	68f8      	ldr	r0, [r7, #12]
 8000b52:	f7ff ffd3 	bl	8000afc <_ZN3SPI9ASSERT_CSEi>

	//limpa o buffer de recepção
	SPI_I2S_ReceiveData(NRF_SPI);
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f001 fdd0 	bl	8002700 <SPI_I2S_ReceiveData>

	SPI_I2S_SendData(NRF_SPI,cmd);
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	7afa      	ldrb	r2, [r7, #11]
 8000b66:	b292      	uxth	r2, r2
 8000b68:	4611      	mov	r1, r2
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f001 fdd6 	bl	800271c <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2102      	movs	r1, #2
 8000b76:	4618      	mov	r0, r3
 8000b78:	f001 fde0 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	bf0c      	ite	eq
 8000b82:	2301      	moveq	r3, #1
 8000b84:	2300      	movne	r3, #0
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d000      	beq.n	8000b8e <_ZN3SPI3CMDEhhPhS0_+0x52>
 8000b8c:	e7f0      	b.n	8000b70 <_ZN3SPI3CMDEhhPhS0_+0x34>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2101      	movs	r1, #1
 8000b94:	4618      	mov	r0, r3
 8000b96:	f001 fdd1 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	bf0c      	ite	eq
 8000ba0:	2301      	moveq	r3, #1
 8000ba2:	2300      	movne	r3, #0
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d000      	beq.n	8000bac <_ZN3SPI3CMDEhhPhS0_+0x70>
 8000baa:	e7f0      	b.n	8000b8e <_ZN3SPI3CMDEhhPhS0_+0x52>
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f001 fda5 	bl	8002700 <SPI_I2S_ReceiveData>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	75fb      	strb	r3, [r7, #23]

	uint8_t trash;

	while(size--){
 8000bba:	7abb      	ldrb	r3, [r7, #10]
 8000bbc:	1e5a      	subs	r2, r3, #1
 8000bbe:	72ba      	strb	r2, [r7, #10]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	bf14      	ite	ne
 8000bc4:	2301      	movne	r3, #1
 8000bc6:	2300      	moveq	r3, #0
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d04c      	beq.n	8000c68 <_ZN3SPI3CMDEhhPhS0_+0x12c>
		if(ptr_send!=0x00){
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d00c      	beq.n	8000bee <_ZN3SPI3CMDEhhPhS0_+0xb2>
			SPI_I2S_SendData(NRF_SPI,*ptr_send);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	4619      	mov	r1, r3
 8000be0:	4610      	mov	r0, r2
 8000be2:	f001 fd9b 	bl	800271c <SPI_I2S_SendData>
			ptr_send++;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3301      	adds	r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	e005      	b.n	8000bfa <_ZN3SPI3CMDEhhPhS0_+0xbe>
		}else{
			SPI_I2S_SendData(NRF_SPI,0x00);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f001 fd91 	bl	800271c <SPI_I2S_SendData>
		}
		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2102      	movs	r1, #2
 8000c00:	4618      	mov	r0, r3
 8000c02:	f001 fd9b 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	bf0c      	ite	eq
 8000c0c:	2301      	moveq	r3, #1
 8000c0e:	2300      	movne	r3, #0
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d000      	beq.n	8000c18 <_ZN3SPI3CMDEhhPhS0_+0xdc>
 8000c16:	e7f0      	b.n	8000bfa <_ZN3SPI3CMDEhhPhS0_+0xbe>

		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f001 fd8c 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	bf0c      	ite	eq
 8000c2a:	2301      	moveq	r3, #1
 8000c2c:	2300      	movne	r3, #0
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d000      	beq.n	8000c36 <_ZN3SPI3CMDEhhPhS0_+0xfa>
 8000c34:	e7f0      	b.n	8000c18 <_ZN3SPI3CMDEhhPhS0_+0xdc>
		if(ptr_receive!=0x00){
 8000c36:	6a3b      	ldr	r3, [r7, #32]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d00f      	beq.n	8000c5c <_ZN3SPI3CMDEhhPhS0_+0x120>
			*ptr_receive = SPI_I2S_ReceiveData(NRF_SPI);
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f001 fd5d 	bl	8002700 <SPI_I2S_ReceiveData>
 8000c46:	4603      	mov	r3, r0
 8000c48:	b2da      	uxtb	r2, r3
 8000c4a:	6a3b      	ldr	r3, [r7, #32]
 8000c4c:	701a      	strb	r2, [r3, #0]
			trash = *ptr_receive;
 8000c4e:	6a3b      	ldr	r3, [r7, #32]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	75bb      	strb	r3, [r7, #22]
			ptr_receive++;
 8000c54:	6a3b      	ldr	r3, [r7, #32]
 8000c56:	3301      	adds	r3, #1
 8000c58:	623b      	str	r3, [r7, #32]
 8000c5a:	e7ae      	b.n	8000bba <_ZN3SPI3CMDEhhPhS0_+0x7e>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f001 fd4d 	bl	8002700 <SPI_I2S_ReceiveData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);

	uint8_t trash;

	while(size--){
 8000c66:	e7a8      	b.n	8000bba <_ZN3SPI3CMDEhhPhS0_+0x7e>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
		}
	}

	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2102      	movs	r1, #2
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 fd64 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	bf0c      	ite	eq
 8000c7a:	2301      	moveq	r3, #1
 8000c7c:	2300      	movne	r3, #0
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d000      	beq.n	8000c86 <_ZN3SPI3CMDEhhPhS0_+0x14a>
 8000c84:	e7f0      	b.n	8000c68 <_ZN3SPI3CMDEhhPhS0_+0x12c>
	while(SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_BSY));
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2180      	movs	r1, #128	; 0x80
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f001 fd55 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	bf14      	ite	ne
 8000c98:	2301      	movne	r3, #1
 8000c9a:	2300      	moveq	r3, #0
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d000      	beq.n	8000ca4 <_ZN3SPI3CMDEhhPhS0_+0x168>
 8000ca2:	e7f0      	b.n	8000c86 <_ZN3SPI3CMDEhhPhS0_+0x14a>

	ASSERT_CS(SET);
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	68f8      	ldr	r0, [r7, #12]
 8000ca8:	f7ff ff28 	bl	8000afc <_ZN3SPI9ASSERT_CSEi>
	return status;
 8000cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop

08000cb8 <_ZN3SPI10W_REGISTEREhhPh>:

//TODO: resolver a incompatibilidade de velocidades do NRF e da STM32 sem usar Delay_ms()
//escreve registrador do NRF24 via SPI
int SPI::W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value){//VALUE: array com os bits do registrador SIZE: EM BYTES
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b088      	sub	sp, #32
 8000cbc:	af02      	add	r7, sp, #8
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	72fb      	strb	r3, [r7, #11]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	72bb      	strb	r3, [r7, #10]
	//verifica se adress é mesmo um  endereço
	if(adress > 0x1d){
 8000cca:	7afb      	ldrb	r3, [r7, #11]
 8000ccc:	2b1d      	cmp	r3, #29
 8000cce:	d901      	bls.n	8000cd4 <_ZN3SPI10W_REGISTEREhhPh+0x1c>
		return 1;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e00e      	b.n	8000cf2 <_ZN3SPI10W_REGISTEREhhPh+0x3a>
	}

	uint8_t wcommand = adress;
 8000cd4:	7afb      	ldrb	r3, [r7, #11]
 8000cd6:	75fb      	strb	r3, [r7, #23]
	wcommand |= 32;
 8000cd8:	7dfb      	ldrb	r3, [r7, #23]
 8000cda:	f043 0320 	orr.w	r3, r3, #32
 8000cde:	75fb      	strb	r3, [r7, #23]

	return CMD(wcommand,size,value,0x00);
 8000ce0:	7aba      	ldrb	r2, [r7, #10]
 8000ce2:	7df9      	ldrb	r1, [r7, #23]
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	68f8      	ldr	r0, [r7, #12]
 8000cec:	f7ff ff26 	bl	8000b3c <_ZN3SPI3CMDEhhPhS0_>
 8000cf0:	4603      	mov	r3, r0
}//WORKED! but SPI seems too much fast to NRF
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3718      	adds	r7, #24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop

08000cfc <_ZN3SPI10R_REGISTEREhhPh>:

//POINTER: array com os bits do registrador SIZE: EM BYTES
int SPI::R_REGISTER(uint8_t address, uint8_t size,uint8_t* pointer){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af02      	add	r7, sp, #8
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	607b      	str	r3, [r7, #4]
 8000d06:	460b      	mov	r3, r1
 8000d08:	72fb      	strb	r3, [r7, #11]
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	72bb      	strb	r3, [r7, #10]
	if(address>0x1d)
 8000d0e:	7afb      	ldrb	r3, [r7, #11]
 8000d10:	2b1d      	cmp	r3, #29
 8000d12:	d902      	bls.n	8000d1a <_ZN3SPI10R_REGISTEREhhPh+0x1e>
		return -1;
 8000d14:	f04f 33ff 	mov.w	r3, #4294967295
 8000d18:	e008      	b.n	8000d2c <_ZN3SPI10R_REGISTEREhhPh+0x30>
	return CMD(address,size,0x00,pointer);
 8000d1a:	7aba      	ldrb	r2, [r7, #10]
 8000d1c:	7af9      	ldrb	r1, [r7, #11]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	2300      	movs	r3, #0
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f7ff ff09 	bl	8000b3c <_ZN3SPI3CMDEhhPhS0_>
 8000d2a:	4603      	mov	r3, r0
}//WORKED!
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <_ZN3SPI12W_TX_PAYLOADEPhh>:
	CMD(0x61,payload_width,0x00,pointer);//comando R_RX_PLD

	return 0;
}

int SPI::W_TX_PAYLOAD(uint8_t* pointer,uint8_t number){//number: número de bytes de pointer para transmitir
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af02      	add	r7, sp, #8
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	71fb      	strb	r3, [r7, #7]
	uint8_t command = 0xa0;
 8000d42:	23a0      	movs	r3, #160	; 0xa0
 8000d44:	75fb      	strb	r3, [r7, #23]

	return CMD(command,number,pointer,0x00);
 8000d46:	79fa      	ldrb	r2, [r7, #7]
 8000d48:	7df9      	ldrb	r1, [r7, #23]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f7ff fef3 	bl	8000b3c <_ZN3SPI3CMDEhhPhS0_>
 8000d56:	4603      	mov	r3, r0
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <_ZN3SPI8ACTIVATEEv>:
	ASSERT_CS(SET);
	return;
}

//TODO: fix NRF_ACTIVATE
void SPI::ACTIVATE(void){//activate, para usar R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]

	uint8_t status;//enquanto estiver enviando cmd para o NRF24, ele mandará o status register

	//CS é  resetado
	ASSERT_CS(RESET);
 8000d68:	2100      	movs	r1, #0
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff fec6 	bl	8000afc <_ZN3SPI9ASSERT_CSEi>

	SPI_I2S_ReceiveData(NRF_SPI);// limpa o lixo em spi_dr
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f001 fcc3 	bl	8002700 <SPI_I2S_ReceiveData>
	SPI_I2S_SendData(NRF_SPI,0x50);//comando activate
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2150      	movs	r1, #80	; 0x50
 8000d80:	4618      	mov	r0, r3
 8000d82:	f001 fccb 	bl	800271c <SPI_I2S_SendData>

	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2102      	movs	r1, #2
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f001 fcd5 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	bf0c      	ite	eq
 8000d98:	2301      	moveq	r3, #1
 8000d9a:	2300      	movne	r3, #0
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d000      	beq.n	8000da4 <_ZN3SPI8ACTIVATEEv+0x44>
 8000da2:	e7f0      	b.n	8000d86 <_ZN3SPI8ACTIVATEEv+0x26>
	//espera enquanto não houver nada para ler
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2101      	movs	r1, #1
 8000daa:	4618      	mov	r0, r3
 8000dac:	f001 fcc6 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	bf0c      	ite	eq
 8000db6:	2301      	moveq	r3, #1
 8000db8:	2300      	movne	r3, #0
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d000      	beq.n	8000dc2 <_ZN3SPI8ACTIVATEEv+0x62>
 8000dc0:	e7f0      	b.n	8000da4 <_ZN3SPI8ACTIVATEEv+0x44>

	status = SPI_I2S_ReceiveData(NRF_SPI);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f001 fc9a 	bl	8002700 <SPI_I2S_ReceiveData>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	73fb      	strb	r3, [r7, #15]

	SPI_I2S_SendData(NRF_SPI,0x73);//envia 0x73 para ativar os comandos
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2173      	movs	r1, #115	; 0x73
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f001 fca0 	bl	800271c <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2102      	movs	r1, #2
 8000de2:	4618      	mov	r0, r3
 8000de4:	f001 fcaa 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	bf0c      	ite	eq
 8000dee:	2301      	moveq	r3, #1
 8000df0:	2300      	movne	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d000      	beq.n	8000dfa <_ZN3SPI8ACTIVATEEv+0x9a>
 8000df8:	e7f0      	b.n	8000ddc <_ZN3SPI8ACTIVATEEv+0x7c>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2101      	movs	r1, #1
 8000e00:	4618      	mov	r0, r3
 8000e02:	f001 fc9b 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	bf0c      	ite	eq
 8000e0c:	2301      	moveq	r3, #1
 8000e0e:	2300      	movne	r3, #0
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d000      	beq.n	8000e18 <_ZN3SPI8ACTIVATEEv+0xb8>
 8000e16:	e7f0      	b.n	8000dfa <_ZN3SPI8ACTIVATEEv+0x9a>
	SPI_I2S_ReceiveData(NRF_SPI);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f001 fc6f 	bl	8002700 <SPI_I2S_ReceiveData>

	while(SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_BSY));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2180      	movs	r1, #128	; 0x80
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f001 fc87 	bl	800273c <SPI_I2S_GetFlagStatus>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	bf14      	ite	ne
 8000e34:	2301      	movne	r3, #1
 8000e36:	2300      	moveq	r3, #0
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d000      	beq.n	8000e40 <_ZN3SPI8ACTIVATEEv+0xe0>
 8000e3e:	e7f0      	b.n	8000e22 <_ZN3SPI8ACTIVATEEv+0xc2>

	ASSERT_CS(SET);//seta o CS, fim da escrita
 8000e40:	2101      	movs	r1, #1
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff fe5a 	bl	8000afc <_ZN3SPI9ASSERT_CSEi>
	return;
 8000e48:	bf00      	nop
}//doesn't work
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <_ZN3SPI3NOPEv>:
	uint8_t w_ack_cmd = pipe;
	w_ack_cmd |=((0b10101)<<3);
	CMD(w_ack_cmd,number,pointer,0x00);
}

uint8_t SPI::NOP(void){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	6078      	str	r0, [r7, #4]
	return CMD(0xff,0,0x00,0x00);//NOP command, no data bytes, only sends back the content of STATUS register
 8000e58:	2300      	movs	r3, #0
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	2200      	movs	r2, #0
 8000e60:	21ff      	movs	r1, #255	; 0xff
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff fe6a 	bl	8000b3c <_ZN3SPI3CMDEhhPhS0_>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	b2db      	uxtb	r3, r3
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <_ZN8REGISTERC1Ev>:
 *      Author: Renan
 */
#include "stm32f4xx.h" //para incluir stdint.h
#include "REGISTER.h"

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	size = 0;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
	address = 0;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	705a      	strb	r2, [r3, #1]
	uint8_t i;
	for(i=0;i<5;i++)
 8000e88:	2300      	movs	r3, #0
 8000e8a:	73fb      	strb	r3, [r7, #15]
 8000e8c:	7bfb      	ldrb	r3, [r7, #15]
 8000e8e:	2b04      	cmp	r3, #4
 8000e90:	d808      	bhi.n	8000ea4 <_ZN8REGISTERC1Ev+0x30>
		content[i]=0;
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	4413      	add	r3, r2
 8000e98:	2200      	movs	r2, #0
 8000e9a:	709a      	strb	r2, [r3, #2]

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
	size = 0;
	address = 0;
	uint8_t i;
	for(i=0;i<5;i++)
 8000e9c:	7bfb      	ldrb	r3, [r7, #15]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	73fb      	strb	r3, [r7, #15]
 8000ea2:	e7f3      	b.n	8000e8c <_ZN8REGISTERC1Ev+0x18>
		content[i]=0;
}
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <_ZN8REGISTER8set_sizeEh>:

void REGISTER::set_size(uint8_t _size){
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	70fb      	strb	r3, [r7, #3]
	size = _size;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	78fa      	ldrb	r2, [r7, #3]
 8000ec4:	701a      	strb	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_ZN8REGISTER8get_sizeEv>:

uint8_t REGISTER::get_size(){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	return size;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	781b      	ldrb	r3, [r3, #0]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <_ZN8REGISTER11set_addressEh>:

void REGISTER::set_address(uint8_t _address){
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	70fb      	strb	r3, [r7, #3]
	address = _address;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	78fa      	ldrb	r2, [r7, #3]
 8000efc:	705a      	strb	r2, [r3, #1]
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <_ZN8REGISTER11get_addressEv>:

uint8_t REGISTER::get_address(){
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	return address;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	785b      	ldrb	r3, [r3, #1]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <_ZN16NRF_REGISTER_MAP7REFRESHEv>:
 *      Author: Renan
 */
#include "CONFIG.h"
#include "NRF24.h"

void NRF_REGISTER_MAP::REFRESH(){
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	73fb      	strb	r3, [r7, #15]
	REGISTER* current_register = &(CONFIG);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	3304      	adds	r3, #4
 8000f34:	60bb      	str	r3, [r7, #8]
	for(i=0x00;i<=0x19;i++){
 8000f36:	2300      	movs	r3, #0
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	2b19      	cmp	r3, #25
 8000f3e:	d81c      	bhi.n	8000f7a <_ZN16NRF_REGISTER_MAP7REFRESHEv+0x56>
		R_REGISTER(current_register->get_address(), current_register->get_size(),current_register->content);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	3304      	adds	r3, #4
 8000f46:	681c      	ldr	r4, [r3, #0]
 8000f48:	68b8      	ldr	r0, [r7, #8]
 8000f4a:	f7ff ffdf 	bl	8000f0c <_ZN8REGISTER11get_addressEv>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	461d      	mov	r5, r3
 8000f52:	68b8      	ldr	r0, [r7, #8]
 8000f54:	f7ff ffbe 	bl	8000ed4 <_ZN8REGISTER8get_sizeEv>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	3302      	adds	r3, #2
 8000f60:	4629      	mov	r1, r5
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	47a0      	blx	r4
		Delay_ms(1);
 8000f66:	2001      	movs	r0, #1
 8000f68:	f000 ff76 	bl	8001e58 <_Z8Delay_msm>
		current_register++;
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	3307      	adds	r3, #7
 8000f70:	60bb      	str	r3, [r7, #8]
#include "NRF24.h"

void NRF_REGISTER_MAP::REFRESH(){
	uint8_t i=0;
	REGISTER* current_register = &(CONFIG);
	for(i=0x00;i<=0x19;i++){
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	3301      	adds	r3, #1
 8000f76:	73fb      	strb	r3, [r7, #15]
 8000f78:	e7df      	b.n	8000f3a <_ZN16NRF_REGISTER_MAP7REFRESHEv+0x16>
		R_REGISTER(current_register->get_address(), current_register->get_size(),current_register->content);
		Delay_ms(1);
		current_register++;
	}
	return;
 8000f7a:	bf00      	nop
}//WORKED!
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bdb0      	pop	{r4, r5, r7, pc}
 8000f82:	bf00      	nop

08000f84 <_ZN16NRF_REGISTER_MAPC1Ev>:

//inicializa objeto da classe NRF_REGISTERS, põe os valores de address e size, coloca os valores de RESET dos registradores
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	4aaf      	ldr	r2, [pc, #700]	; (800124c <_ZN16NRF_REGISTER_MAPC1Ev+0x2c8>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3304      	adds	r3, #4
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff ff6c 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	330b      	adds	r3, #11
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff ff67 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3312      	adds	r3, #18
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ff62 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3319      	adds	r3, #25
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff5d 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3320      	adds	r3, #32
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ff58 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3327      	adds	r3, #39	; 0x27
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff ff53 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	332e      	adds	r3, #46	; 0x2e
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff ff4e 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3335      	adds	r3, #53	; 0x35
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ff49 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	333c      	adds	r3, #60	; 0x3c
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff44 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3343      	adds	r3, #67	; 0x43
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ff3f 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	334a      	adds	r3, #74	; 0x4a
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff3a 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3351      	adds	r3, #81	; 0x51
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff35 	bl	8000e74 <_ZN8REGISTERC1Ev>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3358      	adds	r3, #88	; 0x58
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff ff30 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	335f      	adds	r3, #95	; 0x5f
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ff2b 	bl	8000e74 <_ZN8REGISTERC1Ev>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3366      	adds	r3, #102	; 0x66
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff26 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	336d      	adds	r3, #109	; 0x6d
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff21 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3374      	adds	r3, #116	; 0x74
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff ff1c 	bl	8000e74 <_ZN8REGISTERC1Ev>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	337b      	adds	r3, #123	; 0x7b
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff17 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3382      	adds	r3, #130	; 0x82
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ff12 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3389      	adds	r3, #137	; 0x89
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff0d 	bl	8000e74 <_ZN8REGISTERC1Ev>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3390      	adds	r3, #144	; 0x90
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff ff08 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3397      	adds	r3, #151	; 0x97
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff ff03 	bl	8000e74 <_ZN8REGISTERC1Ev>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	339e      	adds	r3, #158	; 0x9e
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fefe 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	33a5      	adds	r3, #165	; 0xa5
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fef9 	bl	8000e74 <_ZN8REGISTERC1Ev>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	33ac      	adds	r3, #172	; 0xac
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fef4 	bl	8000e74 <_ZN8REGISTERC1Ev>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	33b3      	adds	r3, #179	; 0xb3
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff feef 	bl	8000e74 <_ZN8REGISTERC1Ev>
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3304      	adds	r3, #4
 800109a:	60fb      	str	r3, [r7, #12]

	//inicializa os campos address
	uint8_t i=0;
 800109c:	2300      	movs	r3, #0
 800109e:	72fb      	strb	r3, [r7, #11]
	for(i=0x00;i<=0x17;i++){
 80010a0:	2300      	movs	r3, #0
 80010a2:	72fb      	strb	r3, [r7, #11]
 80010a4:	7afb      	ldrb	r3, [r7, #11]
 80010a6:	2b17      	cmp	r3, #23
 80010a8:	d80b      	bhi.n	80010c2 <_ZN16NRF_REGISTER_MAPC1Ev+0x13e>
		tmp_pointer->set_address(i);
 80010aa:	7afb      	ldrb	r3, [r7, #11]
 80010ac:	4619      	mov	r1, r3
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff ff1c 	bl	8000eec <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3307      	adds	r3, #7
 80010b8:	60fb      	str	r3, [r7, #12]
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS

	//inicializa os campos address
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
 80010ba:	7afb      	ldrb	r3, [r7, #11]
 80010bc:	3301      	adds	r3, #1
 80010be:	72fb      	strb	r3, [r7, #11]
 80010c0:	e7f0      	b.n	80010a4 <_ZN16NRF_REGISTER_MAPC1Ev+0x120>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 80010c2:	231c      	movs	r3, #28
 80010c4:	72fb      	strb	r3, [r7, #11]
 80010c6:	7afb      	ldrb	r3, [r7, #11]
 80010c8:	2b1d      	cmp	r3, #29
 80010ca:	d80b      	bhi.n	80010e4 <_ZN16NRF_REGISTER_MAPC1Ev+0x160>
		tmp_pointer->set_address(i);
 80010cc:	7afb      	ldrb	r3, [r7, #11]
 80010ce:	4619      	mov	r1, r3
 80010d0:	68f8      	ldr	r0, [r7, #12]
 80010d2:	f7ff ff0b 	bl	8000eec <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3307      	adds	r3, #7
 80010da:	60fb      	str	r3, [r7, #12]
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 80010dc:	7afb      	ldrb	r3, [r7, #11]
 80010de:	3301      	adds	r3, #1
 80010e0:	72fb      	strb	r3, [r7, #11]
 80010e2:	e7f0      	b.n	80010c6 <_ZN16NRF_REGISTER_MAPC1Ev+0x142>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3304      	adds	r3, #4
 80010e8:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 80010ea:	2300      	movs	r3, #0
 80010ec:	72fb      	strb	r3, [r7, #11]
 80010ee:	7afb      	ldrb	r3, [r7, #11]
 80010f0:	2b09      	cmp	r3, #9
 80010f2:	d80a      	bhi.n	800110a <_ZN16NRF_REGISTER_MAPC1Ev+0x186>
		tmp_pointer->set_size(1);
 80010f4:	2101      	movs	r1, #1
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f7ff fedc 	bl	8000eb4 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	3307      	adds	r3, #7
 8001100:	60fb      	str	r3, [r7, #12]
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 8001102:	7afb      	ldrb	r3, [r7, #11]
 8001104:	3301      	adds	r3, #1
 8001106:	72fb      	strb	r3, [r7, #11]
 8001108:	e7f1      	b.n	80010ee <_ZN16NRF_REGISTER_MAPC1Ev+0x16a>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 800110a:	230a      	movs	r3, #10
 800110c:	72fb      	strb	r3, [r7, #11]
 800110e:	7afb      	ldrb	r3, [r7, #11]
 8001110:	2b0b      	cmp	r3, #11
 8001112:	d80a      	bhi.n	800112a <_ZN16NRF_REGISTER_MAPC1Ev+0x1a6>
		tmp_pointer->set_size(5);
 8001114:	2105      	movs	r1, #5
 8001116:	68f8      	ldr	r0, [r7, #12]
 8001118:	f7ff fecc 	bl	8000eb4 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	3307      	adds	r3, #7
 8001120:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	3301      	adds	r3, #1
 8001126:	72fb      	strb	r3, [r7, #11]
 8001128:	e7f1      	b.n	800110e <_ZN16NRF_REGISTER_MAPC1Ev+0x18a>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 800112a:	230c      	movs	r3, #12
 800112c:	72fb      	strb	r3, [r7, #11]
 800112e:	7afb      	ldrb	r3, [r7, #11]
 8001130:	2b0f      	cmp	r3, #15
 8001132:	d80a      	bhi.n	800114a <_ZN16NRF_REGISTER_MAPC1Ev+0x1c6>
		tmp_pointer->set_size(1);
 8001134:	2101      	movs	r1, #1
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff febc 	bl	8000eb4 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	3307      	adds	r3, #7
 8001140:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0a;i<=0x0b;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 8001142:	7afb      	ldrb	r3, [r7, #11]
 8001144:	3301      	adds	r3, #1
 8001146:	72fb      	strb	r3, [r7, #11]
 8001148:	e7f1      	b.n	800112e <_ZN16NRF_REGISTER_MAPC1Ev+0x1aa>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 800114a:	2310      	movs	r3, #16
 800114c:	72fb      	strb	r3, [r7, #11]
 800114e:	7afb      	ldrb	r3, [r7, #11]
 8001150:	2b10      	cmp	r3, #16
 8001152:	d80a      	bhi.n	800116a <_ZN16NRF_REGISTER_MAPC1Ev+0x1e6>
		tmp_pointer->set_size(5);
 8001154:	2105      	movs	r1, #5
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f7ff feac 	bl	8000eb4 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	3307      	adds	r3, #7
 8001160:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0c;i<=0x0f;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 8001162:	7afb      	ldrb	r3, [r7, #11]
 8001164:	3301      	adds	r3, #1
 8001166:	72fb      	strb	r3, [r7, #11]
 8001168:	e7f1      	b.n	800114e <_ZN16NRF_REGISTER_MAPC1Ev+0x1ca>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 800116a:	2311      	movs	r3, #17
 800116c:	72fb      	strb	r3, [r7, #11]
 800116e:	7afb      	ldrb	r3, [r7, #11]
 8001170:	2b19      	cmp	r3, #25
 8001172:	d80a      	bhi.n	800118a <_ZN16NRF_REGISTER_MAPC1Ev+0x206>
		tmp_pointer->set_size(1);
 8001174:	2101      	movs	r1, #1
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f7ff fe9c 	bl	8000eb4 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3307      	adds	r3, #7
 8001180:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x10;i<=0x10;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 8001182:	7afb      	ldrb	r3, [r7, #11]
 8001184:	3301      	adds	r3, #1
 8001186:	72fb      	strb	r3, [r7, #11]
 8001188:	e7f1      	b.n	800116e <_ZN16NRF_REGISTER_MAPC1Ev+0x1ea>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}//terminou de inicializar os campos de size

	//inicializa os campos content
	(CONFIG).content[0] = 0b1000;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2208      	movs	r2, #8
 800118e:	719a      	strb	r2, [r3, #6]
	(EN_AA).content[0] = 0b111111;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	223f      	movs	r2, #63	; 0x3f
 8001194:	735a      	strb	r2, [r3, #13]
	(EN_RXADDR).content[0] = 0b11;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2203      	movs	r2, #3
 800119a:	751a      	strb	r2, [r3, #20]
	(SETUP_AW).content[0] = 0b11;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2203      	movs	r2, #3
 80011a0:	76da      	strb	r2, [r3, #27]
	(SETUP_RETR).content[0] = 0b11;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2203      	movs	r2, #3
 80011a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	(RF_CH).content[0] = 0b10;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2202      	movs	r2, #2
 80011ae:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	(RF_SETUP).content[0] = 0b1111;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	220f      	movs	r2, #15
 80011b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	(STATUS).content[0] = 0b1110;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	220e      	movs	r2, #14
 80011be:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	(OBSERVE_TX).content[0] = 0b0;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	(CD).content[0] = 0b0;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	for(i=0;i<5;i++){
 80011d2:	2300      	movs	r3, #0
 80011d4:	72fb      	strb	r3, [r7, #11]
 80011d6:	7afb      	ldrb	r3, [r7, #11]
 80011d8:	2b04      	cmp	r3, #4
 80011da:	d809      	bhi.n	80011f0 <_ZN16NRF_REGISTER_MAPC1Ev+0x26c>
		(RX_ADDR_P0).content[i] = 0xe7;
 80011dc:	7afb      	ldrb	r3, [r7, #11]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	22e7      	movs	r2, #231	; 0xe7
 80011e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	(RF_SETUP).content[0] = 0b1111;
	(STATUS).content[0] = 0b1110;
	(OBSERVE_TX).content[0] = 0b0;
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
 80011e8:	7afb      	ldrb	r3, [r7, #11]
 80011ea:	3301      	adds	r3, #1
 80011ec:	72fb      	strb	r3, [r7, #11]
 80011ee:	e7f2      	b.n	80011d6 <_ZN16NRF_REGISTER_MAPC1Ev+0x252>
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 80011f0:	2300      	movs	r3, #0
 80011f2:	72fb      	strb	r3, [r7, #11]
 80011f4:	7afb      	ldrb	r3, [r7, #11]
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d809      	bhi.n	800120e <_ZN16NRF_REGISTER_MAPC1Ev+0x28a>
		(RX_ADDR_P1).content[i] = 0xc2;
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	4413      	add	r3, r2
 8001200:	22c2      	movs	r2, #194	; 0xc2
 8001202:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 8001206:	7afb      	ldrb	r3, [r7, #11]
 8001208:	3301      	adds	r3, #1
 800120a:	72fb      	strb	r3, [r7, #11]
 800120c:	e7f2      	b.n	80011f4 <_ZN16NRF_REGISTER_MAPC1Ev+0x270>
		(RX_ADDR_P1).content[i] = 0xc2;
	}
	(RX_ADDR_P2).content[0] = 0xc3;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	22c3      	movs	r2, #195	; 0xc3
 8001212:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	(RX_ADDR_P3).content[0] = 0xc4;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	22c4      	movs	r2, #196	; 0xc4
 800121a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	(RX_ADDR_P4).content[0] = 0xc5;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	22c5      	movs	r2, #197	; 0xc5
 8001222:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	(RX_ADDR_P5).content[0] = 0xc6;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	22c6      	movs	r2, #198	; 0xc6
 800122a:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	for(i=0;i<5;i++){
 800122e:	2300      	movs	r3, #0
 8001230:	72fb      	strb	r3, [r7, #11]
 8001232:	7afb      	ldrb	r3, [r7, #11]
 8001234:	2b04      	cmp	r3, #4
 8001236:	d80b      	bhi.n	8001250 <_ZN16NRF_REGISTER_MAPC1Ev+0x2cc>
		(TX_ADDR).content[i] = 0xe7;
 8001238:	7afb      	ldrb	r3, [r7, #11]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	22e7      	movs	r2, #231	; 0xe7
 8001240:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	}
	(RX_ADDR_P2).content[0] = 0xc3;
	(RX_ADDR_P3).content[0] = 0xc4;
	(RX_ADDR_P4).content[0] = 0xc5;
	(RX_ADDR_P5).content[0] = 0xc6;
	for(i=0;i<5;i++){
 8001244:	7afb      	ldrb	r3, [r7, #11]
 8001246:	3301      	adds	r3, #1
 8001248:	72fb      	strb	r3, [r7, #11]
 800124a:	e7f2      	b.n	8001232 <_ZN16NRF_REGISTER_MAPC1Ev+0x2ae>
 800124c:	08002f78 	.word	0x08002f78
		(TX_ADDR).content[i] = 0xe7;
	}
	(RX_PW_P0).content[0] = 0x00;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	(RX_PW_P1).content[0] = 0x00;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	(RX_PW_P2).content[0] = 0x00;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2200      	movs	r2, #0
 8001264:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
	(RX_PW_P3).content[0] = 0x00;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
	(RX_PW_P4).content[0] = 0x00;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
	(RX_PW_P5).content[0] = 0x00;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	(FIFO_STATUS).content[0] = 0b10001;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2211      	movs	r2, #17
 8001284:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
	(DYNPD).content[0] = 0x00;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
	(FEATURE).content[0] = 0x00;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	//terminou de inicializar os campos de content
}
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop

080012a4 <_ZN3NRF10W_REGISTEREhhPh>:
	uint8_t RECEIVE(uint8_t* data);
	uint8_t SEND(uint8_t* data, uint8_t size = 5);
	void W_ACK_PAYLOAD(uint8_t pipe,uint8_t* pointer,uint8_t number);
	void FLUSH_TX();
	void FLUSH_RX();
	int W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value) {return SPI::W_REGISTER(adress, size,value); };//WORKED! but SPI seems too much fast to NRF
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	460b      	mov	r3, r1
 80012b0:	72fb      	strb	r3, [r7, #11]
 80012b2:	4613      	mov	r3, r2
 80012b4:	72bb      	strb	r3, [r7, #10]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 80012bc:	7aba      	ldrb	r2, [r7, #10]
 80012be:	7af9      	ldrb	r1, [r7, #11]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f7ff fcf9 	bl	8000cb8 <_ZN3SPI10W_REGISTEREhhPh>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <_ZN3NRF10R_REGISTEREhhPh>:
	int R_REGISTER(uint8_t adress, uint8_t size,uint8_t* pointer) {return SPI::R_REGISTER(adress, size, pointer); };//WORKED!
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	460b      	mov	r3, r1
 80012dc:	72fb      	strb	r3, [r7, #11]
 80012de:	4613      	mov	r3, r2
 80012e0:	72bb      	strb	r3, [r7, #10]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 80012e8:	7aba      	ldrb	r2, [r7, #10]
 80012ea:	7af9      	ldrb	r1, [r7, #11]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f7ff fd05 	bl	8000cfc <_ZN3SPI10R_REGISTEREhhPh>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4618      	mov	r0, r3
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t>:
#include "stm32f4_discovery.h"
#include "stm32f4xx_gpio.h"
#include "CONFIG.h"
#include "NRF24.h"

NRF::NRF(GPIO_TypeDef* CE_GPIO,uint16_t CE_Pin,
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b08f      	sub	sp, #60	; 0x3c
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	4613      	mov	r3, r2
 800130a:	80fb      	strh	r3, [r7, #6]
		GPIO_TypeDef* IRQ_GPIO,uint16_t IRQ_Pin,
		SPI_TypeDef* NRF_SPI,GPIO_TypeDef* NRF_CS_GPIO,uint16_t NRF_CS_Pin,
		GPIO_TypeDef* SCK_GPIO,uint16_t SCK_Pin,
		GPIO_TypeDef* MISO_GPIO,uint16_t MISO_Pin,
		GPIO_TypeDef* MOSI_GPIO,uint16_t MOSI_Pin):
	SPI(NRF_SPI,NRF_CS_GPIO,NRF_CS_Pin), NRF_REGISTER_MAP(){
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8001312:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001316:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001318:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800131a:	f7ff fb8f 	bl	8000a3c <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fe2f 	bl	8000f84 <_ZN16NRF_REGISTER_MAPC1Ev>
 8001326:	4a7e      	ldr	r2, [pc, #504]	; (8001520 <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t+0x224>)
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	601a      	str	r2, [r3, #0]
	NRF_CE_GPIO = CE_GPIO;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	NRF_CE_Pin 	= CE_Pin;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	88fa      	ldrh	r2, [r7, #6]
 8001338:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	NRF_IRQ_GPIO= IRQ_GPIO;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	NRF_IRQ_Pin = IRQ_Pin;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800134a:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4

	//ENABLE the clock of NRF_CE_GPIO
	GPIO_Clock_Cmd(NRF_CE_GPIO,ENABLE);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001354:	2101      	movs	r1, #1
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fda2 	bl	8001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CE GPIO configuration
	GPIO_InitTypeDef GPIO_CE_initstruct;
	GPIO_CE_initstruct.GPIO_Mode	= GPIO_Mode_OUT;
 800135c:	2301      	movs	r3, #1
 800135e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GPIO_CE_initstruct.GPIO_OType	= GPIO_OType_PP;
 8001362:	2300      	movs	r3, #0
 8001364:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_CE_initstruct.GPIO_Pin 	= NRF_CE_Pin;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800136e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_CE_initstruct.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_CE_initstruct.GPIO_Speed	= GPIO_Speed_50MHz;
 8001376:	2302      	movs	r3, #2
 8001378:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GPIO_Init(NRF_CE_GPIO, &GPIO_CE_initstruct);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001382:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f001 fa53 	bl	8002834 <GPIO_Init>
	 * configura como input, habilita a interrupção,
	 * conecta ao EXTI
	 */

	//enables the SYSCFG clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 800138e:	2101      	movs	r1, #1
 8001390:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001394:	f001 fa2e 	bl	80027f4 <RCC_APB2PeriphClockCmd>

	GPIO_Clock_Cmd(NRF_IRQ_GPIO,ENABLE);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800139e:	2101      	movs	r1, #1
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fd7d 	bl	8001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_InitTypeDef GPIO_IRQ_initstruct;
	GPIO_IRQ_initstruct.GPIO_Pin	= NRF_IRQ_Pin;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_IRQ_initstruct.GPIO_Mode	= GPIO_Mode_IN;
 80013ae:	2300      	movs	r3, #0
 80013b0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_IRQ_initstruct.GPIO_OType	= GPIO_OType_PP;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_IRQ_initstruct.GPIO_PuPd	= GPIO_PuPd_UP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_IRQ_initstruct.GPIO_Speed	= GPIO_Speed_50MHz;
 80013c0:	2302      	movs	r3, #2
 80013c2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_IRQ_GPIO,&GPIO_IRQ_initstruct);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80013cc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013d0:	4611      	mov	r1, r2
 80013d2:	4618      	mov	r0, r3
 80013d4:	f001 fa2e 	bl	8002834 <GPIO_Init>

	//TODO: experimentar inicializar o clock do SYSCFG depois do clock do IRQ_GPIO

	EXTI_InitTypeDef EXTI_cfg;
	EXTI_cfg.EXTI_Line		= EXTI_Line(NRF_IRQ_Pin);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 ff98 	bl	8002314 <_Z9EXTI_Linet>
 80013e4:	4603      	mov	r3, r0
 80013e6:	623b      	str	r3, [r7, #32]
	EXTI_cfg.EXTI_LineCmd	= ENABLE;
 80013e8:	2301      	movs	r3, #1
 80013ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	EXTI_cfg.EXTI_Mode		= EXTI_Mode_Interrupt;
 80013ee:	2300      	movs	r3, #0
 80013f0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	EXTI_cfg.EXTI_Trigger	= EXTI_Trigger_Falling;
 80013f4:	230c      	movs	r3, #12
 80013f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	EXTI_Init(&EXTI_cfg);
 80013fa:	f107 0320 	add.w	r3, r7, #32
 80013fe:	4618      	mov	r0, r3
 8001400:	f001 fb10 	bl	8002a24 <EXTI_Init>

	NVIC_InitTypeDef NVIC_cfg;
	NVIC_cfg.NVIC_IRQChannel					= EXTIx_IRQn(NRF_IRQ_Pin);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 800140a:	4618      	mov	r0, r3
 800140c:	f000 ff18 	bl	8002240 <_Z10EXTIx_IRQnt>
 8001410:	4603      	mov	r3, r0
 8001412:	b2db      	uxtb	r3, r3
 8001414:	773b      	strb	r3, [r7, #28]
	NVIC_cfg.NVIC_IRQChannelCmd					= ENABLE;
 8001416:	2301      	movs	r3, #1
 8001418:	77fb      	strb	r3, [r7, #31]
	NVIC_cfg.NVIC_IRQChannelPreemptionPriority	= 0x0f;	//lower priority, can be preempted
 800141a:	230f      	movs	r3, #15
 800141c:	777b      	strb	r3, [r7, #29]
	NVIC_cfg.NVIC_IRQChannelSubPriority			= 0x0f;	//lower priority, can be preempted
 800141e:	230f      	movs	r3, #15
 8001420:	77bb      	strb	r3, [r7, #30]
	NVIC_Init(&NVIC_cfg);
 8001422:	f107 031c 	add.w	r3, r7, #28
 8001426:	4618      	mov	r0, r3
 8001428:	f001 fc80 	bl	8002d2c <NVIC_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSource(NRF_IRQ_GPIO),EXTI_PinSource(NRF_IRQ_Pin));
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001432:	4618      	mov	r0, r3
 8001434:	f000 ffde 	bl	80023f4 <_Z15EXTI_PortSourceP12GPIO_TypeDef>
 8001438:	4603      	mov	r3, r0
 800143a:	461c      	mov	r4, r3
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8001442:	4618      	mov	r0, r3
 8001444:	f001 f84e 	bl	80024e4 <_Z14EXTI_PinSourcet>
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	4620      	mov	r0, r4
 800144e:	f001 f8b1 	bl	80025b4 <SYSCFG_EXTILineConfig>

	//MOSI, MISO, SCK GPIO configuration
	GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
	GPIO_SPI_Pins_initstruct.GPIO_Mode	= GPIO_Mode_AF;
 8001452:	2302      	movs	r3, #2
 8001454:	763b      	strb	r3, [r7, #24]
	GPIO_SPI_Pins_initstruct.GPIO_OType = GPIO_OType_PP;
 8001456:	2300      	movs	r3, #0
 8001458:	76bb      	strb	r3, [r7, #26]
	GPIO_SPI_Pins_initstruct.GPIO_PuPd	= GPIO_PuPd_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	76fb      	strb	r3, [r7, #27]
	GPIO_SPI_Pins_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 800145e:	2302      	movs	r3, #2
 8001460:	767b      	strb	r3, [r7, #25]

	GPIO_Clock_Cmd(SCK_GPIO, ENABLE);
 8001462:	2101      	movs	r1, #1
 8001464:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001466:	f000 fd1b 	bl	8001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = SCK_Pin;
 800146a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800146e:	617b      	str	r3, [r7, #20]
	GPIO_Init(SCK_GPIO, &GPIO_SPI_Pins_initstruct);
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4619      	mov	r1, r3
 8001476:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001478:	f001 f9dc 	bl	8002834 <GPIO_Init>

	GPIO_Clock_Cmd(MISO_GPIO, ENABLE);
 800147c:	2101      	movs	r1, #1
 800147e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001480:	f000 fd0e 	bl	8001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MISO_Pin;
 8001484:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001488:	617b      	str	r3, [r7, #20]
	GPIO_Init(MISO_GPIO, &GPIO_SPI_Pins_initstruct);
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	4619      	mov	r1, r3
 8001490:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001492:	f001 f9cf 	bl	8002834 <GPIO_Init>

	GPIO_Clock_Cmd(MOSI_GPIO, ENABLE);
 8001496:	2101      	movs	r1, #1
 8001498:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800149a:	f000 fd01 	bl	8001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MOSI_Pin;
 800149e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80014a2:	617b      	str	r3, [r7, #20]
	GPIO_Init(MOSI_GPIO, &GPIO_SPI_Pins_initstruct);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4619      	mov	r1, r3
 80014aa:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80014ac:	f001 f9c2 	bl	8002834 <GPIO_Init>

	//SPI1 CONFIG MOSI, MISO, SCK
	GPIO_PinAFConfig(SCK_GPIO , GPIO_PinSource(SCK_Pin) , GPIO_AF_SPIx(NRF_SPI));
 80014b0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fe05 	bl	80020c4 <_Z14GPIO_PinSourcet>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461c      	mov	r4, r3
 80014be:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80014c0:	f000 fe6a 	bl	8002198 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	4621      	mov	r1, r4
 80014ca:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80014cc:	f001 fa60 	bl	8002990 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MISO_GPIO, GPIO_PinSource(MISO_Pin), GPIO_AF_SPIx(NRF_SPI));
 80014d0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fdf5 	bl	80020c4 <_Z14GPIO_PinSourcet>
 80014da:	4603      	mov	r3, r0
 80014dc:	461c      	mov	r4, r3
 80014de:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80014e0:	f000 fe5a 	bl	8002198 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 80014e4:	4603      	mov	r3, r0
 80014e6:	461a      	mov	r2, r3
 80014e8:	4621      	mov	r1, r4
 80014ea:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80014ec:	f001 fa50 	bl	8002990 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MOSI_GPIO, GPIO_PinSource(MOSI_Pin), GPIO_AF_SPIx(NRF_SPI));
 80014f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 fde5 	bl	80020c4 <_Z14GPIO_PinSourcet>
 80014fa:	4603      	mov	r3, r0
 80014fc:	461c      	mov	r4, r3
 80014fe:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001500:	f000 fe4a 	bl	8002198 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8001504:	4603      	mov	r3, r0
 8001506:	461a      	mov	r2, r3
 8001508:	4621      	mov	r1, r4
 800150a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800150c:	f001 fa40 	bl	8002990 <GPIO_PinAFConfig>

	//finalizada a etapa de configuração, faz o Power Up
	begin();
 8001510:	68f8      	ldr	r0, [r7, #12]
 8001512:	f000 f82b 	bl	800156c <_ZN3NRF5beginEv>
}
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4618      	mov	r0, r3
 800151a:	373c      	adds	r7, #60	; 0x3c
 800151c:	46bd      	mov	sp, r7
 800151e:	bd90      	pop	{r4, r7, pc}
 8001520:	08002f88 	.word	0x08002f88

08001524 <_ZN3NRF9ASSERT_CEEi>:

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d10a      	bne.n	800154a <_ZN3NRF9ASSERT_CEEi+0x26>
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH põe o NRF em TX
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8001540:	4619      	mov	r1, r3
 8001542:	4610      	mov	r0, r2
 8001544:	f001 fa04 	bl	8002950 <GPIO_SetBits>
	}else if(STATE==RESET){
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW põe o NRF em RX
	}
}
 8001548:	e00c      	b.n	8001564 <_ZN3NRF9ASSERT_CEEi+0x40>

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
	if(STATE==SET){
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH põe o NRF em TX
	}else if(STATE==RESET){
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d109      	bne.n	8001564 <_ZN3NRF9ASSERT_CEEi+0x40>
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW põe o NRF em RX
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800155c:	4619      	mov	r1, r3
 800155e:	4610      	mov	r0, r2
 8001560:	f001 fa06 	bl	8002970 <GPIO_ResetBits>
	}
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <_ZN3NRF5beginEv>:

//supõe que o NRF estava desligado e põe ele em standby-I
void NRF::begin(){
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	Delay_ms(11);
 8001574:	200b      	movs	r0, #11
 8001576:	f000 fc6f 	bl	8001e58 <_Z8Delay_msm>

	ASSERT_CS(SET);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	33bc      	adds	r3, #188	; 0xbc
 800157e:	2101      	movs	r1, #1
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fabb 	bl	8000afc <_ZN3SPI9ASSERT_CSEi>
	ASSERT_CE(RESET);
 8001586:	2100      	movs	r1, #0
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ffcb 	bl	8001524 <_ZN3NRF9ASSERT_CEEi>

	//lê CONFIG
	uint8_t config;

	R_REGISTER(0x00,1, &config);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	3304      	adds	r3, #4
 8001594:	681c      	ldr	r4, [r3, #0]
 8001596:	f107 030f 	add.w	r3, r7, #15
 800159a:	2201      	movs	r2, #1
 800159c:	2100      	movs	r1, #0
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	47a0      	blx	r4

	//faz PWR_UP=1, todas as interrupções são refletidas no pino de IRQ
	config = 0b00000010;
 80015a2:	2302      	movs	r3, #2
 80015a4:	73fb      	strb	r3, [r7, #15]

	//grava o novo valor de CONFIG
	W_REGISTER(0x00,1,&config);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681c      	ldr	r4, [r3, #0]
 80015ac:	f107 030f 	add.w	r3, r7, #15
 80015b0:	2201      	movs	r2, #1
 80015b2:	2100      	movs	r1, #0
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	47a0      	blx	r4
	Delay_ms(1);
 80015b8:	2001      	movs	r0, #1
 80015ba:	f000 fc4d 	bl	8001e58 <_Z8Delay_msm>

	//Renault: escreveu 1 em 3 flags  que precisam ser  limpas no início (RX_DR,TX_DS,MAX_RT)
	uint8_t status = RX_DR_MASK|TX_DS_MASK|MAX_RT_MASK;
 80015be:	2370      	movs	r3, #112	; 0x70
 80015c0:	73bb      	strb	r3, [r7, #14]
	W_REGISTER(0x07,1,&status);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681c      	ldr	r4, [r3, #0]
 80015c8:	f107 030e 	add.w	r3, r7, #14
 80015cc:	2201      	movs	r2, #1
 80015ce:	2107      	movs	r1, #7
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	47a0      	blx	r4

	Delay_ms(2);//tempo de startup
 80015d4:	2002      	movs	r0, #2
 80015d6:	f000 fc3f 	bl	8001e58 <_Z8Delay_msm>
	return;
 80015da:	bf00      	nop
}
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}
 80015e2:	bf00      	nop

080015e4 <_ZN3NRF12stdbyI_to_TXEh>:

void NRF::stdbyI_to_TX(uint8_t channel){
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	70fb      	strb	r3, [r7, #3]
	uint8_t config;
	R_REGISTER(0x00,1,&config);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	3304      	adds	r3, #4
 80015f6:	681c      	ldr	r4, [r3, #0]
 80015f8:	f107 030f 	add.w	r3, r7, #15
 80015fc:	2201      	movs	r2, #1
 80015fe:	2100      	movs	r1, #0
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	47a0      	blx	r4
	Delay_ms(1);
 8001604:	2001      	movs	r0, #1
 8001606:	f000 fc27 	bl	8001e58 <_Z8Delay_msm>

	config &= 0b11111110;//makes PRIM_RX=0 (transmitter)
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	f023 0301 	bic.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	73fb      	strb	r3, [r7, #15]
	W_REGISTER(0x00,1,&config);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681c      	ldr	r4, [r3, #0]
 800161a:	f107 030f 	add.w	r3, r7, #15
 800161e:	2201      	movs	r2, #1
 8001620:	2100      	movs	r1, #0
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	47a0      	blx	r4
	Delay_ms(1);
 8001626:	2001      	movs	r0, #1
 8001628:	f000 fc16 	bl	8001e58 <_Z8Delay_msm>

	RF_CH_setup(channel);//setup of frequency
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	4619      	mov	r1, r3
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 f865 	bl	8001700 <_ZN3NRF11RF_CH_setupEh>
	return;
 8001636:	bf00      	nop
}
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	bd90      	pop	{r4, r7, pc}
 800163e:	bf00      	nop

08001640 <_ZN3NRF11EN_AA_setupEh>:
	RF_CH_setup(channel);//setup of frequency
	return;
}//WORKED!

//preenche o registrador EN_AA usando o valor ENAA_Px
void NRF::EN_AA_setup(uint8_t ENAA_Px){
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	70fb      	strb	r3, [r7, #3]
	uint8_t en_aa = ENAA_Px;
 800164c:	78fb      	ldrb	r3, [r7, #3]
 800164e:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x01,1,&en_aa);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681c      	ldr	r4, [r3, #0]
 8001656:	f107 030f 	add.w	r3, r7, #15
 800165a:	2201      	movs	r2, #1
 800165c:	2101      	movs	r1, #1
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	47a0      	blx	r4
	Delay_ms(1);
 8001662:	2001      	movs	r0, #1
 8001664:	f000 fbf8 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001668:	bf00      	nop
}//WORKED!
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bd90      	pop	{r4, r7, pc}

08001670 <_ZN3NRF15EN_RXADDR_setupEh>:

//preenche o registrador EN_RXADDR usando o valor ERX_Px
void NRF::EN_RXADDR_setup(uint8_t ERX_Px){
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	70fb      	strb	r3, [r7, #3]
	uint8_t en_pipes = ERX_Px;
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x02,1,&en_pipes);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681c      	ldr	r4, [r3, #0]
 8001686:	f107 030f 	add.w	r3, r7, #15
 800168a:	2201      	movs	r2, #1
 800168c:	2102      	movs	r1, #2
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	47a0      	blx	r4
	Delay_ms(1);
 8001692:	2001      	movs	r0, #1
 8001694:	f000 fbe0 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001698:	bf00      	nop
}//WORKED!
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	bd90      	pop	{r4, r7, pc}

080016a0 <_ZN3NRF14SETUP_AW_setupEh>:

//preenche o registrador SETUP_AW, grava nele o valor AW
//AW deve ser construído usando as constantes AW_x_bytes
void NRF::SETUP_AW_setup(uint8_t AW){
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
	uint8_t address_width = AW;
 80016ac:	78fb      	ldrb	r3, [r7, #3]
 80016ae:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x03,1,&address_width);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681c      	ldr	r4, [r3, #0]
 80016b6:	f107 030f 	add.w	r3, r7, #15
 80016ba:	2201      	movs	r2, #1
 80016bc:	2103      	movs	r1, #3
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	47a0      	blx	r4
	Delay_ms(1);
 80016c2:	2001      	movs	r0, #1
 80016c4:	f000 fbc8 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 80016c8:	bf00      	nop
}//WORKED!
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd90      	pop	{r4, r7, pc}

080016d0 <_ZN3NRF16SETUP_RETR_setupEh>:

//Setup of Automatic Retransmission, fills the SETUP_RETR with ARconfig
//should be filled with one RETR_ARC and, optionally, one RETR_ARDelay value
void NRF::SETUP_RETR_setup(uint8_t setup_retries){
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	70fb      	strb	r3, [r7, #3]
	uint8_t ARconfig = setup_retries;
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x04,1,&ARconfig);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681c      	ldr	r4, [r3, #0]
 80016e6:	f107 030f 	add.w	r3, r7, #15
 80016ea:	2201      	movs	r2, #1
 80016ec:	2104      	movs	r1, #4
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	47a0      	blx	r4
	Delay_ms(1);
 80016f2:	2001      	movs	r0, #1
 80016f4:	f000 fbb0 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 80016f8:	bf00      	nop
}//WORKED!
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd90      	pop	{r4, r7, pc}

08001700 <_ZN3NRF11RF_CH_setupEh>:

//preenche o registrador RF_CH, grava o valor rf_channel
void NRF::RF_CH_setup(uint8_t channel){
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_ch = channel;
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x05,1,&rf_ch);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681c      	ldr	r4, [r3, #0]
 8001716:	f107 030f 	add.w	r3, r7, #15
 800171a:	2201      	movs	r2, #1
 800171c:	2105      	movs	r1, #5
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	47a0      	blx	r4
	Delay_ms(1);
 8001722:	2001      	movs	r0, #1
 8001724:	f000 fb98 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001728:	bf00      	nop
}//WORKED!
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	bd90      	pop	{r4, r7, pc}

08001730 <_ZN3NRF14RF_SETUP_setupEh>:

//preenche o registrador RF_SETUP, grava nele o valor configuration
void NRF::RF_SETUP_setup(uint8_t configuration){
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_setup =  configuration;
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x06,1,&rf_setup);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681c      	ldr	r4, [r3, #0]
 8001746:	f107 030f 	add.w	r3, r7, #15
 800174a:	2201      	movs	r2, #1
 800174c:	2106      	movs	r1, #6
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	47a0      	blx	r4
	Delay_ms(1);
 8001752:	2001      	movs	r0, #1
 8001754:	f000 fb80 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001758:	bf00      	nop
}//WORKED!
 800175a:	3714      	adds	r7, #20
 800175c:	46bd      	mov	sp, r7
 800175e:	bd90      	pop	{r4, r7, pc}

08001760 <_ZN3NRF16RX_ADDR_Px_setupEhPh>:

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
 8001760:	b590      	push	{r4, r7, lr}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	460b      	mov	r3, r1
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	72fb      	strb	r3, [r7, #11]
	if(RX_Pipe == RX_Pipe_0)
 800176e:	7afb      	ldrb	r3, [r7, #11]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d104      	bne.n	800177e <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x1e>
		RX_ADDR_P0_setup(pointer);
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f000 f81a 	bl	80017b0 <_ZN3NRF16RX_ADDR_P0_setupEPh>
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
		Delay_ms(1);
	
	}
	return;
 800177c:	e015      	b.n	80017aa <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
	if(RX_Pipe == RX_Pipe_0)
		RX_ADDR_P0_setup(pointer);
	else if(RX_Pipe == RX_Pipe_1)
 800177e:	7afb      	ldrb	r3, [r7, #11]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d104      	bne.n	800178e <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x2e>
		RX_ADDR_P1_setup(pointer);
 8001784:	6879      	ldr	r1, [r7, #4]
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f000 f840 	bl	800180c <_ZN3NRF16RX_ADDR_P1_setupEPh>
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
		Delay_ms(1);
	
	}
	return;
 800178c:	e00d      	b.n	80017aa <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>
		RX_ADDR_P0_setup(pointer);
	else if(RX_Pipe == RX_Pipe_1)
		RX_ADDR_P1_setup(pointer);
	else{
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	681c      	ldr	r4, [r3, #0]
 8001794:	7afb      	ldrb	r3, [r7, #11]
 8001796:	330a      	adds	r3, #10
 8001798:	b2d9      	uxtb	r1, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	68f8      	ldr	r0, [r7, #12]
 80017a0:	47a0      	blx	r4
		Delay_ms(1);
 80017a2:	2001      	movs	r0, #1
 80017a4:	f000 fb58 	bl	8001e58 <_Z8Delay_msm>
	
	}
	return;
 80017a8:	bf00      	nop
}//WORKED!
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd90      	pop	{r4, r7, pc}

080017b0 <_ZN3NRF16RX_ADDR_P0_setupEPh>:

//preenche o registrador RX_ADDR_P0 com os bytes em pointer, usa o número de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P0_setup(uint8_t* pointer){
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	R_REGISTER(0x03,1,&size);//lê SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3304      	adds	r3, #4
 80017c0:	681c      	ldr	r4, [r3, #0]
 80017c2:	f107 030f 	add.w	r3, r7, #15
 80017c6:	2201      	movs	r2, #1
 80017c8:	2103      	movs	r1, #3
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 80017ce:	7bfb      	ldrb	r3, [r7, #15]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d101      	bne.n	80017d8 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x28>
		size = 3;
 80017d4:	2303      	movs	r3, #3
 80017d6:	73fb      	strb	r3, [r7, #15]
	if(size == AW_4_bytes)
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d101      	bne.n	80017e2 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x32>
		size = 4;
 80017de:	2304      	movs	r3, #4
 80017e0:	73fb      	strb	r3, [r7, #15]
	if(size == AW_5_bytes)
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	d101      	bne.n	80017ec <_ZN3NRF16RX_ADDR_P0_setupEPh+0x3c>
		size = 5;
 80017e8:	2305      	movs	r3, #5
 80017ea:	73fb      	strb	r3, [r7, #15]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x0a,size,pointer);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681c      	ldr	r4, [r3, #0]
 80017f2:	7bfa      	ldrb	r2, [r7, #15]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	210a      	movs	r1, #10
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	47a0      	blx	r4
	Delay_ms(1);
 80017fc:	2001      	movs	r0, #1
 80017fe:	f000 fb2b 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001802:	bf00      	nop
}//WORKED!
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	bd90      	pop	{r4, r7, pc}
 800180a:	bf00      	nop

0800180c <_ZN3NRF16RX_ADDR_P1_setupEPh>:

//preenche o registrador RX_ADDR_P1 com os bytes em pointer, usa o número de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P1_setup(uint8_t* pointer){
 800180c:	b590      	push	{r4, r7, lr}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	R_REGISTER(0x03,1,&size);//lê SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	3304      	adds	r3, #4
 800181c:	681c      	ldr	r4, [r3, #0]
 800181e:	f107 030f 	add.w	r3, r7, #15
 8001822:	2201      	movs	r2, #1
 8001824:	2103      	movs	r1, #3
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 800182a:	7bfb      	ldrb	r3, [r7, #15]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d101      	bne.n	8001834 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x28>
		size = 3;
 8001830:	2303      	movs	r3, #3
 8001832:	73fb      	strb	r3, [r7, #15]
	if(size == AW_4_bytes)
 8001834:	7bfb      	ldrb	r3, [r7, #15]
 8001836:	2b02      	cmp	r3, #2
 8001838:	d101      	bne.n	800183e <_ZN3NRF16RX_ADDR_P1_setupEPh+0x32>
		size = 4;
 800183a:	2304      	movs	r3, #4
 800183c:	73fb      	strb	r3, [r7, #15]
	if(size == AW_5_bytes)
 800183e:	7bfb      	ldrb	r3, [r7, #15]
 8001840:	2b03      	cmp	r3, #3
 8001842:	d101      	bne.n	8001848 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x3c>
		size = 5;
 8001844:	2305      	movs	r3, #5
 8001846:	73fb      	strb	r3, [r7, #15]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x0b,size,pointer);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681c      	ldr	r4, [r3, #0]
 800184e:	7bfa      	ldrb	r2, [r7, #15]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	210b      	movs	r1, #11
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	47a0      	blx	r4
	Delay_ms(1);
 8001858:	2001      	movs	r0, #1
 800185a:	f000 fafd 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 800185e:	bf00      	nop
}//WORKED!
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	bd90      	pop	{r4, r7, pc}
 8001866:	bf00      	nop

08001868 <_ZN3NRF14RX_PW_Px_setupEhh>:

//escreve o registrador RX_PW_Px correspondente a pipe, grava payload_width
void NRF::RX_PW_Px_setup(uint8_t RX_Pipe, uint8_t payload_width){
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	70fb      	strb	r3, [r7, #3]
 8001874:	4613      	mov	r3, r2
 8001876:	70bb      	strb	r3, [r7, #2]
	uint8_t pw = payload_width;
 8001878:	78bb      	ldrb	r3, [r7, #2]
 800187a:	73fb      	strb	r3, [r7, #15]

	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x11+RX_Pipe,1,&pw);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681c      	ldr	r4, [r3, #0]
 8001882:	78fb      	ldrb	r3, [r7, #3]
 8001884:	3311      	adds	r3, #17
 8001886:	b2d9      	uxtb	r1, r3
 8001888:	f107 030f 	add.w	r3, r7, #15
 800188c:	2201      	movs	r2, #1
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	47a0      	blx	r4
	Delay_ms(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f000 fae0 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001898:	bf00      	nop
}//WORKED!
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	bd90      	pop	{r4, r7, pc}

080018a0 <_ZN3NRF13FEATURE_setupEh>:

void NRF::FEATURE_setup(uint8_t FEATURE){
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	460b      	mov	r3, r1
 80018aa:	70fb      	strb	r3, [r7, #3]
	uint8_t feature = FEATURE;
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x1d,1,&feature);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681c      	ldr	r4, [r3, #0]
 80018b6:	f107 030f 	add.w	r3, r7, #15
 80018ba:	2201      	movs	r2, #1
 80018bc:	211d      	movs	r1, #29
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	47a0      	blx	r4
	Delay_ms(1);
 80018c2:	2001      	movs	r0, #1
 80018c4:	f000 fac8 	bl	8001e58 <_Z8Delay_msm>

	return;
 80018c8:	bf00      	nop
}
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd90      	pop	{r4, r7, pc}

080018d0 <_ZN3NRF11DYNPD_setupEh>:

void NRF::DYNPD_setup(uint8_t DYNPD){
 80018d0:	b590      	push	{r4, r7, lr}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	70fb      	strb	r3, [r7, #3]
	uint8_t dynpd = DYNPD;
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x1c,1,&dynpd);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681c      	ldr	r4, [r3, #0]
 80018e6:	f107 030f 	add.w	r3, r7, #15
 80018ea:	2201      	movs	r2, #1
 80018ec:	211c      	movs	r1, #28
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	47a0      	blx	r4
	Delay_ms(1);
 80018f2:	2001      	movs	r0, #1
 80018f4:	f000 fab0 	bl	8001e58 <_Z8Delay_msm>

	return;
 80018f8:	bf00      	nop
}
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd90      	pop	{r4, r7, pc}

08001900 <_ZN3NRF10DATA_READYEv>:

//retorna 1 se o NRF24 recebeu alguma coisa, retorna 0 se ainda não recebeu nada
uint8_t NRF::DATA_READY(void){
 8001900:	b590      	push	{r4, r7, lr}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	uint8_t rx_empty=0;
 8001908:	2300      	movs	r3, #0
 800190a:	72fb      	strb	r3, [r7, #11]

	R_REGISTER(0x17,1,&rx_empty);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	3304      	adds	r3, #4
 8001912:	681c      	ldr	r4, [r3, #0]
 8001914:	f107 030b 	add.w	r3, r7, #11
 8001918:	2201      	movs	r2, #1
 800191a:	2117      	movs	r1, #23
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	47a0      	blx	r4
	rx_empty &= RX_EMPTY_MASK;
 8001920:	7afb      	ldrb	r3, [r7, #11]
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	b2db      	uxtb	r3, r3
 8001928:	72fb      	strb	r3, [r7, #11]

	uint8_t rx_dr;
	R_REGISTER(0x07,1,&rx_dr);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	3304      	adds	r3, #4
 8001930:	681c      	ldr	r4, [r3, #0]
 8001932:	f107 030a 	add.w	r3, r7, #10
 8001936:	2201      	movs	r2, #1
 8001938:	2107      	movs	r1, #7
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	47a0      	blx	r4
	STD_ITER_DELAY
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001948:	4293      	cmp	r3, r2
 800194a:	dc03      	bgt.n	8001954 <_ZN3NRF10DATA_READYEv+0x54>
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	3301      	adds	r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	e7f6      	b.n	8001942 <_ZN3NRF10DATA_READYEv+0x42>
	rx_dr &= RX_DR_MASK;
 8001954:	7abb      	ldrb	r3, [r7, #10]
 8001956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800195a:	b2db      	uxtb	r3, r3
 800195c:	72bb      	strb	r3, [r7, #10]

	if(rx_dr || !rx_empty){
 800195e:	7abb      	ldrb	r3, [r7, #10]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d102      	bne.n	800196a <_ZN3NRF10DATA_READYEv+0x6a>
 8001964:	7afb      	ldrb	r3, [r7, #11]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <_ZN3NRF10DATA_READYEv+0x6e>
		return 1;
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <_ZN3NRF10DATA_READYEv+0x70>
	}
	else
		return 0;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	bd90      	pop	{r4, r7, pc}

08001978 <_ZN3NRF11TRANSMITTEDEv>:

//retorna 1 se o NRF24 enviou alguma coisa(recebeu o ACK, caso esteja habilitado), retorna 0 se ainda não conseguiu enviar(ou não recebeu o ACK, caso esteja habilitado)
uint8_t NRF::TRANSMITTED(void){
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b087      	sub	sp, #28
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	uint8_t fifo_status;
	uint8_t status;

	R_REGISTER(FIFO_STATUS_ADDRESS,1,&fifo_status);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	3304      	adds	r3, #4
 8001986:	681c      	ldr	r4, [r3, #0]
 8001988:	f107 030b 	add.w	r3, r7, #11
 800198c:	2201      	movs	r2, #1
 800198e:	2117      	movs	r1, #23
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	47a0      	blx	r4
	for (int i=0;i<0x1dc4;i++);
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	f641 52c3 	movw	r2, #7619	; 0x1dc3
 800199e:	4293      	cmp	r3, r2
 80019a0:	dc03      	bgt.n	80019aa <_ZN3NRF11TRANSMITTEDEv+0x32>
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	e7f6      	b.n	8001998 <_ZN3NRF11TRANSMITTEDEv+0x20>
	fifo_status &= TX_EMPTY_MASK;
 80019aa:	7afb      	ldrb	r3, [r7, #11]
 80019ac:	f003 0310 	and.w	r3, r3, #16
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	72fb      	strb	r3, [r7, #11]

	R_REGISTER(STATUS_ADDRESS,1,&status);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	3304      	adds	r3, #4
 80019ba:	681c      	ldr	r4, [r3, #0]
 80019bc:	f107 030a 	add.w	r3, r7, #10
 80019c0:	2201      	movs	r2, #1
 80019c2:	2107      	movs	r1, #7
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	47a0      	blx	r4
	for (int i=0;i<0x1dc4;i++);
 80019c8:	2300      	movs	r3, #0
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	f641 52c3 	movw	r2, #7619	; 0x1dc3
 80019d2:	4293      	cmp	r3, r2
 80019d4:	dc03      	bgt.n	80019de <_ZN3NRF11TRANSMITTEDEv+0x66>
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	3301      	adds	r3, #1
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	e7f6      	b.n	80019cc <_ZN3NRF11TRANSMITTEDEv+0x54>

	//if((status & TX_DS_MASK) || !(fifo_status & TX_EMPTY_MASK))
	if(status & TX_DS_MASK){
 80019de:	7abb      	ldrb	r3, [r7, #10]
 80019e0:	f003 0320 	and.w	r3, r3, #32
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d01e      	beq.n	8001a26 <_ZN3NRF11TRANSMITTEDEv+0xae>
		ASSERT_CE(RESET);//para evitar problemas (novas interrupções) e pq W_REGISTER() só pode ser chamada com CE=LOW
 80019e8:	2100      	movs	r1, #0
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff fd9a 	bl	8001524 <_ZN3NRF9ASSERT_CEEi>
		status |= TX_DS_MASK;//reseta a flag TX_DS
 80019f0:	7abb      	ldrb	r3, [r7, #10]
 80019f2:	f043 0320 	orr.w	r3, r3, #32
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	72bb      	strb	r3, [r7, #10]
		W_REGISTER(STATUS_ADDRESS,1,&status);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681c      	ldr	r4, [r3, #0]
 8001a00:	f107 030a 	add.w	r3, r7, #10
 8001a04:	2201      	movs	r2, #1
 8001a06:	2107      	movs	r1, #7
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	47a0      	blx	r4
		STD_ITER_DELAY
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001a16:	4293      	cmp	r3, r2
 8001a18:	dc03      	bgt.n	8001a22 <_ZN3NRF11TRANSMITTEDEv+0xaa>
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	e7f6      	b.n	8001a10 <_ZN3NRF11TRANSMITTEDEv+0x98>
		return 1;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <_ZN3NRF11TRANSMITTEDEv+0xb0>
	}
	else
		return 0;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	371c      	adds	r7, #28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd90      	pop	{r4, r7, pc}

08001a30 <_ZN3NRF4SENDEPhh>:

//tenta a transmissão
//data: ponteiro para os bytes a serem transmitidos; size: número de bytes a enviar
//retorna 1 se o NRF24 enviou alguma coisa(recebeu o ACK, caso esteja habilitado), retorna 0 se ainda não conseguiu enviar(ou não recebeu o ACK, caso esteja habilitado)
uint8_t NRF::SEND(uint8_t* data, uint8_t size){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	71fb      	strb	r3, [r7, #7]
	W_TX_PAYLOAD(data,size);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	33bc      	adds	r3, #188	; 0xbc
 8001a42:	79fa      	ldrb	r2, [r7, #7]
 8001a44:	68b9      	ldr	r1, [r7, #8]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff f974 	bl	8000d34 <_ZN3SPI12W_TX_PAYLOADEPhh>
	for (int i=0;i<0x1dc4;i++);
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	f641 52c3 	movw	r2, #7619	; 0x1dc3
 8001a56:	4293      	cmp	r3, r2
 8001a58:	dc03      	bgt.n	8001a62 <_ZN3NRF4SENDEPhh+0x32>
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	e7f6      	b.n	8001a50 <_ZN3NRF4SENDEPhh+0x20>

	//pulse on CE to start transmission
	ASSERT_CE(SET);
 8001a62:	2101      	movs	r1, #1
 8001a64:	68f8      	ldr	r0, [r7, #12]
 8001a66:	f7ff fd5d 	bl	8001524 <_ZN3NRF9ASSERT_CEEi>
	for (int i=0;i<0x1dc4;i++);//minimum pulse width = 10us, here we use 100us
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	f641 52c3 	movw	r2, #7619	; 0x1dc3
 8001a74:	4293      	cmp	r3, r2
 8001a76:	dc03      	bgt.n	8001a80 <_ZN3NRF4SENDEPhh+0x50>
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	e7f6      	b.n	8001a6e <_ZN3NRF4SENDEPhh+0x3e>
	ASSERT_CE(RESET);
 8001a80:	2100      	movs	r1, #0
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f7ff fd4e 	bl	8001524 <_ZN3NRF9ASSERT_CEEi>

	//TODO consertar o valor de retorno de NRF::SEND
	return TRANSMITTED();
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f7ff ff75 	bl	8001978 <_ZN3NRF11TRANSMITTEDEv>
 8001a8e:	4603      	mov	r3, r0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_ZN3NRF11stop_listenEv>:
void NRF::start_listen(){
	ASSERT_CE(SET);
	return;
}

void NRF::stop_listen(){
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	ASSERT_CE(RESET);
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff fd3e 	bl	8001524 <_ZN3NRF9ASSERT_CEEi>
	return;
 8001aa8:	bf00      	nop
}
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <_ZN3NRF7RECEIVEEPh>:
 * Armazena em data a mensagem mais recente
 * lê todos os  pacotes na RX_FIFO, apenas o mais recente é passado
 * data: ponteiro que armazenará os bytes recebidos;
 * retorna 1 se o NRF24 recebeu alguma coisa, retorna 0 se ainda não conseguiu receber
 */
uint8_t NRF::RECEIVE(uint8_t* data){
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b087      	sub	sp, #28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
	//passa aqui

	if(DATA_READY()){//verifica se recebeu algo
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ff20 	bl	8001900 <_ZN3NRF10DATA_READYEv>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	bf14      	ite	ne
 8001ac6:	2301      	movne	r3, #1
 8001ac8:	2300      	moveq	r3, #0
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d052      	beq.n	8001b76 <_ZN3NRF7RECEIVEEPh+0xc6>

		ASSERT_CE(RESET);//para evitar problemas (novas interrupções)
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff fd26 	bl	8001524 <_ZN3NRF9ASSERT_CEEi>

		read_top_of_fifo:
		READ_RX_FIFO(data);
 8001ad8:	6839      	ldr	r1, [r7, #0]
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f850 	bl	8001b80 <_ZN3NRF12READ_RX_FIFOEPh>

		uint8_t status,fifo_status;
		R_REGISTER(STATUS_ADDRESS,1,&status);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	681c      	ldr	r4, [r3, #0]
 8001ae8:	f107 030b 	add.w	r3, r7, #11
 8001aec:	2201      	movs	r2, #1
 8001aee:	2107      	movs	r1, #7
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	47a0      	blx	r4
		STD_ITER_DELAY
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001afe:	4293      	cmp	r3, r2
 8001b00:	dc03      	bgt.n	8001b0a <_ZN3NRF7RECEIVEEPh+0x5a>
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	3301      	adds	r3, #1
 8001b06:	617b      	str	r3, [r7, #20]
 8001b08:	e7f6      	b.n	8001af8 <_ZN3NRF7RECEIVEEPh+0x48>

		//com CE=LOW, reseta a flag RX_DR, conforme a product specification
		//if write status in the register, we'd clear any flag, we only "write" 0 in the bits we don't want to change in order to protect they from being changed
		status &= ~(TX_DS_MASK|MAX_RT_MASK);
 8001b0a:	7afb      	ldrb	r3, [r7, #11]
 8001b0c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	72fb      	strb	r3, [r7, #11]
		W_REGISTER(STATUS_ADDRESS,1,&status);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681c      	ldr	r4, [r3, #0]
 8001b1a:	f107 030b 	add.w	r3, r7, #11
 8001b1e:	2201      	movs	r2, #1
 8001b20:	2107      	movs	r1, #7
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	47a0      	blx	r4
		STD_ITER_DELAY
 8001b26:	2300      	movs	r3, #0
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001b30:	4293      	cmp	r3, r2
 8001b32:	dc03      	bgt.n	8001b3c <_ZN3NRF7RECEIVEEPh+0x8c>
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	3301      	adds	r3, #1
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	e7f6      	b.n	8001b2a <_ZN3NRF7RECEIVEEPh+0x7a>

		//verifica se há outros pacotes para ler, conforme a product specification
		R_REGISTER(FIFO_STATUS_ADDRESS,1,&fifo_status);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	3304      	adds	r3, #4
 8001b42:	681c      	ldr	r4, [r3, #0]
 8001b44:	f107 030a 	add.w	r3, r7, #10
 8001b48:	2201      	movs	r2, #1
 8001b4a:	2117      	movs	r1, #23
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	47a0      	blx	r4
		STD_ITER_DELAY
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	dc03      	bgt.n	8001b66 <_ZN3NRF7RECEIVEEPh+0xb6>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	3301      	adds	r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	e7f6      	b.n	8001b54 <_ZN3NRF7RECEIVEEPh+0xa4>
		if((fifo_status & RX_EMPTY_MASK)==0){
 8001b66:	7abb      	ldrb	r3, [r7, #10]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d100      	bne.n	8001b72 <_ZN3NRF7RECEIVEEPh+0xc2>
			goto read_top_of_fifo;
 8001b70:	e7b2      	b.n	8001ad8 <_ZN3NRF7RECEIVEEPh+0x28>
		}

		return 1;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <_ZN3NRF7RECEIVEEPh+0xc8>
	}
	else{
		return 0;
 8001b76:	2300      	movs	r3, #0
	}
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	371c      	adds	r7, #28
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}

08001b80 <_ZN3NRF12READ_RX_FIFOEPh>:

//lê a payload no topo da RX_FIFO
//pointer: local aonde a mensagem será gravada
void NRF::READ_RX_FIFO(uint8_t* pointer){
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b089      	sub	sp, #36	; 0x24
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
	//descobre qual pipe recebeu o pacote
	uint8_t RX_Pipe = GET_PIPE_FOR_READING();
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f832 	bl	8001bf4 <_ZN3NRF20GET_PIPE_FOR_READINGEv>
 8001b90:	4603      	mov	r3, r0
 8001b92:	73fb      	strb	r3, [r7, #15]

	//TODO:fix NRF_R_RX_PAYLOAD()
	//lê o RX_PW_Px correspondente àquela pipe
	uint8_t payload_length;
	R_REGISTER(0x11+RX_Pipe,1,&payload_length);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	681c      	ldr	r4, [r3, #0]
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	3311      	adds	r3, #17
 8001ba0:	b2d9      	uxtb	r1, r3
 8001ba2:	f107 030e 	add.w	r3, r7, #14
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	47a0      	blx	r4
	STD_ITER_DELAY
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	dc03      	bgt.n	8001bc2 <_ZN3NRF12READ_RX_FIFOEPh+0x42>
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	e7f6      	b.n	8001bb0 <_ZN3NRF12READ_RX_FIFOEPh+0x30>

	CMD(0x61,payload_length,0x00,pointer);//comando R_RX_PLD
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8001bc8:	7bba      	ldrb	r2, [r7, #14]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	2161      	movs	r1, #97	; 0x61
 8001bd2:	f7fe ffb3 	bl	8000b3c <_ZN3SPI3CMDEhhPhS0_>
	STD_ITER_DELAY
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	f640 62e1 	movw	r2, #3809	; 0xee1
 8001be0:	4293      	cmp	r3, r2
 8001be2:	dc03      	bgt.n	8001bec <_ZN3NRF12READ_RX_FIFOEPh+0x6c>
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	3301      	adds	r3, #1
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	e7f6      	b.n	8001bda <_ZN3NRF12READ_RX_FIFOEPh+0x5a>

	return;
 8001bec:	bf00      	nop
}
 8001bee:	371c      	adds	r7, #28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd90      	pop	{r4, r7, pc}

08001bf4 <_ZN3NRF20GET_PIPE_FOR_READINGEv>:

//retorna a pipe que recebeu o pacote disponível para leitura
uint8_t NRF::GET_PIPE_FOR_READING(void){
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	uint8_t status = NOP();
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	33bc      	adds	r3, #188	; 0xbc
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff f925 	bl	8000e50 <_ZN3SPI3NOPEv>
 8001c06:	4603      	mov	r3, r0
 8001c08:	73fb      	strb	r3, [r7, #15]
	uint8_t pipe_number = (status && RX_P_NO_MASK) >> 1;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	73bb      	strb	r3, [r7, #14]
	return  pipe_number;
 8001c0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_ZN3NRF12TX_configureEv>:

	return;
}

//produz uma  struct de  configuração com "valores default"
void NRF::TX_configure(){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b090      	sub	sp, #64	; 0x40
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	uint8_t ReceiverAddress[]={0xe7,0xe7,0xe7,0xe7,0xe7};
 8001c20:	4a14      	ldr	r2, [pc, #80]	; (8001c74 <_ZN3NRF12TX_configureEv+0x5c>)
 8001c22:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c26:	6810      	ldr	r0, [r2, #0]
 8001c28:	6018      	str	r0, [r3, #0]
 8001c2a:	7912      	ldrb	r2, [r2, #4]
 8001c2c:	711a      	strb	r2, [r3, #4]

	config_Struct configuration;
	configuration.AW_x_bytes=AW_5_bytes;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	72fb      	strb	r3, [r7, #11]
	configuration.RF_SETUP=RF_SETUP_Data_Rate_2Mbps;
 8001c32:	2308      	movs	r3, #8
 8001c34:	737b      	strb	r3, [r7, #13]
	configuration.channel=0x02;
 8001c36:	2302      	movs	r3, #2
 8001c38:	723b      	strb	r3, [r7, #8]
	configuration.TX_ADDR=ReceiverAddress;
 8001c3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c3e:	613b      	str	r3, [r7, #16]
	configuration.payload_width_pipe_0=5;
 8001c40:	2305      	movs	r3, #5
 8001c42:	753b      	strb	r3, [r7, #20]

	#ifdef USE_AUTOACK
		configuration.ENAA_Px=ENAA_P0;
 8001c44:	2301      	movs	r3, #1
 8001c46:	727b      	strb	r3, [r7, #9]
		configuration.ERX_Px=ERX_P0;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	72bb      	strb	r3, [r7, #10]
		configuration.RETR_ARC_and_ARD=RETR_ARC_15_RETRANSMIT|RETR_ARD_wait_4000_us;//até 15 tentativas, 1 a cada 4ms
 8001c4c:	23ff      	movs	r3, #255	; 0xff
 8001c4e:	733b      	strb	r3, [r7, #12]
		configuration.RX_ADDR_P0=configuration.TX_ADDR;//para permitir AutoACK
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	61fb      	str	r3, [r7, #28]
		configuration.FEATURE=FEATURE_EN_ACK_PAY|FEATURE_EN_DPL;
 8001c54:	2306      	movs	r3, #6
 8001c56:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		configuration.DYNPD  =DYNPD_DPL_P0;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		configuration.ENAA_Px=ENAA_Disable_All_Pipes;
		configuration.ERX_Px=ERX_Disable_All_Pipes;
		configuration.RETR_ARC_and_ARD=RETR_ARC_DISABLE_RETRANSMIT;
	#endif

	TX_configure(&configuration);
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	4619      	mov	r1, r3
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f806 	bl	8001c78 <_ZN3NRF12TX_configureEP13config_Struct>

	return;
 8001c6c:	bf00      	nop
}
 8001c6e:	3740      	adds	r7, #64	; 0x40
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	08002f50 	.word	0x08002f50

08001c78 <_ZN3NRF12TX_configureEP13config_Struct>:

//recebe uma struct de configuração do modo de transmissão e altera os valores do registradores correspondentes
void NRF::TX_configure(config_Struct* pointer){
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
	stdbyI_to_TX(pointer->channel);//writes CONFIG and RF_CH registers
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	4619      	mov	r1, r3
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff fcab 	bl	80015e4 <_ZN3NRF12stdbyI_to_TXEh>

	EN_AA_setup(pointer->ENAA_Px);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	785b      	ldrb	r3, [r3, #1]
 8001c92:	4619      	mov	r1, r3
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff fcd3 	bl	8001640 <_ZN3NRF11EN_AA_setupEh>

	EN_RXADDR_setup(pointer->ERX_Px);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	789b      	ldrb	r3, [r3, #2]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff fce5 	bl	8001670 <_ZN3NRF15EN_RXADDR_setupEh>

	SETUP_AW_setup(pointer->AW_x_bytes);
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	78db      	ldrb	r3, [r3, #3]
 8001caa:	4619      	mov	r1, r3
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff fcf7 	bl	80016a0 <_ZN3NRF14SETUP_AW_setupEh>

	SETUP_RETR_setup(pointer->RETR_ARC_and_ARD);
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	791b      	ldrb	r3, [r3, #4]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff fd09 	bl	80016d0 <_ZN3NRF16SETUP_RETR_setupEh>

	RF_SETUP_setup(pointer->RF_SETUP);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	795b      	ldrb	r3, [r3, #5]
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fd33 	bl	8001730 <_ZN3NRF14RF_SETUP_setupEh>

	TX_ADDR_setup(pointer->TX_ADDR);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 f875 	bl	8001dc0 <_ZN3NRF13TX_ADDR_setupEPh>

	//TODO: fazer a verificação de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	330c      	adds	r3, #12
 8001cda:	617b      	str	r3, [r7, #20]
	uint8_t i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8001cdc:	2300      	movs	r3, #0
 8001cde:	74fb      	strb	r3, [r7, #19]
 8001ce0:	7cfb      	ldrb	r3, [r7, #19]
 8001ce2:	2b05      	cmp	r3, #5
 8001ce4:	d817      	bhi.n	8001d16 <_ZN3NRF12TX_configureEP13config_Struct+0x9e>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i está habilitada
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	789b      	ldrb	r3, [r3, #2]
 8001cea:	461a      	mov	r2, r3
 8001cec:	7cfb      	ldrb	r3, [r7, #19]
 8001cee:	fa42 f303 	asr.w	r3, r2, r3
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d006      	beq.n	8001d08 <_ZN3NRF12TX_configureEP13config_Struct+0x90>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	781a      	ldrb	r2, [r3, #0]
 8001cfe:	7cfb      	ldrb	r3, [r7, #19]
 8001d00:	4619      	mov	r1, r3
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff fdb0 	bl	8001868 <_ZN3NRF14RX_PW_Px_setupEhh>
		}
		payload_width_pointer++;//passa a apontar para a próxima variável payload_width_pipe_x da struct
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]
	TX_ADDR_setup(pointer->TX_ADDR);

	//TODO: fazer a verificação de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
	uint8_t i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8001d0e:	7cfb      	ldrb	r3, [r7, #19]
 8001d10:	3301      	adds	r3, #1
 8001d12:	74fb      	strb	r3, [r7, #19]
 8001d14:	e7e4      	b.n	8001ce0 <_ZN3NRF12TX_configureEP13config_Struct+0x68>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
		}
		payload_width_pointer++;//passa a apontar para a próxima variável payload_width_pipe_x da struct
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer é ponteiro para os RX_ADDR_Px
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	3314      	adds	r3, #20
 8001d1a:	60fb      	str	r3, [r7, #12]

	//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	74fb      	strb	r3, [r7, #19]
 8001d20:	7cfb      	ldrb	r3, [r7, #19]
 8001d22:	2b05      	cmp	r3, #5
 8001d24:	d817      	bhi.n	8001d56 <_ZN3NRF12TX_configureEP13config_Struct+0xde>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i está habilitada
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	789b      	ldrb	r3, [r3, #2]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	7cfb      	ldrb	r3, [r7, #19]
 8001d2e:	fa42 f303 	asr.w	r3, r2, r3
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d006      	beq.n	8001d48 <_ZN3NRF12TX_configureEP13config_Struct+0xd0>
			RX_ADDR_Px_setup(i,*RX_ADDR_Px_pointer);//configura o endereço da pipe i
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	7cfb      	ldrb	r3, [r7, #19]
 8001d40:	4619      	mov	r1, r3
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff fd0c 	bl	8001760 <_ZN3NRF16RX_ADDR_Px_setupEhPh>
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o próximo RX_ADDR_Px da struct
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	3304      	adds	r3, #4
 8001d4c:	60fb      	str	r3, [r7, #12]
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer é ponteiro para os RX_ADDR_Px

	//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8001d4e:	7cfb      	ldrb	r3, [r7, #19]
 8001d50:	3301      	adds	r3, #1
 8001d52:	74fb      	strb	r3, [r7, #19]
 8001d54:	e7e4      	b.n	8001d20 <_ZN3NRF12TX_configureEP13config_Struct+0xa8>
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o próximo RX_ADDR_Px da struct
	}

	//tenta escrever no registrador FEATURE, se falhar, precisa ser ativado
	uint8_t feat=0b111;
 8001d56:	2307      	movs	r3, #7
 8001d58:	72fb      	strb	r3, [r7, #11]
	W_REGISTER(0x1d,1,&feat);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681c      	ldr	r4, [r3, #0]
 8001d60:	f107 030b 	add.w	r3, r7, #11
 8001d64:	2201      	movs	r2, #1
 8001d66:	211d      	movs	r1, #29
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	47a0      	blx	r4
	Delay_ms(1);
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	f000 f873 	bl	8001e58 <_Z8Delay_msm>
	R_REGISTER(0x1d,1,&feat);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	3304      	adds	r3, #4
 8001d78:	681c      	ldr	r4, [r3, #0]
 8001d7a:	f107 030b 	add.w	r3, r7, #11
 8001d7e:	2201      	movs	r2, #1
 8001d80:	211d      	movs	r1, #29
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	47a0      	blx	r4
	Delay_ms(1);
 8001d86:	2001      	movs	r0, #1
 8001d88:	f000 f866 	bl	8001e58 <_Z8Delay_msm>
	if(!feat){//se feat permanece nulo
 8001d8c:	7afb      	ldrb	r3, [r7, #11]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d104      	bne.n	8001d9c <_ZN3NRF12TX_configureEP13config_Struct+0x124>
		ACTIVATE();
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	33bc      	adds	r3, #188	; 0xbc
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe ffe2 	bl	8000d60 <_ZN3SPI8ACTIVATEEv>
	}

	FEATURE_setup(pointer->FEATURE);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001da2:	4619      	mov	r1, r3
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff fd7b 	bl	80018a0 <_ZN3NRF13FEATURE_setupEh>
	DYNPD_setup(pointer->DYNPD);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001db0:	4619      	mov	r1, r3
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff fd8c 	bl	80018d0 <_ZN3NRF11DYNPD_setupEh>

	return;
 8001db8:	bf00      	nop
}
 8001dba:	371c      	adds	r7, #28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd90      	pop	{r4, r7, pc}

08001dc0 <_ZN3NRF13TX_ADDR_setupEPh>:

//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
void NRF::TX_ADDR_setup(uint8_t* pointer){
 8001dc0:	b590      	push	{r4, r7, lr}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
	W_REGISTER(0x10,5,pointer);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681c      	ldr	r4, [r3, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	2205      	movs	r2, #5
 8001dd4:	2110      	movs	r1, #16
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	47a0      	blx	r4
	Delay_ms(1);
 8001dda:	2001      	movs	r0, #1
 8001ddc:	f000 f83c 	bl	8001e58 <_Z8Delay_msm>
	
	return;
 8001de0:	bf00      	nop
}
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd90      	pop	{r4, r7, pc}

08001de8 <_Z21TimingDelay_Decrementv>:
#include "CONFIG.h"

static __IO uint32_t TimingDelay;//número de us que faltam

void TimingDelay_Decrement(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <_Z21TimingDelay_Decrementv+0x2c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	bf14      	ite	ne
 8001df4:	2301      	movne	r3, #1
 8001df6:	2300      	moveq	r3, #0
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d004      	beq.n	8001e08 <_Z21TimingDelay_Decrementv+0x20>
  {
    TimingDelay--;
 8001dfe:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <_Z21TimingDelay_Decrementv+0x2c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	3b01      	subs	r3, #1
 8001e04:	4a03      	ldr	r2, [pc, #12]	; (8001e14 <_Z21TimingDelay_Decrementv+0x2c>)
 8001e06:	6013      	str	r3, [r2, #0]

  }
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	200000d0 	.word	0x200000d0

08001e18 <SysTick_Handler>:
 * para que seja tratado como código C, gere  uma função de mesmo nome, etc.
 * e  por que dava errado se adicionasse no stm32f4xx_it.h
 */
extern "C"{
	void SysTick_Handler(void)
	{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
		 TimingDelay_Decrement();
 8001e1c:	f7ff ffe4 	bl	8001de8 <_Z21TimingDelay_Decrementv>
	}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <_Z8Delay_usm>:
}//fim do extern "C" {}

void Delay_us(uint32_t time_us)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  TimingDelay = time_us;
 8001e2c:	4a09      	ldr	r2, [pc, #36]	; (8001e54 <_Z8Delay_usm+0x30>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6013      	str	r3, [r2, #0]
  while(TimingDelay != 0);
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <_Z8Delay_usm+0x30>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	bf14      	ite	ne
 8001e3a:	2301      	movne	r3, #1
 8001e3c:	2300      	moveq	r3, #0
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d000      	beq.n	8001e46 <_Z8Delay_usm+0x22>
 8001e44:	e7f5      	b.n	8001e32 <_Z8Delay_usm+0xe>
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	200000d0 	.word	0x200000d0

08001e58 <_Z8Delay_msm>:

void Delay_ms(uint32_t time_ms)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t us;
  us=time_ms*1000;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e66:	fb02 f303 	mul.w	r3, r2, r3
 8001e6a:	60fb      	str	r3, [r7, #12]
  Delay_us(us);
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f7ff ffd9 	bl	8001e24 <_Z8Delay_usm>
  /*TimingDelay = time;
  while(TimingDelay != 0);*/
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop

08001e7c <_Z7Delay_sh>:

void Delay_s(unsigned char s)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  uint32_t ms;
  ms=s*1000;
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e8c:	fb02 f303 	mul.w	r3, r2, r3
 8001e90:	60fb      	str	r3, [r7, #12]
  Delay_ms(ms);
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f7ff ffe0 	bl	8001e58 <_Z8Delay_msm>
}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>:
}

/*
 * Enables or disables the peripheral clock associated with GPIOx
 */
int GPIO_Clock_Cmd(GPIO_TypeDef* GPIOx, FunctionalState STATE){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	70fb      	strb	r3, [r7, #3]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a42      	ldr	r2, [pc, #264]	; (8001fb8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d022      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a41      	ldr	r2, [pc, #260]	; (8001fbc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d01e      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a40      	ldr	r2, [pc, #256]	; (8001fc0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d01a      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a3f      	ldr	r2, [pc, #252]	; (8001fc4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d016      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4a3e      	ldr	r2, [pc, #248]	; (8001fc8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d012      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a3d      	ldr	r2, [pc, #244]	; (8001fcc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d00e      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	; (8001fd0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d00a      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a3b      	ldr	r2, [pc, #236]	; (8001fd4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d006      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a3a      	ldr	r2, [pc, #232]	; (8001fd8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d002      	beq.n	8001efa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
		return -1;
 8001ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef8:	e05a      	b.n	8001fb0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x110>
	}

	//ENABLE the clock of GPIOx
	if(GPIOx == GPIOA){
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a2e      	ldr	r2, [pc, #184]	; (8001fb8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d105      	bne.n	8001f0e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x6e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, STATE);
 8001f02:	78fb      	ldrb	r3, [r7, #3]
 8001f04:	4619      	mov	r1, r3
 8001f06:	2001      	movs	r0, #1
 8001f08:	f000 fc34 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f0c:	e04f      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOB){
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a2a      	ldr	r2, [pc, #168]	; (8001fbc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d105      	bne.n	8001f22 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x82>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, STATE);
 8001f16:	78fb      	ldrb	r3, [r7, #3]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	2002      	movs	r0, #2
 8001f1c:	f000 fc2a 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f20:	e045      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOC){
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a26      	ldr	r2, [pc, #152]	; (8001fc0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d105      	bne.n	8001f36 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x96>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, STATE);
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	2004      	movs	r0, #4
 8001f30:	f000 fc20 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f34:	e03b      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOD){
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a22      	ldr	r2, [pc, #136]	; (8001fc4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d105      	bne.n	8001f4a <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xaa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, STATE);
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	4619      	mov	r1, r3
 8001f42:	2008      	movs	r0, #8
 8001f44:	f000 fc16 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f48:	e031      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOE){
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a1e      	ldr	r2, [pc, #120]	; (8001fc8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d105      	bne.n	8001f5e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xbe>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, STATE);
 8001f52:	78fb      	ldrb	r3, [r7, #3]
 8001f54:	4619      	mov	r1, r3
 8001f56:	2010      	movs	r0, #16
 8001f58:	f000 fc0c 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f5c:	e027      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOF){
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a1a      	ldr	r2, [pc, #104]	; (8001fcc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d105      	bne.n	8001f72 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xd2>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, STATE);
 8001f66:	78fb      	ldrb	r3, [r7, #3]
 8001f68:	4619      	mov	r1, r3
 8001f6a:	2020      	movs	r0, #32
 8001f6c:	f000 fc02 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f70:	e01d      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOG){
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a16      	ldr	r2, [pc, #88]	; (8001fd0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d105      	bne.n	8001f86 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xe6>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, STATE);
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	2040      	movs	r0, #64	; 0x40
 8001f80:	f000 fbf8 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f84:	e013      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOH){
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a12      	ldr	r2, [pc, #72]	; (8001fd4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d105      	bne.n	8001f9a <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xfa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, STATE);
 8001f8e:	78fb      	ldrb	r3, [r7, #3]
 8001f90:	4619      	mov	r1, r3
 8001f92:	2080      	movs	r0, #128	; 0x80
 8001f94:	f000 fbee 	bl	8002774 <RCC_AHB1PeriphClockCmd>
 8001f98:	e009      	b.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOI){
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a0e      	ldr	r2, [pc, #56]	; (8001fd8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d105      	bne.n	8001fae <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, STATE);
 8001fa2:	78fb      	ldrb	r3, [r7, #3]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001faa:	f000 fbe3 	bl	8002774 <RCC_AHB1PeriphClockCmd>
	}
	return 0;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40020c00 	.word	0x40020c00
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40021400 	.word	0x40021400
 8001fd0:	40021800 	.word	0x40021800
 8001fd4:	40021c00 	.word	0x40021c00
 8001fd8:	40022000 	.word	0x40022000

08001fdc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>:

/*
 * Enables or disables the peripheral clock associated with SPIx
 */
int SPI_Clock_Cmd(SPI_TypeDef* SPIx, FunctionalState STATE){
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	70fb      	strb	r3, [r7, #3]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a30      	ldr	r2, [pc, #192]	; (80020ac <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d016      	beq.n	800201e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a2f      	ldr	r2, [pc, #188]	; (80020b0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d012      	beq.n	800201e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a2e      	ldr	r2, [pc, #184]	; (80020b4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d00e      	beq.n	800201e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a2d      	ldr	r2, [pc, #180]	; (80020b8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d00a      	beq.n	800201e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a2c      	ldr	r2, [pc, #176]	; (80020bc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d006      	beq.n	800201e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a2b      	ldr	r2, [pc, #172]	; (80020c0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d002      	beq.n	800201e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
		return -1;
 8002018:	f04f 33ff 	mov.w	r3, #4294967295
 800201c:	e041      	b.n	80020a2 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc6>
	}

	if(SPIx == SPI1){
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a22      	ldr	r2, [pc, #136]	; (80020ac <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d106      	bne.n	8002034 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x58>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1,STATE);
 8002026:	78fb      	ldrb	r3, [r7, #3]
 8002028:	4619      	mov	r1, r3
 800202a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800202e:	f000 fbe1 	bl	80027f4 <RCC_APB2PeriphClockCmd>
 8002032:	e035      	b.n	80020a0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI2){
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a1e      	ldr	r2, [pc, #120]	; (80020b0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d106      	bne.n	800204a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x6e>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,STATE);
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	4619      	mov	r1, r3
 8002040:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002044:	f000 fbb6 	bl	80027b4 <RCC_APB1PeriphClockCmd>
 8002048:	e02a      	b.n	80020a0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI3){
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a19      	ldr	r2, [pc, #100]	; (80020b4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d106      	bne.n	8002060 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x84>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3,STATE);
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	4619      	mov	r1, r3
 8002056:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800205a:	f000 fbab 	bl	80027b4 <RCC_APB1PeriphClockCmd>
 800205e:	e01f      	b.n	80020a0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI4){
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a15      	ldr	r2, [pc, #84]	; (80020b8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d106      	bne.n	8002076 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x9a>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI4,STATE);
 8002068:	78fb      	ldrb	r3, [r7, #3]
 800206a:	4619      	mov	r1, r3
 800206c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002070:	f000 fbc0 	bl	80027f4 <RCC_APB2PeriphClockCmd>
 8002074:	e014      	b.n	80020a0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI5){
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a10      	ldr	r2, [pc, #64]	; (80020bc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d106      	bne.n	800208c <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xb0>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI5,STATE);
 800207e:	78fb      	ldrb	r3, [r7, #3]
 8002080:	4619      	mov	r1, r3
 8002082:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002086:	f000 fbb5 	bl	80027f4 <RCC_APB2PeriphClockCmd>
 800208a:	e009      	b.n	80020a0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI6){
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d105      	bne.n	80020a0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI6,STATE);
 8002094:	78fb      	ldrb	r3, [r7, #3]
 8002096:	4619      	mov	r1, r3
 8002098:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800209c:	f000 fbaa 	bl	80027f4 <RCC_APB2PeriphClockCmd>
	}

	return 0;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40013000 	.word	0x40013000
 80020b0:	40003800 	.word	0x40003800
 80020b4:	40003c00 	.word	0x40003c00
 80020b8:	40013400 	.word	0x40013400
 80020bc:	40015000 	.word	0x40015000
 80020c0:	40015400 	.word	0x40015400

080020c4 <_Z14GPIO_PinSourcet>:

//retorna a constante GPIO_PinSource correspondente ao GPIO_Pin dado
uint16_t GPIO_PinSource(uint16_t GPIO_Pin){
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d102      	bne.n	80020da <_Z14GPIO_PinSourcet+0x16>
		return 0xFFFF;
 80020d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d8:	e057      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d101      	bne.n	80020e4 <_Z14GPIO_PinSourcet+0x20>
		return GPIO_PinSource0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	e052      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d101      	bne.n	80020ee <_Z14GPIO_PinSourcet+0x2a>
		return GPIO_PinSource1;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e04d      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d101      	bne.n	80020f8 <_Z14GPIO_PinSourcet+0x34>
		return GPIO_PinSource2;
 80020f4:	2302      	movs	r3, #2
 80020f6:	e048      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 80020f8:	88fb      	ldrh	r3, [r7, #6]
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d101      	bne.n	8002102 <_Z14GPIO_PinSourcet+0x3e>
		return GPIO_PinSource3;
 80020fe:	2303      	movs	r3, #3
 8002100:	e043      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	2b10      	cmp	r3, #16
 8002106:	d101      	bne.n	800210c <_Z14GPIO_PinSourcet+0x48>
		return GPIO_PinSource4;
 8002108:	2304      	movs	r3, #4
 800210a:	e03e      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	2b20      	cmp	r3, #32
 8002110:	d101      	bne.n	8002116 <_Z14GPIO_PinSourcet+0x52>
		return GPIO_PinSource5;
 8002112:	2305      	movs	r3, #5
 8002114:	e039      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	2b40      	cmp	r3, #64	; 0x40
 800211a:	d101      	bne.n	8002120 <_Z14GPIO_PinSourcet+0x5c>
		return GPIO_PinSource6;
 800211c:	2306      	movs	r3, #6
 800211e:	e034      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 8002120:	88fb      	ldrh	r3, [r7, #6]
 8002122:	2b80      	cmp	r3, #128	; 0x80
 8002124:	d101      	bne.n	800212a <_Z14GPIO_PinSourcet+0x66>
		return GPIO_PinSource7;
 8002126:	2307      	movs	r3, #7
 8002128:	e02f      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002130:	d101      	bne.n	8002136 <_Z14GPIO_PinSourcet+0x72>
		return GPIO_PinSource8;
 8002132:	2308      	movs	r3, #8
 8002134:	e029      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8002136:	88fb      	ldrh	r3, [r7, #6]
 8002138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800213c:	d101      	bne.n	8002142 <_Z14GPIO_PinSourcet+0x7e>
		return GPIO_PinSource9;
 800213e:	2309      	movs	r3, #9
 8002140:	e023      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002148:	d101      	bne.n	800214e <_Z14GPIO_PinSourcet+0x8a>
		return GPIO_PinSource10;
 800214a:	230a      	movs	r3, #10
 800214c:	e01d      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002154:	d101      	bne.n	800215a <_Z14GPIO_PinSourcet+0x96>
		return GPIO_PinSource11;
 8002156:	230b      	movs	r3, #11
 8002158:	e017      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002160:	d101      	bne.n	8002166 <_Z14GPIO_PinSourcet+0xa2>
		return GPIO_PinSource12;
 8002162:	230c      	movs	r3, #12
 8002164:	e011      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800216c:	d101      	bne.n	8002172 <_Z14GPIO_PinSourcet+0xae>
		return GPIO_PinSource13;
 800216e:	230d      	movs	r3, #13
 8002170:	e00b      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8002172:	88fb      	ldrh	r3, [r7, #6]
 8002174:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002178:	d101      	bne.n	800217e <_Z14GPIO_PinSourcet+0xba>
		return GPIO_PinSource14;
 800217a:	230e      	movs	r3, #14
 800217c:	e005      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 800217e:	88fb      	ldrh	r3, [r7, #6]
 8002180:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002184:	d101      	bne.n	800218a <_Z14GPIO_PinSourcet+0xc6>
		return GPIO_PinSource15;
 8002186:	230f      	movs	r3, #15
 8002188:	e7ff      	b.n	800218a <_Z14GPIO_PinSourcet+0xc6>
	}
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop

08002198 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>:

uint8_t GPIO_AF_SPIx(SPI_TypeDef* SPIx){
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a21      	ldr	r2, [pc, #132]	; (8002228 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d015      	beq.n	80021d4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a20      	ldr	r2, [pc, #128]	; (800222c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d011      	beq.n	80021d4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a1f      	ldr	r2, [pc, #124]	; (8002230 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d00d      	beq.n	80021d4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a1e      	ldr	r2, [pc, #120]	; (8002234 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d009      	beq.n	80021d4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a1d      	ldr	r2, [pc, #116]	; (8002238 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d005      	beq.n	80021d4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a1c      	ldr	r2, [pc, #112]	; (800223c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d001      	beq.n	80021d4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
		return 0xFF;
 80021d0:	23ff      	movs	r3, #255	; 0xff
 80021d2:	e023      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}

	if(SPIx == SPI1){
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a14      	ldr	r2, [pc, #80]	; (8002228 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d101      	bne.n	80021e0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x48>
		return GPIO_AF_SPI1;
 80021dc:	2305      	movs	r3, #5
 80021de:	e01d      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI2){
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a12      	ldr	r2, [pc, #72]	; (800222c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d101      	bne.n	80021ec <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x54>
		return GPIO_AF_SPI2;
 80021e8:	2305      	movs	r3, #5
 80021ea:	e017      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI3){
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a10      	ldr	r2, [pc, #64]	; (8002230 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d101      	bne.n	80021f8 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x60>
		return GPIO_AF_SPI3;
 80021f4:	2306      	movs	r3, #6
 80021f6:	e011      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI4){
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a0e      	ldr	r2, [pc, #56]	; (8002234 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d101      	bne.n	8002204 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x6c>
		return GPIO_AF_SPI4;
 8002200:	2305      	movs	r3, #5
 8002202:	e00b      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI5){
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a0c      	ldr	r2, [pc, #48]	; (8002238 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d101      	bne.n	8002210 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x78>
		return GPIO_AF_SPI5;
 800220c:	2305      	movs	r3, #5
 800220e:	e005      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI6){
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a0a      	ldr	r2, [pc, #40]	; (800223c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d101      	bne.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
		return GPIO_AF_SPI6;
 8002218:	2305      	movs	r3, #5
 800221a:	e7ff      	b.n	800221c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	40013000 	.word	0x40013000
 800222c:	40003800 	.word	0x40003800
 8002230:	40003c00 	.word	0x40003c00
 8002234:	40013400 	.word	0x40013400
 8002238:	40015000 	.word	0x40015000
 800223c:	40015400 	.word	0x40015400

08002240 <_Z10EXTIx_IRQnt>:

IRQn_Type EXTIx_IRQn(uint16_t GPIO_Pin){
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]

	if(!IS_GPIO_PIN(GPIO_Pin)){
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d102      	bne.n	8002256 <_Z10EXTIx_IRQnt+0x16>
		return UsageFault_IRQn;
 8002250:	f06f 0309 	mvn.w	r3, #9
 8002254:	e057      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <_Z10EXTIx_IRQnt+0x20>
		return EXTI0_IRQn;
 800225c:	2306      	movs	r3, #6
 800225e:	e052      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	2b02      	cmp	r3, #2
 8002264:	d101      	bne.n	800226a <_Z10EXTIx_IRQnt+0x2a>
		return EXTI1_IRQn;
 8002266:	2307      	movs	r3, #7
 8002268:	e04d      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	2b04      	cmp	r3, #4
 800226e:	d101      	bne.n	8002274 <_Z10EXTIx_IRQnt+0x34>
		return EXTI2_IRQn;
 8002270:	2308      	movs	r3, #8
 8002272:	e048      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8002274:	88fb      	ldrh	r3, [r7, #6]
 8002276:	2b08      	cmp	r3, #8
 8002278:	d101      	bne.n	800227e <_Z10EXTIx_IRQnt+0x3e>
		return EXTI3_IRQn;
 800227a:	2309      	movs	r3, #9
 800227c:	e043      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	2b10      	cmp	r3, #16
 8002282:	d101      	bne.n	8002288 <_Z10EXTIx_IRQnt+0x48>
		return EXTI4_IRQn;
 8002284:	230a      	movs	r3, #10
 8002286:	e03e      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8002288:	88fb      	ldrh	r3, [r7, #6]
 800228a:	2b20      	cmp	r3, #32
 800228c:	d101      	bne.n	8002292 <_Z10EXTIx_IRQnt+0x52>
		return EXTI9_5_IRQn;
 800228e:	2317      	movs	r3, #23
 8002290:	e039      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b40      	cmp	r3, #64	; 0x40
 8002296:	d101      	bne.n	800229c <_Z10EXTIx_IRQnt+0x5c>
		return EXTI9_5_IRQn;
 8002298:	2317      	movs	r3, #23
 800229a:	e034      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 800229c:	88fb      	ldrh	r3, [r7, #6]
 800229e:	2b80      	cmp	r3, #128	; 0x80
 80022a0:	d101      	bne.n	80022a6 <_Z10EXTIx_IRQnt+0x66>
		return EXTI9_5_IRQn;
 80022a2:	2317      	movs	r3, #23
 80022a4:	e02f      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022ac:	d101      	bne.n	80022b2 <_Z10EXTIx_IRQnt+0x72>
		return EXTI9_5_IRQn;
 80022ae:	2317      	movs	r3, #23
 80022b0:	e029      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022b8:	d101      	bne.n	80022be <_Z10EXTIx_IRQnt+0x7e>
		return EXTI9_5_IRQn;
 80022ba:	2317      	movs	r3, #23
 80022bc:	e023      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 80022be:	88fb      	ldrh	r3, [r7, #6]
 80022c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022c4:	d101      	bne.n	80022ca <_Z10EXTIx_IRQnt+0x8a>
		return EXTI15_10_IRQn;
 80022c6:	2328      	movs	r3, #40	; 0x28
 80022c8:	e01d      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 80022ca:	88fb      	ldrh	r3, [r7, #6]
 80022cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022d0:	d101      	bne.n	80022d6 <_Z10EXTIx_IRQnt+0x96>
		return EXTI15_10_IRQn;
 80022d2:	2328      	movs	r3, #40	; 0x28
 80022d4:	e017      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 80022d6:	88fb      	ldrh	r3, [r7, #6]
 80022d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022dc:	d101      	bne.n	80022e2 <_Z10EXTIx_IRQnt+0xa2>
		return EXTI15_10_IRQn;
 80022de:	2328      	movs	r3, #40	; 0x28
 80022e0:	e011      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 80022e2:	88fb      	ldrh	r3, [r7, #6]
 80022e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022e8:	d101      	bne.n	80022ee <_Z10EXTIx_IRQnt+0xae>
		return EXTI15_10_IRQn;
 80022ea:	2328      	movs	r3, #40	; 0x28
 80022ec:	e00b      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022f4:	d101      	bne.n	80022fa <_Z10EXTIx_IRQnt+0xba>
		return EXTI15_10_IRQn;
 80022f6:	2328      	movs	r3, #40	; 0x28
 80022f8:	e005      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 80022fa:	88fb      	ldrh	r3, [r7, #6]
 80022fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002300:	d101      	bne.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
		return EXTI15_10_IRQn;
 8002302:	2328      	movs	r3, #40	; 0x28
 8002304:	e7ff      	b.n	8002306 <_Z10EXTIx_IRQnt+0xc6>
	}
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop

08002314 <_Z9EXTI_Linet>:

uint32_t EXTI_Line(uint16_t GPIO_Pin){
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <_Z9EXTI_Linet+0x14>
		return 0x00;
 8002324:	2300      	movs	r3, #0
 8002326:	e05f      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8002328:	88fb      	ldrh	r3, [r7, #6]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d101      	bne.n	8002332 <_Z9EXTI_Linet+0x1e>
		return EXTI_Line0;
 800232e:	2301      	movs	r3, #1
 8002330:	e05a      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d101      	bne.n	800233c <_Z9EXTI_Linet+0x28>
		return EXTI_Line1;
 8002338:	2302      	movs	r3, #2
 800233a:	e055      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_2){
 800233c:	88fb      	ldrh	r3, [r7, #6]
 800233e:	2b04      	cmp	r3, #4
 8002340:	d101      	bne.n	8002346 <_Z9EXTI_Linet+0x32>
		return EXTI_Line2;
 8002342:	2304      	movs	r3, #4
 8002344:	e050      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8002346:	88fb      	ldrh	r3, [r7, #6]
 8002348:	2b08      	cmp	r3, #8
 800234a:	d101      	bne.n	8002350 <_Z9EXTI_Linet+0x3c>
		return EXTI_Line3;
 800234c:	2308      	movs	r3, #8
 800234e:	e04b      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8002350:	88fb      	ldrh	r3, [r7, #6]
 8002352:	2b10      	cmp	r3, #16
 8002354:	d101      	bne.n	800235a <_Z9EXTI_Linet+0x46>
		return EXTI_Line4;
 8002356:	2310      	movs	r3, #16
 8002358:	e046      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_5){
 800235a:	88fb      	ldrh	r3, [r7, #6]
 800235c:	2b20      	cmp	r3, #32
 800235e:	d101      	bne.n	8002364 <_Z9EXTI_Linet+0x50>
		return EXTI_Line5;
 8002360:	2320      	movs	r3, #32
 8002362:	e041      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8002364:	88fb      	ldrh	r3, [r7, #6]
 8002366:	2b40      	cmp	r3, #64	; 0x40
 8002368:	d101      	bne.n	800236e <_Z9EXTI_Linet+0x5a>
		return EXTI_Line6;
 800236a:	2340      	movs	r3, #64	; 0x40
 800236c:	e03c      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_7){
 800236e:	88fb      	ldrh	r3, [r7, #6]
 8002370:	2b80      	cmp	r3, #128	; 0x80
 8002372:	d101      	bne.n	8002378 <_Z9EXTI_Linet+0x64>
		return EXTI_Line7;
 8002374:	2380      	movs	r3, #128	; 0x80
 8002376:	e037      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8002378:	88fb      	ldrh	r3, [r7, #6]
 800237a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800237e:	d102      	bne.n	8002386 <_Z9EXTI_Linet+0x72>
		return EXTI_Line8;
 8002380:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002384:	e030      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8002386:	88fb      	ldrh	r3, [r7, #6]
 8002388:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800238c:	d102      	bne.n	8002394 <_Z9EXTI_Linet+0x80>
		return EXTI_Line9;
 800238e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002392:	e029      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8002394:	88fb      	ldrh	r3, [r7, #6]
 8002396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800239a:	d102      	bne.n	80023a2 <_Z9EXTI_Linet+0x8e>
		return EXTI_Line10;
 800239c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023a0:	e022      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_11){
 80023a2:	88fb      	ldrh	r3, [r7, #6]
 80023a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023a8:	d102      	bne.n	80023b0 <_Z9EXTI_Linet+0x9c>
		return EXTI_Line11;
 80023aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023ae:	e01b      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_12){
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023b6:	d102      	bne.n	80023be <_Z9EXTI_Linet+0xaa>
		return EXTI_Line12;
 80023b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023bc:	e014      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_13){
 80023be:	88fb      	ldrh	r3, [r7, #6]
 80023c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023c4:	d102      	bne.n	80023cc <_Z9EXTI_Linet+0xb8>
		return EXTI_Line13;
 80023c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ca:	e00d      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_14){
 80023cc:	88fb      	ldrh	r3, [r7, #6]
 80023ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023d2:	d102      	bne.n	80023da <_Z9EXTI_Linet+0xc6>
		return EXTI_Line14;
 80023d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023d8:	e006      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_15){
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023e0:	d102      	bne.n	80023e8 <_Z9EXTI_Linet+0xd4>
		return EXTI_Line15;
 80023e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023e6:	e7ff      	b.n	80023e8 <_Z9EXTI_Linet+0xd4>
	}
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <_Z15EXTI_PortSourceP12GPIO_TypeDef>:

uint8_t EXTI_PortSource(GPIO_TypeDef* GPIOx){
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a30      	ldr	r2, [pc, #192]	; (80024c0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xcc>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d021      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a2f      	ldr	r2, [pc, #188]	; (80024c4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d01d      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a2e      	ldr	r2, [pc, #184]	; (80024c8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d019      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a2d      	ldr	r2, [pc, #180]	; (80024cc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d015      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a2c      	ldr	r2, [pc, #176]	; (80024d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xdc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d011      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a2b      	ldr	r2, [pc, #172]	; (80024d4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe0>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00d      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a2a      	ldr	r2, [pc, #168]	; (80024d8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe4>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d009      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a29      	ldr	r2, [pc, #164]	; (80024dc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d005      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a28      	ldr	r2, [pc, #160]	; (80024e0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xec>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d001      	beq.n	8002448 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
		return 0xff;
 8002444:	23ff      	movs	r3, #255	; 0xff
 8002446:	e035      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}

	if(GPIOx == GPIOA){
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a1d      	ldr	r2, [pc, #116]	; (80024c0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xcc>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d101      	bne.n	8002454 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x60>
		return EXTI_PortSourceGPIOA;
 8002450:	2300      	movs	r3, #0
 8002452:	e02f      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOB){
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd0>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d101      	bne.n	8002460 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x6c>
		return EXTI_PortSourceGPIOB;
 800245c:	2301      	movs	r3, #1
 800245e:	e029      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOC){
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a19      	ldr	r2, [pc, #100]	; (80024c8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd4>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d101      	bne.n	800246c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x78>
		return EXTI_PortSourceGPIOC;
 8002468:	2302      	movs	r3, #2
 800246a:	e023      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOD){
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a17      	ldr	r2, [pc, #92]	; (80024cc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd8>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d101      	bne.n	8002478 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x84>
		return EXTI_PortSourceGPIOD;
 8002474:	2303      	movs	r3, #3
 8002476:	e01d      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOE){
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a15      	ldr	r2, [pc, #84]	; (80024d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xdc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d101      	bne.n	8002484 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x90>
		return EXTI_PortSourceGPIOE;
 8002480:	2304      	movs	r3, #4
 8002482:	e017      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOF){
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a13      	ldr	r2, [pc, #76]	; (80024d4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe0>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d101      	bne.n	8002490 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x9c>
		return EXTI_PortSourceGPIOF;
 800248c:	2305      	movs	r3, #5
 800248e:	e011      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOG){
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a11      	ldr	r2, [pc, #68]	; (80024d8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe4>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d101      	bne.n	800249c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xa8>
		return EXTI_PortSourceGPIOG;
 8002498:	2306      	movs	r3, #6
 800249a:	e00b      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOH){
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a0f      	ldr	r2, [pc, #60]	; (80024dc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe8>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d101      	bne.n	80024a8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xb4>
		return EXTI_PortSourceGPIOH;
 80024a4:	2307      	movs	r3, #7
 80024a6:	e005      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOI){
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a0d      	ldr	r2, [pc, #52]	; (80024e0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xec>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d101      	bne.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
		return EXTI_PortSourceGPIOI;
 80024b0:	2308      	movs	r3, #8
 80024b2:	e7ff      	b.n	80024b4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	40020000 	.word	0x40020000
 80024c4:	40020400 	.word	0x40020400
 80024c8:	40020800 	.word	0x40020800
 80024cc:	40020c00 	.word	0x40020c00
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40021400 	.word	0x40021400
 80024d8:	40021800 	.word	0x40021800
 80024dc:	40021c00 	.word	0x40021c00
 80024e0:	40022000 	.word	0x40022000

080024e4 <_Z14EXTI_PinSourcet>:

uint8_t EXTI_PinSource(uint16_t GPIO_Pin){
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 80024ee:	88fb      	ldrh	r3, [r7, #6]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <_Z14EXTI_PinSourcet+0x14>
		return 0xff;
 80024f4:	23ff      	movs	r3, #255	; 0xff
 80024f6:	e057      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 80024f8:	88fb      	ldrh	r3, [r7, #6]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d101      	bne.n	8002502 <_Z14EXTI_PinSourcet+0x1e>
		return EXTI_PinSource0;
 80024fe:	2300      	movs	r3, #0
 8002500:	e052      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_1){
 8002502:	88fb      	ldrh	r3, [r7, #6]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d101      	bne.n	800250c <_Z14EXTI_PinSourcet+0x28>
		return EXTI_PinSource1;
 8002508:	2301      	movs	r3, #1
 800250a:	e04d      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_2){
 800250c:	88fb      	ldrh	r3, [r7, #6]
 800250e:	2b04      	cmp	r3, #4
 8002510:	d101      	bne.n	8002516 <_Z14EXTI_PinSourcet+0x32>
		return EXTI_PinSource2;
 8002512:	2302      	movs	r3, #2
 8002514:	e048      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	2b08      	cmp	r3, #8
 800251a:	d101      	bne.n	8002520 <_Z14EXTI_PinSourcet+0x3c>
		return EXTI_PinSource3;
 800251c:	2303      	movs	r3, #3
 800251e:	e043      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	2b10      	cmp	r3, #16
 8002524:	d101      	bne.n	800252a <_Z14EXTI_PinSourcet+0x46>
		return EXTI_PinSource4;
 8002526:	2304      	movs	r3, #4
 8002528:	e03e      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_5){
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	2b20      	cmp	r3, #32
 800252e:	d101      	bne.n	8002534 <_Z14EXTI_PinSourcet+0x50>
		return EXTI_PinSource5;
 8002530:	2305      	movs	r3, #5
 8002532:	e039      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_6){
 8002534:	88fb      	ldrh	r3, [r7, #6]
 8002536:	2b40      	cmp	r3, #64	; 0x40
 8002538:	d101      	bne.n	800253e <_Z14EXTI_PinSourcet+0x5a>
		return EXTI_PinSource6;
 800253a:	2306      	movs	r3, #6
 800253c:	e034      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_7){
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	2b80      	cmp	r3, #128	; 0x80
 8002542:	d101      	bne.n	8002548 <_Z14EXTI_PinSourcet+0x64>
		return EXTI_PinSource7;
 8002544:	2307      	movs	r3, #7
 8002546:	e02f      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800254e:	d101      	bne.n	8002554 <_Z14EXTI_PinSourcet+0x70>
		return EXTI_PinSource8;
 8002550:	2308      	movs	r3, #8
 8002552:	e029      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_9){
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800255a:	d101      	bne.n	8002560 <_Z14EXTI_PinSourcet+0x7c>
		return EXTI_PinSource9;
 800255c:	2309      	movs	r3, #9
 800255e:	e023      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002566:	d101      	bne.n	800256c <_Z14EXTI_PinSourcet+0x88>
		return EXTI_PinSource10;
 8002568:	230a      	movs	r3, #10
 800256a:	e01d      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_11){
 800256c:	88fb      	ldrh	r3, [r7, #6]
 800256e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002572:	d101      	bne.n	8002578 <_Z14EXTI_PinSourcet+0x94>
		return EXTI_PinSource11;
 8002574:	230b      	movs	r3, #11
 8002576:	e017      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800257e:	d101      	bne.n	8002584 <_Z14EXTI_PinSourcet+0xa0>
		return EXTI_PinSource12;
 8002580:	230c      	movs	r3, #12
 8002582:	e011      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8002584:	88fb      	ldrh	r3, [r7, #6]
 8002586:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800258a:	d101      	bne.n	8002590 <_Z14EXTI_PinSourcet+0xac>
		return EXTI_PinSource13;
 800258c:	230d      	movs	r3, #13
 800258e:	e00b      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002596:	d101      	bne.n	800259c <_Z14EXTI_PinSourcet+0xb8>
		return EXTI_PinSource14;
 8002598:	230e      	movs	r3, #14
 800259a:	e005      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_15){
 800259c:	88fb      	ldrh	r3, [r7, #6]
 800259e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025a2:	d101      	bne.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
		return EXTI_PinSource15;
 80025a4:	230f      	movs	r3, #15
 80025a6:	e7ff      	b.n	80025a8 <_Z14EXTI_PinSourcet+0xc4>
	}
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80025b4:	b490      	push	{r4, r7}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	460a      	mov	r2, r1
 80025be:	71fb      	strb	r3, [r7, #7]
 80025c0:	4613      	mov	r3, r2
 80025c2:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80025c4:	2300      	movs	r3, #0
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80025c8:	79bb      	ldrb	r3, [r7, #6]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	220f      	movs	r2, #15
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80025d8:	4916      	ldr	r1, [pc, #88]	; (8002634 <SYSCFG_EXTILineConfig+0x80>)
 80025da:	79bb      	ldrb	r3, [r7, #6]
 80025dc:	089b      	lsrs	r3, r3, #2
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	4618      	mov	r0, r3
 80025e2:	4a14      	ldr	r2, [pc, #80]	; (8002634 <SYSCFG_EXTILineConfig+0x80>)
 80025e4:	79bb      	ldrb	r3, [r7, #6]
 80025e6:	089b      	lsrs	r3, r3, #2
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	3302      	adds	r3, #2
 80025ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	43db      	mvns	r3, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	1c83      	adds	r3, r0, #2
 80025f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80025fc:	480d      	ldr	r0, [pc, #52]	; (8002634 <SYSCFG_EXTILineConfig+0x80>)
 80025fe:	79bb      	ldrb	r3, [r7, #6]
 8002600:	089b      	lsrs	r3, r3, #2
 8002602:	b2db      	uxtb	r3, r3
 8002604:	461c      	mov	r4, r3
 8002606:	4a0b      	ldr	r2, [pc, #44]	; (8002634 <SYSCFG_EXTILineConfig+0x80>)
 8002608:	79bb      	ldrb	r3, [r7, #6]
 800260a:	089b      	lsrs	r3, r3, #2
 800260c:	b2db      	uxtb	r3, r3
 800260e:	3302      	adds	r3, #2
 8002610:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002614:	79f9      	ldrb	r1, [r7, #7]
 8002616:	79bb      	ldrb	r3, [r7, #6]
 8002618:	f003 0303 	and.w	r3, r3, #3
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	431a      	orrs	r2, r3
 8002624:	1ca3      	adds	r3, r4, #2
 8002626:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800262a:	bf00      	nop
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bc90      	pop	{r4, r7}
 8002632:	4770      	bx	lr
 8002634:	40013800 	.word	0x40013800

08002638 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800264c:	89fb      	ldrh	r3, [r7, #14]
 800264e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8002652:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	881a      	ldrh	r2, [r3, #0]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	885b      	ldrh	r3, [r3, #2]
 800265c:	4313      	orrs	r3, r2
 800265e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002664:	4313      	orrs	r3, r2
 8002666:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800266c:	4313      	orrs	r3, r2
 800266e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002674:	4313      	orrs	r3, r2
 8002676:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800267c:	4313      	orrs	r3, r2
 800267e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002684:	4313      	orrs	r3, r2
 8002686:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800268c:	4313      	orrs	r3, r2
 800268e:	b29a      	uxth	r2, r3
 8002690:	89fb      	ldrh	r3, [r7, #14]
 8002692:	4313      	orrs	r3, r2
 8002694:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	89fa      	ldrh	r2, [r7, #14]
 800269a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	8b9b      	ldrh	r3, [r3, #28]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	8a1a      	ldrh	r2, [r3, #16]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	821a      	strh	r2, [r3, #16]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	460b      	mov	r3, r1
 80026ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80026cc:	78fb      	ldrb	r3, [r7, #3]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026dc:	b29a      	uxth	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80026e2:	e007      	b.n	80026f4 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	801a      	strh	r2, [r3, #0]
  }
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	899b      	ldrh	r3, [r3, #12]
 800270c:	b29b      	uxth	r3, r3
}
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop

0800271c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	887a      	ldrh	r2, [r7, #2]
 800272c:	819a      	strh	r2, [r3, #12]
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop

0800273c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002748:	2300      	movs	r3, #0
 800274a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	891b      	ldrh	r3, [r3, #8]
 8002750:	b29a      	uxth	r2, r3
 8002752:	887b      	ldrh	r3, [r7, #2]
 8002754:	4013      	ands	r3, r2
 8002756:	b29b      	uxth	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	d002      	beq.n	8002762 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
 8002760:	e001      	b.n	8002766 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8002762:	2300      	movs	r3, #0
 8002764:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002766:	7bfb      	ldrb	r3, [r7, #15]
}
 8002768:	4618      	mov	r0, r3
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002780:	78fb      	ldrb	r3, [r7, #3]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d006      	beq.n	8002794 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8002786:	490a      	ldr	r1, [pc, #40]	; (80027b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8002788:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800278a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4313      	orrs	r3, r2
 8002790:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8002792:	e006      	b.n	80027a2 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002794:	4906      	ldr	r1, [pc, #24]	; (80027b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8002798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	43db      	mvns	r3, r3
 800279e:	4013      	ands	r3, r2
 80027a0:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40023800 	.word	0x40023800

080027b4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	460b      	mov	r3, r1
 80027be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80027c0:	78fb      	ldrb	r3, [r7, #3]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d006      	beq.n	80027d4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80027c6:	490a      	ldr	r1, [pc, #40]	; (80027f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80027c8:	4b09      	ldr	r3, [pc, #36]	; (80027f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80027ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80027d2:	e006      	b.n	80027e2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80027d4:	4906      	ldr	r1, [pc, #24]	; (80027f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80027d6:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80027d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	43db      	mvns	r3, r3
 80027de:	4013      	ands	r3, r2
 80027e0:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	40023800 	.word	0x40023800

080027f4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d006      	beq.n	8002814 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002806:	490a      	ldr	r1, [pc, #40]	; (8002830 <RCC_APB2PeriphClockCmd+0x3c>)
 8002808:	4b09      	ldr	r3, [pc, #36]	; (8002830 <RCC_APB2PeriphClockCmd+0x3c>)
 800280a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4313      	orrs	r3, r2
 8002810:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8002812:	e006      	b.n	8002822 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002814:	4906      	ldr	r1, [pc, #24]	; (8002830 <RCC_APB2PeriphClockCmd+0x3c>)
 8002816:	4b06      	ldr	r3, [pc, #24]	; (8002830 <RCC_APB2PeriphClockCmd+0x3c>)
 8002818:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	43db      	mvns	r3, r3
 800281e:	4013      	ands	r3, r2
 8002820:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40023800 	.word	0x40023800

08002834 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	2300      	movs	r3, #0
 8002844:	613b      	str	r3, [r7, #16]
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	e076      	b.n	800293e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002850:	2201      	movs	r2, #1
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4013      	ands	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d165      	bne.n	8002938 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2103      	movs	r1, #3
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	401a      	ands	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	791b      	ldrb	r3, [r3, #4]
 800288a:	4619      	mov	r1, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	791b      	ldrb	r3, [r3, #4]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d003      	beq.n	80028aa <GPIO_Init+0x76>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	791b      	ldrb	r3, [r3, #4]
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d12e      	bne.n	8002908 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	2103      	movs	r1, #3
 80028b4:	fa01 f303 	lsl.w	r3, r1, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	401a      	ands	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	795b      	ldrb	r3, [r3, #5]
 80028c8:	4619      	mov	r1, r3
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	fa01 f303 	lsl.w	r3, r1, r3
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2101      	movs	r1, #1
 80028e2:	fa01 f303 	lsl.w	r3, r1, r3
 80028e6:	43db      	mvns	r3, r3
 80028e8:	401a      	ands	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	799b      	ldrb	r3, [r3, #6]
 80028f6:	4619      	mov	r1, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002900:	b29b      	uxth	r3, r3
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	b29b      	uxth	r3, r3
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	2103      	movs	r1, #3
 8002914:	fa01 f303 	lsl.w	r3, r1, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	401a      	ands	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68da      	ldr	r2, [r3, #12]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	79db      	ldrb	r3, [r3, #7]
 8002928:	4619      	mov	r1, r3
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	3301      	adds	r3, #1
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2b0f      	cmp	r3, #15
 8002942:	d985      	bls.n	8002850 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002944:	bf00      	nop
 8002946:	371c      	adds	r7, #28
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	887a      	ldrh	r2, [r7, #2]
 8002960:	831a      	strh	r2, [r3, #24]
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop

08002970 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	887a      	ldrh	r2, [r7, #2]
 8002980:	835a      	strh	r2, [r3, #26]
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop

08002990 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	807b      	strh	r3, [r7, #2]
 800299c:	4613      	mov	r3, r2
 800299e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80029a0:	2300      	movs	r3, #0
 80029a2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80029a4:	2300      	movs	r3, #0
 80029a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80029a8:	787a      	ldrb	r2, [r7, #1]
 80029aa:	887b      	ldrh	r3, [r7, #2]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80029b8:	887b      	ldrh	r3, [r7, #2]
 80029ba:	08db      	lsrs	r3, r3, #3
 80029bc:	b29b      	uxth	r3, r3
 80029be:	4618      	mov	r0, r3
 80029c0:	887b      	ldrh	r3, [r7, #2]
 80029c2:	08db      	lsrs	r3, r3, #3
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	461a      	mov	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3208      	adds	r2, #8
 80029cc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80029d0:	887b      	ldrh	r3, [r7, #2]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	210f      	movs	r1, #15
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	ea02 0103 	and.w	r1, r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f100 0208 	add.w	r2, r0, #8
 80029ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80029ee:	887b      	ldrh	r3, [r7, #2]
 80029f0:	08db      	lsrs	r3, r3, #3
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	461a      	mov	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3208      	adds	r2, #8
 80029fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002a04:	887b      	ldrh	r3, [r7, #2]
 8002a06:	08db      	lsrs	r3, r3, #3
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3208      	adds	r2, #8
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002a16:	bf00      	nop
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop

08002a24 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8002a30:	4b34      	ldr	r3, [pc, #208]	; (8002b04 <EXTI_Init+0xe0>)
 8002a32:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	799b      	ldrb	r3, [r3, #6]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d04f      	beq.n	8002adc <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8002a3c:	4931      	ldr	r1, [pc, #196]	; (8002b04 <EXTI_Init+0xe0>)
 8002a3e:	4b31      	ldr	r3, [pc, #196]	; (8002b04 <EXTI_Init+0xe0>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	4013      	ands	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8002a4c:	492d      	ldr	r1, [pc, #180]	; (8002b04 <EXTI_Init+0xe0>)
 8002a4e:	4b2d      	ldr	r3, [pc, #180]	; (8002b04 <EXTI_Init+0xe0>)
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	43db      	mvns	r3, r3
 8002a58:	4013      	ands	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	791b      	ldrb	r3, [r3, #4]
 8002a60:	461a      	mov	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4413      	add	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	6811      	ldr	r1, [r2, #0]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6812      	ldr	r2, [r2, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002a76:	4923      	ldr	r1, [pc, #140]	; (8002b04 <EXTI_Init+0xe0>)
 8002a78:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <EXTI_Init+0xe0>)
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	43db      	mvns	r3, r3
 8002a82:	4013      	ands	r3, r2
 8002a84:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002a86:	491f      	ldr	r1, [pc, #124]	; (8002b04 <EXTI_Init+0xe0>)
 8002a88:	4b1e      	ldr	r3, [pc, #120]	; (8002b04 <EXTI_Init+0xe0>)
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	43db      	mvns	r3, r3
 8002a92:	4013      	ands	r3, r2
 8002a94:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	795b      	ldrb	r3, [r3, #5]
 8002a9a:	2b10      	cmp	r3, #16
 8002a9c:	d10e      	bne.n	8002abc <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8002a9e:	4919      	ldr	r1, [pc, #100]	; (8002b04 <EXTI_Init+0xe0>)
 8002aa0:	4b18      	ldr	r3, [pc, #96]	; (8002b04 <EXTI_Init+0xe0>)
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8002aac:	4915      	ldr	r1, [pc, #84]	; (8002b04 <EXTI_Init+0xe0>)
 8002aae:	4b15      	ldr	r3, [pc, #84]	; (8002b04 <EXTI_Init+0xe0>)
 8002ab0:	68da      	ldr	r2, [r3, #12]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8002aba:	e01d      	b.n	8002af8 <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8002abc:	4b11      	ldr	r3, [pc, #68]	; (8002b04 <EXTI_Init+0xe0>)
 8002abe:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	795b      	ldrb	r3, [r3, #5]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4413      	add	r3, r2
 8002aca:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	6811      	ldr	r1, [r2, #0]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6812      	ldr	r2, [r2, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8002ada:	e00d      	b.n	8002af8 <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	791b      	ldrb	r3, [r3, #4]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	6811      	ldr	r1, [r2, #0]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	43d2      	mvns	r2, r2
 8002af4:	400a      	ands	r2, r1
 8002af6:	601a      	str	r2, [r3, #0]
  }
}
 8002af8:	bf00      	nop
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	40013c00 	.word	0x40013c00

08002b08 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <DMA_Init+0xac>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002b32:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002b3e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002b4a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b50:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002b56:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5c:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f023 0307 	bic.w	r3, r3, #7
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b80:	4313      	orrs	r3, r2
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	689a      	ldr	r2, [r3, #8]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	60da      	str	r2, [r3, #12]
}
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	f01c803f 	.word	0xf01c803f

08002bb8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002bc4:	78fb      	ldrb	r3, [r7, #3]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d006      	beq.n	8002bd8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f043 0201 	orr.w	r2, r3, #1
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8002bd6:	e005      	b.n	8002be4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f023 0201 	bic.w	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	601a      	str	r2, [r3, #0]
  }
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d002      	beq.n	8002c0e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
 8002c0c:	e001      	b.n	8002c12 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a15      	ldr	r2, [pc, #84]	; (8002c8c <DMA_GetFlagStatus+0x6c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d802      	bhi.n	8002c40 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002c3a:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <DMA_GetFlagStatus+0x70>)
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	e001      	b.n	8002c44 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002c40:	4b14      	ldr	r3, [pc, #80]	; (8002c94 <DMA_GetFlagStatus+0x74>)
 8002c42:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	e002      	b.n	8002c5c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002c62:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002c66:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8002c72:	2301      	movs	r3, #1
 8002c74:	75fb      	strb	r3, [r7, #23]
 8002c76:	e001      	b.n	8002c7c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8002c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	371c      	adds	r7, #28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	4002640f 	.word	0x4002640f
 8002c90:	40026000 	.word	0x40026000
 8002c94:	40026400 	.word	0x40026400

08002c98 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a10      	ldr	r2, [pc, #64]	; (8002ce8 <DMA_ClearFlag+0x50>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d802      	bhi.n	8002cb0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002caa:	4b10      	ldr	r3, [pc, #64]	; (8002cec <DMA_ClearFlag+0x54>)
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	e001      	b.n	8002cb4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <DMA_ClearFlag+0x58>)
 8002cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002cc4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002ccc:	e006      	b.n	8002cdc <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002cd4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	6093      	str	r3, [r2, #8]
  }    
}
 8002cdc:	bf00      	nop
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	4002640f 	.word	0x4002640f
 8002cec:	40026000 	.word	0x40026000
 8002cf0:	40026400 	.word	0x40026400

08002cf4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002d00:	2300      	movs	r3, #0
 8002d02:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8002d04:	4b08      	ldr	r3, [pc, #32]	; (8002d28 <DAC_SetChannel1Data+0x34>)
 8002d06:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3308      	adds	r3, #8
 8002d10:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	461a      	mov	r2, r3
 8002d16:	887b      	ldrh	r3, [r7, #2]
 8002d18:	6013      	str	r3, [r2, #0]
}
 8002d1a:	bf00      	nop
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	40007400 	.word	0x40007400

08002d2c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002d34:	2300      	movs	r3, #0
 8002d36:	73fb      	strb	r3, [r7, #15]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	73bb      	strb	r3, [r7, #14]
 8002d3c:	230f      	movs	r3, #15
 8002d3e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	78db      	ldrb	r3, [r3, #3]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d038      	beq.n	8002dba <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002d48:	4b27      	ldr	r3, [pc, #156]	; (8002de8 <NVIC_Init+0xbc>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	f1c3 0304 	rsb	r3, r3, #4
 8002d5c:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8002d5e:	7b7a      	ldrb	r2, [r7, #13]
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	fa42 f303 	asr.w	r3, r2, r3
 8002d66:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	785b      	ldrb	r3, [r3, #1]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	7bbb      	ldrb	r3, [r7, #14]
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	789a      	ldrb	r2, [r3, #2]
 8002d7a:	7b7b      	ldrb	r3, [r7, #13]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8002d8c:	4a17      	ldr	r2, [pc, #92]	; (8002dec <NVIC_Init+0xc0>)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	4413      	add	r3, r2
 8002d94:	7bfa      	ldrb	r2, [r7, #15]
 8002d96:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002d9a:	4a14      	ldr	r2, [pc, #80]	; (8002dec <NVIC_Init+0xc0>)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	095b      	lsrs	r3, r3, #5
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	f003 031f 	and.w	r3, r3, #31
 8002dae:	2101      	movs	r1, #1
 8002db0:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002db4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002db8:	e00f      	b.n	8002dda <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002dba:	490c      	ldr	r1, [pc, #48]	; (8002dec <NVIC_Init+0xc0>)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	095b      	lsrs	r3, r3, #5
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	f003 031f 	and.w	r3, r3, #31
 8002dce:	2201      	movs	r2, #1
 8002dd0:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002dd2:	f100 0320 	add.w	r3, r0, #32
 8002dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002dda:	bf00      	nop
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000ed00 	.word	0xe000ed00
 8002dec:	e000e100 	.word	0xe000e100

08002df0 <__cxa_pure_virtual>:
 8002df0:	b508      	push	{r3, lr}
 8002df2:	f000 f80d 	bl	8002e10 <_ZSt9terminatev>

08002df6 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8002df6:	b508      	push	{r3, lr}
 8002df8:	4780      	blx	r0
 8002dfa:	f000 f80e 	bl	8002e1a <abort>
	...

08002e00 <_ZSt13get_terminatev>:
 8002e00:	4b02      	ldr	r3, [pc, #8]	; (8002e0c <_ZSt13get_terminatev+0xc>)
 8002e02:	6818      	ldr	r0, [r3, #0]
 8002e04:	f3bf 8f5f 	dmb	sy
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	20000024 	.word	0x20000024

08002e10 <_ZSt9terminatev>:
 8002e10:	b508      	push	{r3, lr}
 8002e12:	f7ff fff5 	bl	8002e00 <_ZSt13get_terminatev>
 8002e16:	f7ff ffee 	bl	8002df6 <_ZN10__cxxabiv111__terminateEPFvvE>

08002e1a <abort>:
 8002e1a:	b508      	push	{r3, lr}
 8002e1c:	2006      	movs	r0, #6
 8002e1e:	f000 f853 	bl	8002ec8 <raise>
 8002e22:	2001      	movs	r0, #1
 8002e24:	f000 f87c 	bl	8002f20 <_exit>

08002e28 <__libc_init_array>:
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	4b0e      	ldr	r3, [pc, #56]	; (8002e64 <__libc_init_array+0x3c>)
 8002e2c:	4c0e      	ldr	r4, [pc, #56]	; (8002e68 <__libc_init_array+0x40>)
 8002e2e:	1ae4      	subs	r4, r4, r3
 8002e30:	10a4      	asrs	r4, r4, #2
 8002e32:	2500      	movs	r5, #0
 8002e34:	461e      	mov	r6, r3
 8002e36:	42a5      	cmp	r5, r4
 8002e38:	d004      	beq.n	8002e44 <__libc_init_array+0x1c>
 8002e3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e3e:	4798      	blx	r3
 8002e40:	3501      	adds	r5, #1
 8002e42:	e7f8      	b.n	8002e36 <__libc_init_array+0xe>
 8002e44:	f000 f86e 	bl	8002f24 <_init>
 8002e48:	4c08      	ldr	r4, [pc, #32]	; (8002e6c <__libc_init_array+0x44>)
 8002e4a:	4b09      	ldr	r3, [pc, #36]	; (8002e70 <__libc_init_array+0x48>)
 8002e4c:	1ae4      	subs	r4, r4, r3
 8002e4e:	10a4      	asrs	r4, r4, #2
 8002e50:	2500      	movs	r5, #0
 8002e52:	461e      	mov	r6, r3
 8002e54:	42a5      	cmp	r5, r4
 8002e56:	d004      	beq.n	8002e62 <__libc_init_array+0x3a>
 8002e58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e5c:	4798      	blx	r3
 8002e5e:	3501      	adds	r5, #1
 8002e60:	e7f8      	b.n	8002e54 <__libc_init_array+0x2c>
 8002e62:	bd70      	pop	{r4, r5, r6, pc}
 8002e64:	08002f94 	.word	0x08002f94
 8002e68:	08002f94 	.word	0x08002f94
 8002e6c:	08002f98 	.word	0x08002f98
 8002e70:	08002f94 	.word	0x08002f94

08002e74 <_raise_r>:
 8002e74:	291f      	cmp	r1, #31
 8002e76:	b538      	push	{r3, r4, r5, lr}
 8002e78:	4604      	mov	r4, r0
 8002e7a:	460d      	mov	r5, r1
 8002e7c:	d904      	bls.n	8002e88 <_raise_r+0x14>
 8002e7e:	2316      	movs	r3, #22
 8002e80:	6003      	str	r3, [r0, #0]
 8002e82:	f04f 30ff 	mov.w	r0, #4294967295
 8002e86:	bd38      	pop	{r3, r4, r5, pc}
 8002e88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002e8a:	b112      	cbz	r2, 8002e92 <_raise_r+0x1e>
 8002e8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002e90:	b94b      	cbnz	r3, 8002ea6 <_raise_r+0x32>
 8002e92:	4620      	mov	r0, r4
 8002e94:	f000 f832 	bl	8002efc <_getpid_r>
 8002e98:	462a      	mov	r2, r5
 8002e9a:	4601      	mov	r1, r0
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ea2:	f000 b819 	b.w	8002ed8 <_kill_r>
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d00c      	beq.n	8002ec4 <_raise_r+0x50>
 8002eaa:	1c59      	adds	r1, r3, #1
 8002eac:	d103      	bne.n	8002eb6 <_raise_r+0x42>
 8002eae:	2316      	movs	r3, #22
 8002eb0:	6003      	str	r3, [r0, #0]
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	bd38      	pop	{r3, r4, r5, pc}
 8002eb6:	2400      	movs	r4, #0
 8002eb8:	4628      	mov	r0, r5
 8002eba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002ebe:	4798      	blx	r3
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	bd38      	pop	{r3, r4, r5, pc}
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	bd38      	pop	{r3, r4, r5, pc}

08002ec8 <raise>:
 8002ec8:	4b02      	ldr	r3, [pc, #8]	; (8002ed4 <raise+0xc>)
 8002eca:	4601      	mov	r1, r0
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	f7ff bfd1 	b.w	8002e74 <_raise_r>
 8002ed2:	bf00      	nop
 8002ed4:	20000088 	.word	0x20000088

08002ed8 <_kill_r>:
 8002ed8:	b538      	push	{r3, r4, r5, lr}
 8002eda:	4c07      	ldr	r4, [pc, #28]	; (8002ef8 <_kill_r+0x20>)
 8002edc:	2300      	movs	r3, #0
 8002ede:	4605      	mov	r5, r0
 8002ee0:	4608      	mov	r0, r1
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	6023      	str	r3, [r4, #0]
 8002ee6:	f000 f813 	bl	8002f10 <_kill>
 8002eea:	1c43      	adds	r3, r0, #1
 8002eec:	d102      	bne.n	8002ef4 <_kill_r+0x1c>
 8002eee:	6823      	ldr	r3, [r4, #0]
 8002ef0:	b103      	cbz	r3, 8002ef4 <_kill_r+0x1c>
 8002ef2:	602b      	str	r3, [r5, #0]
 8002ef4:	bd38      	pop	{r3, r4, r5, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000150 	.word	0x20000150

08002efc <_getpid_r>:
 8002efc:	f000 b800 	b.w	8002f00 <_getpid>

08002f00 <_getpid>:
 8002f00:	4b02      	ldr	r3, [pc, #8]	; (8002f0c <_getpid+0xc>)
 8002f02:	2258      	movs	r2, #88	; 0x58
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	f04f 30ff 	mov.w	r0, #4294967295
 8002f0a:	4770      	bx	lr
 8002f0c:	20000150 	.word	0x20000150

08002f10 <_kill>:
 8002f10:	4b02      	ldr	r3, [pc, #8]	; (8002f1c <_kill+0xc>)
 8002f12:	2258      	movs	r2, #88	; 0x58
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	f04f 30ff 	mov.w	r0, #4294967295
 8002f1a:	4770      	bx	lr
 8002f1c:	20000150 	.word	0x20000150

08002f20 <_exit>:
 8002f20:	e7fe      	b.n	8002f20 <_exit>
	...

08002f24 <_init>:
 8002f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f26:	bf00      	nop
 8002f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f2a:	bc08      	pop	{r3}
 8002f2c:	469e      	mov	lr, r3
 8002f2e:	4770      	bx	lr

08002f30 <_fini>:
 8002f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f32:	bf00      	nop
 8002f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f36:	bc08      	pop	{r3}
 8002f38:	469e      	mov	lr, r3
 8002f3a:	4770      	bx	lr
