

================================================================
== Vivado HLS Report for 'aes128_mix_column_hw'
================================================================
* Date:           Tue Apr 10 18:51:51 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.338|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+---------+-----+-----+-----+-----+---------+
        |                       |         |  Latency  |  Interval | Pipeline|
        |        Instance       |  Module | min | max | min | max |   Type  |
        +-----------------------+---------+-----+-----+-----+-----+---------+
        |tmp_gmul_hw_fu_44      |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_s_gmul_hw_fu_52    |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_9_gmul_hw_fu_60    |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_1_gmul_hw_fu_68    |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_4_gmul_hw_fu_76    |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_5_gmul_hw_fu_84    |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_6_gmul_hw_fu_92    |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_2_gmul_hw_fu_100   |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_3_gmul_hw_fu_108   |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_7_gmul_hw_fu_116   |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_8_gmul_hw_fu_124   |gmul_hw  |    0|    0|    0|    0|   none  |
        |tmp_10_gmul_hw_fu_132  |gmul_hw  |    0|    0|    0|    0|   none  |
        +-----------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    480|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    576|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+---------+---------+-------+---+----+
    |        Instance       |  Module | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------+---------+---------+-------+---+----+
    |tmp_gmul_hw_fu_44      |gmul_hw  |        0|      0|  0|  40|
    |tmp_s_gmul_hw_fu_52    |gmul_hw  |        0|      0|  0|  40|
    |tmp_9_gmul_hw_fu_60    |gmul_hw  |        0|      0|  0|  40|
    |tmp_1_gmul_hw_fu_68    |gmul_hw  |        0|      0|  0|  40|
    |tmp_4_gmul_hw_fu_76    |gmul_hw  |        0|      0|  0|  40|
    |tmp_5_gmul_hw_fu_84    |gmul_hw  |        0|      0|  0|  40|
    |tmp_6_gmul_hw_fu_92    |gmul_hw  |        0|      0|  0|  40|
    |tmp_2_gmul_hw_fu_100   |gmul_hw  |        0|      0|  0|  40|
    |tmp_3_gmul_hw_fu_108   |gmul_hw  |        0|      0|  0|  40|
    |tmp_7_gmul_hw_fu_116   |gmul_hw  |        0|      0|  0|  40|
    |tmp_8_gmul_hw_fu_124   |gmul_hw  |        0|      0|  0|  40|
    |tmp_10_gmul_hw_fu_132  |gmul_hw  |        0|      0|  0|  40|
    +-----------------------+---------+---------+-------+---+----+
    |Total                  |         |        0|      0|  0| 480|
    +-----------------------+---------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |column_0_write_assi_fu_152_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_1_write_assi_fu_170_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_2_write_assi_fu_188_p2  |    xor   |      0|  0|   8|           8|           8|
    |column_3_write_assi_fu_206_p2  |    xor   |      0|  0|   8|           8|           8|
    |tmp1_fu_140_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp2_fu_146_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_158_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_164_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp5_fu_176_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp6_fu_182_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_194_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp8_fu_200_p2                 |    xor   |      0|  0|   8|           8|           8|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  96|          96|          96|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------+-----+-----+------------+----------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | aes128_mix_column_hw | return value |
|ap_return_0    | out |    8| ap_ctrl_hs | aes128_mix_column_hw | return value |
|ap_return_1    | out |    8| ap_ctrl_hs | aes128_mix_column_hw | return value |
|ap_return_2    | out |    8| ap_ctrl_hs | aes128_mix_column_hw | return value |
|ap_return_3    | out |    8| ap_ctrl_hs | aes128_mix_column_hw | return value |
|column_0_read  |  in |    8|   ap_none  |     column_0_read    |    scalar    |
|column_1_read  |  in |    8|   ap_none  |     column_1_read    |    scalar    |
|column_2_read  |  in |    8|   ap_none  |     column_2_read    |    scalar    |
|column_3_read  |  in |    8|   ap_none  |     column_3_read    |    scalar    |
+---------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%column_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_3_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 2 'read' 'column_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%column_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_2_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 3 'read' 'column_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%column_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_1_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 4 'read' 'column_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%column_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_0_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:138]   --->   Operation 5 'read' 'column_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.34ns)   --->   "%tmp = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_0_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 6 'call' 'tmp' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (3.34ns)   --->   "%tmp_s = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_1_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 7 'call' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [1/1] (3.34ns)   --->   "%tmp_9 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_2_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 8 'call' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (3.34ns)   --->   "%tmp_1 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_3_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 9 'call' 'tmp_1' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node column_0_write_assi)   --->   "%tmp1 = xor i8 %tmp_s, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 10 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node column_0_write_assi)   --->   "%tmp2 = xor i8 %tmp_9, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 11 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_0_write_assi = xor i8 %tmp2, %tmp1" [AES_HLS_ECE1155/src/aes_hw.cpp:144]   --->   Operation 12 'xor' 'column_0_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (3.34ns)   --->   "%tmp_4 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_0_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 13 'call' 'tmp_4' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (3.34ns)   --->   "%tmp_5 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_1_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 14 'call' 'tmp_5' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (3.34ns)   --->   "%tmp_6 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_2_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 15 'call' 'tmp_6' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node column_1_write_assi)   --->   "%tmp3 = xor i8 %tmp_5, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 16 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node column_1_write_assi)   --->   "%tmp4 = xor i8 %tmp_6, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 17 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_1_write_assi = xor i8 %tmp4, %tmp3" [AES_HLS_ECE1155/src/aes_hw.cpp:145]   --->   Operation 18 'xor' 'column_1_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (3.34ns)   --->   "%tmp_2 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_1_read_1, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 19 'call' 'tmp_2' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (3.34ns)   --->   "%tmp_3 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_2_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 20 'call' 'tmp_3' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (3.34ns)   --->   "%tmp_7 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_3_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 21 'call' 'tmp_7' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node column_2_write_assi)   --->   "%tmp5 = xor i8 %tmp_2, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 22 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node column_2_write_assi)   --->   "%tmp6 = xor i8 %tmp_3, %tmp_7" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 23 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_2_write_assi = xor i8 %tmp6, %tmp5" [AES_HLS_ECE1155/src/aes_hw.cpp:146]   --->   Operation 24 'xor' 'column_2_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (3.34ns)   --->   "%tmp_8 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_0_read_1, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 25 'call' 'tmp_8' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (3.34ns)   --->   "%tmp_10 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %column_3_read_1, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 26 'call' 'tmp_10' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node column_3_write_assi)   --->   "%tmp7 = xor i8 %tmp_2, %tmp_8" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 27 'xor' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node column_3_write_assi)   --->   "%tmp8 = xor i8 %tmp_9, %tmp_10" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 28 'xor' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_3_write_assi = xor i8 %tmp8, %tmp7" [AES_HLS_ECE1155/src/aes_hw.cpp:147]   --->   Operation 29 'xor' 'column_3_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8 } undef, i8 %column_0_write_assi, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 30 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8 } %mrv, i8 %column_1_write_assi, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 31 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8 } %mrv_1, i8 %column_2_write_assi, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 32 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8 } %mrv_2, i8 %column_3_write_assi, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 33 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8 } %mrv_3" [AES_HLS_ECE1155/src/aes_hw.cpp:148]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ column_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ column_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ column_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ column_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
column_3_read_1     (read       ) [ 00]
column_2_read_1     (read       ) [ 00]
column_1_read_1     (read       ) [ 00]
column_0_read_1     (read       ) [ 00]
tmp                 (call       ) [ 00]
tmp_s               (call       ) [ 00]
tmp_9               (call       ) [ 00]
tmp_1               (call       ) [ 00]
tmp1                (xor        ) [ 00]
tmp2                (xor        ) [ 00]
column_0_write_assi (xor        ) [ 00]
tmp_4               (call       ) [ 00]
tmp_5               (call       ) [ 00]
tmp_6               (call       ) [ 00]
tmp3                (xor        ) [ 00]
tmp4                (xor        ) [ 00]
column_1_write_assi (xor        ) [ 00]
tmp_2               (call       ) [ 00]
tmp_3               (call       ) [ 00]
tmp_7               (call       ) [ 00]
tmp5                (xor        ) [ 00]
tmp6                (xor        ) [ 00]
column_2_write_assi (xor        ) [ 00]
tmp_8               (call       ) [ 00]
tmp_10              (call       ) [ 00]
tmp7                (xor        ) [ 00]
tmp8                (xor        ) [ 00]
column_3_write_assi (xor        ) [ 00]
mrv                 (insertvalue) [ 00]
mrv_1               (insertvalue) [ 00]
mrv_2               (insertvalue) [ 00]
mrv_3               (insertvalue) [ 00]
StgValue_34         (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="column_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="column_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="column_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="column_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmul_hw"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="column_3_read_1_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="0" index="1" bw="8" slack="0"/>
<pin id="23" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="column_3_read_1/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="column_2_read_1_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="8" slack="0"/>
<pin id="29" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="column_2_read_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="column_1_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="column_1_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="column_0_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="column_0_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_gmul_hw_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="3" slack="0"/>
<pin id="48" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_s_gmul_hw_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_9_gmul_hw_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_1_gmul_hw_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_4_gmul_hw_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_5_gmul_hw_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_6_gmul_hw_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_2_gmul_hw_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_3_gmul_hw_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_7_gmul_hw_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_8_gmul_hw_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_10_gmul_hw_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="column_0_write_assi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="column_0_write_assi/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="column_1_write_assi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="column_1_write_assi/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp6_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="column_2_write_assi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="column_2_write_assi/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="column_3_write_assi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="column_3_write_assi/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mrv_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="38" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="52" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="44" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="60" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="68" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="140" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="84" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="76" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="92" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="68" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="158" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="100" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="76" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="108" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="116" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="176" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="100" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="124" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="60" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="132" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="194" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="152" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="170" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="188" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="206" pin="2"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: aes128_mix_column_hw : column_0_read | {1 }
	Port: aes128_mix_column_hw : column_1_read | {1 }
	Port: aes128_mix_column_hw : column_2_read | {1 }
	Port: aes128_mix_column_hw : column_3_read | {1 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp2 : 1
		column_0_write_assi : 1
		tmp3 : 1
		tmp4 : 1
		column_1_write_assi : 1
		tmp5 : 1
		tmp6 : 1
		column_2_write_assi : 1
		tmp7 : 1
		tmp8 : 1
		column_3_write_assi : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		StgValue_34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      tmp_gmul_hw_fu_44     |    0    |    40   |
|          |     tmp_s_gmul_hw_fu_52    |    0    |    40   |
|          |     tmp_9_gmul_hw_fu_60    |    0    |    40   |
|          |     tmp_1_gmul_hw_fu_68    |    0    |    40   |
|          |     tmp_4_gmul_hw_fu_76    |    0    |    40   |
|   call   |     tmp_5_gmul_hw_fu_84    |    0    |    40   |
|          |     tmp_6_gmul_hw_fu_92    |    0    |    40   |
|          |    tmp_2_gmul_hw_fu_100    |    0    |    40   |
|          |    tmp_3_gmul_hw_fu_108    |    0    |    40   |
|          |    tmp_7_gmul_hw_fu_116    |    0    |    40   |
|          |    tmp_8_gmul_hw_fu_124    |    0    |    40   |
|          |    tmp_10_gmul_hw_fu_132   |    0    |    40   |
|----------|----------------------------|---------|---------|
|          |         tmp1_fu_140        |    0    |    8    |
|          |         tmp2_fu_146        |    0    |    8    |
|          | column_0_write_assi_fu_152 |    0    |    8    |
|          |         tmp3_fu_158        |    0    |    8    |
|          |         tmp4_fu_164        |    0    |    8    |
|    xor   | column_1_write_assi_fu_170 |    0    |    8    |
|          |         tmp5_fu_176        |    0    |    8    |
|          |         tmp6_fu_182        |    0    |    8    |
|          | column_2_write_assi_fu_188 |    0    |    8    |
|          |         tmp7_fu_194        |    0    |    8    |
|          |         tmp8_fu_200        |    0    |    8    |
|          | column_3_write_assi_fu_206 |    0    |    8    |
|----------|----------------------------|---------|---------|
|          | column_3_read_1_read_fu_20 |    0    |    0    |
|   read   | column_2_read_1_read_fu_26 |    0    |    0    |
|          | column_1_read_1_read_fu_32 |    0    |    0    |
|          | column_0_read_1_read_fu_38 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_212         |    0    |    0    |
|insertvalue|        mrv_1_fu_218        |    0    |    0    |
|          |        mrv_2_fu_224        |    0    |    0    |
|          |        mrv_3_fu_230        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   576   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   576  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   576  |
+-----------+--------+--------+
