INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmao/j_mao_lab8/j_mao_lab8.srcs/sources_1/new/my_circuit_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_circuit_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmao/j_mao_lab8/j_mao_lab8.srcs/sources_1/new/my_circuit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_circuit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmao/j_mao_lab8/j_mao_lab8.srcs/sources_1/new/my_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_tb
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [C:/Users/jmao/j_mao_lab8/j_mao_lab8.srcs/sources_1/new/my_tb.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmao/j_mao_lab8/j_mao_lab8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
