

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s'
================================================================
* Date:           Mon Apr 28 18:53:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.563 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       48|  60.000 ns|  1.440 us|    2|   48|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |                                                                                    |                                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min   |    max   | min | max |                    Type                   |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s                |        0|        0|      0 ns|      0 ns|    1|    1|                                        yes|
        |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s  |       45|       46|  1.350 us|  1.380 us|   45|   45|  loop rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    505|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   6|   1418|   1796|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     66|    -|
|Register         |        -|   -|    404|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   6|   1822|   2367|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   6|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s  |        1|   6|  777|  1206|    0|
    |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s                |        0|   0|  641|   590|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                               |                                                                         |        1|   6| 1418|  1796|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_544_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_591_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_613_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln318_fu_561_p2              |         +|   0|  0|  39|          32|           1|
    |and_ln284_2_fu_497_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_491_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_312                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_434                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_call_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_4_fu_453_p2           |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln284_7_fu_469_p2           |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln284_8_fu_485_p2           |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln284_fu_435_p2             |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln303_fu_549_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln307_fu_596_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln313_fu_608_p2             |      icmp|   0|  0|  39|          32|           2|
    |select_ln313_fu_618_p3           |    select|   0|  0|  32|           1|           2|
    |select_ln318_fu_566_p3           |    select|   0|  0|  32|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 505|         359|          29|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_phi_mux_storemerge_phi_fu_204_p4  |  13|          3|   32|         96|
    |layer11_out_blk_n                    |   9|          2|    1|          2|
    |pX_1                                 |   9|          2|   32|         64|
    |pY_1                                 |   9|          2|   32|         64|
    |sX_1                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  66|         15|  130|        294|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_2_reg_656                                                                              |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                        |   3|   0|    3|          0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_reg_642                                                                               |   1|   0|    1|          0|
    |pX_1                                                                                             |  32|   0|   32|          0|
    |pY_1                                                                                             |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9                |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9              |   6|   0|    6|          0|
    |sX_1                                                                                             |  32|   0|   32|          0|
    |sY_1                                                                                             |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18                     |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19                     |   6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            | 404|   0|  404|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>|  return value|
|p_read                      |   in|    6|     ap_none|                                                                   p_read|        scalar|
|p_read1                     |   in|    6|     ap_none|                                                                  p_read1|        scalar|
|p_read2                     |   in|    6|     ap_none|                                                                  p_read2|        scalar|
|p_read3                     |   in|    6|     ap_none|                                                                  p_read3|        scalar|
|p_read4                     |   in|    6|     ap_none|                                                                  p_read4|        scalar|
|layer11_out_din             |  out|  114|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_full_n          |   in|    1|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_write           |  out|    1|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    5|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    5|     ap_fifo|                                                              layer11_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read49 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4"   --->   Operation 4 'read' 'p_read49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read38 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3"   --->   Operation 5 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read27 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2"   --->   Operation 6 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read16 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1"   --->   Operation 7 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_11 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read"   --->   Operation 8 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.23ns)   --->   "%call_ln281 = call void @shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>, i6 %p_read_11, i6 %p_read16, i6 %p_read27, i6 %p_read38, i6 %p_read49, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 9 'call' 'call_ln281' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i114 %layer11_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 11 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.70ns)   --->   "%icmp_ln284 = icmp_eq  i32 %sX_1_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 12 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 13 'load' 'sY_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 14 'load' 'pY_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 15 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 16 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.70ns)   --->   "%icmp_ln284_4 = icmp_eq  i32 %sY_1_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 17 'icmp' 'icmp_ln284_4' <Predicate = (icmp_ln284)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_1_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 18 'partselect' 'tmp_90' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.66ns)   --->   "%icmp_ln284_7 = icmp_sgt  i31 %tmp_90, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 19 'icmp' 'icmp_ln284_7' <Predicate = (icmp_ln284)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_1_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 20 'partselect' 'tmp_91' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.66ns)   --->   "%icmp_ln284_8 = icmp_sgt  i31 %tmp_91, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 21 'icmp' 'icmp_ln284_8' <Predicate = (icmp_ln284)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284 = and i1 %icmp_ln284_7, i1 %icmp_ln284_8" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 22 'and' 'and_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %and_ln284, i1 %icmp_ln284_4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 23 'and' 'and_ln284_2' <Predicate = (icmp_ln284)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %and_ln284_2, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 24 'br' 'br_ln284' <Predicate = (icmp_ln284)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%tmp = call i114 @dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>, i34 %w11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 25 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 15.5>
ST_3 : Operation 26 [1/2] (11.8ns)   --->   "%tmp = call i114 @dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>, i34 %w11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 26 'call' 'tmp' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 11.8> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_out = extractvalue i114 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 27 'extractvalue' 'res_out' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i114 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 28 'extractvalue' 'res_out_1' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i114 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 29 'extractvalue' 'res_out_2' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i114 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 30 'extractvalue' 'res_out_3' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i114 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 31 'extractvalue' 'res_out_4' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i114 %tmp" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 32 'extractvalue' 'res_out_5' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i114 @_ssdm_op_BitConcatenate.i114.i19.i19.i19.i19.i19.i19, i19 %res_out_5, i19 %res_out_4, i19 %res_out_3, i19 %res_out_2, i19 %res_out_1, i19 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 33 'bitconcatenate' 'p_0' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:3.71ns O:3.71ns )   --->   "%write_ln299 = write void @_ssdm_op_Write.ap_fifo.volatile.i114P0A, i114 %layer11_out, i114 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 34 'write' 'write_ln299' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 3.71> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 114> <Depth = 9> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln300 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 35 'br' 'br_ln300' <Predicate = (icmp_ln284 & and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.70ns)   --->   "%add_ln303 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 36 'add' 'add_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.70ns)   --->   "%icmp_ln303 = icmp_eq  i32 %add_ln303, i32 5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 37 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 38 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln316 = store i32 %add_ln303, i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 39 'store' 'store_ln316' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 40 [1/1] (2.70ns)   --->   "%add_ln318 = add i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 40 'add' 'add_ln318' <Predicate = (!icmp_ln284 & !icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 2, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 41 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln318 = store i32 %select_ln318, i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 42 'store' 'store_ln318' <Predicate = (!icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln305 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 44 'store' 'store_ln305' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln306 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 45 'store' 'store_ln306' <Predicate = (icmp_ln303)> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (2.70ns)   --->   "%add_ln307 = add i32 %pY_1_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 46 'add' 'add_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.70ns)   --->   "%icmp_ln307 = icmp_eq  i32 %add_ln307, i32 5" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 47 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln307 = br i1 %icmp_ln307, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 48 'br' 'br_ln307' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln311 = store i32 %add_ln307, i32 %pY_1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 49 'store' 'store_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 50 [1/1] (2.70ns)   --->   "%icmp_ln313 = icmp_eq  i32 %sY_1_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 50 'icmp' 'icmp_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.70ns)   --->   "%add_ln313 = add i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 51 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.79ns)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 2, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 52 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln308 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 54 'store' 'store_ln308' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 55 [1/1] (1.61ns)   --->   "%br_ln310 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 55 'br' 'br_ln310' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.61>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln313, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 56 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln313 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 57 'store' 'store_ln313' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln315 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 58 'br' 'br_ln315' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 59 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ w11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read49          (read          ) [ 0000]
p_read38          (read          ) [ 0000]
p_read27          (read          ) [ 0000]
p_read16          (read          ) [ 0000]
p_read_11         (read          ) [ 0000]
call_ln281        (call          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
sX_1_load         (load          ) [ 0001]
icmp_ln284        (icmp          ) [ 0011]
sY_1_load         (load          ) [ 0001]
pY_1_load         (load          ) [ 0001]
pX_1_load         (load          ) [ 0001]
br_ln284          (br            ) [ 0000]
icmp_ln284_4      (icmp          ) [ 0000]
tmp_90            (partselect    ) [ 0000]
icmp_ln284_7      (icmp          ) [ 0000]
tmp_91            (partselect    ) [ 0000]
icmp_ln284_8      (icmp          ) [ 0000]
and_ln284         (and           ) [ 0000]
and_ln284_2       (and           ) [ 0011]
br_ln284          (br            ) [ 0000]
tmp               (call          ) [ 0000]
res_out           (extractvalue  ) [ 0000]
res_out_1         (extractvalue  ) [ 0000]
res_out_2         (extractvalue  ) [ 0000]
res_out_3         (extractvalue  ) [ 0000]
res_out_4         (extractvalue  ) [ 0000]
res_out_5         (extractvalue  ) [ 0000]
p_0               (bitconcatenate) [ 0000]
write_ln299       (write         ) [ 0000]
br_ln300          (br            ) [ 0000]
add_ln303         (add           ) [ 0000]
icmp_ln303        (icmp          ) [ 0001]
br_ln303          (br            ) [ 0000]
store_ln316       (store         ) [ 0000]
add_ln318         (add           ) [ 0000]
select_ln318      (select        ) [ 0000]
store_ln318       (store         ) [ 0000]
br_ln0            (br            ) [ 0000]
store_ln305       (store         ) [ 0000]
store_ln306       (store         ) [ 0000]
add_ln307         (add           ) [ 0000]
icmp_ln307        (icmp          ) [ 0001]
br_ln307          (br            ) [ 0000]
store_ln311       (store         ) [ 0000]
icmp_ln313        (icmp          ) [ 0000]
add_ln313         (add           ) [ 0000]
select_ln313      (select        ) [ 0000]
br_ln0            (br            ) [ 0000]
store_ln308       (store         ) [ 0000]
br_ln310          (br            ) [ 0000]
storemerge        (phi           ) [ 0000]
store_ln313       (store         ) [ 0000]
br_ln315          (br            ) [ 0000]
ret_ln320         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer11_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="sX_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="sY_1">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="pY_1">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="pX_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="w11">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i114.i19.i19.i19.i19.i19.i19"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i114P0A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="p_read49_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read49/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read38_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read38/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read27_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read27/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read16_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_11_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln299_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="114" slack="0"/>
<pin id="197" dir="0" index="2" bw="114" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="storemerge_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="storemerge_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="0" index="4" bw="6" slack="0"/>
<pin id="217" dir="0" index="5" bw="6" slack="0"/>
<pin id="218" dir="0" index="6" bw="6" slack="0"/>
<pin id="219" dir="0" index="7" bw="6" slack="0"/>
<pin id="220" dir="0" index="8" bw="6" slack="0"/>
<pin id="221" dir="0" index="9" bw="6" slack="0"/>
<pin id="222" dir="0" index="10" bw="6" slack="0"/>
<pin id="223" dir="0" index="11" bw="6" slack="0"/>
<pin id="224" dir="0" index="12" bw="6" slack="0"/>
<pin id="225" dir="0" index="13" bw="6" slack="0"/>
<pin id="226" dir="0" index="14" bw="6" slack="0"/>
<pin id="227" dir="0" index="15" bw="6" slack="0"/>
<pin id="228" dir="0" index="16" bw="6" slack="0"/>
<pin id="229" dir="0" index="17" bw="6" slack="0"/>
<pin id="230" dir="0" index="18" bw="6" slack="0"/>
<pin id="231" dir="0" index="19" bw="6" slack="0"/>
<pin id="232" dir="0" index="20" bw="6" slack="0"/>
<pin id="233" dir="0" index="21" bw="6" slack="0"/>
<pin id="234" dir="0" index="22" bw="6" slack="0"/>
<pin id="235" dir="0" index="23" bw="6" slack="0"/>
<pin id="236" dir="0" index="24" bw="6" slack="0"/>
<pin id="237" dir="0" index="25" bw="6" slack="0"/>
<pin id="238" dir="0" index="26" bw="6" slack="0"/>
<pin id="239" dir="0" index="27" bw="6" slack="0"/>
<pin id="240" dir="0" index="28" bw="6" slack="0"/>
<pin id="241" dir="0" index="29" bw="6" slack="0"/>
<pin id="242" dir="0" index="30" bw="6" slack="0"/>
<pin id="243" dir="0" index="31" bw="6" slack="0"/>
<pin id="244" dir="0" index="32" bw="6" slack="0"/>
<pin id="245" dir="0" index="33" bw="6" slack="0"/>
<pin id="246" dir="0" index="34" bw="6" slack="0"/>
<pin id="247" dir="0" index="35" bw="6" slack="0"/>
<pin id="248" dir="0" index="36" bw="6" slack="0"/>
<pin id="249" dir="0" index="37" bw="6" slack="0"/>
<pin id="250" dir="0" index="38" bw="6" slack="0"/>
<pin id="251" dir="0" index="39" bw="6" slack="0"/>
<pin id="252" dir="0" index="40" bw="6" slack="0"/>
<pin id="253" dir="0" index="41" bw="6" slack="0"/>
<pin id="254" dir="0" index="42" bw="6" slack="0"/>
<pin id="255" dir="0" index="43" bw="6" slack="0"/>
<pin id="256" dir="0" index="44" bw="6" slack="0"/>
<pin id="257" dir="0" index="45" bw="6" slack="0"/>
<pin id="258" dir="0" index="46" bw="6" slack="0"/>
<pin id="259" dir="0" index="47" bw="6" slack="0"/>
<pin id="260" dir="0" index="48" bw="6" slack="0"/>
<pin id="261" dir="0" index="49" bw="6" slack="0"/>
<pin id="262" dir="0" index="50" bw="6" slack="0"/>
<pin id="263" dir="0" index="51" bw="6" slack="0"/>
<pin id="264" dir="0" index="52" bw="6" slack="0"/>
<pin id="265" dir="0" index="53" bw="6" slack="0"/>
<pin id="266" dir="0" index="54" bw="6" slack="0"/>
<pin id="267" dir="0" index="55" bw="6" slack="0"/>
<pin id="268" dir="0" index="56" bw="6" slack="0"/>
<pin id="269" dir="0" index="57" bw="6" slack="0"/>
<pin id="270" dir="0" index="58" bw="6" slack="0"/>
<pin id="271" dir="0" index="59" bw="6" slack="0"/>
<pin id="272" dir="0" index="60" bw="6" slack="0"/>
<pin id="273" dir="1" index="61" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln281/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="114" slack="0"/>
<pin id="337" dir="0" index="1" bw="34" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="0" index="4" bw="6" slack="0"/>
<pin id="341" dir="0" index="5" bw="6" slack="0"/>
<pin id="342" dir="0" index="6" bw="6" slack="0"/>
<pin id="343" dir="0" index="7" bw="6" slack="0"/>
<pin id="344" dir="0" index="8" bw="6" slack="0"/>
<pin id="345" dir="0" index="9" bw="6" slack="0"/>
<pin id="346" dir="0" index="10" bw="6" slack="0"/>
<pin id="347" dir="0" index="11" bw="6" slack="0"/>
<pin id="348" dir="0" index="12" bw="6" slack="0"/>
<pin id="349" dir="0" index="13" bw="6" slack="0"/>
<pin id="350" dir="0" index="14" bw="6" slack="0"/>
<pin id="351" dir="0" index="15" bw="6" slack="0"/>
<pin id="352" dir="0" index="16" bw="6" slack="0"/>
<pin id="353" dir="0" index="17" bw="6" slack="0"/>
<pin id="354" dir="0" index="18" bw="6" slack="0"/>
<pin id="355" dir="0" index="19" bw="6" slack="0"/>
<pin id="356" dir="0" index="20" bw="6" slack="0"/>
<pin id="357" dir="0" index="21" bw="6" slack="0"/>
<pin id="358" dir="0" index="22" bw="6" slack="0"/>
<pin id="359" dir="0" index="23" bw="6" slack="0"/>
<pin id="360" dir="0" index="24" bw="6" slack="0"/>
<pin id="361" dir="0" index="25" bw="6" slack="0"/>
<pin id="362" dir="0" index="26" bw="6" slack="0"/>
<pin id="363" dir="0" index="27" bw="6" slack="0"/>
<pin id="364" dir="0" index="28" bw="6" slack="0"/>
<pin id="365" dir="0" index="29" bw="6" slack="0"/>
<pin id="366" dir="0" index="30" bw="6" slack="0"/>
<pin id="367" dir="0" index="31" bw="6" slack="0"/>
<pin id="368" dir="0" index="32" bw="6" slack="0"/>
<pin id="369" dir="0" index="33" bw="6" slack="0"/>
<pin id="370" dir="0" index="34" bw="6" slack="0"/>
<pin id="371" dir="0" index="35" bw="6" slack="0"/>
<pin id="372" dir="0" index="36" bw="6" slack="0"/>
<pin id="373" dir="0" index="37" bw="6" slack="0"/>
<pin id="374" dir="0" index="38" bw="6" slack="0"/>
<pin id="375" dir="0" index="39" bw="6" slack="0"/>
<pin id="376" dir="0" index="40" bw="6" slack="0"/>
<pin id="377" dir="0" index="41" bw="6" slack="0"/>
<pin id="378" dir="0" index="42" bw="6" slack="0"/>
<pin id="379" dir="0" index="43" bw="6" slack="0"/>
<pin id="380" dir="0" index="44" bw="6" slack="0"/>
<pin id="381" dir="0" index="45" bw="6" slack="0"/>
<pin id="382" dir="0" index="46" bw="6" slack="0"/>
<pin id="383" dir="1" index="47" bw="114" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sX_1_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln284_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sY_1_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="pY_1_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="pX_1_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln284_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_4/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_90_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln284_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="0" index="1" bw="31" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_7/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_91_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln284_8_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="0"/>
<pin id="487" dir="0" index="1" bw="31" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_8/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln284_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln284_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="res_out_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="114" slack="0"/>
<pin id="505" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="res_out_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="114" slack="0"/>
<pin id="509" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="res_out_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="114" slack="0"/>
<pin id="513" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="res_out_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="114" slack="0"/>
<pin id="517" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="res_out_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="114" slack="0"/>
<pin id="521" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="res_out_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="114" slack="0"/>
<pin id="525" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_0_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="114" slack="0"/>
<pin id="529" dir="0" index="1" bw="19" slack="0"/>
<pin id="530" dir="0" index="2" bw="19" slack="0"/>
<pin id="531" dir="0" index="3" bw="19" slack="0"/>
<pin id="532" dir="0" index="4" bw="19" slack="0"/>
<pin id="533" dir="0" index="5" bw="19" slack="0"/>
<pin id="534" dir="0" index="6" bw="19" slack="0"/>
<pin id="535" dir="1" index="7" bw="114" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln303_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln303_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln316_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln318_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln318_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln318_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln305_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln306_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln307_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln307/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln307_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln311_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln313_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln313_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln313_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln308_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln313_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln284_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="656" class="1005" name="and_ln284_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="132" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="132" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="132" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="132" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="132" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="160" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="140" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="274"><net_src comp="134" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="275"><net_src comp="188" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="276"><net_src comp="182" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="277"><net_src comp="176" pin="2"/><net_sink comp="211" pin=3"/></net>

<net id="278"><net_src comp="170" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="279"><net_src comp="164" pin="2"/><net_sink comp="211" pin=5"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="211" pin=6"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="211" pin=7"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="211" pin=8"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="211" pin=9"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="211" pin=10"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="211" pin=11"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="211" pin=12"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="211" pin=13"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="211" pin=14"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="211" pin=15"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="211" pin=16"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="211" pin=17"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="211" pin=18"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="211" pin=19"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="211" pin=20"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="211" pin=21"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="211" pin=22"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="211" pin=23"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="211" pin=24"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="211" pin=25"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="211" pin=26"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="211" pin=27"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="211" pin=28"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="211" pin=29"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="211" pin=30"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="211" pin=31"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="211" pin=32"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="211" pin=33"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="211" pin=34"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="211" pin=35"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="211" pin=36"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="211" pin=37"/></net>

<net id="312"><net_src comp="76" pin="0"/><net_sink comp="211" pin=38"/></net>

<net id="313"><net_src comp="78" pin="0"/><net_sink comp="211" pin=39"/></net>

<net id="314"><net_src comp="80" pin="0"/><net_sink comp="211" pin=40"/></net>

<net id="315"><net_src comp="82" pin="0"/><net_sink comp="211" pin=41"/></net>

<net id="316"><net_src comp="84" pin="0"/><net_sink comp="211" pin=42"/></net>

<net id="317"><net_src comp="86" pin="0"/><net_sink comp="211" pin=43"/></net>

<net id="318"><net_src comp="88" pin="0"/><net_sink comp="211" pin=44"/></net>

<net id="319"><net_src comp="90" pin="0"/><net_sink comp="211" pin=45"/></net>

<net id="320"><net_src comp="92" pin="0"/><net_sink comp="211" pin=46"/></net>

<net id="321"><net_src comp="94" pin="0"/><net_sink comp="211" pin=47"/></net>

<net id="322"><net_src comp="96" pin="0"/><net_sink comp="211" pin=48"/></net>

<net id="323"><net_src comp="98" pin="0"/><net_sink comp="211" pin=49"/></net>

<net id="324"><net_src comp="100" pin="0"/><net_sink comp="211" pin=50"/></net>

<net id="325"><net_src comp="102" pin="0"/><net_sink comp="211" pin=51"/></net>

<net id="326"><net_src comp="104" pin="0"/><net_sink comp="211" pin=52"/></net>

<net id="327"><net_src comp="106" pin="0"/><net_sink comp="211" pin=53"/></net>

<net id="328"><net_src comp="108" pin="0"/><net_sink comp="211" pin=54"/></net>

<net id="329"><net_src comp="110" pin="0"/><net_sink comp="211" pin=55"/></net>

<net id="330"><net_src comp="112" pin="0"/><net_sink comp="211" pin=56"/></net>

<net id="331"><net_src comp="114" pin="0"/><net_sink comp="211" pin=57"/></net>

<net id="332"><net_src comp="116" pin="0"/><net_sink comp="211" pin=58"/></net>

<net id="333"><net_src comp="118" pin="0"/><net_sink comp="211" pin=59"/></net>

<net id="334"><net_src comp="120" pin="0"/><net_sink comp="211" pin=60"/></net>

<net id="384"><net_src comp="156" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="385"><net_src comp="130" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="335" pin=5"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="335" pin=6"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="335" pin=7"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="335" pin=8"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="335" pin=9"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="335" pin=10"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="335" pin=11"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="335" pin=12"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="335" pin=13"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="335" pin=14"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="335" pin=15"/></net>

<net id="400"><net_src comp="80" pin="0"/><net_sink comp="335" pin=16"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="335" pin=17"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="335" pin=18"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="335" pin=19"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="335" pin=20"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="335" pin=21"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="335" pin=22"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="335" pin=23"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="335" pin=24"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="335" pin=25"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="335" pin=26"/></net>

<net id="411"><net_src comp="82" pin="0"/><net_sink comp="335" pin=27"/></net>

<net id="412"><net_src comp="84" pin="0"/><net_sink comp="335" pin=28"/></net>

<net id="413"><net_src comp="86" pin="0"/><net_sink comp="335" pin=29"/></net>

<net id="414"><net_src comp="88" pin="0"/><net_sink comp="335" pin=30"/></net>

<net id="415"><net_src comp="90" pin="0"/><net_sink comp="335" pin=31"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="335" pin=32"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="335" pin=33"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="335" pin=34"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="335" pin=35"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="335" pin=36"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="335" pin=37"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="335" pin=38"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="335" pin=39"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="335" pin=40"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="335" pin=41"/></net>

<net id="426"><net_src comp="92" pin="0"/><net_sink comp="335" pin=42"/></net>

<net id="427"><net_src comp="94" pin="0"/><net_sink comp="335" pin=43"/></net>

<net id="428"><net_src comp="96" pin="0"/><net_sink comp="335" pin=44"/></net>

<net id="429"><net_src comp="98" pin="0"/><net_sink comp="335" pin=45"/></net>

<net id="430"><net_src comp="100" pin="0"/><net_sink comp="335" pin=46"/></net>

<net id="434"><net_src comp="122" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="146" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="124" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="126" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="128" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="441" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="146" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="148" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="445" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="150" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="152" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="473"><net_src comp="459" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="154" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="148" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="449" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="150" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="152" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="489"><net_src comp="475" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="154" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="469" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="453" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="335" pin="47"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="335" pin="47"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="335" pin="47"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="335" pin="47"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="335" pin="47"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="335" pin="47"/><net_sink comp="523" pin=0"/></net>

<net id="536"><net_src comp="158" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="519" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="515" pin="1"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="511" pin="1"/><net_sink comp="527" pin=4"/></net>

<net id="541"><net_src comp="507" pin="1"/><net_sink comp="527" pin=5"/></net>

<net id="542"><net_src comp="503" pin="1"/><net_sink comp="527" pin=6"/></net>

<net id="543"><net_src comp="527" pin="7"/><net_sink comp="194" pin=2"/></net>

<net id="548"><net_src comp="150" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="162" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="544" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="128" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="150" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="146" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="122" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="140" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="128" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="140" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="122" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="150" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="162" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="591" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="126" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="146" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="150" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="146" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="618" pin=2"/></net>

<net id="626"><net_src comp="618" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="631"><net_src comp="140" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="126" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="204" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="124" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="645"><net_src comp="435" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="659"><net_src comp="497" pin="2"/><net_sink comp="656" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer11_out | {3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5 | {1 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E | {1 }
	Port: sX_1 | {3 }
	Port: sY_1 | {3 }
	Port: pY_1 | {3 }
	Port: pX_1 | {3 }
	Port: w11 | {}
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_read1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_read2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_read3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_read4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : layer11_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10 | {2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9 | {1 2 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : sX_1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : sY_1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : pY_1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : pX_1 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> : w11 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln284 : 1
		br_ln284 : 2
		icmp_ln284_4 : 1
		tmp_90 : 1
		icmp_ln284_7 : 2
		tmp_91 : 1
		icmp_ln284_8 : 2
		and_ln284 : 3
		and_ln284_2 : 3
		br_ln284 : 3
	State 3
		res_out : 1
		res_out_1 : 1
		res_out_2 : 1
		res_out_3 : 1
		res_out_4 : 1
		res_out_5 : 1
		p_0 : 2
		write_ln299 : 3
		icmp_ln303 : 1
		br_ln303 : 2
		store_ln316 : 1
		select_ln318 : 1
		store_ln318 : 2
		icmp_ln307 : 1
		br_ln307 : 2
		store_ln311 : 1
		select_ln313 : 1
		storemerge : 2
		store_ln313 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |     call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211    |    0    |    0    |    0    |    0    |
|          | grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335 |    6    |   4.83  |   1042  |   252   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  icmp_ln284_fu_435                                 |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln284_4_fu_453                                |    0    |    0    |    0    |    39   |
|          |                                 icmp_ln284_7_fu_469                                |    0    |    0    |    0    |    38   |
|   icmp   |                                 icmp_ln284_8_fu_485                                |    0    |    0    |    0    |    38   |
|          |                                  icmp_ln303_fu_549                                 |    0    |    0    |    0    |    39   |
|          |                                  icmp_ln307_fu_596                                 |    0    |    0    |    0    |    39   |
|          |                                  icmp_ln313_fu_608                                 |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  add_ln303_fu_544                                  |    0    |    0    |    0    |    39   |
|    add   |                                  add_ln318_fu_561                                  |    0    |    0    |    0    |    39   |
|          |                                  add_ln307_fu_591                                  |    0    |    0    |    0    |    39   |
|          |                                  add_ln313_fu_613                                  |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                 select_ln318_fu_566                                |    0    |    0    |    0    |    32   |
|          |                                 select_ln313_fu_618                                |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                  and_ln284_fu_491                                  |    0    |    0    |    0    |    2    |
|          |                                 and_ln284_2_fu_497                                 |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                p_read49_read_fu_164                                |    0    |    0    |    0    |    0    |
|          |                                p_read38_read_fu_170                                |    0    |    0    |    0    |    0    |
|   read   |                                p_read27_read_fu_176                                |    0    |    0    |    0    |    0    |
|          |                                p_read16_read_fu_182                                |    0    |    0    |    0    |    0    |
|          |                                p_read_11_read_fu_188                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                              write_ln299_write_fu_194                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                    tmp_90_fu_459                                   |    0    |    0    |    0    |    0    |
|          |                                    tmp_91_fu_475                                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   res_out_fu_503                                   |    0    |    0    |    0    |    0    |
|          |                                  res_out_1_fu_507                                  |    0    |    0    |    0    |    0    |
|extractvalue|                                  res_out_2_fu_511                                  |    0    |    0    |    0    |    0    |
|          |                                  res_out_3_fu_515                                  |    0    |    0    |    0    |    0    |
|          |                                  res_out_4_fu_519                                  |    0    |    0    |    0    |    0    |
|          |                                  res_out_5_fu_523                                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                     p_0_fu_527                                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |    6    |   4.83  |   1042  |   747   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|and_ln284_2_reg_656|    1   |
| icmp_ln284_reg_642|    1   |
| storemerge_reg_201|   32   |
+-------------------+--------+
|       Total       |   34   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    4   |  1042  |   747  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   34   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |  1076  |   747  |
+-----------+--------+--------+--------+--------+
