;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -700, -600
	SUB 10, @72
	SUB #12, @263
	SPL 0, <-54
	SUB #12, @203
	SUB #12, @203
	MOV -1, <-20
	JMZ 12, #10
	ADD 3, @540
	ADD 3, @540
	SPL 0, <-54
	SUB -700, @-650
	SUB 12, @10
	ADD <140, 9
	JMN 2, -125
	SLT 300, 90
	ADD 30, 9
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	ADD @-302, 0
	SLT @-302, 0
	MOV @12, @802
	CMP 100, -100
	JMZ @12, #200
	JMZ <130, 9
	JMZ <130, 9
	ADD 870, -65
	ADD 870, -65
	MOV 0, 802
	SPL 10, 72
	ADD 870, -65
	JMP 100, 2
	JMP 100, 2
	SUB 12, @10
	JMZ 121, 0
	MOV -1, <-20
	MOV -1, <-20
	JMN <151, 106
	JMN <151, 106
	JMN <151, 106
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-120
	CMP 30, 9
	JMZ 12, #10
	DJN -1, #-20
