Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 19:39:49 2019
| Host         : Drew running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mc_top_wrapper_timing_summary_routed.rpt -pb mc_top_wrapper_timing_summary_routed.pb -rpx mc_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mc_top_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[0]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7/DOPADOP[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5831 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                18728        0.010        0.000                      0                18656        3.000        0.000                       0                  6320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
ddr_clock                                                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_mc_top_clk_wiz_0                                                                 {0.000 6.667}      13.333          75.000          
  clkfbout_mc_top_clk_wiz_0                                                                 {0.000 20.000}     40.000          25.000          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_mc_top_clk_wiz_0_1                                                               {0.000 6.667}      13.333          75.000          
  clkfbout_mc_top_clk_wiz_0_1                                                               {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.928        0.000                      0                  928        0.086        0.000                      0                  928       15.250        0.000                       0                   483  
ddr_clock                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_mc_top_clk_wiz_0                                                                       0.431        0.000                      0                17306        0.129        0.000                      0                17250        5.417        0.000                       0                  5833  
  clkfbout_mc_top_clk_wiz_0                                                                                                                                                                                                                  37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_mc_top_clk_wiz_0_1                                                                     0.434        0.000                      0                17306        0.129        0.000                      0                17250        5.417        0.000                       0                  5833  
  clkfbout_mc_top_clk_wiz_0_1                                                                                                                                                                                                                37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mc_top_clk_wiz_0                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.077        0.000                      0                    8                                                                        
clk_out1_mc_top_clk_wiz_0_1                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.077        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_mc_top_clk_wiz_0                                                                        31.427        0.000                      0                    8                                                                        
clk_out1_mc_top_clk_wiz_0_1                                                                 clk_out1_mc_top_clk_wiz_0                                                                         0.431        0.000                      0                17306        0.010        0.000                      0                17250  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_mc_top_clk_wiz_0_1                                                                      31.427        0.000                      0                    8                                                                        
clk_out1_mc_top_clk_wiz_0                                                                   clk_out1_mc_top_clk_wiz_0_1                                                                       0.431        0.000                      0                17306        0.010        0.000                      0                17250  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0                                                                   clk_out1_mc_top_clk_wiz_0                                                                         3.330        0.000                      0                  378        0.355        0.000                      0                  378  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0_1                                                                 clk_out1_mc_top_clk_wiz_0                                                                         3.330        0.000                      0                  378        0.236        0.000                      0                  378  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0                                                                   clk_out1_mc_top_clk_wiz_0_1                                                                       3.330        0.000                      0                  378        0.236        0.000                      0                  378  
**async_default**                                                                           clk_out1_mc_top_clk_wiz_0_1                                                                 clk_out1_mc_top_clk_wiz_0_1                                                                       3.333        0.000                      0                  378        0.355        0.000                      0                  378  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.012        0.000                      0                  100        0.347        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.791ns (25.177%)  route 5.322ns (74.822%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.510     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.452    10.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    10.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.363    36.376    
                         clock uncertainty           -0.035    36.341    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.077    36.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.418    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 25.928    

Slack (MET) :             26.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.791ns (26.030%)  route 5.090ns (73.970%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.845    10.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124    10.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.338    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.029    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.348    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 26.091    

Slack (MET) :             26.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.791ns (26.022%)  route 5.092ns (73.978%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.847    10.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124    10.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.338    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.032    36.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                 26.092    

Slack (MET) :             26.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.791ns (26.030%)  route 5.090ns (73.970%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.845    10.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124    10.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.338    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031    36.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 26.093    

Slack (MET) :             26.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.791ns (26.034%)  route 5.089ns (73.966%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.844    10.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124    10.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.338    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031    36.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 26.094    

Slack (MET) :             26.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 1.791ns (26.317%)  route 5.015ns (73.683%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.770    10.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.338    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.029    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.348    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 26.166    

Slack (MET) :             26.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.791ns (26.324%)  route 5.013ns (73.676%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.768    10.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.338    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.031    36.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 26.170    

Slack (MET) :             26.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 1.791ns (26.662%)  route 4.926ns (73.338%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.884     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.682     9.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124    10.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.338    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.081    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 26.305    

Slack (MET) :             26.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 1.791ns (28.932%)  route 4.399ns (71.068%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.418     6.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.295     6.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.943     7.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     9.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.165     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.338    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.077    36.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 26.828    

Slack (MET) :             27.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.090ns (20.553%)  route 4.213ns (79.447%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 36.007 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X13Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.882     4.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.299     4.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.997     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X13Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.044     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.634     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.657     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X10Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.429    36.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.324    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X10Y78         FDPE (Setup_fdpe_C_D)       -0.013    36.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.283    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 27.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.251%)  route 0.124ns (46.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.124     1.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X34Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.343     1.301    
    SLICE_X34Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X34Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.364     1.280    
    SLICE_X34Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDCE (Prop_fdce_C_Q)         0.141     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.056     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[1]
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.378     1.269    
    SLICE_X35Y89         FDCE (Hold_fdce_C_D)         0.076     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.056     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X29Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.378     1.268    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.075     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.378     1.270    
    SLICE_X33Y89         FDCE (Hold_fdce_C_D)         0.075     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X31Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.377     1.268    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.075     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y77          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X7Y77          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y77          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.377     1.292    
    SLICE_X7Y77          FDPE (Hold_fdpe_C_D)         0.075     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378     1.270    
    SLICE_X33Y89         FDCE (Hold_fdce_C_D)         0.071     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X3Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X3Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X3Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.378     1.297    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.078     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X3Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X3Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X3Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.378     1.299    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.078     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr_clock
  To Clock:  ddr_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 3.125ns (24.457%)  route 9.652ns (75.543%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.427    11.088    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.212 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.212    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.119    11.611    
    SLICE_X49Y66         FDCE (Setup_fdce_C_D)        0.032    11.643    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 3.125ns (24.651%)  route 9.552ns (75.349%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.326    10.987    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.111    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.119    11.611    
    SLICE_X48Y66         FDCE (Setup_fdce_C_D)        0.029    11.640    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.696ns  (logic 3.125ns (24.614%)  route 9.571ns (75.386%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.346    11.006    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.130 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.130    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.119    11.613    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.077    11.690    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 3.125ns (24.620%)  route 9.568ns (75.380%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.343    11.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.127    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.119    11.613    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.081    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 2.504ns (20.045%)  route 9.988ns (79.955%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.236     9.539    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A3
    SLICE_X50Y35         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.663 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.663    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OD
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     9.904 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.904    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O0
    SLICE_X50Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.002 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.579    10.581    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.345    10.926 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.926    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.119    11.546    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.075    11.621    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 2.566ns (20.715%)  route 9.823ns (79.285%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.196     9.499    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A3
    SLICE_X50Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.249     9.748 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.748    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OA
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.962    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X50Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    10.050 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.454    10.504    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.319    10.823 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.823    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.119    11.546    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.029    11.575    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.758ns  (logic 1.696ns (14.424%)  route 10.062ns (85.576%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.162    10.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.696ns (14.444%)  route 10.046ns (85.556%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 11.255 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.146    10.176    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.491    11.255    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKBWRCLK
                         clock pessimism              0.453    11.708    
                         clock uncertainty           -0.119    11.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    11.024    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 1.696ns (14.475%)  route 10.021ns (85.525%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.923     5.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.942 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11/O
                         net (fo=1, routed)           0.497     6.440    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.564 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_5/O
                         net (fo=2, routed)           0.617     7.180    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[7]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.304 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[7]_i_2/O
                         net (fo=4, routed)           0.534     7.838    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[12]
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_1/O
                         net (fo=42, routed)          2.189    10.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[7]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 1.696ns (14.497%)  route 10.003ns (85.503%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.830    10.133    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[3]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.415%)  route 0.131ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.551    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.822    -0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.432    -0.500    
    SLICE_X14Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/Q
                         net (fo=1, routed)           0.080    -0.313    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[7]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              0.412    -0.521    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121    -0.400    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.244%)  route 0.420ns (66.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.569    -0.519    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_aclk
    SLICE_X56Y48         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/o_instr_araddr[2]
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/mem_reg_0_i_7__0/O
                         net (fo=16, routed)          0.264     0.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/ADDRARDADDR[2]
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/i_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/CLKBWRCLK
                         clock pessimism              0.666    -0.210    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.027    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.306    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.412    -0.521    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.120    -0.401    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.295    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.409    -0.510    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120    -0.390    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.665%)  route 0.289ns (69.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.563    -0.525    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/Q
                         net (fo=2, routed)           0.289    -0.108    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[12]
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.833    -0.921    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/C
                         clock pessimism              0.661    -0.260    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.012    -0.248    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/Q
                         net (fo=1, routed)           0.089    -0.293    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[1]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/C
                         clock pessimism              0.409    -0.510    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.121    -0.389    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.131%)  route 0.360ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.561    -0.527    mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X48Y33         FDRE                                         r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=1, routed)           0.360    -0.026    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.412    -0.464    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.168    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.594    -0.494    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X61Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.254    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[0]
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.864    -0.890    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.409    -0.481    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.085    -0.396    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.267    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg_n_0_[4]
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.834    -0.920    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/C
                         clock pessimism              0.432    -0.488    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.413    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mc_top_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y13     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y13     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y12     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y12     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y15     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y15     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y10     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y10     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y5      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y5      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mc_top_clk_wiz_0
  To Clock:  clkfbout_mc_top_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mc_top_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    mc_top_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 3.125ns (24.457%)  route 9.652ns (75.543%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.427    11.088    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.212 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.212    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.116    11.613    
    SLICE_X49Y66         FDCE (Setup_fdce_C_D)        0.032    11.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 3.125ns (24.651%)  route 9.552ns (75.349%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.326    10.987    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.111    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.116    11.613    
    SLICE_X48Y66         FDCE (Setup_fdce_C_D)        0.029    11.642    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.642    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.696ns  (logic 3.125ns (24.614%)  route 9.571ns (75.386%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.346    11.006    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.130 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.130    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.116    11.615    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.077    11.692    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 3.125ns (24.620%)  route 9.568ns (75.380%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.343    11.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.127    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.116    11.615    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.081    11.696    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 2.504ns (20.045%)  route 9.988ns (79.955%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.236     9.539    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A3
    SLICE_X50Y35         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.663 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.663    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OD
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     9.904 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.904    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O0
    SLICE_X50Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.002 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.579    10.581    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.345    10.926 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.926    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.116    11.549    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.075    11.624    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 2.566ns (20.715%)  route 9.823ns (79.285%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.196     9.499    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A3
    SLICE_X50Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.249     9.748 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.748    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OA
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.962    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X50Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    10.050 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.454    10.504    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.319    10.823 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.823    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.116    11.549    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.029    11.578    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.758ns  (logic 1.696ns (14.424%)  route 10.062ns (85.576%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.162    10.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.116    11.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.024    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.696ns (14.444%)  route 10.046ns (85.556%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 11.255 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.146    10.176    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.491    11.255    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKBWRCLK
                         clock pessimism              0.453    11.708    
                         clock uncertainty           -0.116    11.592    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    11.026    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 1.696ns (14.475%)  route 10.021ns (85.525%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.923     5.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.942 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11/O
                         net (fo=1, routed)           0.497     6.440    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.564 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_5/O
                         net (fo=2, routed)           0.617     7.180    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[7]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.304 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[7]_i_2/O
                         net (fo=4, routed)           0.534     7.838    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[12]
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_1/O
                         net (fo=42, routed)          2.189    10.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[7]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.116    11.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.024    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 1.696ns (14.497%)  route 10.003ns (85.503%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.830    10.133    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[3]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.116    11.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.024    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.415%)  route 0.131ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.551    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.822    -0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.432    -0.500    
    SLICE_X14Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/Q
                         net (fo=1, routed)           0.080    -0.313    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[7]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              0.412    -0.521    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121    -0.400    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.244%)  route 0.420ns (66.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.569    -0.519    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_aclk
    SLICE_X56Y48         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/o_instr_araddr[2]
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/mem_reg_0_i_7__0/O
                         net (fo=16, routed)          0.264     0.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/ADDRARDADDR[2]
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/i_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/CLKBWRCLK
                         clock pessimism              0.666    -0.210    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.027    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.306    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.412    -0.521    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.120    -0.401    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.295    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.409    -0.510    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120    -0.390    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.665%)  route 0.289ns (69.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.563    -0.525    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/Q
                         net (fo=2, routed)           0.289    -0.108    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[12]
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.833    -0.921    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/C
                         clock pessimism              0.661    -0.260    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.012    -0.248    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/Q
                         net (fo=1, routed)           0.089    -0.293    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[1]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/C
                         clock pessimism              0.409    -0.510    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.121    -0.389    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.131%)  route 0.360ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.561    -0.527    mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X48Y33         FDRE                                         r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=1, routed)           0.360    -0.026    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.412    -0.464    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.168    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.594    -0.494    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X61Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.254    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[0]
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.864    -0.890    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.409    -0.481    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.085    -0.396    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.267    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg_n_0_[4]
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.834    -0.920    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/C
                         clock pessimism              0.432    -0.488    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.413    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mc_top_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y13     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y13     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y12     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y12     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y15     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y15     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y10     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y10     mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y5      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y5      mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y45     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X42Y29     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X52Y27     mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mc_top_clk_wiz_0_1
  To Clock:  clkfbout_mc_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mc_top_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    mc_top_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.077ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.298%)  route 0.621ns (59.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X12Y76         FDCE (Setup_fdce_C_D)       -0.216    13.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.552%)  route 0.462ns (52.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y89         FDCE (Setup_fdce_C_D)       -0.268    13.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.354%)  route 0.621ns (57.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 12.209    

Slack (MET) :             12.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.404%)  route 0.571ns (55.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y89         FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 12.211    

Slack (MET) :             12.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.892%)  route 0.607ns (57.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)       -0.043    13.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 12.227    

Slack (MET) :             12.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.423%)  route 0.594ns (56.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X10Y77         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 12.236    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X12Y76         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.475%)  route 0.505ns (52.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.505     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 12.325    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.077ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.298%)  route 0.621ns (59.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X12Y76         FDCE (Setup_fdce_C_D)       -0.216    13.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.552%)  route 0.462ns (52.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y89         FDCE (Setup_fdce_C_D)       -0.268    13.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.354%)  route 0.621ns (57.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 12.209    

Slack (MET) :             12.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.404%)  route 0.571ns (55.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X33Y89         FDCE (Setup_fdce_C_D)       -0.095    13.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 12.211    

Slack (MET) :             12.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.892%)  route 0.607ns (57.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)       -0.043    13.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 12.227    

Slack (MET) :             12.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.423%)  route 0.594ns (56.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X10Y77         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 12.236    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X12Y76         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.475%)  route 0.505ns (52.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.505     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)       -0.047    13.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 12.325    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.293ns  (logic 0.478ns (36.961%)  route 0.815ns (63.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.815     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y77         FDCE (Setup_fdce_C_D)       -0.280    32.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.720    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 31.427    

Slack (MET) :             31.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.152ns  (logic 0.478ns (41.488%)  route 0.674ns (58.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.674     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X13Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y76         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 31.581    

Slack (MET) :             31.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.820%)  route 0.588ns (55.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y77         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.669    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.070%)  route 0.440ns (47.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.083%)  route 0.440ns (47.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.364%)  route 0.490ns (48.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.490     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.984ns  (logic 0.518ns (52.663%)  route 0.466ns (47.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.466     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y88         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 31.921    

Slack (MET) :             31.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.061%)  route 0.458ns (46.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                 31.929    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 3.125ns (24.457%)  route 9.652ns (75.543%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.427    11.088    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.212 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.212    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.119    11.611    
    SLICE_X49Y66         FDCE (Setup_fdce_C_D)        0.032    11.643    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 3.125ns (24.651%)  route 9.552ns (75.349%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.326    10.987    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.111    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.119    11.611    
    SLICE_X48Y66         FDCE (Setup_fdce_C_D)        0.029    11.640    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.696ns  (logic 3.125ns (24.614%)  route 9.571ns (75.386%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.346    11.006    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.130 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.130    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.119    11.613    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.077    11.690    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 3.125ns (24.620%)  route 9.568ns (75.380%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.343    11.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.127    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.119    11.613    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.081    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 2.504ns (20.045%)  route 9.988ns (79.955%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.236     9.539    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A3
    SLICE_X50Y35         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.663 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.663    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OD
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     9.904 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.904    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O0
    SLICE_X50Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.002 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.579    10.581    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.345    10.926 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.926    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.119    11.546    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.075    11.621    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 2.566ns (20.715%)  route 9.823ns (79.285%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.196     9.499    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A3
    SLICE_X50Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.249     9.748 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.748    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OA
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.962    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X50Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    10.050 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.454    10.504    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.319    10.823 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.823    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.119    11.546    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.029    11.575    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.758ns  (logic 1.696ns (14.424%)  route 10.062ns (85.576%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.162    10.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.696ns (14.444%)  route 10.046ns (85.556%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 11.255 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.146    10.176    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.491    11.255    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKBWRCLK
                         clock pessimism              0.453    11.708    
                         clock uncertainty           -0.119    11.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    11.024    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 1.696ns (14.475%)  route 10.021ns (85.525%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.923     5.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.942 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11/O
                         net (fo=1, routed)           0.497     6.440    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.564 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_5/O
                         net (fo=2, routed)           0.617     7.180    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[7]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.304 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[7]_i_2/O
                         net (fo=4, routed)           0.534     7.838    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[12]
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_1/O
                         net (fo=42, routed)          2.189    10.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[7]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 1.696ns (14.497%)  route 10.003ns (85.503%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.830    10.133    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[3]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.415%)  route 0.131ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.551    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.822    -0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.432    -0.500    
                         clock uncertainty            0.119    -0.382    
    SLICE_X14Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/Q
                         net (fo=1, routed)           0.080    -0.313    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[7]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              0.412    -0.521    
                         clock uncertainty            0.119    -0.403    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121    -0.282    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.244%)  route 0.420ns (66.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.569    -0.519    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_aclk
    SLICE_X56Y48         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/o_instr_araddr[2]
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/mem_reg_0_i_7__0/O
                         net (fo=16, routed)          0.264     0.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/ADDRARDADDR[2]
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/i_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/CLKBWRCLK
                         clock pessimism              0.666    -0.210    
                         clock uncertainty            0.119    -0.091    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.092    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.306    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.412    -0.521    
                         clock uncertainty            0.119    -0.403    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.120    -0.283    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.295    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.409    -0.510    
                         clock uncertainty            0.119    -0.392    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120    -0.272    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.665%)  route 0.289ns (69.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.563    -0.525    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/Q
                         net (fo=2, routed)           0.289    -0.108    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[12]
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.833    -0.921    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/C
                         clock pessimism              0.661    -0.260    
                         clock uncertainty            0.119    -0.142    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.012    -0.130    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/Q
                         net (fo=1, routed)           0.089    -0.293    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[1]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/C
                         clock pessimism              0.409    -0.510    
                         clock uncertainty            0.119    -0.392    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.121    -0.271    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.131%)  route 0.360ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.561    -0.527    mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X48Y33         FDRE                                         r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=1, routed)           0.360    -0.026    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.412    -0.464    
                         clock uncertainty            0.119    -0.345    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.049    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.594    -0.494    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X61Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.254    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[0]
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.864    -0.890    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.409    -0.481    
                         clock uncertainty            0.119    -0.363    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.085    -0.278    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.267    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg_n_0_[4]
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.834    -0.920    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.119    -0.370    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.295    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.027    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.293ns  (logic 0.478ns (36.961%)  route 0.815ns (63.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.815     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y77         FDCE (Setup_fdce_C_D)       -0.280    32.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.720    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 31.427    

Slack (MET) :             31.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.152ns  (logic 0.478ns (41.488%)  route 0.674ns (58.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.674     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X13Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y76         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 31.581    

Slack (MET) :             31.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.820%)  route 0.588ns (55.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y77         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.669    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.070%)  route 0.440ns (47.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.083%)  route 0.440ns (47.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.364%)  route 0.490ns (48.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.490     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.984ns  (logic 0.518ns (52.663%)  route 0.466ns (47.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.466     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y88         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 31.921    

Slack (MET) :             31.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.061%)  route 0.458ns (46.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                 31.929    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 3.125ns (24.457%)  route 9.652ns (75.543%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.427    11.088    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.212 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_cu_memwrite_i_1/O
                         net (fo=1, routed)           0.000    11.212    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg_0
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X49Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.119    11.611    
    SLICE_X49Y66         FDCE (Setup_fdce_C_D)        0.032    11.643    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_cu_memwrite_reg
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 3.125ns (24.651%)  route 9.552ns (75.349%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 11.198 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.326    10.987    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.111 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.111    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[0]
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.434    11.198    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X48Y66         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]/C
                         clock pessimism              0.532    11.729    
                         clock uncertainty           -0.119    11.611    
    SLICE_X48Y66         FDCE (Setup_fdce_C_D)        0.029    11.640    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.696ns  (logic 3.125ns (24.614%)  route 9.571ns (75.386%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.346    11.006    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.130 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_exe_unit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.130    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]_1[1]
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.119    11.613    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.077    11.690    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 3.125ns (24.620%)  route 9.568ns (75.380%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 11.200 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         1.230     6.125    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.152     6.277 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_4/O
                         net (fo=1, routed)           0.592     6.869    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/data6[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.348     7.217 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_fetch[8]_i_3/O
                         net (fo=1, routed)           0.873     8.091    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/alu_calc[8]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/pc_fetch[8]_i_2/O
                         net (fo=2, routed)           0.796     9.011    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/execute_to_hazard_branch_addr[8]
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.135 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_exe_flush0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.135    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/S[2]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.533 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.533    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.647    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.875 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/hazard_unit/o_exe_flush0_carry__1/CO[2]
                         net (fo=3, routed)           0.473    10.348    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/CO[0]
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.313    10.661 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_exe_unit[1]_i_7/O
                         net (fo=4, routed)           0.343    11.003    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/exe_flush
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.127 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/cu_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.127    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg_0
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.436    11.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/i_aclk
    SLICE_X50Y65         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg/C
                         clock pessimism              0.532    11.731    
                         clock uncertainty           -0.119    11.613    
    SLICE_X50Y65         FDCE (Setup_fdce_C_D)        0.081    11.694    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/cu_jalr_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 2.504ns (20.045%)  route 9.988ns (79.955%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.236     9.539    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/A3
    SLICE_X50Y35         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     9.663 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.663    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/OD
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     9.904 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.904    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/O0
    SLICE_X50Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.002 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.579    10.581    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[1]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.345    10.926 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.926    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[1]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.119    11.546    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.075    11.621    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 2.566ns (20.715%)  route 9.823ns (79.285%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 11.211 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.196     9.499    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/A3
    SLICE_X50Y34         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.249     9.748 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.748    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/OA
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     9.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.962    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/O1
    SLICE_X50Y34         MUXF8 (Prop_muxf8_I1_O)      0.088    10.050 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.454    10.504    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data0[0]
    SLICE_X51Y35         LUT3 (Prop_lut3_I2_O)        0.319    10.823 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.823    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/D[0]
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.447    11.211    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/i_aclk
    SLICE_X51Y35         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]/C
                         clock pessimism              0.453    11.665    
                         clock uncertainty           -0.119    11.546    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.029    11.575    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.758ns  (logic 1.696ns (14.424%)  route 10.062ns (85.576%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.162    10.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.696ns (14.444%)  route 10.046ns (85.556%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 11.255 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.933     5.828    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.952 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8/O
                         net (fo=1, routed)           0.433     6.385    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.509 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[5]_i_4/O
                         net (fo=1, routed)           0.598     7.107    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[5]_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[5]_i_1/O
                         net (fo=4, routed)           0.675     7.906    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[10]
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_3/O
                         net (fo=40, routed)          2.146    10.176    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[5]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.491    11.255    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKBWRCLK
                         clock pessimism              0.453    11.708    
                         clock uncertainty           -0.119    11.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    11.024    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 1.696ns (14.475%)  route 10.021ns (85.525%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.923     5.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.942 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11/O
                         net (fo=1, routed)           0.497     6.440    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_11_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.564 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_5/O
                         net (fo=2, routed)           0.617     7.180    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[7]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.304 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[7]_i_2/O
                         net (fo=4, routed)           0.534     7.838    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[12]
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.962 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_1/O
                         net (fo=42, routed)          2.189    10.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[7]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 1.696ns (14.497%)  route 10.003ns (85.503%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.253 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.550    -1.566    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/i_aclk
    SLICE_X44Y63         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -1.110 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]/Q
                         net (fo=35, routed)          0.842    -0.267    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/Q[0]
    SLICE_X44Y64         LUT4 (Prop_lut4_I0_O)        0.124    -0.143 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/store_data[31]_i_7/O
                         net (fo=1, routed)           0.957     0.814    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data_reg[31]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     0.938 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[31]_i_3/O
                         net (fo=36, routed)          0.735     1.673    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/hazard_to_exe_forward_b[1]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.797 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/store_data[29]_i_1/O
                         net (fo=11, routed)          0.884     2.681    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/ma_wdata[29]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.805 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9/O
                         net (fo=7, routed)           0.840     3.645    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/p_2_out_carry__6_i_9_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     3.769 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17/O
                         net (fo=1, routed)           1.001     4.771    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_17_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8/O
                         net (fo=115, routed)         0.841     5.736    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[7]_i_8_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8/O
                         net (fo=1, routed)           0.582     6.442    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_8_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.566 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/index[3]_i_4/O
                         net (fo=1, routed)           0.533     7.099    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index_reg[3]_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.223 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/index[3]_i_1/O
                         net (fo=4, routed)           0.956     8.179    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/tag_reg[18]_1[8]
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/mem_reg_0_i_5/O
                         net (fo=40, routed)          1.830    10.133    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/A[3]
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.489    11.253    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/i_aclk
    RAMB18_X1Y5          RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4/CLKARDCLK
                         clock pessimism              0.453    11.706    
                         clock uncertainty           -0.119    11.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.022    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.415%)  route 0.131ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.551    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X28Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.822    -0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.432    -0.500    
                         clock uncertainty            0.119    -0.382    
    SLICE_X14Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]/Q
                         net (fo=1, routed)           0.080    -0.313    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[7]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              0.412    -0.521    
                         clock uncertainty            0.119    -0.403    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121    -0.282    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.244%)  route 0.420ns (66.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.569    -0.519    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_aclk
    SLICE_X56Y48         FDRE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/index_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.200    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/o_instr_araddr[2]
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/mem_reg_0_i_7__0/O
                         net (fo=16, routed)          0.264     0.109    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/ADDRARDADDR[2]
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/i_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7/CLKBWRCLK
                         clock pessimism              0.666    -0.210    
                         clock uncertainty            0.119    -0.091    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.092    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.554    -0.534    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.306    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.820    -0.933    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y81         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.412    -0.521    
                         clock uncertainty            0.119    -0.403    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.120    -0.283    mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.295    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[17]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.409    -0.510    
                         clock uncertainty            0.119    -0.392    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120    -0.272    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.665%)  route 0.289ns (69.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.563    -0.525    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/Q
                         net (fo=2, routed)           0.289    -0.108    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[12]
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.833    -0.921    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y41         FDRE                                         r  mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/C
                         clock pessimism              0.661    -0.260    
                         clock uncertainty            0.119    -0.142    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.012    -0.130    mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/Q
                         net (fo=1, routed)           0.089    -0.293    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[1]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.835    -0.919    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/C
                         clock pessimism              0.409    -0.510    
                         clock uncertainty            0.119    -0.392    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.121    -0.271    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.131%)  route 0.360ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.561    -0.527    mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X48Y33         FDRE                                         r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=1, routed)           0.360    -0.026    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.878    -0.875    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.412    -0.464    
                         clock uncertainty            0.119    -0.345    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.049    mc_top_i/data_mem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.594    -0.494    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X61Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.254    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[0]
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.864    -0.890    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0
    SLICE_X60Y44         FDRE                                         r  mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.409    -0.481    
                         clock uncertainty            0.119    -0.363    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.085    -0.278    mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_mc_top_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.565    -0.523    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.267    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg_n_0_[4]
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.834    -0.920    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X43Y48         FDRE                                         r  mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.119    -0.370    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.295    mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.027    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.148    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.192    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.119    11.553    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.234    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
                         clock uncertainty            0.119    -0.395    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mc_top_clk_wiz_0_1
  To Clock:  clk_out1_mc_top_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X57Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X57Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X57Y47         FDCE (Recov_fdce_C_CLR)     -0.405    11.151    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.195    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.195    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    11.195    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/time_cnt_incr_reg
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.237    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_mc_top_clk_wiz_0_1 rise@13.333ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.642ns (6.886%)  route 8.681ns (93.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 11.218 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.611    -1.505    mc_top_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X6Y69          FDRE                                         r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.987 r  mc_top_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          6.581     5.594    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n
    SLICE_X55Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.718 f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt[9]_i_2/O
                         net (fo=142, routed)         2.100     7.818    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0
    SLICE_X56Y47         FDCE                                         f  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    R2                                                0.000    13.333 r  ddr_clock (IN)
                         net (fo=0)                   0.000    13.333    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    14.147 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.309    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.092 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.673    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.764 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        1.454    11.218    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_aclk
    SLICE_X56Y47         FDCE                                         r  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]/C
                         clock pessimism              0.453    11.672    
                         clock uncertainty           -0.116    11.556    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    11.237    mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/subtime_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X33Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mc_top_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns - clk_out1_mc_top_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.559    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mc_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  ddr_clock (IN)
                         net (fo=0)                   0.000     0.000    mc_top_i/clk_wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  mc_top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    mc_top_i/clk_wiz/inst/clk_in1_mc_top_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  mc_top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    mc_top_i/clk_wiz/inst/clk_out1_mc_top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  mc_top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5831, routed)        0.827    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.413    -0.513    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X11Y88         FDCE (Recov_fdce_C_CLR)     -0.405    35.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.900    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X11Y88         FDCE (Recov_fdce_C_CLR)     -0.405    35.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.900    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X11Y88         FDCE (Recov_fdce_C_CLR)     -0.405    35.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.900    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.319    35.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.098    

Slack (MET) :             29.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.319    35.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.098    

Slack (MET) :             29.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.319    35.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.098    

Slack (MET) :             29.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.897ns (25.546%)  route 2.614ns (74.454%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.581     6.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.324    36.340    
                         clock uncertainty           -0.035    36.305    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.319    35.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 29.098    

Slack (MET) :             29.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.897ns (27.039%)  route 2.420ns (72.961%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.324    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    35.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.901    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                 29.207    

Slack (MET) :             29.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.897ns (27.039%)  route 2.420ns (72.961%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.324    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    35.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.901    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                 29.207    

Slack (MET) :             29.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.897ns (27.039%)  route 2.420ns (72.961%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.552     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.364     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.295     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.669     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X11Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.324    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    35.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.901    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                 29.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.971%)  route 0.152ns (48.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y78          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.343     1.299    
    SLICE_X10Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.362     1.285    
    SLICE_X35Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.971%)  route 0.152ns (48.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y78          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.343     1.299    
    SLICE_X10Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.971%)  route 0.152ns (48.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y78          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.343     1.299    
    SLICE_X10Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.353    





