Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a9530cf8fe2f430fb96b0440db763ac5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sa_behav xil_defaultlib.testbench_sa xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [E:/Xilinx/project/IPC_10k_test/IPC_10k_test.srcs/sources_1/new/root_SA.v:110]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addrb' [E:/Xilinx/project/IPC_10k_test/IPC_10k_test.srcs/sources_1/new/root_SA.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_ELABORATION...
Compiling module xil_defaultlib.bram_40_8_sa_level2
Compiling module xil_defaultlib.root_SA
Compiling module xil_defaultlib.Register_root_level2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_ELABORATION...
Compiling module xil_defaultlib.bram_40_64_sa_level3
Compiling module xil_defaultlib.TreeLevel2_SA
Compiling module xil_defaultlib.Reg_level2_level3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_ELABORATION...
Compiling module xil_defaultlib.bram_40_512_sa_level4
Compiling module xil_defaultlib.TreeLevel3_SA
Compiling module xil_defaultlib.Reg_level3_level4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_ELABORATION...
Compiling module xil_defaultlib.bram_40_64_sa_level5
Compiling module xil_defaultlib.TreeLevel4_SA
Compiling module xil_defaultlib.Reg_tree_rulematch
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_ELABORATION...
Compiling module xil_defaultlib.bram_171_sa
Compiling module xil_defaultlib.ruleMatch_SA
Compiling module xil_defaultlib.Reg_match_priority
Compiling module xil_defaultlib.prioritySolver
Compiling module xil_defaultlib.pipeline_SA
Compiling module xil_defaultlib.testbench_sa
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sa_behav
