//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg
<Physical Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst
<Timing Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc
<Version>: V1.9.8.11 Education
<Part Number>: GW2AR-LV18QN88C8/I7
<Device>: GW2AR-18
<Device Version>: C
<Created Time>: Sat Jul 15 21:33:22 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 0.95V 85C C8/I7
<Hold Delay Model>:Fast 1.05V 0C C8/I7
<Numbers of Paths Analyzed>:13760
<Numbers of Endpoints Analyzed>:6889
<Numbers of Falling Endpoints>:3
<Numbers of Setup Violated Endpoints>:275
<Numbers of Hold Violated Endpoints>:22

2.2 Clock Summary
                      Clock Name                         Type       Period     Frequency    Rise      Fall        Source     Master                 Objects                
 ==================================================== =========== =========== ============ ======= =========== ============ ======== ===================================== 
  clk                                                  Base        37.037      27.000MHz    0.000   18.518                            clk                                  
  clk_50                                               Base        20.000      50.000MHz    0.000   10.000                            clk_50                               
  clk_135                                              Generated   7.407       135.000MHz   0.000   3.704       clk          clk      clk_135                              
  clk_audio                                            Generated   22666.643   0.044MHz     0.000   11333.321   clk          clk      clk_audio                            
  clk_sdramp                                           Generated   9.259       108.000MHz   4.630   0.000       clk          clk      clk_sdramp                           
  clk_sdram                                            Generated   9.259       108.000MHz   0.000   4.630       clk          clk      clk_sdram                            
  clk_cpu                                              Generated   280.000     3.571MHz     0.000   140.000     clk_50       clk_50   clk_cpu                              
  clk_grom                                             Generated   2240.000    0.446MHz     0.000   1120.000    clk_50       clk_50   clk_grom                             
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       Generated   7.407       135.000MHz   0.000   3.704       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTP       
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       Generated   14.815      67.500MHz    0.000   7.407       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD       
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      Generated   22.222      45.000MHz    0.000   11.111      clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD3      
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    Generated   18.518      54.000MHz    0.000   9.259       clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   Generated   27.778      36.000MHz    0.000   13.889      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level   Entity  
 ===== ============ ============== ============== ======= ======== 
  1     clk          27.000(MHz)    89.106(MHz)    11      TOP     
  2     clk_50       50.000(MHz)    416.624(MHz)   4       TOP     
  3     clk_135      135.000(MHz)   173.826(MHz)   8       TOP     
  4     clk_audio    0.044(MHz)     438.356(MHz)   3       TOP     
  5     clk_sdramp   108.000(MHz)   175.549(MHz)   5       TOP     
  6     clk_sdram    108.000(MHz)   414.708(MHz)   1       TOP     
No timing paths to get frequency of clk_cpu!
No timing paths to get frequency of clk_grom!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                      Clock Name                       Analysis Type   EndPoints TNS   Number of EndPoints  
 ==================================================== =============== =============== ===================== 
  clk                                                  setup           0.000           0                    
  clk                                                  hold            0.000           0                    
  clk_50                                               setup           0.000           0                    
  clk_50                                               hold            0.000           0                    
  clk_135                                              setup           0.000           0                    
  clk_135                                              hold            0.000           0                    
  clk_audio                                            setup           0.000           0                    
  clk_audio                                            hold            0.000           0                    
  clk_sdramp                                           setup           0.000           0                    
  clk_sdramp                                           hold            0.000           0                    
  clk_sdram                                            setup           0.000           0                    
  clk_sdram                                            hold            0.000           0                    
  clk_cpu                                              setup           0.000           0                    
  clk_cpu                                              hold            0.000           0                    
  clk_grom                                             setup           0.000           0                    
  clk_grom                                             hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack         From Node                            To Node                         From Clock     To Clock   Relation   Clock Skew   Data Delay  
 ============= ============ ======================= ================================================ ================ ========== ========== ============ ============ 
  1             -4.881       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.093      
  2             -4.881       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.093      
  3             -4.881       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.093      
  4             -4.881       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.093      
  5             -4.867       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.079      
  6             -4.867       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.079      
  7             -4.867       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.079      
  8             -4.555       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.767      
  9             -4.555       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.767      
  10            -4.552       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.764      
  11            -4.523       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.735      
  12            -4.381       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.593      
  13            -4.380       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.592      
  14            -4.380       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.592      
  15            -4.345       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.557      
  16            -4.345       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.557      
  17            -4.345       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.557      
  18            -4.344       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.556      
  19            -4.344       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.556      
  20            -4.343       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.555      
  21            -4.329       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.541      
  22            -4.329       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.541      
  23            -4.299       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.511      
  24            -4.299       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.511      
  25            -4.243       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CE       clk_sdramp:[R]   clk:[R]    4.630      -1.652       10.456      

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                       From Node                                                  To Node                              From Clock      To Clock    Relation   Clock Skew   Data Delay  
 ============= ============ ==================================================== ============================================================= =============== ============ ========== ============ ============ 
  1             -0.840       cswn_sdram_r_s0/Q                                    cs_latch_0_s0/D                                               clk_sdram:[R]   clk:[R]      0.000      -1.355       0.561       
  2             -0.837       csrn_sdram_r_s0/Q                                    cs_latch_1_s0/D                                               clk_sdram:[R]   clk:[R]      0.000      -1.355       0.564       
  3             -0.719       LPF/FF_OUT_18_s0/Q                                   audio_sample_word0[1]_2_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.682       
  4             -0.719       LPF/FF_OUT_22_s0/Q                                   audio_sample_word0[1]_6_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.682       
  5             -0.719       LPF/FF_OUT_28_s0/Q                                   audio_sample_word0[1]_12_s0/D                                 clk_135:[R]     clk:[R]      0.000      -1.355       0.682       
  6             -0.671       n370_s0/I0                                           clk_grom_s0/D                                                 clk_grom:[R]    clk_50:[R]   0.000      -0.860       0.234       
  7             -0.671       n343_s1/I0                                           clk_cpu_s0/D                                                  clk_cpu:[R]     clk_50:[R]   0.000      -0.860       0.234       
  8             -0.635       csrn_sdram_r_s0/Q                                    CpuReq_s0/D                                                   clk_sdram:[R]   clk:[R]      0.000      -1.355       0.766       
  9             -0.584       LPF/FF_OUT_23_s0/Q                                   audio_sample_word0[1]_7_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.818       
  10            -0.582       LPF/FF_OUT_21_s0/Q                                   audio_sample_word0[1]_5_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.819       
  11            -0.582       LPF/FF_OUT_31_s0/Q                                   audio_sample_word0[1]_15_s0/D                                 clk_135:[R]     clk:[R]      0.000      -1.355       0.819       
  12            -0.577       cswn_sdram_r_s0/Q                                    CpuWrt_s0/D                                                   clk_sdram:[R]   clk:[R]      0.000      -1.355       0.824       
  13            -0.566       LPF/FF_OUT_27_s0/Q                                   audio_sample_word0[1]_11_s0/D                                 clk_135:[R]     clk:[R]      0.000      -1.355       0.835       
  14            -0.555       LPF/FF_OUT_16_s0/Q                                   audio_sample_word0[1]_0_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.847       
  15            -0.555       LPF/FF_OUT_19_s0/Q                                   audio_sample_word0[1]_3_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.847       
  16            -0.555       LPF/FF_OUT_20_s0/Q                                   audio_sample_word0[1]_4_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.847       
  17            -0.555       LPF/FF_OUT_24_s0/Q                                   audio_sample_word0[1]_8_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.847       
  18            -0.555       LPF/FF_OUT_29_s0/Q                                   audio_sample_word0[1]_13_s0/D                                 clk_135:[R]     clk:[R]      0.000      -1.355       0.847       
  19            -0.555       LPF/FF_OUT_30_s0/Q                                   audio_sample_word0[1]_14_s0/D                                 clk_135:[R]     clk:[R]      0.000      -1.355       0.847       
  20            -0.541       LPF/FF_OUT_17_s0/Q                                   audio_sample_word0[1]_1_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.860       
  21            -0.456       LPF/FF_OUT_26_s0/Q                                   audio_sample_word0[1]_10_s0/D                                 clk_135:[R]     clk:[R]      0.000      -1.355       0.945       
  22            -0.429       LPF/FF_OUT_25_s0/Q                                   audio_sample_word0[1]_9_s0/D                                  clk_135:[R]     clk:[R]      0.000      -1.355       0.973       
  23            0.060        u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE   clk:[R]         clk:[R]      0.000      0.000        0.201       
  24            0.060        u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE           clk:[R]         clk:[R]      0.000      0.000        0.201       
  25            0.060        u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE           clk:[R]         clk:[R]      0.000      0.000        0.201       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                  To Node                  From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ============ ====================================== ============ ================ ========== ============ ============ 
  1             -0.504       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[F]      3.704      1.775        2.246       
  2             -0.504       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[F]      3.704      1.775        2.246       
  3             -0.504       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[F]      3.704      1.775        2.246       
  4             0.661        rst_n_s0/Q   vram/u_sdram/rst_cnt_0_s1/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  5             0.661        rst_n_s0/Q   vram/u_sdram/ff_busy_s2/PRESET         clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  6             0.661        rst_n_s0/Q   vram/u_sdram/state_0_s1/CLEAR          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  7             0.661        rst_n_s0/Q   vram/u_sdram/state_1_s1/CLEAR          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  8             0.661        rst_n_s0/Q   vram/u_sdram/state_2_s1/CLEAR          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  9             0.661        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_0_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  10            0.661        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  11            0.661        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_2_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  12            0.661        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  13            0.661        rst_n_s0/Q   vram/u_sdram/dq_oen_s1/PRESET          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  14            0.661        rst_n_s0/Q   vram/u_sdram/rst_done_s0/CLEAR         clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  15            0.661        rst_n_s0/Q   vram/u_sdram/rst_cnt_1_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  16            0.661        rst_n_s0/Q   vram/u_sdram/rst_cnt_2_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  17            0.661        rst_n_s0/Q   vram/u_sdram/rst_cnt_3_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  18            0.661        rst_n_s0/Q   vram/u_sdram/rst_cnt_4_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  19            0.661        rst_n_s0/Q   vram/u_sdram/rst_cnt_5_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.246       
  20            3.192        rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[R]      7.407      1.781        2.246       
  21            3.192        rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[R]      7.407      1.781        2.246       
  22            3.192        rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[R]      7.407      1.781        2.246       
  23            34.638       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk:[R]          37.037     0.000        2.246       
  24            34.638       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk:[R]          37.037     0.000        2.246       
  25            34.638       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk:[R]          37.037     0.000        2.246       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node            To Node           From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ========================= ============ ============= ========== ============ ============ 
  1             1.418        rst_n_s0/Q   serializer/gwSer2/RESET   clk:[R]      clk:[R]       0.000      0.000        1.571       
  2             1.418        rst_n_s0/Q   serializer/gwSer1/RESET   clk:[R]      clk:[R]       0.000      0.000        1.571       
  3             1.418        rst_n_s0/Q   serializer/gwSer0/RESET   clk:[R]      clk:[R]       0.000      0.000        1.571       
  4             1.560        rst_n_s0/Q   io_state_r_s5/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.571       
  5             1.560        rst_n_s0/Q   CpuReq_s0/CLEAR           clk:[R]      clk:[R]       0.000      0.000        1.571       
  6             1.560        rst_n_s0/Q   CpuWrt_s0/CLEAR           clk:[R]      clk:[R]       0.000      0.000        1.571       
  7             1.560        rst_n_s0/Q   CpuAdr_0_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  8             1.560        rst_n_s0/Q   CpuAdr_1_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  9             1.560        rst_n_s0/Q   CpuDbo_0_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  10            1.560        rst_n_s0/Q   CpuDbo_1_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  11            1.560        rst_n_s0/Q   CpuDbo_2_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  12            1.560        rst_n_s0/Q   CpuDbo_3_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  13            1.560        rst_n_s0/Q   CpuDbo_4_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  14            1.560        rst_n_s0/Q   CpuDbo_5_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  15            1.560        rst_n_s0/Q   CpuDbo_6_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  16            1.560        rst_n_s0/Q   CpuDbo_7_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.571       
  17            2.838        rst_n_s0/Q   serializer/gwSer2/RESET   clk:[R]      clk_135:[R]   0.000      1.455        1.571       
  18            2.838        rst_n_s0/Q   serializer/gwSer1/RESET   clk:[R]      clk_135:[R]   0.000      1.455        1.571       
  19            2.838        rst_n_s0/Q   serializer/gwSer0/RESET   clk:[R]      clk_135:[R]   0.000      1.455        1.571       
  20            2.880        rst_n_s0/Q   LPF/FF_OUT_16_s0/CLEAR    clk:[R]      clk_135:[R]   0.000      1.355        1.571       
  21            2.880        rst_n_s0/Q   LPF/FF_OUT_17_s0/CLEAR    clk:[R]      clk_135:[R]   0.000      1.355        1.571       
  22            2.880        rst_n_s0/Q   LPF/FF_OUT_18_s0/CLEAR    clk:[R]      clk_135:[R]   0.000      1.355        1.571       
  23            6.539        rst_n_s0/Q   serializer/gwSer2/RESET   clk:[R]      clk_135:[F]   -3.704     1.450        1.571       
  24            6.539        rst_n_s0/Q   serializer/gwSer1/RESET   clk:[R]      clk_135:[F]   -3.704     1.450        1.571       
  25            6.539        rst_n_s0/Q   serializer/gwSer0/RESET   clk:[R]      clk_135:[F]   -3.704     1.450        1.571       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type          Clock          Objects        
 ======== ======= ============== ================ ================= ========= ===================== 
  1        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_6_s0  
  2        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_5_s0  
  3        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_0_s0  
  4        2.627   3.627          1.000            Low Pulse Width   clk_135   clk_sck_s0           
  5        2.627   3.627          1.000            Low Pulse Width   clk_135   adc_sample_15_s0     
  6        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_D2_23_s0      
  7        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_D5_27_s0      
  8        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_OUT_23_s0     
  9        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_OUT_22_s0     
  10       2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_OUT_19_s0     

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -4.881
Data Arrival Time : 43.743
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/F                 
  43.743   0.687    tNET   RR   1        R17C8[0][A]    u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R17C8[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0      
  38.863   -0.035   tSu         1        R17C8[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.724%, 
                    route: 6.343 57.184%, 
                    tC2Q: 0.232 2.091%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path2						
Path Summary:
Slack             : -4.881
Data Arrival Time : 43.743
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/F                 
  43.743   0.687    tNET   RR   1        R17C12[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R17C12[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0      
  38.863   -0.035   tSu         1        R17C12[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.724%, 
                    route: 6.343 57.184%, 
                    tC2Q: 0.232 2.091%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path3						
Path Summary:
Slack             : -4.881
Data Arrival Time : 43.743
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/F                 
  43.743   0.687    tNET   RR   1        R17C12[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R17C12[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0      
  38.863   -0.035   tSu         1        R17C12[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.724%, 
                    route: 6.343 57.184%, 
                    tC2Q: 0.232 2.091%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path4						
Path Summary:
Slack             : -4.881
Data Arrival Time : 43.743
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/F                 
  43.743   0.687    tNET   RR   1        R17C11[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R17C11[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0      
  38.863   -0.035   tSu         1        R17C11[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.724%, 
                    route: 6.343 57.184%, 
                    tC2Q: 0.232 2.091%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path5						
Path Summary:
Slack             : -4.867
Data Arrival Time : 43.730
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.475   0.256    tNET   FF   1        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/I2                
  43.045   0.570    tINS   FR   5        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/F                 
  43.730   0.685    tNET   RR   1        R18C13[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C13[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0      
  38.863   -0.035   tSu         1        R18C13[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.773%, 
                    route: 6.330 57.133%, 
                    tC2Q: 0.232 2.094%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path6						
Path Summary:
Slack             : -4.867
Data Arrival Time : 43.730
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.475   0.256    tNET   FF   1        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/I2                
  43.045   0.570    tINS   FR   5        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/F                 
  43.730   0.685    tNET   RR   1        R18C13[2][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C13[2][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0      
  38.863   -0.035   tSu         1        R18C13[2][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.773%, 
                    route: 6.330 57.133%, 
                    tC2Q: 0.232 2.094%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path7						
Path Summary:
Slack             : -4.867
Data Arrival Time : 43.730
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.475   0.256    tNET   FF   1        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/I2                
  43.045   0.570    tINS   FR   5        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/F                 
  43.730   0.685    tNET   RR   1        R18C10[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C10[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0      
  38.863   -0.035   tSu         1        R18C10[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 40.773%, 
                    route: 6.330 57.133%, 
                    tC2Q: 0.232 2.094%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path8						
Path Summary:
Slack             : -4.555
Data Arrival Time : 43.418
Data Required Time: 38.863
From              : off_s0
To                : FF_Y_TEST_LISTUP_ADDR_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                           
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                     
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                      
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                         
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                          
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1             
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT           
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN            
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT           
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN            
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT           
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN            
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM            
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0            
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F             
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3             
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F              
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                    
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                     
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                    
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                     
  42.486   0.267    tNET   FF   1        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I0  
  43.056   0.570    tINS   FR   4        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F   
  43.418   0.362    tNET   RR   1        R18C9[0][B]    u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  37.037   37.037                                      active clock edge time                           
  37.037   0.000                                       clk                                              
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                       
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                       
  38.933   1.213    tNET   RR   1        R18C9[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0      
  38.863   -0.035   tSu         1        R18C9[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 41.954%, 
                    route: 6.018 55.891%, 
                    tC2Q: 0.232 2.155%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path9						
Path Summary:
Slack             : -4.555
Data Arrival Time : 43.418
Data Required Time: 38.863
From              : off_s0
To                : FF_Y_TEST_LISTUP_ADDR_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                           
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                     
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                      
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                         
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                          
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1             
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT           
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN            
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT           
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN            
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT           
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN            
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM            
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0            
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F             
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3             
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F              
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                    
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                     
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                    
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                     
  42.486   0.267    tNET   FF   1        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I0  
  43.056   0.570    tINS   FR   4        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F   
  43.418   0.362    tNET   RR   1        R21C9[2][A]    u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  37.037   37.037                                      active clock edge time                           
  37.037   0.000                                       clk                                              
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                       
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                       
  38.933   1.213    tNET   RR   1        R21C9[2][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0      
  38.863   -0.035   tSu         1        R21C9[2][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 41.954%, 
                    route: 6.018 55.891%, 
                    tC2Q: 0.232 2.155%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path10						
Path Summary:
Slack             : -4.552
Data Arrival Time : 43.415
Data Required Time: 38.863
From              : off_s0
To                : FF_Y_TEST_LISTUP_ADDR_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                           
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                     
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                      
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                         
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                          
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1             
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT           
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN            
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT           
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN            
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT           
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN            
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM            
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0            
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F             
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3             
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F              
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                    
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                     
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                    
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                     
  42.486   0.267    tNET   FF   1        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I0  
  43.056   0.570    tINS   FR   4        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F   
  43.415   0.359    tNET   RR   1        R17C10[0][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                        
 ======== ======== ====== ==== ======== ============== ================================================= 
  37.037   37.037                                       active clock edge time                           
  37.037   0.000                                        clk                                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                       
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                       
  38.933   1.213    tNET   RR   1        R17C10[0][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0      
  38.863   -0.035   tSu         1        R17C10[0][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 41.967%, 
                    route: 6.015 55.878%, 
                    tC2Q: 0.232 2.155%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path11						
Path Summary:
Slack             : -4.523
Data Arrival Time : 43.385
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][A]   u_v9958/U_SPRITE/n2547_s0/F                 
  43.385   0.329    tNET   RR   1        R20C8[0][A]    u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C8[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0      
  38.863   -0.035   tSu         1        R20C8[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.082%, 
                    route: 5.985 55.756%, 
                    tC2Q: 0.232 2.161%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path12						
Path Summary:
Slack             : -4.381
Data Arrival Time : 43.244
Data Required Time: 38.863
From              : off_s0
To                : FF_Y_TEST_LISTUP_ADDR_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                           
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                     
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                      
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                         
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                          
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1             
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT           
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN            
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT           
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN            
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT           
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN            
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM            
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0            
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F             
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3             
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F              
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                    
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                     
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                    
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                     
  42.486   0.267    tNET   FF   1        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I0  
  43.056   0.570    tINS   FR   4        R20C10[0][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F   
  43.244   0.188    tNET   RR   1        R20C9[1][A]    u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                            NODE                        
 ======== ======== ====== ==== ======== ============= ================================================= 
  37.037   37.037                                      active clock edge time                           
  37.037   0.000                                       clk                                              
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                       
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                       
  38.933   1.213    tNET   RR   1        R20C9[1][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0      
  38.863   -0.035   tSu         1        R20C9[1][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.645%, 
                    route: 5.844 55.165%, 
                    tC2Q: 0.232 2.190%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path13						
Path Summary:
Slack             : -4.380
Data Arrival Time : 43.242
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/F                 
  43.242   0.186    tNET   RR   1        R20C12[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C12[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0      
  38.863   -0.035   tSu         1        R20C12[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.650%, 
                    route: 5.842 55.160%, 
                    tC2Q: 0.232 2.190%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path14						
Path Summary:
Slack             : -4.380
Data Arrival Time : 43.242
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/F                 
  43.242   0.186    tNET   RR   1        R20C12[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C12[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0      
  38.863   -0.035   tSu         1        R20C12[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.650%, 
                    route: 5.842 55.160%, 
                    tC2Q: 0.232 2.190%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path15						
Path Summary:
Slack             : -4.345
Data Arrival Time : 43.208
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/F                 
  43.208   0.151    tNET   RR   1        R20C10[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C10[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0      
  38.863   -0.035   tSu         1        R20C10[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.791%, 
                    route: 5.807 55.011%, 
                    tC2Q: 0.232 2.198%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path16						
Path Summary:
Slack             : -4.345
Data Arrival Time : 43.208
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/F                 
  43.208   0.151    tNET   RR   1        R20C10[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C10[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0      
  38.863   -0.035   tSu         1        R20C10[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.791%, 
                    route: 5.807 55.011%, 
                    tC2Q: 0.232 2.198%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path17						
Path Summary:
Slack             : -4.345
Data Arrival Time : 43.208
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.486   0.267    tNET   FF   1        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/I3                
  43.056   0.570    tINS   FR   5        R20C10[3][B]   u_v9958/U_SPRITE/n2537_s0/F                 
  43.208   0.151    tNET   RR   1        R20C10[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C10[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0      
  38.863   -0.035   tSu         1        R20C10[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.791%, 
                    route: 5.807 55.011%, 
                    tC2Q: 0.232 2.198%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path18						
Path Summary:
Slack             : -4.344
Data Arrival Time : 43.207
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.232   0.013    tNET   FF   1        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/I2                
  42.802   0.570    tINS   FR   5        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/F                 
  43.207   0.405    tNET   RR   1        R18C13[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C13[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0      
  38.863   -0.035   tSu         1        R18C13[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.795%, 
                    route: 5.807 55.008%, 
                    tC2Q: 0.232 2.198%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path19						
Path Summary:
Slack             : -4.344
Data Arrival Time : 43.207
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.232   0.013    tNET   FF   1        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/I2                
  42.802   0.570    tINS   FR   5        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/F                 
  43.207   0.405    tNET   RR   1        R18C13[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C13[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0      
  38.863   -0.035   tSu         1        R18C13[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.795%, 
                    route: 5.807 55.008%, 
                    tC2Q: 0.232 2.198%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path20						
Path Summary:
Slack             : -4.343
Data Arrival Time : 43.206
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[7]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[3][A]    u_v9958/U_SPRITE/n2559_s3/I3                
  41.755   0.453    tINS   FF   6        R20C9[3][A]    u_v9958/U_SPRITE/n2559_s3/F                 
  42.339   0.583    tNET   FF   1        R18C10[1][B]   u_v9958/U_SPRITE/n2572_s0/I2                
  42.666   0.327    tINS   FR   5        R18C10[1][B]   u_v9958/U_SPRITE/n2572_s0/F                 
  43.206   0.540    tNET   RR   1        R20C8[1][B]    u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R20C8[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0      
  38.863   -0.035   tSu         1        R20C8[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 3.812 36.120%, 
                    route: 6.510 61.682%, 
                    tC2Q: 0.232 2.198%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path21						
Path Summary:
Slack             : -4.329
Data Arrival Time : 43.192
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.475   0.256    tNET   FF   1        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/I2                
  43.045   0.570    tINS   FR   5        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/F                 
  43.192   0.147    tNET   RR   1        R18C9[2][A]    u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C9[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0      
  38.863   -0.035   tSu         1        R18C9[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.856%, 
                    route: 5.791 54.943%, 
                    tC2Q: 0.232 2.201%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path22						
Path Summary:
Slack             : -4.329
Data Arrival Time : 43.192
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.475   0.256    tNET   FF   1        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/I2                
  43.045   0.570    tINS   FR   5        R18C9[0][A]    u_v9958/U_SPRITE/n2542_s0/F                 
  43.192   0.147    tNET   RR   1        R18C9[2][B]    u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C9[2][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0      
  38.863   -0.035   tSu         1        R18C9[2][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.856%, 
                    route: 5.791 54.943%, 
                    tC2Q: 0.232 2.201%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path23						
Path Summary:
Slack             : -4.299
Data Arrival Time : 43.162
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.232   0.013    tNET   FF   1        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/I2                
  42.802   0.570    tINS   FR   5        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/F                 
  43.162   0.360    tNET   RR   1        R18C9[1][B]    u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C9[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0      
  38.863   -0.035   tSu         1        R18C9[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.976%, 
                    route: 5.762 54.817%, 
                    tC2Q: 0.232 2.207%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : -4.299
Data Arrival Time : 43.162
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/I2                
  41.764   0.462    tINS   FR   1        R20C9[2][A]    u_v9958/U_SPRITE/n2537_s2/F                 
  41.766   0.001    tNET   RR   1        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/I2                
  42.219   0.453    tINS   RF   5        R20C9[1][B]    u_v9958/U_SPRITE/n2537_s1/F                 
  42.232   0.013    tNET   FF   1        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/I2                
  42.802   0.570    tINS   FR   5        R20C9[0][B]    u_v9958/U_SPRITE/n2552_s0/F                 
  43.162   0.360    tNET   RR   1        R18C10[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R18C10[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0      
  38.863   -0.035   tSu         1        R18C10[2][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 10
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.517 42.976%, 
                    route: 5.762 54.817%, 
                    tC2Q: 0.232 2.207%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : -4.243
Data Arrival Time : 43.106
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[4]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  32.407   32.407                                       active clock edge time                      
  32.407   0.000                                        clk_sdramp                                  
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  32.651   0.243    tNET   RR   1        R16C29[0][A]   vram/u_sdram/off_s0/CLK                     
  32.883   0.232    tC2Q   RF   16       R16C29[0][A]   vram/u_sdram/off_s0/Q                       
  34.575   1.692    tNET   FF   1        R21C2[0][A]    vram/u_sdram/MemDout_0_s/I2                 
  35.092   0.517    tINS   FF   3        R21C2[0][A]    vram/u_sdram/MemDout_0_s/F                  
  36.483   1.391    tNET   FF   1        R21C29[1][A]   u_v9958/PRAMDAT_0_s0/I0                     
  37.000   0.517    tINS   FF   15       R21C29[1][A]   u_v9958/PRAMDAT_0_s0/F                      
  38.329   1.329    tNET   FF   2        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1         
  38.700   0.371    tINS   FF   1        R27C15[0][A]   u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT       
  38.700   0.000    tNET   FF   2        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN        
  38.735   0.035    tINS   FF   1        R27C15[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  38.735   0.000    tNET   FF   2        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  38.770   0.035    tINS   FF   1        R27C15[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  38.770   0.000    tNET   FF   2        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  39.240   0.470    tINS   FF   3        R27C15[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM        
  39.249   0.009    tNET   FF   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/I0        
  39.819   0.570    tINS   FR   1        R27C15[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s10/F         
  39.820   0.001    tNET   RR   1        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I3         
  40.337   0.517    tINS   RF   3        R27C15[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F          
  41.302   0.965    tNET   FF   1        R20C9[3][A]    u_v9958/U_SPRITE/n2559_s3/I3                
  41.755   0.453    tINS   FF   6        R20C9[3][A]    u_v9958/U_SPRITE/n2559_s3/F                 
  42.177   0.422    tNET   FF   1        R18C9[1][A]    u_v9958/U_SPRITE/n2559_s0/I2                
  42.747   0.570    tINS   FR   5        R18C9[1][A]    u_v9958/U_SPRITE/n2559_s0/F                 
  43.106   0.359    tNET   RR   1        R17C8[1][A]    u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======== ====== ==== ======== ============= ============================================= 
  37.037   37.037                                      active clock edge time                       
  37.037   0.000                                       clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]       clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2525     IOL7[A]       clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R17C8[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CLK  
  38.898   -0.035   tUnc                               u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0      
  38.863   -0.035   tSu         1        R17C8[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.055 38.787%, 
                    route: 6.168 58.994%, 
                    tC2Q: 0.232 2.219%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.840
Data Arrival Time : 37.783
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : cs_latch_0_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R43C29[0][A]   cswn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   4        R43C29[0][A]   cswn_sdram_r_s0/Q                 
  37.783   0.360    tNET   FF   1        R42C29[2][A]   cs_latch_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R42C29[2][A]   cs_latch_0_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_0_s0           
  38.622   0.011    tHld        1        R42C29[2][A]   cs_latch_0_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.360 64.200%, 
                    tC2Q: 0.201 35.800%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : -0.837
Data Arrival Time : 37.785
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : cs_latch_1_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C29[0][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R42C29[0][A]   csrn_sdram_r_s0/Q                 
  37.785   0.363    tNET   FF   1        R42C29[1][A]   cs_latch_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R42C29[1][A]   cs_latch_1_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_1_s0           
  38.622   0.011    tHld        1        R42C29[1][A]   cs_latch_1_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.363 64.349%, 
                    tC2Q: 0.201 35.651%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : -0.719
Data Arrival Time : 37.903
Data Required Time: 38.622
From              : FF_OUT_18_s0
To                : audio_sample_word0[1]_2_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C26[1][A]   LPF/FF_OUT_18_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C26[1][A]   LPF/FF_OUT_18_s0/Q             
  37.903   0.480    tNET   RR   1        R32C30[0][A]   audio_sample_word0[1]_2_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R32C30[0][A]   audio_sample_word0[1]_2_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_2_s0      
  38.622   0.011    tHld        1        R32C30[0][A]   audio_sample_word0[1]_2_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.480 70.391%, 
                    tC2Q: 0.202 29.609%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : -0.719
Data Arrival Time : 37.903
Data Required Time: 38.622
From              : FF_OUT_22_s0
To                : audio_sample_word0[1]_6_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C27[0][A]   LPF/FF_OUT_22_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C27[0][A]   LPF/FF_OUT_22_s0/Q             
  37.903   0.480    tNET   RR   1        R32C31[1][A]   audio_sample_word0[1]_6_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R32C31[1][A]   audio_sample_word0[1]_6_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_6_s0      
  38.622   0.011    tHld        1        R32C31[1][A]   audio_sample_word0[1]_6_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.480 70.391%, 
                    tC2Q: 0.202 29.609%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : -0.719
Data Arrival Time : 37.903
Data Required Time: 38.622
From              : FF_OUT_28_s0
To                : audio_sample_word0[1]_12_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C28[0][A]   LPF/FF_OUT_28_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C28[0][A]   LPF/FF_OUT_28_s0/Q             
  37.903   0.480    tNET   RR   1        R32C32[0][B]   audio_sample_word0[1]_12_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R32C32[0][B]   audio_sample_word0[1]_12_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_12_s0      
  38.622   0.011    tHld        1        R32C32[0][B]   audio_sample_word0[1]_12_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.480 70.391%, 
                    tC2Q: 0.202 29.609%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n370_s0
To                : clk_grom_s0
Launch Clk        : clk_grom:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_grom                
  0.000   0.000   tCL    RR   2        R43C26[0][A]   clk_grom_s0/Q           
  0.002   0.002   tNET   RR   1        R43C26[0][A]   n370_s0/I0              
  0.234   0.232   tINS   RF   1        R43C26[0][A]   n370_s0/F               
  0.234   0.000   tNET   FF   1        R43C26[0][A]   clk_grom_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R43C26[0][A]   clk_grom_s0/CLK         
  0.895   0.035   tUnc                                clk_grom_s0             
  0.906   0.011   tHld        1        R43C26[0][A]   clk_grom_s0             

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path7						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n343_s1
To                : clk_cpu_s0
Launch Clk        : clk_cpu:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_cpu                 
  0.000   0.000   tCL    RR   3        R52C14[0][A]   clk_cpu_s0/Q            
  0.002   0.002   tNET   RR   1        R52C14[0][A]   n343_s1/I0              
  0.234   0.232   tINS   RF   1        R52C14[0][A]   n343_s1/F               
  0.234   0.000   tNET   FF   1        R52C14[0][A]   clk_cpu_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R52C14[0][A]   clk_cpu_s0/CLK          
  0.895   0.035   tUnc                                clk_cpu_s0              
  0.906   0.011   tHld        1        R52C14[0][A]   clk_cpu_s0              

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path8						
Path Summary:
Slack             : -0.635
Data Arrival Time : 37.987
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : CpuReq_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C29[0][A]   csrn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   3        R42C29[0][A]   csrn_sdram_r_s0/Q                 
  37.697   0.274    tNET   RR   1        R36C29[2][B]   n179_s1/I1                        
  37.987   0.290    tINS   RF   1        R36C29[2][B]   n179_s1/F                         
  37.987   0.000    tNET   FF   1        R36C29[2][B]   CpuReq_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R36C29[2][B]   CpuReq_s0/CLK           
  38.611   0.035    tUnc                                CpuReq_s0               
  38.622   0.011    tHld        1        R36C29[2][B]   CpuReq_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.290 37.874%, 
                    route: 0.274 35.745%, 
                    tC2Q: 0.202 26.381%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : -0.584
Data Arrival Time : 38.039
Data Required Time: 38.622
From              : FF_OUT_23_s0
To                : audio_sample_word0[1]_7_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C27[0][B]   LPF/FF_OUT_23_s0/CLK           
  37.422   0.201    tC2Q   RF   1        R32C27[0][B]   LPF/FF_OUT_23_s0/Q             
  38.039   0.617    tNET   FF   1        R32C30[1][B]   audio_sample_word0[1]_7_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R32C30[1][B]   audio_sample_word0[1]_7_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_7_s0      
  38.622   0.011    tHld        1        R32C30[1][B]   audio_sample_word0[1]_7_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.617 75.414%, 
                    tC2Q: 0.201 24.586%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : -0.582
Data Arrival Time : 38.041
Data Required Time: 38.622
From              : FF_OUT_21_s0
To                : audio_sample_word0[1]_5_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C26[2][B]   LPF/FF_OUT_21_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C26[2][B]   LPF/FF_OUT_21_s0/Q             
  38.041   0.617    tNET   RR   1        R32C31[0][A]   audio_sample_word0[1]_5_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R32C31[0][A]   audio_sample_word0[1]_5_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_5_s0      
  38.622   0.011    tHld        1        R32C31[0][A]   audio_sample_word0[1]_5_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.617 75.347%, 
                    tC2Q: 0.202 24.653%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : -0.582
Data Arrival Time : 38.041
Data Required Time: 38.622
From              : FF_OUT_31_s0
To                : audio_sample_word0[1]_15_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C28[1][B]   LPF/FF_OUT_31_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C28[1][B]   LPF/FF_OUT_31_s0/Q             
  38.041   0.617    tNET   RR   1        R34C31[2][B]   audio_sample_word0[1]_15_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R34C31[2][B]   audio_sample_word0[1]_15_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_15_s0      
  38.622   0.011    tHld        1        R34C31[2][B]   audio_sample_word0[1]_15_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.617 75.347%, 
                    tC2Q: 0.202 24.653%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : -0.577
Data Arrival Time : 38.045
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : CpuWrt_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R43C29[0][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R43C29[0][A]   cswn_sdram_r_s0/Q                 
  37.701   0.278    tNET   RR   1        R36C29[2][A]   n180_s1/I0                        
  38.045   0.344    tINS   RF   1        R36C29[2][A]   n180_s1/F                         
  38.045   0.000    tNET   FF   1        R36C29[2][A]   CpuWrt_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R36C29[2][A]   CpuWrt_s0/CLK           
  38.611   0.035    tUnc                                CpuWrt_s0               
  38.622   0.011    tHld        1        R36C29[2][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 41.752%, 
                    route: 0.278 33.731%, 
                    tC2Q: 0.202 24.517%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : -0.566
Data Arrival Time : 38.057
Data Required Time: 38.622
From              : FF_OUT_27_s0
To                : audio_sample_word0[1]_11_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C27[2][B]   LPF/FF_OUT_27_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C27[2][B]   LPF/FF_OUT_27_s0/Q             
  38.057   0.633    tNET   RR   1        R32C33[1][B]   audio_sample_word0[1]_11_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R32C33[1][B]   audio_sample_word0[1]_11_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_11_s0      
  38.622   0.011    tHld        1        R32C33[1][B]   audio_sample_word0[1]_11_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.633 75.821%, 
                    tC2Q: 0.202 24.179%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : -0.555
Data Arrival Time : 38.068
Data Required Time: 38.622
From              : FF_OUT_16_s0
To                : audio_sample_word0[1]_0_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R31C27[0][B]   LPF/FF_OUT_16_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R31C27[0][B]   LPF/FF_OUT_16_s0/Q             
  38.068   0.645    tNET   RR   1        R32C34[1][B]   audio_sample_word0[1]_0_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R32C34[1][B]   audio_sample_word0[1]_0_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_0_s0      
  38.622   0.011    tHld        1        R32C34[1][B]   audio_sample_word0[1]_0_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.645 76.141%, 
                    tC2Q: 0.202 23.859%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : -0.555
Data Arrival Time : 38.068
Data Required Time: 38.622
From              : FF_OUT_19_s0
To                : audio_sample_word0[1]_3_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C26[1][B]   LPF/FF_OUT_19_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C26[1][B]   LPF/FF_OUT_19_s0/Q             
  38.068   0.645    tNET   RR   1        R27C27[1][A]   audio_sample_word0[1]_3_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R27C27[1][A]   audio_sample_word0[1]_3_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_3_s0      
  38.622   0.011    tHld        1        R27C27[1][A]   audio_sample_word0[1]_3_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.645 76.141%, 
                    tC2Q: 0.202 23.859%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : -0.555
Data Arrival Time : 38.068
Data Required Time: 38.622
From              : FF_OUT_20_s0
To                : audio_sample_word0[1]_4_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C26[2][A]   LPF/FF_OUT_20_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C26[2][A]   LPF/FF_OUT_20_s0/Q             
  38.068   0.645    tNET   RR   1        R27C28[0][A]   audio_sample_word0[1]_4_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R27C28[0][A]   audio_sample_word0[1]_4_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_4_s0      
  38.622   0.011    tHld        1        R27C28[0][A]   audio_sample_word0[1]_4_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.645 76.141%, 
                    tC2Q: 0.202 23.859%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : -0.555
Data Arrival Time : 38.068
Data Required Time: 38.622
From              : FF_OUT_24_s0
To                : audio_sample_word0[1]_8_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C27[1][A]   LPF/FF_OUT_24_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C27[1][A]   LPF/FF_OUT_24_s0/Q             
  38.068   0.645    tNET   RR   1        R33C32[0][B]   audio_sample_word0[1]_8_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R33C32[0][B]   audio_sample_word0[1]_8_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_8_s0      
  38.622   0.011    tHld        1        R33C32[0][B]   audio_sample_word0[1]_8_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.645 76.141%, 
                    tC2Q: 0.202 23.859%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : -0.555
Data Arrival Time : 38.068
Data Required Time: 38.622
From              : FF_OUT_29_s0
To                : audio_sample_word0[1]_13_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C28[0][B]   LPF/FF_OUT_29_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C28[0][B]   LPF/FF_OUT_29_s0/Q             
  38.068   0.645    tNET   RR   1        R36C31[2][B]   audio_sample_word0[1]_13_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R36C31[2][B]   audio_sample_word0[1]_13_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_13_s0      
  38.622   0.011    tHld        1        R36C31[2][B]   audio_sample_word0[1]_13_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.645 76.141%, 
                    tC2Q: 0.202 23.859%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : -0.555
Data Arrival Time : 38.068
Data Required Time: 38.622
From              : FF_OUT_30_s0
To                : audio_sample_word0[1]_14_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C28[1][A]   LPF/FF_OUT_30_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C28[1][A]   LPF/FF_OUT_30_s0/Q             
  38.068   0.645    tNET   RR   1        R33C33[0][B]   audio_sample_word0[1]_14_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R33C33[0][B]   audio_sample_word0[1]_14_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_14_s0      
  38.622   0.011    tHld        1        R33C33[0][B]   audio_sample_word0[1]_14_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.645 76.141%, 
                    tC2Q: 0.202 23.859%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : -0.541
Data Arrival Time : 38.081
Data Required Time: 38.622
From              : FF_OUT_17_s0
To                : audio_sample_word0[1]_1_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C26[0][B]   LPF/FF_OUT_17_s0/CLK           
  37.422   0.201    tC2Q   RF   1        R32C26[0][B]   LPF/FF_OUT_17_s0/Q             
  38.081   0.659    tNET   FF   1        R32C34[2][A]   audio_sample_word0[1]_1_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R32C34[2][A]   audio_sample_word0[1]_1_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_1_s0      
  38.622   0.011    tHld        1        R32C34[2][A]   audio_sample_word0[1]_1_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.659 76.628%, 
                    tC2Q: 0.201 23.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : -0.456
Data Arrival Time : 38.167
Data Required Time: 38.622
From              : FF_OUT_26_s0
To                : audio_sample_word0[1]_10_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C27[2][A]   LPF/FF_OUT_26_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C27[2][A]   LPF/FF_OUT_26_s0/Q             
  38.167   0.743    tNET   RR   1        R32C32[2][B]   audio_sample_word0[1]_10_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R32C32[2][B]   audio_sample_word0[1]_10_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_10_s0      
  38.622   0.011    tHld        1        R32C32[2][B]   audio_sample_word0[1]_10_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.743 78.632%, 
                    tC2Q: 0.202 21.368%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path22						
Path Summary:
Slack             : -0.429
Data Arrival Time : 38.194
Data Required Time: 38.622
From              : FF_OUT_25_s0
To                : audio_sample_word0[1]_9_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R32C27[1][B]   LPF/FF_OUT_25_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R32C27[1][B]   LPF/FF_OUT_25_s0/Q             
  38.194   0.771    tNET   RR   1        R33C32[1][B]   audio_sample_word0[1]_9_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R33C32[1][B]   audio_sample_word0[1]_9_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_9_s0      
  38.622   0.011    tHld        1        R33C32[1][B]   audio_sample_word0[1]_9_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.771 79.231%, 
                    tC2Q: 0.202 20.769%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FIFOIN_s1
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        R15C20[2][A]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK                      
  1.740   0.201   tC2Q   RF   10       R15C20[2][A]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                        
  1.740   0.000   tNET   FF   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FF_V_CNT_IN_FRAME_1_s0
To                : IMEM_IMEM_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                          
 ======= ======= ====== ==== ======== ============== ====================================================== 
  0.000   0.000                                       active clock edge time                                
  0.000   0.000                                       clk                                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                            
  1.539   0.864   tNET   RR   1        R13C13[1][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK  
  1.740   0.201   tC2Q   RF   42       R13C13[1][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q    
  1.740   0.000   tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============== ===================================================== 
  0.000   0.000                                       active clock edge time                               
  0.000   0.000                                       clk                                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                           
  1.539   0.864   tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path25						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FF_V_CNT_IN_FRAME_1_s0
To                : IMEM_IMEM_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                          
 ======= ======= ====== ==== ======== ============== ====================================================== 
  0.000   0.000                                       active clock edge time                                
  0.000   0.000                                       clk                                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                            
  1.539   0.864   tNET   RR   1        R13C13[1][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK  
  1.740   0.201   tC2Q   RF   42       R13C13[1][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q    
  1.740   0.000   tNET   FF   1        BSRAM_R10[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============== ===================================================== 
  0.000   0.000                                       active clock edge time                               
  0.000   0.000                                       clk                                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                           
  1.539   0.864   tNET   RR   1        BSRAM_R10[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.504
Data Arrival Time : 4.142
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer2              
  3.638   -0.151   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path2						
Path Summary:
Slack             : -0.504
Data Arrival Time : 4.142
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer1              
  3.638   -0.151   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path3						
Path Summary:
Slack             : -0.504
Data Arrival Time : 4.142
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer0              
  3.638   -0.151   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path4						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                       
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                    
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                     
  4.142   1.329   tNET   FF   1        R13C29[2][A]   vram/u_sdram/rst_cnt_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R13C29[2][A]   vram/u_sdram/rst_cnt_0_s1/CLK      
  4.838   -0.035   tUnc                                vram/u_sdram/rst_cnt_0_s1          
  4.803   -0.035   tSu         1        R13C29[2][A]   vram/u_sdram/rst_cnt_0_s1          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path5						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : ff_busy_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       clk                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                    
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                      
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                   
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                    
  4.142   1.329   tNET   FF   1        R17C29[2][A]   vram/u_sdram/ff_busy_s2/PRESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R17C29[2][A]   vram/u_sdram/ff_busy_s2/CLK        
  4.838   -0.035   tUnc                                vram/u_sdram/ff_busy_s2            
  4.803   -0.035   tSu         1        R17C29[2][A]   vram/u_sdram/ff_busy_s2            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path6						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : state_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                     
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                  
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                   
  4.142   1.329   tNET   FF   1        R17C29[1][B]   vram/u_sdram/state_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R17C29[1][B]   vram/u_sdram/state_0_s1/CLK        
  4.838   -0.035   tUnc                                vram/u_sdram/state_0_s1            
  4.803   -0.035   tSu         1        R17C29[1][B]   vram/u_sdram/state_0_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path7						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : state_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                     
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                  
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                   
  4.142   1.329   tNET   FF   1        R17C29[0][B]   vram/u_sdram/state_1_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R17C29[0][B]   vram/u_sdram/state_1_s1/CLK        
  4.838   -0.035   tUnc                                vram/u_sdram/state_1_s1            
  4.803   -0.035   tSu         1        R17C29[0][B]   vram/u_sdram/state_1_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path8						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : state_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                     
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                  
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                   
  4.142   1.329   tNET   FF   1        R17C29[0][A]   vram/u_sdram/state_2_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R17C29[0][A]   vram/u_sdram/state_2_s1/CLK        
  4.838   -0.035   tUnc                                vram/u_sdram/state_2_s1            
  4.803   -0.035   tSu         1        R17C29[0][A]   vram/u_sdram/state_2_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path9						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                            
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                         
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                          
  4.142   1.329   tNET   FF   1        IOL12[A]       vram/u_sdram/FF_SDRAM_DQM_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOL12[A]   vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_0_s1      
  4.803   -0.035   tSu         1        IOL12[A]   vram/u_sdram/FF_SDRAM_DQM_0_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path10						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                            
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                         
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                          
  4.142   1.329   tNET   FF   1        IOR11[A]       vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOR11[A]   vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_1_s1      
  4.803   -0.035   tSu         1        IOR11[A]   vram/u_sdram/FF_SDRAM_DQM_1_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path11						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                            
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                         
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                          
  4.142   1.329   tNET   FF   1        IOL18[A]       vram/u_sdram/FF_SDRAM_DQM_2_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOL18[A]   vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_2_s1      
  4.803   -0.035   tSu         1        IOL18[A]   vram/u_sdram/FF_SDRAM_DQM_2_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path12						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                            
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                         
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                          
  4.142   1.329   tNET   FF   1        IOR15[B]       vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOR15[B]   vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_3_s1      
  4.803   -0.035   tSu         1        IOR15[B]   vram/u_sdram/FF_SDRAM_DQM_3_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path13						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : dq_oen_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                     
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                  
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                   
  4.142   1.329   tNET   FF   1        R15C29[0][A]   vram/u_sdram/dq_oen_s1/PRESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R15C29[0][A]   vram/u_sdram/dq_oen_s1/CLK         
  4.838   -0.035   tUnc                                vram/u_sdram/dq_oen_s1             
  4.803   -0.035   tSu         1        R15C29[0][A]   vram/u_sdram/dq_oen_s1             

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path14						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_done_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       clk                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                      
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                    
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                      
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                   
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                    
  4.142   1.329   tNET   FF   1        R13C29[1][A]   vram/u_sdram/rst_done_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R13C29[1][A]   vram/u_sdram/rst_done_s0/CLK       
  4.838   -0.035   tUnc                                vram/u_sdram/rst_done_s0           
  4.803   -0.035   tSu         1        R13C29[1][A]   vram/u_sdram/rst_done_s0           

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path15						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                       
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                    
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                     
  4.142   1.329   tNET   FF   1        R12C29[0][A]   vram/u_sdram/rst_cnt_1_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R12C29[0][A]   vram/u_sdram/rst_cnt_1_s0/CLK      
  4.838   -0.035   tUnc                                vram/u_sdram/rst_cnt_1_s0          
  4.803   -0.035   tSu         1        R12C29[0][A]   vram/u_sdram/rst_cnt_1_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path16						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                       
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                    
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                     
  4.142   1.329   tNET   FF   1        R12C29[0][B]   vram/u_sdram/rst_cnt_2_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R12C29[0][B]   vram/u_sdram/rst_cnt_2_s0/CLK      
  4.838   -0.035   tUnc                                vram/u_sdram/rst_cnt_2_s0          
  4.803   -0.035   tSu         1        R12C29[0][B]   vram/u_sdram/rst_cnt_2_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path17						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                       
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                    
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                     
  4.142   1.329   tNET   FF   1        R12C29[1][A]   vram/u_sdram/rst_cnt_3_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R12C29[1][A]   vram/u_sdram/rst_cnt_3_s0/CLK      
  4.838   -0.035   tUnc                                vram/u_sdram/rst_cnt_3_s0          
  4.803   -0.035   tSu         1        R12C29[1][A]   vram/u_sdram/rst_cnt_3_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path18						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                       
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                    
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                     
  4.142   1.329   tNET   FF   1        R12C29[1][B]   vram/u_sdram/rst_cnt_4_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R12C29[1][B]   vram/u_sdram/rst_cnt_4_s0/CLK      
  4.838   -0.035   tUnc                                vram/u_sdram/rst_cnt_4_s0          
  4.803   -0.035   tSu         1        R12C29[1][B]   vram/u_sdram/rst_cnt_4_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path19						
Path Summary:
Slack             : 0.661
Data Arrival Time : 4.142
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q                       
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0                    
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F                     
  4.142   1.329   tNET   FF   1        R12C29[2][A]   vram/u_sdram/rst_cnt_5_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  4.630   4.630                                        active clock edge time             
  4.630   0.000                                        clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R12C29[2][A]   vram/u_sdram/rst_cnt_5_s0/CLK      
  4.838   -0.035   tUnc                                vram/u_sdram/rst_cnt_5_s0          
  4.803   -0.035   tSu         1        R12C29[2][A]   vram/u_sdram/rst_cnt_5_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path20						
Path Summary:
Slack             : 3.192
Data Arrival Time : 4.142
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer2              
  7.334   -0.153   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path21						
Path Summary:
Slack             : 3.192
Data Arrival Time : 4.142
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer1              
  7.334   -0.153   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path22						
Path Summary:
Slack             : 3.192
Data Arrival Time : 4.142
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer0              
  7.334   -0.153   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path23						
Path Summary:
Slack             : 34.638
Data Arrival Time : 4.142
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  38.780   -0.153   tSu         1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : 34.638
Data Arrival Time : 4.142
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  38.780   -0.153   tSu         1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : 34.638
Data Arrival Time : 4.142
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  2.297   0.169   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.814   0.517   tINS   FF   125      R43C29[2][B]   reset_w_s2/F             
  4.142   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  38.780   -0.153   tSu         1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.517 23.015%, 
                    route: 1.497 66.658%, 
                    tC2Q: 0.232 10.328%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.418
Data Arrival Time : 3.111
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  1.692   0.153   tHld        1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : 1.418
Data Arrival Time : 3.111
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  1.692   0.153   tHld        1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : 1.418
Data Arrival Time : 3.111
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  1.692   0.153   tHld        1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : io_state_r_s5
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R13C29[0][A]   io_state_r_s5/CLEAR     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R13C29[0][A]   io_state_r_s5/CLK       
  1.550   0.011   tHld        1        R13C29[0][A]   io_state_r_s5           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuReq_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R36C29[2][B]   CpuReq_s0/CLEAR         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R36C29[2][B]   CpuReq_s0/CLK           
  1.550   0.011   tHld        1        R36C29[2][B]   CpuReq_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuWrt_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R36C29[2][A]   CpuWrt_s0/CLEAR         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R36C29[2][A]   CpuWrt_s0/CLK           
  1.550   0.011   tHld        1        R36C29[2][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuAdr_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        IOB8[A]        CpuAdr_0_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC              NODE           
 ======= ======= ====== ==== ======== ========= ======================== 
  0.000   0.000                                  active clock edge time  
  0.000   0.000                                  clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]   clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]   clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB8[A]   CpuAdr_0_s0/CLK         
  1.550   0.011   tHld        1        IOB8[A]   CpuAdr_0_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuAdr_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        IOT4[A]        CpuAdr_1_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC              NODE           
 ======= ======= ====== ==== ======== ========= ======================== 
  0.000   0.000                                  active clock edge time  
  0.000   0.000                                  clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]   clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]   clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOT4[A]   CpuAdr_1_s0/CLK         
  1.550   0.011   tHld        1        IOT4[A]   CpuAdr_1_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R35C30[1][A]   CpuDbo_0_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R35C30[1][A]   CpuDbo_0_s0/CLK         
  1.550   0.011   tHld        1        R35C30[1][A]   CpuDbo_0_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R33C31[2][A]   CpuDbo_1_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R33C31[2][A]   CpuDbo_1_s0/CLK         
  1.550   0.011   tHld        1        R33C31[2][A]   CpuDbo_1_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R35C30[1][B]   CpuDbo_2_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R35C30[1][B]   CpuDbo_2_s0/CLK         
  1.550   0.011   tHld        1        R35C30[1][B]   CpuDbo_2_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R35C30[2][A]   CpuDbo_3_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R35C30[2][A]   CpuDbo_3_s0/CLK         
  1.550   0.011   tHld        1        R35C30[2][A]   CpuDbo_3_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R33C31[1][A]   CpuDbo_4_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R33C31[1][A]   CpuDbo_4_s0/CLK         
  1.550   0.011   tHld        1        R33C31[1][A]   CpuDbo_4_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R33C31[1][B]   CpuDbo_5_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R33C31[1][B]   CpuDbo_5_s0/CLK         
  1.550   0.011   tHld        1        R33C31[1][B]   CpuDbo_5_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R35C30[2][B]   CpuDbo_6_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R35C30[2][B]   CpuDbo_6_s0/CLK         
  1.550   0.011   tHld        1        R35C30[2][B]   CpuDbo_6_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 1.560
Data Arrival Time : 3.111
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R43C31[0][A]   CpuDbo_7_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C31[0][A]   CpuDbo_7_s0/CLK         
  1.550   0.011   tHld        1        R43C31[0][A]   CpuDbo_7_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 2.838
Data Arrival Time : 3.111
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer2              
  0.272   0.153   tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path18						
Path Summary:
Slack             : 2.838
Data Arrival Time : 3.111
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer1              
  0.272   0.153   tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path19						
Path Summary:
Slack             : 2.838
Data Arrival Time : 3.111
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer0              
  0.272   0.153   tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path20						
Path Summary:
Slack             : 2.880
Data Arrival Time : 3.111
Data Required Time: 0.230
From              : rst_n_s0
To                : FF_OUT_16_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R31C27[0][B]   LPF/FF_OUT_16_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R31C27[0][B]   LPF/FF_OUT_16_s0/CLK           
  0.219   0.035   tUnc                                LPF/FF_OUT_16_s0               
  0.230   0.011   tHld        1        R31C27[0][B]   LPF/FF_OUT_16_s0               

Path Statistics:
Clock Skew: -1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path21						
Path Summary:
Slack             : 2.880
Data Arrival Time : 3.111
Data Required Time: 0.230
From              : rst_n_s0
To                : FF_OUT_17_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R32C26[0][B]   LPF/FF_OUT_17_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R32C26[0][B]   LPF/FF_OUT_17_s0/CLK           
  0.219   0.035   tUnc                                LPF/FF_OUT_17_s0               
  0.230   0.011   tHld        1        R32C26[0][B]   LPF/FF_OUT_17_s0               

Path Statistics:
Clock Skew: -1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path22						
Path Summary:
Slack             : 2.880
Data Arrival Time : 3.111
Data Required Time: 0.230
From              : rst_n_s0
To                : FF_OUT_18_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q              
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0           
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F            
  3.111   0.856   tNET   RR   1        R32C26[1][A]   LPF/FF_OUT_18_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R32C26[1][A]   LPF/FF_OUT_18_s0/CLK           
  0.219   0.035   tUnc                                LPF/FF_OUT_18_s0               
  0.230   0.011   tHld        1        R32C26[1][A]   LPF/FF_OUT_18_s0               

Path Statistics:
Clock Skew: -1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path23						
Path Summary:
Slack             : 6.539
Data Arrival Time : 3.111
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer2              
  -3.428   0.151    tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path24						
Path Summary:
Slack             : 6.539
Data Arrival Time : 3.111
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer1              
  -3.428   0.151    tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path25						
Path Summary:
Slack             : 6.539
Data Arrival Time : 3.111
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R43C29[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R43C29[1][A]   rst_n_s0/Q               
  1.871   0.130   tNET   FF   1        R43C29[2][B]   reset_w_s2/I0            
  2.255   0.384   tINS   FR   125      R43C29[2][B]   reset_w_s2/F             
  3.111   0.856   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer0              
  -3.428   0.151    tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.384 24.441%, 
                    route: 0.986 62.766%, 
                    tC2Q: 0.201 12.793%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_6_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_6_s0/CLK        

								MPW2
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_5_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_5_s0/CLK        

								MPW3
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_0_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_0_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_0_s0/CLK        

								MPW4
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        clk_sck_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   clk_sck_s0/CLK                 

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   clk_sck_s0/CLK                 

								MPW5
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        adc_sample_15_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   adc_sample_15_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   adc_sample_15_s0/CLK           

								MPW6
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_D2_23_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_D2_23_s0/CLK            

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_D2_23_s0/CLK            

								MPW7
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_D5_27_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_D5_27_s0/CLK            

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_D5_27_s0/CLK            

								MPW8
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_OUT_23_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_OUT_23_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_OUT_23_s0/CLK           

								MPW9
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_OUT_22_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_OUT_22_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_OUT_22_s0/CLK           

								MPW10
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_OUT_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_OUT_19_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_OUT_19_s0/CLK           

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT                   NET NAME                   WORST SLACK   MAX DELAY  
 ======== ========================================== ============= =========== 
  2525     clk_d                                      -2.964        1.621      
  963      n216_5                                     3.351         1.628      
  265      sample_buffer_current_4                    32.949        1.193      
  265      sample_buffer_current_4                    32.647        1.703      
  129      clk_135                                    1.655         0.261      
  128      n4054_4                                    -0.300        1.882      
  128      n4054_4                                    0.616         1.611      
  125      reset_w                                    -0.504        1.329      
  112      hdmi_reset                                 -0.300        1.589      
  106      true_hdmi_output.packet_pixel_counter[0]   29.124        1.823      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R36C38     0.931              
  R41C21     0.917              
  R41C20     0.875              
  R12C32     0.875              
  R32C28     0.875              
  R23C23     0.861              
  R22C21     0.861              
  R25C9      0.847              
  R44C18     0.847              
  R44C35     0.847              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                Detail Command                                                                              
 ==================== ========= ======================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add                                                                                       
  TC_CLOCK             Actived   create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add                                                                                         
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]                                  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]                            
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {clk_sdram}]                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_cpu -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 14  -multiply_by 1 -add [get_nets {clk_cpu}]                          
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_grom -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 112 -multiply_by 1 -add [get_nets {clk_grom}]                        

