command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4081217	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_405_mulladd_insn_0.c								
ANR	4081218	Function	gen_405_mulladd_insn	1:0:0:4487							
ANR	4081219	FunctionDef	"gen_405_mulladd_insn (DisasContext * ctx , int opc2 , int opc3 , int ra , int rb , int rt , int Rc)"		4081218	0					
ANR	4081220	CompoundStatement		5:0:153:4487	4081218	0					
ANR	4081221	IdentifierDeclStatement	"TCGv t0 , t1 ;"	7:4:160:171	4081218	0	True				
ANR	4081222	IdentifierDecl	t0		4081218	0					
ANR	4081223	IdentifierDeclType	TCGv		4081218	0					
ANR	4081224	Identifier	t0		4081218	1					
ANR	4081225	IdentifierDecl	t1		4081218	1					
ANR	4081226	IdentifierDeclType	TCGv		4081218	0					
ANR	4081227	Identifier	t1		4081218	1					
ANR	4081228	ExpressionStatement	t0 = tcg_temp_local_new ( )	11:4:180:205	4081218	1	True				
ANR	4081229	AssignmentExpression	t0 = tcg_temp_local_new ( )		4081218	0		=			
ANR	4081230	Identifier	t0		4081218	0					
ANR	4081231	CallExpression	tcg_temp_local_new ( )		4081218	1					
ANR	4081232	Callee	tcg_temp_local_new		4081218	0					
ANR	4081233	Identifier	tcg_temp_local_new		4081218	0					
ANR	4081234	ArgumentList			4081218	1					
ANR	4081235	ExpressionStatement	t1 = tcg_temp_local_new ( )	13:4:212:237	4081218	2	True				
ANR	4081236	AssignmentExpression	t1 = tcg_temp_local_new ( )		4081218	0		=			
ANR	4081237	Identifier	t1		4081218	0					
ANR	4081238	CallExpression	tcg_temp_local_new ( )		4081218	1					
ANR	4081239	Callee	tcg_temp_local_new		4081218	0					
ANR	4081240	Identifier	tcg_temp_local_new		4081218	0					
ANR	4081241	ArgumentList			4081218	1					
ANR	4081242	SwitchStatement	switch ( opc3 & 0x0D )		4081218	3					
ANR	4081243	Condition	opc3 & 0x0D	17:12:254:264	4081218	0	True				
ANR	4081244	BitAndExpression	opc3 & 0x0D		4081218	0		&			
ANR	4081245	Identifier	opc3		4081218	0					
ANR	4081246	PrimaryExpression	0x0D		4081218	1					
ANR	4081247	CompoundStatement		13:25:113:113	4081218	1					
ANR	4081248	Label	case 0x05 :	19:4:274:283	4081218	0	True				
ANR	4081249	ExpressionStatement	"tcg_gen_ext16s_tl ( t0 , cpu_gpr [ ra ] )"	31:8:578:612	4081218	1	True				
ANR	4081250	CallExpression	"tcg_gen_ext16s_tl ( t0 , cpu_gpr [ ra ] )"		4081218	0					
ANR	4081251	Callee	tcg_gen_ext16s_tl		4081218	0					
ANR	4081252	Identifier	tcg_gen_ext16s_tl		4081218	0					
ANR	4081253	ArgumentList	t0		4081218	1					
ANR	4081254	Argument	t0		4081218	0					
ANR	4081255	Identifier	t0		4081218	0					
ANR	4081256	Argument	cpu_gpr [ ra ]		4081218	1					
ANR	4081257	ArrayIndexing	cpu_gpr [ ra ]		4081218	0					
ANR	4081258	Identifier	cpu_gpr		4081218	0					
ANR	4081259	Identifier	ra		4081218	1					
ANR	4081260	ExpressionStatement	"tcg_gen_sari_tl ( t1 , cpu_gpr [ rb ] , 16 )"	33:8:623:659	4081218	2	True				
ANR	4081261	CallExpression	"tcg_gen_sari_tl ( t1 , cpu_gpr [ rb ] , 16 )"		4081218	0					
ANR	4081262	Callee	tcg_gen_sari_tl		4081218	0					
ANR	4081263	Identifier	tcg_gen_sari_tl		4081218	0					
ANR	4081264	ArgumentList	t1		4081218	1					
ANR	4081265	Argument	t1		4081218	0					
ANR	4081266	Identifier	t1		4081218	0					
ANR	4081267	Argument	cpu_gpr [ rb ]		4081218	1					
ANR	4081268	ArrayIndexing	cpu_gpr [ rb ]		4081218	0					
ANR	4081269	Identifier	cpu_gpr		4081218	0					
ANR	4081270	Identifier	rb		4081218	1					
ANR	4081271	Argument	16		4081218	2					
ANR	4081272	PrimaryExpression	16		4081218	0					
ANR	4081273	ExpressionStatement	"tcg_gen_ext16s_tl ( t1 , t1 )"	35:8:670:695	4081218	3	True				
ANR	4081274	CallExpression	"tcg_gen_ext16s_tl ( t1 , t1 )"		4081218	0					
ANR	4081275	Callee	tcg_gen_ext16s_tl		4081218	0					
ANR	4081276	Identifier	tcg_gen_ext16s_tl		4081218	0					
ANR	4081277	ArgumentList	t1		4081218	1					
ANR	4081278	Argument	t1		4081218	0					
ANR	4081279	Identifier	t1		4081218	0					
ANR	4081280	Argument	t1		4081218	1					
ANR	4081281	Identifier	t1		4081218	0					
ANR	4081282	BreakStatement	break ;	37:8:706:711	4081218	4	True				
ANR	4081283	Label	case 0x04 :	39:4:718:727	4081218	5	True				
ANR	4081284	ExpressionStatement	"tcg_gen_ext16u_tl ( t0 , cpu_gpr [ ra ] )"	47:8:898:932	4081218	6	True				
ANR	4081285	CallExpression	"tcg_gen_ext16u_tl ( t0 , cpu_gpr [ ra ] )"		4081218	0					
ANR	4081286	Callee	tcg_gen_ext16u_tl		4081218	0					
ANR	4081287	Identifier	tcg_gen_ext16u_tl		4081218	0					
ANR	4081288	ArgumentList	t0		4081218	1					
ANR	4081289	Argument	t0		4081218	0					
ANR	4081290	Identifier	t0		4081218	0					
ANR	4081291	Argument	cpu_gpr [ ra ]		4081218	1					
ANR	4081292	ArrayIndexing	cpu_gpr [ ra ]		4081218	0					
ANR	4081293	Identifier	cpu_gpr		4081218	0					
ANR	4081294	Identifier	ra		4081218	1					
ANR	4081295	ExpressionStatement	"tcg_gen_shri_tl ( t1 , cpu_gpr [ rb ] , 16 )"	49:8:943:979	4081218	7	True				
ANR	4081296	CallExpression	"tcg_gen_shri_tl ( t1 , cpu_gpr [ rb ] , 16 )"		4081218	0					
ANR	4081297	Callee	tcg_gen_shri_tl		4081218	0					
ANR	4081298	Identifier	tcg_gen_shri_tl		4081218	0					
ANR	4081299	ArgumentList	t1		4081218	1					
ANR	4081300	Argument	t1		4081218	0					
ANR	4081301	Identifier	t1		4081218	0					
ANR	4081302	Argument	cpu_gpr [ rb ]		4081218	1					
ANR	4081303	ArrayIndexing	cpu_gpr [ rb ]		4081218	0					
ANR	4081304	Identifier	cpu_gpr		4081218	0					
ANR	4081305	Identifier	rb		4081218	1					
ANR	4081306	Argument	16		4081218	2					
ANR	4081307	PrimaryExpression	16		4081218	0					
ANR	4081308	ExpressionStatement	"tcg_gen_ext16u_tl ( t1 , t1 )"	51:8:990:1015	4081218	8	True				
ANR	4081309	CallExpression	"tcg_gen_ext16u_tl ( t1 , t1 )"		4081218	0					
ANR	4081310	Callee	tcg_gen_ext16u_tl		4081218	0					
ANR	4081311	Identifier	tcg_gen_ext16u_tl		4081218	0					
ANR	4081312	ArgumentList	t1		4081218	1					
ANR	4081313	Argument	t1		4081218	0					
ANR	4081314	Identifier	t1		4081218	0					
ANR	4081315	Argument	t1		4081218	1					
ANR	4081316	Identifier	t1		4081218	0					
ANR	4081317	BreakStatement	break ;	53:8:1026:1031	4081218	9	True				
ANR	4081318	Label	case 0x01 :	55:4:1038:1047	4081218	10	True				
ANR	4081319	ExpressionStatement	"tcg_gen_sari_tl ( t0 , cpu_gpr [ ra ] , 16 )"	67:8:1342:1378	4081218	11	True				
ANR	4081320	CallExpression	"tcg_gen_sari_tl ( t0 , cpu_gpr [ ra ] , 16 )"		4081218	0					
ANR	4081321	Callee	tcg_gen_sari_tl		4081218	0					
ANR	4081322	Identifier	tcg_gen_sari_tl		4081218	0					
ANR	4081323	ArgumentList	t0		4081218	1					
ANR	4081324	Argument	t0		4081218	0					
ANR	4081325	Identifier	t0		4081218	0					
ANR	4081326	Argument	cpu_gpr [ ra ]		4081218	1					
ANR	4081327	ArrayIndexing	cpu_gpr [ ra ]		4081218	0					
ANR	4081328	Identifier	cpu_gpr		4081218	0					
ANR	4081329	Identifier	ra		4081218	1					
ANR	4081330	Argument	16		4081218	2					
ANR	4081331	PrimaryExpression	16		4081218	0					
ANR	4081332	ExpressionStatement	"tcg_gen_ext16s_tl ( t0 , t0 )"	69:8:1389:1414	4081218	12	True				
ANR	4081333	CallExpression	"tcg_gen_ext16s_tl ( t0 , t0 )"		4081218	0					
ANR	4081334	Callee	tcg_gen_ext16s_tl		4081218	0					
ANR	4081335	Identifier	tcg_gen_ext16s_tl		4081218	0					
ANR	4081336	ArgumentList	t0		4081218	1					
ANR	4081337	Argument	t0		4081218	0					
ANR	4081338	Identifier	t0		4081218	0					
ANR	4081339	Argument	t0		4081218	1					
ANR	4081340	Identifier	t0		4081218	0					
ANR	4081341	ExpressionStatement	"tcg_gen_sari_tl ( t1 , cpu_gpr [ rb ] , 16 )"	71:8:1425:1461	4081218	13	True				
ANR	4081342	CallExpression	"tcg_gen_sari_tl ( t1 , cpu_gpr [ rb ] , 16 )"		4081218	0					
ANR	4081343	Callee	tcg_gen_sari_tl		4081218	0					
ANR	4081344	Identifier	tcg_gen_sari_tl		4081218	0					
ANR	4081345	ArgumentList	t1		4081218	1					
ANR	4081346	Argument	t1		4081218	0					
ANR	4081347	Identifier	t1		4081218	0					
ANR	4081348	Argument	cpu_gpr [ rb ]		4081218	1					
ANR	4081349	ArrayIndexing	cpu_gpr [ rb ]		4081218	0					
ANR	4081350	Identifier	cpu_gpr		4081218	0					
ANR	4081351	Identifier	rb		4081218	1					
ANR	4081352	Argument	16		4081218	2					
ANR	4081353	PrimaryExpression	16		4081218	0					
ANR	4081354	ExpressionStatement	"tcg_gen_ext16s_tl ( t1 , t1 )"	73:8:1472:1497	4081218	14	True				
ANR	4081355	CallExpression	"tcg_gen_ext16s_tl ( t1 , t1 )"		4081218	0					
ANR	4081356	Callee	tcg_gen_ext16s_tl		4081218	0					
ANR	4081357	Identifier	tcg_gen_ext16s_tl		4081218	0					
ANR	4081358	ArgumentList	t1		4081218	1					
ANR	4081359	Argument	t1		4081218	0					
ANR	4081360	Identifier	t1		4081218	0					
ANR	4081361	Argument	t1		4081218	1					
ANR	4081362	Identifier	t1		4081218	0					
ANR	4081363	BreakStatement	break ;	75:8:1508:1513	4081218	15	True				
ANR	4081364	Label	case 0x00 :	77:4:1520:1529	4081218	16	True				
ANR	4081365	ExpressionStatement	"tcg_gen_shri_tl ( t0 , cpu_gpr [ ra ] , 16 )"	85:8:1700:1736	4081218	17	True				
ANR	4081366	CallExpression	"tcg_gen_shri_tl ( t0 , cpu_gpr [ ra ] , 16 )"		4081218	0					
ANR	4081367	Callee	tcg_gen_shri_tl		4081218	0					
ANR	4081368	Identifier	tcg_gen_shri_tl		4081218	0					
ANR	4081369	ArgumentList	t0		4081218	1					
ANR	4081370	Argument	t0		4081218	0					
ANR	4081371	Identifier	t0		4081218	0					
ANR	4081372	Argument	cpu_gpr [ ra ]		4081218	1					
ANR	4081373	ArrayIndexing	cpu_gpr [ ra ]		4081218	0					
ANR	4081374	Identifier	cpu_gpr		4081218	0					
ANR	4081375	Identifier	ra		4081218	1					
ANR	4081376	Argument	16		4081218	2					
ANR	4081377	PrimaryExpression	16		4081218	0					
ANR	4081378	ExpressionStatement	"tcg_gen_ext16u_tl ( t0 , t0 )"	87:8:1747:1772	4081218	18	True				
ANR	4081379	CallExpression	"tcg_gen_ext16u_tl ( t0 , t0 )"		4081218	0					
ANR	4081380	Callee	tcg_gen_ext16u_tl		4081218	0					
ANR	4081381	Identifier	tcg_gen_ext16u_tl		4081218	0					
ANR	4081382	ArgumentList	t0		4081218	1					
ANR	4081383	Argument	t0		4081218	0					
ANR	4081384	Identifier	t0		4081218	0					
ANR	4081385	Argument	t0		4081218	1					
ANR	4081386	Identifier	t0		4081218	0					
ANR	4081387	ExpressionStatement	"tcg_gen_shri_tl ( t1 , cpu_gpr [ rb ] , 16 )"	89:8:1783:1819	4081218	19	True				
ANR	4081388	CallExpression	"tcg_gen_shri_tl ( t1 , cpu_gpr [ rb ] , 16 )"		4081218	0					
ANR	4081389	Callee	tcg_gen_shri_tl		4081218	0					
ANR	4081390	Identifier	tcg_gen_shri_tl		4081218	0					
ANR	4081391	ArgumentList	t1		4081218	1					
ANR	4081392	Argument	t1		4081218	0					
ANR	4081393	Identifier	t1		4081218	0					
ANR	4081394	Argument	cpu_gpr [ rb ]		4081218	1					
ANR	4081395	ArrayIndexing	cpu_gpr [ rb ]		4081218	0					
ANR	4081396	Identifier	cpu_gpr		4081218	0					
ANR	4081397	Identifier	rb		4081218	1					
ANR	4081398	Argument	16		4081218	2					
ANR	4081399	PrimaryExpression	16		4081218	0					
ANR	4081400	ExpressionStatement	"tcg_gen_ext16u_tl ( t1 , t1 )"	91:8:1830:1855	4081218	20	True				
ANR	4081401	CallExpression	"tcg_gen_ext16u_tl ( t1 , t1 )"		4081218	0					
ANR	4081402	Callee	tcg_gen_ext16u_tl		4081218	0					
ANR	4081403	Identifier	tcg_gen_ext16u_tl		4081218	0					
ANR	4081404	ArgumentList	t1		4081218	1					
ANR	4081405	Argument	t1		4081218	0					
ANR	4081406	Identifier	t1		4081218	0					
ANR	4081407	Argument	t1		4081218	1					
ANR	4081408	Identifier	t1		4081218	0					
ANR	4081409	BreakStatement	break ;	93:8:1866:1871	4081218	21	True				
ANR	4081410	Label	case 0x0D :	95:4:1878:1887	4081218	22	True				
ANR	4081411	ExpressionStatement	"tcg_gen_ext16s_tl ( t0 , cpu_gpr [ ra ] )"	107:8:2182:2216	4081218	23	True				
ANR	4081412	CallExpression	"tcg_gen_ext16s_tl ( t0 , cpu_gpr [ ra ] )"		4081218	0					
ANR	4081413	Callee	tcg_gen_ext16s_tl		4081218	0					
ANR	4081414	Identifier	tcg_gen_ext16s_tl		4081218	0					
ANR	4081415	ArgumentList	t0		4081218	1					
ANR	4081416	Argument	t0		4081218	0					
ANR	4081417	Identifier	t0		4081218	0					
ANR	4081418	Argument	cpu_gpr [ ra ]		4081218	1					
ANR	4081419	ArrayIndexing	cpu_gpr [ ra ]		4081218	0					
ANR	4081420	Identifier	cpu_gpr		4081218	0					
ANR	4081421	Identifier	ra		4081218	1					
ANR	4081422	ExpressionStatement	"tcg_gen_ext16s_tl ( t1 , cpu_gpr [ rb ] )"	109:8:2227:2261	4081218	24	True				
ANR	4081423	CallExpression	"tcg_gen_ext16s_tl ( t1 , cpu_gpr [ rb ] )"		4081218	0					
ANR	4081424	Callee	tcg_gen_ext16s_tl		4081218	0					
ANR	4081425	Identifier	tcg_gen_ext16s_tl		4081218	0					
ANR	4081426	ArgumentList	t1		4081218	1					
ANR	4081427	Argument	t1		4081218	0					
ANR	4081428	Identifier	t1		4081218	0					
ANR	4081429	Argument	cpu_gpr [ rb ]		4081218	1					
ANR	4081430	ArrayIndexing	cpu_gpr [ rb ]		4081218	0					
ANR	4081431	Identifier	cpu_gpr		4081218	0					
ANR	4081432	Identifier	rb		4081218	1					
ANR	4081433	BreakStatement	break ;	111:8:2272:2277	4081218	25	True				
ANR	4081434	Label	case 0x0C :	113:4:2284:2293	4081218	26	True				
ANR	4081435	ExpressionStatement	"tcg_gen_ext16u_tl ( t0 , cpu_gpr [ ra ] )"	121:8:2464:2498	4081218	27	True				
ANR	4081436	CallExpression	"tcg_gen_ext16u_tl ( t0 , cpu_gpr [ ra ] )"		4081218	0					
ANR	4081437	Callee	tcg_gen_ext16u_tl		4081218	0					
ANR	4081438	Identifier	tcg_gen_ext16u_tl		4081218	0					
ANR	4081439	ArgumentList	t0		4081218	1					
ANR	4081440	Argument	t0		4081218	0					
ANR	4081441	Identifier	t0		4081218	0					
ANR	4081442	Argument	cpu_gpr [ ra ]		4081218	1					
ANR	4081443	ArrayIndexing	cpu_gpr [ ra ]		4081218	0					
ANR	4081444	Identifier	cpu_gpr		4081218	0					
ANR	4081445	Identifier	ra		4081218	1					
ANR	4081446	ExpressionStatement	"tcg_gen_ext16u_tl ( t1 , cpu_gpr [ rb ] )"	123:8:2509:2543	4081218	28	True				
ANR	4081447	CallExpression	"tcg_gen_ext16u_tl ( t1 , cpu_gpr [ rb ] )"		4081218	0					
ANR	4081448	Callee	tcg_gen_ext16u_tl		4081218	0					
ANR	4081449	Identifier	tcg_gen_ext16u_tl		4081218	0					
ANR	4081450	ArgumentList	t1		4081218	1					
ANR	4081451	Argument	t1		4081218	0					
ANR	4081452	Identifier	t1		4081218	0					
ANR	4081453	Argument	cpu_gpr [ rb ]		4081218	1					
ANR	4081454	ArrayIndexing	cpu_gpr [ rb ]		4081218	0					
ANR	4081455	Identifier	cpu_gpr		4081218	0					
ANR	4081456	Identifier	rb		4081218	1					
ANR	4081457	BreakStatement	break ;	125:8:2554:2559	4081218	29	True				
ANR	4081458	IfStatement	if ( opc2 & 0x04 )		4081218	4					
ANR	4081459	Condition	opc2 & 0x04	129:8:2577:2587	4081218	0	True				
ANR	4081460	BitAndExpression	opc2 & 0x04		4081218	0		&			
ANR	4081461	Identifier	opc2		4081218	0					
ANR	4081462	PrimaryExpression	0x04		4081218	1					
ANR	4081463	CompoundStatement		125:21:2436:2436	4081218	1					
ANR	4081464	ExpressionStatement	"tcg_gen_mul_tl ( t1 , t0 , t1 )"	133:8:2657:2683	4081218	0	True				
ANR	4081465	CallExpression	"tcg_gen_mul_tl ( t1 , t0 , t1 )"		4081218	0					
ANR	4081466	Callee	tcg_gen_mul_tl		4081218	0					
ANR	4081467	Identifier	tcg_gen_mul_tl		4081218	0					
ANR	4081468	ArgumentList	t1		4081218	1					
ANR	4081469	Argument	t1		4081218	0					
ANR	4081470	Identifier	t1		4081218	0					
ANR	4081471	Argument	t0		4081218	1					
ANR	4081472	Identifier	t0		4081218	0					
ANR	4081473	Argument	t1		4081218	2					
ANR	4081474	Identifier	t1		4081218	0					
ANR	4081475	IfStatement	if ( opc2 & 0x02 )		4081218	1					
ANR	4081476	Condition	opc2 & 0x02	135:12:2698:2708	4081218	0	True				
ANR	4081477	BitAndExpression	opc2 & 0x02		4081218	0		&			
ANR	4081478	Identifier	opc2		4081218	0					
ANR	4081479	PrimaryExpression	0x02		4081218	1					
ANR	4081480	CompoundStatement		131:25:2557:2557	4081218	1					
ANR	4081481	ExpressionStatement	"tcg_gen_sub_tl ( t0 , cpu_gpr [ rt ] , t1 )"	139:12:2777:2812	4081218	0	True				
ANR	4081482	CallExpression	"tcg_gen_sub_tl ( t0 , cpu_gpr [ rt ] , t1 )"		4081218	0					
ANR	4081483	Callee	tcg_gen_sub_tl		4081218	0					
ANR	4081484	Identifier	tcg_gen_sub_tl		4081218	0					
ANR	4081485	ArgumentList	t0		4081218	1					
ANR	4081486	Argument	t0		4081218	0					
ANR	4081487	Identifier	t0		4081218	0					
ANR	4081488	Argument	cpu_gpr [ rt ]		4081218	1					
ANR	4081489	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081490	Identifier	cpu_gpr		4081218	0					
ANR	4081491	Identifier	rt		4081218	1					
ANR	4081492	Argument	t1		4081218	2					
ANR	4081493	Identifier	t1		4081218	0					
ANR	4081494	ElseStatement	else		4081218	0					
ANR	4081495	CompoundStatement		137:15:2676:2676	4081218	0					
ANR	4081496	ExpressionStatement	"tcg_gen_add_tl ( t0 , cpu_gpr [ rt ] , t1 )"	145:12:2895:2930	4081218	0	True				
ANR	4081497	CallExpression	"tcg_gen_add_tl ( t0 , cpu_gpr [ rt ] , t1 )"		4081218	0					
ANR	4081498	Callee	tcg_gen_add_tl		4081218	0					
ANR	4081499	Identifier	tcg_gen_add_tl		4081218	0					
ANR	4081500	ArgumentList	t0		4081218	1					
ANR	4081501	Argument	t0		4081218	0					
ANR	4081502	Identifier	t0		4081218	0					
ANR	4081503	Argument	cpu_gpr [ rt ]		4081218	1					
ANR	4081504	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081505	Identifier	cpu_gpr		4081218	0					
ANR	4081506	Identifier	rt		4081218	1					
ANR	4081507	Argument	t1		4081218	2					
ANR	4081508	Identifier	t1		4081218	0					
ANR	4081509	IfStatement	if ( opc3 & 0x12 )		4081218	2					
ANR	4081510	Condition	opc3 & 0x12	151:12:2958:2968	4081218	0	True				
ANR	4081511	BitAndExpression	opc3 & 0x12		4081218	0		&			
ANR	4081512	Identifier	opc3		4081218	0					
ANR	4081513	PrimaryExpression	0x12		4081218	1					
ANR	4081514	CompoundStatement		151:12:2882:2906	4081218	1					
ANR	4081515	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	155:12:3036:3060	4081218	0	True				
ANR	4081516	IdentifierDecl	l1 = gen_new_label ( )		4081218	0					
ANR	4081517	IdentifierDeclType	int		4081218	0					
ANR	4081518	Identifier	l1		4081218	1					
ANR	4081519	AssignmentExpression	l1 = gen_new_label ( )		4081218	2		=			
ANR	4081520	Identifier	l1		4081218	0					
ANR	4081521	CallExpression	gen_new_label ( )		4081218	1					
ANR	4081522	Callee	gen_new_label		4081218	0					
ANR	4081523	Identifier	gen_new_label		4081218	0					
ANR	4081524	ArgumentList			4081218	1					
ANR	4081525	IfStatement	if ( opc3 & 0x10 )		4081218	1					
ANR	4081526	Condition	opc3 & 0x10	159:16:3081:3091	4081218	0	True				
ANR	4081527	BitAndExpression	opc3 & 0x10		4081218	0		&			
ANR	4081528	Identifier	opc3		4081218	0					
ANR	4081529	PrimaryExpression	0x10		4081218	1					
ANR	4081530	CompoundStatement		155:29:2940:2940	4081218	1					
ANR	4081531	ExpressionStatement	"tcg_gen_movi_tl ( cpu_ov , 0 )"	163:16:3185:3211	4081218	0	True				
ANR	4081532	CallExpression	"tcg_gen_movi_tl ( cpu_ov , 0 )"		4081218	0					
ANR	4081533	Callee	tcg_gen_movi_tl		4081218	0					
ANR	4081534	Identifier	tcg_gen_movi_tl		4081218	0					
ANR	4081535	ArgumentList	cpu_ov		4081218	1					
ANR	4081536	Argument	cpu_ov		4081218	0					
ANR	4081537	Identifier	cpu_ov		4081218	0					
ANR	4081538	Argument	0		4081218	1					
ANR	4081539	PrimaryExpression	0		4081218	0					
ANR	4081540	IfStatement	if ( opc3 & 0x01 )		4081218	2					
ANR	4081541	Condition	opc3 & 0x01	167:16:3245:3255	4081218	0	True				
ANR	4081542	BitAndExpression	opc3 & 0x01		4081218	0		&			
ANR	4081543	Identifier	opc3		4081218	0					
ANR	4081544	PrimaryExpression	0x01		4081218	1					
ANR	4081545	CompoundStatement		163:29:3104:3104	4081218	1					
ANR	4081546	ExpressionStatement	"tcg_gen_xor_tl ( t1 , cpu_gpr [ rt ] , t1 )"	171:16:3307:3342	4081218	0	True				
ANR	4081547	CallExpression	"tcg_gen_xor_tl ( t1 , cpu_gpr [ rt ] , t1 )"		4081218	0					
ANR	4081548	Callee	tcg_gen_xor_tl		4081218	0					
ANR	4081549	Identifier	tcg_gen_xor_tl		4081218	0					
ANR	4081550	ArgumentList	t1		4081218	1					
ANR	4081551	Argument	t1		4081218	0					
ANR	4081552	Identifier	t1		4081218	0					
ANR	4081553	Argument	cpu_gpr [ rt ]		4081218	1					
ANR	4081554	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081555	Identifier	cpu_gpr		4081218	0					
ANR	4081556	Identifier	rt		4081218	1					
ANR	4081557	Argument	t1		4081218	2					
ANR	4081558	Identifier	t1		4081218	0					
ANR	4081559	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_GE , t1 , 0 , l1 )"	173:16:3361:3403	4081218	1	True				
ANR	4081560	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_GE , t1 , 0 , l1 )"		4081218	0					
ANR	4081561	Callee	tcg_gen_brcondi_tl		4081218	0					
ANR	4081562	Identifier	tcg_gen_brcondi_tl		4081218	0					
ANR	4081563	ArgumentList	TCG_COND_GE		4081218	1					
ANR	4081564	Argument	TCG_COND_GE		4081218	0					
ANR	4081565	Identifier	TCG_COND_GE		4081218	0					
ANR	4081566	Argument	t1		4081218	1					
ANR	4081567	Identifier	t1		4081218	0					
ANR	4081568	Argument	0		4081218	2					
ANR	4081569	PrimaryExpression	0		4081218	0					
ANR	4081570	Argument	l1		4081218	3					
ANR	4081571	Identifier	l1		4081218	0					
ANR	4081572	ExpressionStatement	"tcg_gen_xor_tl ( t1 , cpu_gpr [ rt ] , t0 )"	175:16:3422:3457	4081218	2	True				
ANR	4081573	CallExpression	"tcg_gen_xor_tl ( t1 , cpu_gpr [ rt ] , t0 )"		4081218	0					
ANR	4081574	Callee	tcg_gen_xor_tl		4081218	0					
ANR	4081575	Identifier	tcg_gen_xor_tl		4081218	0					
ANR	4081576	ArgumentList	t1		4081218	1					
ANR	4081577	Argument	t1		4081218	0					
ANR	4081578	Identifier	t1		4081218	0					
ANR	4081579	Argument	cpu_gpr [ rt ]		4081218	1					
ANR	4081580	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081581	Identifier	cpu_gpr		4081218	0					
ANR	4081582	Identifier	rt		4081218	1					
ANR	4081583	Argument	t0		4081218	2					
ANR	4081584	Identifier	t0		4081218	0					
ANR	4081585	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_LT , t1 , 0 , l1 )"	177:16:3476:3518	4081218	3	True				
ANR	4081586	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_LT , t1 , 0 , l1 )"		4081218	0					
ANR	4081587	Callee	tcg_gen_brcondi_tl		4081218	0					
ANR	4081588	Identifier	tcg_gen_brcondi_tl		4081218	0					
ANR	4081589	ArgumentList	TCG_COND_LT		4081218	1					
ANR	4081590	Argument	TCG_COND_LT		4081218	0					
ANR	4081591	Identifier	TCG_COND_LT		4081218	0					
ANR	4081592	Argument	t1		4081218	1					
ANR	4081593	Identifier	t1		4081218	0					
ANR	4081594	Argument	0		4081218	2					
ANR	4081595	PrimaryExpression	0		4081218	0					
ANR	4081596	Argument	l1		4081218	3					
ANR	4081597	Identifier	l1		4081218	0					
ANR	4081598	IfStatement	if ( opc3 & 0x02 )		4081218	4					
ANR	4081599	Condition	opc3 & 0x02	179:20:3541:3551	4081218	0	True				
ANR	4081600	BitAndExpression	opc3 & 0x02		4081218	0		&			
ANR	4081601	Identifier	opc3		4081218	0					
ANR	4081602	PrimaryExpression	0x02		4081218	1					
ANR	4081603	CompoundStatement		175:33:3400:3400	4081218	1					
ANR	4081604	ExpressionStatement	"tcg_gen_sari_tl ( t0 , cpu_gpr [ rt ] , 31 )"	183:20:3613:3649	4081218	0	True				
ANR	4081605	CallExpression	"tcg_gen_sari_tl ( t0 , cpu_gpr [ rt ] , 31 )"		4081218	0					
ANR	4081606	Callee	tcg_gen_sari_tl		4081218	0					
ANR	4081607	Identifier	tcg_gen_sari_tl		4081218	0					
ANR	4081608	ArgumentList	t0		4081218	1					
ANR	4081609	Argument	t0		4081218	0					
ANR	4081610	Identifier	t0		4081218	0					
ANR	4081611	Argument	cpu_gpr [ rt ]		4081218	1					
ANR	4081612	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081613	Identifier	cpu_gpr		4081218	0					
ANR	4081614	Identifier	rt		4081218	1					
ANR	4081615	Argument	31		4081218	2					
ANR	4081616	PrimaryExpression	31		4081218	0					
ANR	4081617	ExpressionStatement	"tcg_gen_xori_tl ( t0 , t0 , 0x7fffffff )"	185:20:3672:3707	4081218	1	True				
ANR	4081618	CallExpression	"tcg_gen_xori_tl ( t0 , t0 , 0x7fffffff )"		4081218	0					
ANR	4081619	Callee	tcg_gen_xori_tl		4081218	0					
ANR	4081620	Identifier	tcg_gen_xori_tl		4081218	0					
ANR	4081621	ArgumentList	t0		4081218	1					
ANR	4081622	Argument	t0		4081218	0					
ANR	4081623	Identifier	t0		4081218	0					
ANR	4081624	Argument	t0		4081218	1					
ANR	4081625	Identifier	t0		4081218	0					
ANR	4081626	Argument	0x7fffffff		4081218	2					
ANR	4081627	PrimaryExpression	0x7fffffff		4081218	0					
ANR	4081628	ElseStatement	else		4081218	0					
ANR	4081629	CompoundStatement		185:19:3594:3594	4081218	0					
ANR	4081630	ExpressionStatement	"tcg_gen_brcond_tl ( TCG_COND_GEU , t0 , t1 , l1 )"	193:16:3799:3842	4081218	0	True				
ANR	4081631	CallExpression	"tcg_gen_brcond_tl ( TCG_COND_GEU , t0 , t1 , l1 )"		4081218	0					
ANR	4081632	Callee	tcg_gen_brcond_tl		4081218	0					
ANR	4081633	Identifier	tcg_gen_brcond_tl		4081218	0					
ANR	4081634	ArgumentList	TCG_COND_GEU		4081218	1					
ANR	4081635	Argument	TCG_COND_GEU		4081218	0					
ANR	4081636	Identifier	TCG_COND_GEU		4081218	0					
ANR	4081637	Argument	t0		4081218	1					
ANR	4081638	Identifier	t0		4081218	0					
ANR	4081639	Argument	t1		4081218	2					
ANR	4081640	Identifier	t1		4081218	0					
ANR	4081641	Argument	l1		4081218	3					
ANR	4081642	Identifier	l1		4081218	0					
ANR	4081643	IfStatement	if ( opc3 & 0x02 )		4081218	1					
ANR	4081644	Condition	opc3 & 0x02	195:20:3865:3875	4081218	0	True				
ANR	4081645	BitAndExpression	opc3 & 0x02		4081218	0		&			
ANR	4081646	Identifier	opc3		4081218	0					
ANR	4081647	PrimaryExpression	0x02		4081218	1					
ANR	4081648	CompoundStatement		191:33:3724:3724	4081218	1					
ANR	4081649	ExpressionStatement	"tcg_gen_movi_tl ( t0 , UINT32_MAX )"	199:20:3937:3968	4081218	0	True				
ANR	4081650	CallExpression	"tcg_gen_movi_tl ( t0 , UINT32_MAX )"		4081218	0					
ANR	4081651	Callee	tcg_gen_movi_tl		4081218	0					
ANR	4081652	Identifier	tcg_gen_movi_tl		4081218	0					
ANR	4081653	ArgumentList	t0		4081218	1					
ANR	4081654	Argument	t0		4081218	0					
ANR	4081655	Identifier	t0		4081218	0					
ANR	4081656	Argument	UINT32_MAX		4081218	1					
ANR	4081657	Identifier	UINT32_MAX		4081218	0					
ANR	4081658	IfStatement	if ( opc3 & 0x10 )		4081218	3					
ANR	4081659	Condition	opc3 & 0x10	205:16:4021:4031	4081218	0	True				
ANR	4081660	BitAndExpression	opc3 & 0x10		4081218	0		&			
ANR	4081661	Identifier	opc3		4081218	0					
ANR	4081662	PrimaryExpression	0x10		4081218	1					
ANR	4081663	CompoundStatement		201:29:3880:3880	4081218	1					
ANR	4081664	ExpressionStatement	"tcg_gen_movi_tl ( cpu_ov , 1 )"	209:16:4091:4117	4081218	0	True				
ANR	4081665	CallExpression	"tcg_gen_movi_tl ( cpu_ov , 1 )"		4081218	0					
ANR	4081666	Callee	tcg_gen_movi_tl		4081218	0					
ANR	4081667	Identifier	tcg_gen_movi_tl		4081218	0					
ANR	4081668	ArgumentList	cpu_ov		4081218	1					
ANR	4081669	Argument	cpu_ov		4081218	0					
ANR	4081670	Identifier	cpu_ov		4081218	0					
ANR	4081671	Argument	1		4081218	1					
ANR	4081672	PrimaryExpression	1		4081218	0					
ANR	4081673	ExpressionStatement	"tcg_gen_movi_tl ( cpu_so , 1 )"	211:16:4136:4162	4081218	1	True				
ANR	4081674	CallExpression	"tcg_gen_movi_tl ( cpu_so , 1 )"		4081218	0					
ANR	4081675	Callee	tcg_gen_movi_tl		4081218	0					
ANR	4081676	Identifier	tcg_gen_movi_tl		4081218	0					
ANR	4081677	ArgumentList	cpu_so		4081218	1					
ANR	4081678	Argument	cpu_so		4081218	0					
ANR	4081679	Identifier	cpu_so		4081218	0					
ANR	4081680	Argument	1		4081218	1					
ANR	4081681	PrimaryExpression	1		4081218	0					
ANR	4081682	ExpressionStatement	gen_set_label ( l1 )	215:12:4192:4209	4081218	4	True				
ANR	4081683	CallExpression	gen_set_label ( l1 )		4081218	0					
ANR	4081684	Callee	gen_set_label		4081218	0					
ANR	4081685	Identifier	gen_set_label		4081218	0					
ANR	4081686	ArgumentList	l1		4081218	1					
ANR	4081687	Argument	l1		4081218	0					
ANR	4081688	Identifier	l1		4081218	0					
ANR	4081689	ExpressionStatement	"tcg_gen_mov_tl ( cpu_gpr [ rt ] , t0 )"	217:12:4224:4255	4081218	5	True				
ANR	4081690	CallExpression	"tcg_gen_mov_tl ( cpu_gpr [ rt ] , t0 )"		4081218	0					
ANR	4081691	Callee	tcg_gen_mov_tl		4081218	0					
ANR	4081692	Identifier	tcg_gen_mov_tl		4081218	0					
ANR	4081693	ArgumentList	cpu_gpr [ rt ]		4081218	1					
ANR	4081694	Argument	cpu_gpr [ rt ]		4081218	0					
ANR	4081695	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081696	Identifier	cpu_gpr		4081218	0					
ANR	4081697	Identifier	rt		4081218	1					
ANR	4081698	Argument	t0		4081218	1					
ANR	4081699	Identifier	t0		4081218	0					
ANR	4081700	ElseStatement	else		4081218	0					
ANR	4081701	CompoundStatement		217:11:4126:4126	4081218	0					
ANR	4081702	ExpressionStatement	"tcg_gen_mul_tl ( cpu_gpr [ rt ] , t0 , t1 )"	223:8:4291:4326	4081218	0	True				
ANR	4081703	CallExpression	"tcg_gen_mul_tl ( cpu_gpr [ rt ] , t0 , t1 )"		4081218	0					
ANR	4081704	Callee	tcg_gen_mul_tl		4081218	0					
ANR	4081705	Identifier	tcg_gen_mul_tl		4081218	0					
ANR	4081706	ArgumentList	cpu_gpr [ rt ]		4081218	1					
ANR	4081707	Argument	cpu_gpr [ rt ]		4081218	0					
ANR	4081708	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081709	Identifier	cpu_gpr		4081218	0					
ANR	4081710	Identifier	rt		4081218	1					
ANR	4081711	Argument	t0		4081218	1					
ANR	4081712	Identifier	t0		4081218	0					
ANR	4081713	Argument	t1		4081218	2					
ANR	4081714	Identifier	t1		4081218	0					
ANR	4081715	ExpressionStatement	tcg_temp_free ( t0 )	227:4:4340:4357	4081218	5	True				
ANR	4081716	CallExpression	tcg_temp_free ( t0 )		4081218	0					
ANR	4081717	Callee	tcg_temp_free		4081218	0					
ANR	4081718	Identifier	tcg_temp_free		4081218	0					
ANR	4081719	ArgumentList	t0		4081218	1					
ANR	4081720	Argument	t0		4081218	0					
ANR	4081721	Identifier	t0		4081218	0					
ANR	4081722	ExpressionStatement	tcg_temp_free ( t1 )	229:4:4364:4381	4081218	6	True				
ANR	4081723	CallExpression	tcg_temp_free ( t1 )		4081218	0					
ANR	4081724	Callee	tcg_temp_free		4081218	0					
ANR	4081725	Identifier	tcg_temp_free		4081218	0					
ANR	4081726	ArgumentList	t1		4081218	1					
ANR	4081727	Argument	t1		4081218	0					
ANR	4081728	Identifier	t1		4081218	0					
ANR	4081729	IfStatement	if ( unlikely ( Rc ) != 0 )		4081218	7					
ANR	4081730	Condition	unlikely ( Rc ) != 0	231:8:4392:4408	4081218	0	True				
ANR	4081731	EqualityExpression	unlikely ( Rc ) != 0		4081218	0		!=			
ANR	4081732	CallExpression	unlikely ( Rc )		4081218	0					
ANR	4081733	Callee	unlikely		4081218	0					
ANR	4081734	Identifier	unlikely		4081218	0					
ANR	4081735	ArgumentList	Rc		4081218	1					
ANR	4081736	Argument	Rc		4081218	0					
ANR	4081737	Identifier	Rc		4081218	0					
ANR	4081738	PrimaryExpression	0		4081218	1					
ANR	4081739	CompoundStatement		227:27:4257:4257	4081218	1					
ANR	4081740	ExpressionStatement	"gen_set_Rc0 ( ctx , cpu_gpr [ rt ] )"	235:8:4448:4477	4081218	0	True				
ANR	4081741	CallExpression	"gen_set_Rc0 ( ctx , cpu_gpr [ rt ] )"		4081218	0					
ANR	4081742	Callee	gen_set_Rc0		4081218	0					
ANR	4081743	Identifier	gen_set_Rc0		4081218	0					
ANR	4081744	ArgumentList	ctx		4081218	1					
ANR	4081745	Argument	ctx		4081218	0					
ANR	4081746	Identifier	ctx		4081218	0					
ANR	4081747	Argument	cpu_gpr [ rt ]		4081218	1					
ANR	4081748	ArrayIndexing	cpu_gpr [ rt ]		4081218	0					
ANR	4081749	Identifier	cpu_gpr		4081218	0					
ANR	4081750	Identifier	rt		4081218	1					
ANR	4081751	ReturnType	static inline void		4081218	1					
ANR	4081752	Identifier	gen_405_mulladd_insn		4081218	2					
ANR	4081753	ParameterList	"DisasContext * ctx , int opc2 , int opc3 , int ra , int rb , int rt , int Rc"		4081218	3					
ANR	4081754	Parameter	DisasContext * ctx	1:40:40:56	4081218	0	True				
ANR	4081755	ParameterType	DisasContext *		4081218	0					
ANR	4081756	Identifier	ctx		4081218	1					
ANR	4081757	Parameter	int opc2	1:59:59:66	4081218	1	True				
ANR	4081758	ParameterType	int		4081218	0					
ANR	4081759	Identifier	opc2		4081218	1					
ANR	4081760	Parameter	int opc3	1:69:69:76	4081218	2	True				
ANR	4081761	ParameterType	int		4081218	0					
ANR	4081762	Identifier	opc3		4081218	1					
ANR	4081763	Parameter	int ra	3:40:120:125	4081218	3	True				
ANR	4081764	ParameterType	int		4081218	0					
ANR	4081765	Identifier	ra		4081218	1					
ANR	4081766	Parameter	int rb	3:48:128:133	4081218	4	True				
ANR	4081767	ParameterType	int		4081218	0					
ANR	4081768	Identifier	rb		4081218	1					
ANR	4081769	Parameter	int rt	3:56:136:141	4081218	5	True				
ANR	4081770	ParameterType	int		4081218	0					
ANR	4081771	Identifier	rt		4081218	1					
ANR	4081772	Parameter	int Rc	3:64:144:149	4081218	6	True				
ANR	4081773	ParameterType	int		4081218	0					
ANR	4081774	Identifier	Rc		4081218	1					
ANR	4081775	CFGEntryNode	ENTRY		4081218		True				
ANR	4081776	CFGExitNode	EXIT		4081218		True				
ANR	4081777	Symbol	unlikely		4081218						
ANR	4081778	Symbol	rt		4081218						
ANR	4081779	Symbol	cpu_so		4081218						
ANR	4081780	Symbol	opc2		4081218						
ANR	4081781	Symbol	opc3		4081218						
ANR	4081782	Symbol	l1		4081218						
ANR	4081783	Symbol	ctx		4081218						
ANR	4081784	Symbol	TCG_COND_GEU		4081218						
ANR	4081785	Symbol	* rt		4081218						
ANR	4081786	Symbol	cpu_ov		4081218						
ANR	4081787	Symbol	ra		4081218						
ANR	4081788	Symbol	rb		4081218						
ANR	4081789	Symbol	Rc		4081218						
ANR	4081790	Symbol	tcg_temp_local_new		4081218						
ANR	4081791	Symbol	* rb		4081218						
ANR	4081792	Symbol	gen_new_label		4081218						
ANR	4081793	Symbol	* ra		4081218						
ANR	4081794	Symbol	cpu_gpr		4081218						
ANR	4081795	Symbol	TCG_COND_LT		4081218						
ANR	4081796	Symbol	* cpu_gpr		4081218						
ANR	4081797	Symbol	t0		4081218						
ANR	4081798	Symbol	t1		4081218						
ANR	4081799	Symbol	TCG_COND_GE		4081218						
ANR	4081800	Symbol	UINT32_MAX		4081218						
