#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55d6d0d62d00 .scope module, "L1ICacheTest" "L1ICacheTest" 2 4;
 .timescale -9 -12;
P_0x55d6d0d62e90 .param/l "PidSize" 0 2 12, +C4<00000000000000000000000000010100>;
P_0x55d6d0d62ed0 .param/l "TidSize" 0 2 12, +C4<00000000000000000000000000010000>;
P_0x55d6d0d62f10 .param/l "cacheLineWith" 0 2 6, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55d6d0d62f50 .param/l "fetchingAddressWidth" 0 2 5, +C4<00000000000000000000000001000000>;
P_0x55d6d0d62f90 .param/l "indexWidth" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x55d6d0d62fd0 .param/l "instructionCounterWidth" 0 2 13, +C4<00000000000000000000000001010000>;
P_0x55d6d0d63010 .param/l "instructionWidth" 0 2 7, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55d6d0d63050 .param/l "offsetWidth" 0 2 8, +C4<00000000000000000000000000000110>;
P_0x55d6d0d63090 .param/l "tagWidth" 0 2 10, +C4<0000000000000000000000000000110010>;
v0x55d6d0df7b10_0 .var "IndexIn", 0 7;
v0x55d6d0df7bf0_0 .var "OffsetIn", 0 5;
v0x55d6d0df7cc0_0 .var "PidIn", 0 19;
v0x55d6d0df7dc0_0 .var "TagIn", 0 49;
v0x55d6d0df7e90_0 .var "TidIn", 0 15;
v0x55d6d0df7f30_0 .net "cacheMissOut", 0 0, v0x55d6d0d9c0a0_0;  1 drivers
v0x55d6d0df8000_0 .var "cacheUpdateIn", 0 0;
v0x55d6d0df80d0_0 .var "cacheUpdateLineIn", 0 511;
v0x55d6d0df81a0_0 .var "cacheUpdatePidIn", 0 19;
v0x55d6d0df8270_0 .var "cacheUpdateTidIn", 0 15;
v0x55d6d0df8340_0 .var "clockIn", 0 0;
v0x55d6d0df8410_0 .net "enableOut", 0 0, v0x55d6d0df5990_0;  1 drivers
v0x55d6d0df84e0_0 .var "fetchEnableIn", 0 0;
v0x55d6d0df85b0_0 .var "fetchStallIn", 0 0;
v0x55d6d0df8680_0 .net "fetchedAddressOut", 0 63, v0x55d6d0df63d0_0;  1 drivers
v0x55d6d0df8750_0 .net "fetchedInstMajorId", 0 79, v0x55d6d0df64b0_0;  1 drivers
v0x55d6d0df8820_0 .net "fetchedInstructionOut", 0 31, v0x55d6d0df6590_0;  1 drivers
v0x55d6d0df88f0_0 .net "fetchedPid", 0 19, v0x55d6d0df6670_0;  1 drivers
v0x55d6d0df89c0_0 .net "fetchedTid", 0 15, v0x55d6d0df6750_0;  1 drivers
v0x55d6d0df8a90_0 .net "missedAddressOut", 0 63, v0x55d6d0df6c90_0;  1 drivers
v0x55d6d0df8b60_0 .net "missedInstMajorId", 0 79, v0x55d6d0df6d70_0;  1 drivers
v0x55d6d0df8c30_0 .net "missedPidOut", 0 19, v0x55d6d0df6e50_0;  1 drivers
v0x55d6d0df8d00_0 .net "missedTidOut", 0 15, v0x55d6d0df6f30_0;  1 drivers
v0x55d6d0df8dd0_0 .var "resetIn", 0 0;
v0x55d6d0df8ea0_0 .var "updateAddressIn", 0 63;
S_0x55d6d0db8770 .scope module, "l1ICache" "L1I_Cache" 2 55, 3 39 0, S_0x55d6d0d62d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock_i";
    .port_info 1 /INPUT 1 "fetchEnable_i";
    .port_info 2 /INPUT 1 "cacheReset_i";
    .port_info 3 /INPUT 1 "fetchStall_i";
    .port_info 4 /INPUT 20 "Pid_i";
    .port_info 5 /INPUT 16 "Tid_i";
    .port_info 6 /INPUT 6 "offset_i";
    .port_info 7 /INPUT 8 "index_i";
    .port_info 8 /INPUT 50 "tag_i";
    .port_info 9 /INPUT 1 "cacheUpdate_i";
    .port_info 10 /INPUT 64 "cacheUpdateAddress_i";
    .port_info 11 /INPUT 20 "cacheUpdatePid_i";
    .port_info 12 /INPUT 16 "cacheUpdateTid_i";
    .port_info 13 /INPUT 512 "cacheUpdateLine_i";
    .port_info 14 /OUTPUT 1 "fetchEnable_o";
    .port_info 15 /OUTPUT 32 "fetchedInstruction_o";
    .port_info 16 /OUTPUT 64 "fetchedAddress_o";
    .port_info 17 /OUTPUT 20 "fetchedPid_o";
    .port_info 18 /OUTPUT 16 "fetchedTid_o";
    .port_info 19 /OUTPUT 80 "fetchedInstMajorId_o";
    .port_info 20 /OUTPUT 1 "cacheMiss_o";
    .port_info 21 /OUTPUT 64 "missedAddress_o";
    .port_info 22 /OUTPUT 80 "missedInstMajorId_o";
    .port_info 23 /OUTPUT 20 "missedPid_o";
    .port_info 24 /OUTPUT 16 "missedTid_o";
P_0x55d6d0db8950 .param/l "PidSize" 0 3 48, +C4<00000000000000000000000000010100>;
P_0x55d6d0db8990 .param/l "TidSize" 0 3 48, +C4<00000000000000000000000000010000>;
P_0x55d6d0db89d0 .param/l "cacheLineWith" 0 3 42, +C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0x55d6d0db8a10 .param/l "fetchingAddressWidth" 0 3 41, +C4<00000000000000000000000001000000>;
P_0x55d6d0db8a50 .param/l "indexWidth" 0 3 45, +C4<00000000000000000000000000001000>;
P_0x55d6d0db8a90 .param/l "instructionCounterWidth" 0 3 49, +C4<00000000000000000000000001010000>;
P_0x55d6d0db8ad0 .param/l "instructionWidth" 0 3 43, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55d6d0db8b10 .param/l "offsetWidth" 0 3 44, +C4<00000000000000000000000000000110>;
P_0x55d6d0db8b50 .param/l "tagWidth" 0 3 46, +C4<0000000000000000000000000000110010>;
v0x55d6d0db9990 .array "ICache", 7 0, 0 511;
v0x55d6d0d636b0_0 .net "Pid_i", 0 19, v0x55d6d0df7cc0_0;  1 drivers
v0x55d6d0d63530_0 .net "Tid_i", 0 15, v0x55d6d0df7e90_0;  1 drivers
v0x55d6d0d9c0a0_0 .var "cacheMiss_o", 0 0;
v0x55d6d0d63d80_0 .net "cacheReset_i", 0 0, v0x55d6d0df8dd0_0;  1 drivers
v0x55d6d0d632f0_0 .net "cacheUpdateAddress_i", 0 63, v0x55d6d0df8ea0_0;  1 drivers
v0x55d6d0d9bf10_0 .net "cacheUpdateLine_i", 0 511, v0x55d6d0df80d0_0;  1 drivers
v0x55d6d0df5410_0 .net "cacheUpdatePid_i", 0 19, v0x55d6d0df81a0_0;  1 drivers
v0x55d6d0df54f0_0 .net "cacheUpdateTid_i", 0 15, v0x55d6d0df8270_0;  1 drivers
v0x55d6d0df55d0_0 .net "cacheUpdate_i", 0 0, v0x55d6d0df8000_0;  1 drivers
v0x55d6d0df5690_0 .net "clock_i", 0 0, v0x55d6d0df8340_0;  1 drivers
v0x55d6d0df5750_0 .var "fetchEnable_1", 0 0;
v0x55d6d0df5810_0 .var "fetchEnable_2", 0 0;
v0x55d6d0df58d0_0 .net "fetchEnable_i", 0 0, v0x55d6d0df84e0_0;  1 drivers
v0x55d6d0df5990_0 .var "fetchEnable_o", 0 0;
v0x55d6d0df5a50_0 .var "fetchIndex_1", 0 7;
v0x55d6d0df5b30_0 .var "fetchIndex_2", 0 7;
v0x55d6d0df5c10_0 .var "fetchOffset_1", 0 5;
v0x55d6d0df5cf0_0 .var "fetchOffset_2", 0 5;
v0x55d6d0df5dd0_0 .var "fetchPid_1", 0 19;
v0x55d6d0df5eb0_0 .var "fetchPid_2", 0 19;
v0x55d6d0df5f90_0 .net "fetchStall_i", 0 0, v0x55d6d0df85b0_0;  1 drivers
v0x55d6d0df6050_0 .var "fetchTag_1", 0 49;
v0x55d6d0df6130_0 .var "fetchTag_2", 0 49;
v0x55d6d0df6210_0 .var "fetchTid_1", 0 15;
v0x55d6d0df62f0_0 .var "fetchTid_2", 0 15;
v0x55d6d0df63d0_0 .var "fetchedAddress_o", 0 63;
v0x55d6d0df64b0_0 .var "fetchedInstMajorId_o", 0 79;
v0x55d6d0df6590_0 .var "fetchedInstruction_o", 0 31;
v0x55d6d0df6670_0 .var "fetchedPid_o", 0 19;
v0x55d6d0df6750_0 .var "fetchedTid_o", 0 15;
v0x55d6d0df6830_0 .var/i "i", 31 0;
v0x55d6d0df6910_0 .net "index_i", 0 7, v0x55d6d0df7b10_0;  1 drivers
v0x55d6d0df69f0_0 .var "instCtr", 0 79;
v0x55d6d0df6ad0_0 .var "instID_1", 0 79;
v0x55d6d0df6bb0_0 .var "instID_2", 0 79;
v0x55d6d0df6c90_0 .var "missedAddress_o", 0 63;
v0x55d6d0df6d70_0 .var "missedInstMajorId_o", 0 79;
v0x55d6d0df6e50_0 .var "missedPid_o", 0 19;
v0x55d6d0df6f30_0 .var "missedTid_o", 0 15;
v0x55d6d0df7010_0 .net "offset_i", 0 5, v0x55d6d0df7bf0_0;  1 drivers
v0x55d6d0df70f0 .array "processIdTable", 7 0, 0 19;
v0x55d6d0df71b0_0 .var "readLineIsValid_2", 0 0;
v0x55d6d0df7270_0 .var "readLine_2", 0 511;
v0x55d6d0df7350_0 .var "readTag_2", 0 49;
v0x55d6d0df7430 .array "tagIsValidTable", 7 0, 0 0;
v0x55d6d0df74d0_0 .var "tagIsValid_2", 0 0;
v0x55d6d0df7590 .array "tagTable", 7 0, 0 49;
v0x55d6d0df7650_0 .net "tag_i", 0 49, v0x55d6d0df7dc0_0;  1 drivers
v0x55d6d0df7730 .array "threadIdTable", 7 0, 0 15;
E_0x55d6d0dbf360 .event posedge, v0x55d6d0df5690_0;
    .scope S_0x55d6d0db8770;
T_0 ;
    %wait E_0x55d6d0dbf360;
    %load/vec4 v0x55d6d0df58d0_0;
    %assign/vec4 v0x55d6d0df5750_0, 0;
    %load/vec4 v0x55d6d0d63d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 158 "$display", "Resetting cache" {0 0 0};
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0x55d6d0df69f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0df71b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0df5750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0df5810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0d9c0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d0df6830_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55d6d0df6830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 512;
    %ix/getv/s 3, v0x55d6d0df6830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0db9990, 0, 4;
    %pushi/vec4 0, 0, 50;
    %ix/getv/s 3, v0x55d6d0df6830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df7590, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55d6d0df6830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df7430, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x55d6d0df6830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df70f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55d6d0df6830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df7730, 0, 4;
    %load/vec4 v0x55d6d0df6830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d6d0df6830_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d6d0df58d0_0;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55d6d0df7650_0;
    %load/vec4 v0x55d6d0df6910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d6d0df7010_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 177 "$display", "Fetching instruction ID:%d at address %d.", v0x55d6d0df69f0_0, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55d6d0df6910_0;
    %assign/vec4 v0x55d6d0df5a50_0, 0;
    %load/vec4 v0x55d6d0df7010_0;
    %assign/vec4 v0x55d6d0df5c10_0, 0;
    %load/vec4 v0x55d6d0df7650_0;
    %assign/vec4 v0x55d6d0df6050_0, 0;
    %load/vec4 v0x55d6d0d636b0_0;
    %assign/vec4 v0x55d6d0df5dd0_0, 0;
    %load/vec4 v0x55d6d0d63530_0;
    %assign/vec4 v0x55d6d0df6210_0, 0;
    %load/vec4 v0x55d6d0df69f0_0;
    %assign/vec4 v0x55d6d0df6ad0_0, 0;
    %load/vec4 v0x55d6d0df69f0_0;
    %addi 1, 0, 80;
    %assign/vec4 v0x55d6d0df69f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 3 192 "$display", "Cycle 1 stalling due to cache miss" {0 0 0};
T_0.6 ;
T_0.5 ;
T_0.1 ;
    %load/vec4 v0x55d6d0df5750_0;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55d6d0df71b0_0;
    %load/vec4 v0x55d6d0df6130_0;
    %load/vec4 v0x55d6d0df6050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d6d0df5b30_0;
    %load/vec4 v0x55d6d0df5a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 3 204 "$display", "Instruction on previously fetched line. Not refetching" {0 0 0};
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 3 208 "$display", "Instruction on new line. Refetching line." {0 0 0};
    %ix/getv 4, v0x55d6d0df5a50_0;
    %load/vec4a v0x55d6d0db9990, 4;
    %assign/vec4 v0x55d6d0df7270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d6d0df71b0_0, 0;
    %ix/getv 4, v0x55d6d0df5a50_0;
    %load/vec4a v0x55d6d0df7590, 4;
    %assign/vec4 v0x55d6d0df7350_0, 0;
    %ix/getv 4, v0x55d6d0df5a50_0;
    %load/vec4a v0x55d6d0df7430, 4;
    %assign/vec4 v0x55d6d0df74d0_0, 0;
    %ix/getv 4, v0x55d6d0df5a50_0;
    %load/vec4a v0x55d6d0df70f0, 4;
    %assign/vec4 v0x55d6d0df5eb0_0, 0;
    %ix/getv 4, v0x55d6d0df5a50_0;
    %load/vec4a v0x55d6d0df7730, 4;
    %assign/vec4 v0x55d6d0df62f0_0, 0;
    %load/vec4 v0x55d6d0df6050_0;
    %assign/vec4 v0x55d6d0df6130_0, 0;
    %load/vec4 v0x55d6d0df5a50_0;
    %assign/vec4 v0x55d6d0df5b30_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 3 219 "$display", "Cycle 2 stalling due to cache miss" {0 0 0};
T_0.12 ;
T_0.9 ;
    %load/vec4 v0x55d6d0df5c10_0;
    %assign/vec4 v0x55d6d0df5cf0_0, 0;
    %load/vec4 v0x55d6d0df5750_0;
    %assign/vec4 v0x55d6d0df5810_0, 0;
    %load/vec4 v0x55d6d0df6ad0_0;
    %assign/vec4 v0x55d6d0df6bb0_0, 0;
    %load/vec4 v0x55d6d0df5810_0;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x55d6d0df6130_0;
    %load/vec4 v0x55d6d0df7350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d6d0df74d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 3 229 "$display", "Cache hit." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d6d0df5990_0, 0;
    %load/vec4 v0x55d6d0df7270_0;
    %pushi/vec4 480, 0, 34;
    %load/vec4 v0x55d6d0df5cf0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %assign/vec4 v0x55d6d0df6590_0, 0;
    %load/vec4 v0x55d6d0df6130_0;
    %load/vec4 v0x55d6d0df5b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d6d0df5cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d6d0df63d0_0, 0;
    %load/vec4 v0x55d6d0df5eb0_0;
    %assign/vec4 v0x55d6d0df6670_0, 0;
    %load/vec4 v0x55d6d0df62f0_0;
    %assign/vec4 v0x55d6d0df6750_0, 0;
    %load/vec4 v0x55d6d0df6bb0_0;
    %assign/vec4 v0x55d6d0df64b0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 3 238 "$display", "Cache miss." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0df5990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d6d0d9c0a0_0, 0;
    %load/vec4 v0x55d6d0df6130_0;
    %load/vec4 v0x55d6d0df5b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d6d0df5cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d6d0df6c90_0, 0;
    %load/vec4 v0x55d6d0df6bb0_0;
    %assign/vec4 v0x55d6d0df6d70_0, 0;
    %load/vec4 v0x55d6d0df5eb0_0;
    %assign/vec4 v0x55d6d0df6e50_0, 0;
    %load/vec4 v0x55d6d0df62f0_0;
    %assign/vec4 v0x55d6d0df6f30_0, 0;
T_0.17 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 3 246 "$display", "Cycle 3 stalling due to cache miss" {0 0 0};
T_0.18 ;
T_0.15 ;
    %load/vec4 v0x55d6d0df55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x55d6d0d9c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v0x55d6d0df6c90_0;
    %parti/s 58, 6, 4;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 58, 6, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d6d0df5410_0;
    %load/vec4 v0x55d6d0df6e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d6d0df54f0_0;
    %load/vec4 v0x55d6d0df6f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0d9c0a0_0, 0;
    %vpi_call 3 258 "$display", "Resolving cache miss as addr %d", v0x55d6d0d632f0_0 {0 0 0};
T_0.24 ;
    %load/vec4 v0x55d6d0d9bf10_0;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 8, 6, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0db9990, 0, 4;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 50, 14, 5;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 8, 6, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df7590, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 8, 6, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df7430, 0, 4;
    %load/vec4 v0x55d6d0df5410_0;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 8, 6, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df70f0, 0, 4;
    %load/vec4 v0x55d6d0df54f0_0;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 8, 6, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d0df7730, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d0df71b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d6d0df5990_0, 0;
    %load/vec4 v0x55d6d0d9bf10_0;
    %pushi/vec4 480, 0, 11;
    %load/vec4 v0x55d6d0d632f0_0;
    %parti/s 6, 0, 2;
    %pad/u 11;
    %sub;
    %part/s 32;
    %assign/vec4 v0x55d6d0df6590_0, 0;
    %load/vec4 v0x55d6d0d632f0_0;
    %assign/vec4 v0x55d6d0df63d0_0, 0;
    %load/vec4 v0x55d6d0df5410_0;
    %assign/vec4 v0x55d6d0df6670_0, 0;
    %load/vec4 v0x55d6d0df54f0_0;
    %assign/vec4 v0x55d6d0df6750_0, 0;
    %load/vec4 v0x55d6d0df6d70_0;
    %assign/vec4 v0x55d6d0df64b0_0, 0;
T_0.22 ;
T_0.20 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d6d0d62d00;
T_1 ;
    %vpi_call 2 77 "$dumpfile", "FetchTest.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d6d0db8770 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df85b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55d6d0df7cc0_0, 0, 20;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d0df7e90_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8000_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55d6d0df8ea0_0, 0, 64;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0x55d6d0df80d0_0, 0, 512;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55d6d0df81a0_0, 0, 20;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d0df8270_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8000_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %load/vec4 v0x55d6d0df7dc0_0;
    %load/vec4 v0x55d6d0df7b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d6d0df7bf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d6d0df8ea0_0, 0, 64;
    %pushi/vec4 102345, 0, 512;
    %store/vec4 v0x55d6d0df80d0_0, 0, 512;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55d6d0df81a0_0, 0, 20;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d0df8270_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x55d6d0df7dc0_0, 0, 50;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d6d0df7b10_0, 0, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55d6d0df7bf0_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df84e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d0df8340_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "L1I-Cache_Test.v";
    "./L1I-Cache.v";
