
projeto4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006670  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406670  00406670  00016670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20000000  00406678  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000dc  2000088c  00406f04  0002088c  2**2
                  ALLOC
  4 .stack        00003000  20000968  00406fe0  0002088c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208b6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e011  00000000  00000000  0002090f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000020c3  00000000  00000000  0002e920  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005ae9  00000000  00000000  000309e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c58  00000000  00000000  000364cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b58  00000000  00000000  00037124  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001358d  00000000  00000000  00037c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c116  00000000  00000000  0004b209  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005488a  00000000  00000000  0005731f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002790  00000000  00000000  000abbac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003968 	.word	0x20003968
  400004:	00400bd1 	.word	0x00400bd1
  400008:	00400bcd 	.word	0x00400bcd
  40000c:	00400bcd 	.word	0x00400bcd
  400010:	00400bcd 	.word	0x00400bcd
  400014:	00400bcd 	.word	0x00400bcd
  400018:	00400bcd 	.word	0x00400bcd
	...
  40002c:	00400bcd 	.word	0x00400bcd
  400030:	00400bcd 	.word	0x00400bcd
  400034:	00000000 	.word	0x00000000
  400038:	00400bcd 	.word	0x00400bcd
  40003c:	00400bcd 	.word	0x00400bcd
  400040:	00400bcd 	.word	0x00400bcd
  400044:	00400bcd 	.word	0x00400bcd
  400048:	00400bcd 	.word	0x00400bcd
  40004c:	00400bcd 	.word	0x00400bcd
  400050:	00400bcd 	.word	0x00400bcd
  400054:	00400bcd 	.word	0x00400bcd
  400058:	00400bcd 	.word	0x00400bcd
  40005c:	00400bcd 	.word	0x00400bcd
  400060:	00400bcd 	.word	0x00400bcd
  400064:	00400bcd 	.word	0x00400bcd
  400068:	00000000 	.word	0x00000000
  40006c:	00400a51 	.word	0x00400a51
  400070:	00400a65 	.word	0x00400a65
  400074:	00400a79 	.word	0x00400a79
  400078:	00400bcd 	.word	0x00400bcd
  40007c:	00400bcd 	.word	0x00400bcd
	...
  400088:	00400bcd 	.word	0x00400bcd
  40008c:	00400bcd 	.word	0x00400bcd
  400090:	00400bcd 	.word	0x00400bcd
  400094:	00400bcd 	.word	0x00400bcd
  400098:	00400bcd 	.word	0x00400bcd
  40009c:	004010c5 	.word	0x004010c5
  4000a0:	00400bcd 	.word	0x00400bcd
  4000a4:	00400bcd 	.word	0x00400bcd
  4000a8:	00400bcd 	.word	0x00400bcd
  4000ac:	00400bcd 	.word	0x00400bcd
  4000b0:	00400bcd 	.word	0x00400bcd
  4000b4:	004010e9 	.word	0x004010e9
  4000b8:	00400bcd 	.word	0x00400bcd
  4000bc:	004010a5 	.word	0x004010a5
  4000c0:	00400bcd 	.word	0x00400bcd
  4000c4:	00400bcd 	.word	0x00400bcd
  4000c8:	00400bcd 	.word	0x00400bcd

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000088c 	.word	0x2000088c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406678 	.word	0x00406678

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000890 	.word	0x20000890
  40011c:	00406678 	.word	0x00406678
  400120:	00406678 	.word	0x00406678
  400124:	00000000 	.word	0x00000000

00400128 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400128:	b990      	cbnz	r0, 400150 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40012a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012e:	460c      	mov	r4, r1
  400130:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400132:	2a00      	cmp	r2, #0
  400134:	dd0f      	ble.n	400156 <_read+0x2e>
  400136:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400138:	4e08      	ldr	r6, [pc, #32]	; (40015c <_read+0x34>)
  40013a:	4d09      	ldr	r5, [pc, #36]	; (400160 <_read+0x38>)
  40013c:	6830      	ldr	r0, [r6, #0]
  40013e:	4621      	mov	r1, r4
  400140:	682b      	ldr	r3, [r5, #0]
  400142:	4798      	blx	r3
		ptr++;
  400144:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400146:	42a7      	cmp	r7, r4
  400148:	d1f8      	bne.n	40013c <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400150:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400154:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400156:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40015c:	2000095c 	.word	0x2000095c
  400160:	20000954 	.word	0x20000954

00400164 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400164:	3801      	subs	r0, #1
  400166:	2802      	cmp	r0, #2
  400168:	d815      	bhi.n	400196 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40016a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40016e:	460e      	mov	r6, r1
  400170:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400172:	b19a      	cbz	r2, 40019c <_write+0x38>
  400174:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400176:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001b0 <_write+0x4c>
  40017a:	4f0c      	ldr	r7, [pc, #48]	; (4001ac <_write+0x48>)
  40017c:	f8d8 0000 	ldr.w	r0, [r8]
  400180:	f815 1b01 	ldrb.w	r1, [r5], #1
  400184:	683b      	ldr	r3, [r7, #0]
  400186:	4798      	blx	r3
  400188:	2800      	cmp	r0, #0
  40018a:	db0a      	blt.n	4001a2 <_write+0x3e>
  40018c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40018e:	3c01      	subs	r4, #1
  400190:	d1f4      	bne.n	40017c <_write+0x18>
  400192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400196:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40019a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40019c:	2000      	movs	r0, #0
  40019e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4001a2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001aa:	bf00      	nop
  4001ac:	20000958 	.word	0x20000958
  4001b0:	2000095c 	.word	0x2000095c

004001b4 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4001b4:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4001b6:	2401      	movs	r4, #1
  4001b8:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4001ba:	2500      	movs	r5, #0
  4001bc:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4001be:	f240 2402 	movw	r4, #514	; 0x202
  4001c2:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  4001c6:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  4001ca:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  4001ce:	6844      	ldr	r4, [r0, #4]
  4001d0:	0052      	lsls	r2, r2, #1
  4001d2:	fbb1 f1f2 	udiv	r1, r1, r2
  4001d6:	1e4a      	subs	r2, r1, #1
  4001d8:	0212      	lsls	r2, r2, #8
  4001da:	b292      	uxth	r2, r2
  4001dc:	4323      	orrs	r3, r4
  4001de:	431a      	orrs	r2, r3
  4001e0:	6042      	str	r2, [r0, #4]
	return 0;
}
  4001e2:	4628      	mov	r0, r5
  4001e4:	bc30      	pop	{r4, r5}
  4001e6:	4770      	bx	lr

004001e8 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  4001e8:	6843      	ldr	r3, [r0, #4]
  4001ea:	01d2      	lsls	r2, r2, #7
  4001ec:	b2d2      	uxtb	r2, r2
  4001ee:	4319      	orrs	r1, r3
  4001f0:	4311      	orrs	r1, r2
  4001f2:	6041      	str	r1, [r0, #4]
  4001f4:	4770      	bx	lr
  4001f6:	bf00      	nop

004001f8 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001f8:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001fa:	6844      	ldr	r4, [r0, #4]
  4001fc:	0609      	lsls	r1, r1, #24
  4001fe:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400202:	4322      	orrs	r2, r4
  400204:	430a      	orrs	r2, r1
  400206:	071b      	lsls	r3, r3, #28
  400208:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  40020c:	4313      	orrs	r3, r2
  40020e:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400210:	bc10      	pop	{r4}
  400212:	4770      	bx	lr

00400214 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400214:	2302      	movs	r3, #2
  400216:	6003      	str	r3, [r0, #0]
  400218:	4770      	bx	lr
  40021a:	bf00      	nop

0040021c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  40021c:	2301      	movs	r3, #1
  40021e:	fa03 f101 	lsl.w	r1, r3, r1
  400222:	6101      	str	r1, [r0, #16]
  400224:	4770      	bx	lr
  400226:	bf00      	nop

00400228 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400228:	6a00      	ldr	r0, [r0, #32]
}
  40022a:	4770      	bx	lr

0040022c <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  40022c:	6241      	str	r1, [r0, #36]	; 0x24
  40022e:	4770      	bx	lr

00400230 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400230:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400232:	4770      	bx	lr

00400234 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  400234:	b4f0      	push	{r4, r5, r6, r7}
  400236:	b08c      	sub	sp, #48	; 0x30
  400238:	4607      	mov	r7, r0
  40023a:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  40023c:	ac01      	add	r4, sp, #4
  40023e:	4d11      	ldr	r5, [pc, #68]	; (400284 <pwm_clocks_generate+0x50>)
  400240:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400242:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400244:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400246:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400248:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  40024c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  400250:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  400252:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  400254:	f852 3b04 	ldr.w	r3, [r2], #4
  400258:	fbb6 f3f3 	udiv	r3, r6, r3
  40025c:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  400260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  400264:	d905      	bls.n	400272 <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  400266:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400268:	280b      	cmp	r0, #11
  40026a:	d1f3      	bne.n	400254 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  40026c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400270:	e005      	b.n	40027e <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  400272:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  400274:	bf94      	ite	ls
  400276:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  40027a:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  40027e:	b00c      	add	sp, #48	; 0x30
  400280:	bcf0      	pop	{r4, r5, r6, r7}
  400282:	4770      	bx	lr
  400284:	0040648c 	.word	0x0040648c

00400288 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400288:	b570      	push	{r4, r5, r6, lr}
  40028a:	4606      	mov	r6, r0
  40028c:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  40028e:	6808      	ldr	r0, [r1, #0]
  400290:	b140      	cbz	r0, 4002a4 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  400292:	6889      	ldr	r1, [r1, #8]
  400294:	4b0e      	ldr	r3, [pc, #56]	; (4002d0 <pwm_init+0x48>)
  400296:	4798      	blx	r3
  400298:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  40029a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40029e:	4298      	cmp	r0, r3
  4002a0:	d101      	bne.n	4002a6 <pwm_init+0x1e>
  4002a2:	e00e      	b.n	4002c2 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  4002a4:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  4002a6:	6860      	ldr	r0, [r4, #4]
  4002a8:	b140      	cbz	r0, 4002bc <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  4002aa:	68a1      	ldr	r1, [r4, #8]
  4002ac:	4b08      	ldr	r3, [pc, #32]	; (4002d0 <pwm_init+0x48>)
  4002ae:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  4002b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d007      	beq.n	4002c8 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  4002b8:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  4002bc:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  4002be:	2000      	movs	r0, #0
  4002c0:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4002c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4002c8:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  4002cc:	bd70      	pop	{r4, r5, r6, pc}
  4002ce:	bf00      	nop
  4002d0:	00400235 	.word	0x00400235

004002d4 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4002d4:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4002d6:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002d8:	684a      	ldr	r2, [r1, #4]
  4002da:	f002 020f 	and.w	r2, r2, #15
  4002de:	8a8c      	ldrh	r4, [r1, #20]
  4002e0:	4322      	orrs	r2, r4
  4002e2:	890c      	ldrh	r4, [r1, #8]
  4002e4:	4322      	orrs	r2, r4
  4002e6:	7a8c      	ldrb	r4, [r1, #10]
  4002e8:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  4002ec:	7d8c      	ldrb	r4, [r1, #22]
  4002ee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  4002f2:	7dcc      	ldrb	r4, [r1, #23]
  4002f4:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
  4002f8:	7e0c      	ldrb	r4, [r1, #24]
  4002fa:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  4002fe:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  400302:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  400306:	68ca      	ldr	r2, [r1, #12]
  400308:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  40030c:	690a      	ldr	r2, [r1, #16]
  40030e:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  400312:	7d8a      	ldrb	r2, [r1, #22]
  400314:	b13a      	cbz	r2, 400326 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  400316:	8b8c      	ldrh	r4, [r1, #28]
  400318:	8b4a      	ldrh	r2, [r1, #26]
  40031a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  40031e:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  400322:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  400326:	6c84      	ldr	r4, [r0, #72]	; 0x48
  400328:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  40032c:	409a      	lsls	r2, r3
  40032e:	43d2      	mvns	r2, r2
  400330:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  400334:	7fcc      	ldrb	r4, [r1, #31]
  400336:	fa04 f603 	lsl.w	r6, r4, r3
  40033a:	7f8c      	ldrb	r4, [r1, #30]
  40033c:	409c      	lsls	r4, r3
  40033e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  400342:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  400344:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  400346:	6c44      	ldr	r4, [r0, #68]	; 0x44
  400348:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40034a:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  40034e:	fa04 f503 	lsl.w	r5, r4, r3
  400352:	f891 4020 	ldrb.w	r4, [r1, #32]
  400356:	409c      	lsls	r4, r3
  400358:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40035c:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  40035e:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  400360:	2201      	movs	r2, #1
  400362:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  400364:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  400368:	b11c      	cbz	r4, 400372 <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  40036a:	6a04      	ldr	r4, [r0, #32]
  40036c:	4314      	orrs	r4, r2
  40036e:	6204      	str	r4, [r0, #32]
  400370:	e003      	b.n	40037a <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  400372:	6a04      	ldr	r4, [r0, #32]
  400374:	ea24 0402 	bic.w	r4, r4, r2
  400378:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  40037a:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  40037e:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  400380:	6e84      	ldr	r4, [r0, #104]	; 0x68
  400382:	bf0c      	ite	eq
  400384:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  400386:	4394      	bicne	r4, r2
  400388:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  40038a:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  40038e:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  400390:	6e84      	ldr	r4, [r0, #104]	; 0x68
  400392:	bf0c      	ite	eq
  400394:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  400398:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  40039c:	6682      	str	r2, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  40039e:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  4003a0:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  4003a2:	22ff      	movs	r2, #255	; 0xff
  4003a4:	409a      	lsls	r2, r3
  4003a6:	ea24 0202 	bic.w	r2, r4, r2
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  4003aa:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
  4003ae:	fa01 f303 	lsl.w	r3, r1, r3
  4003b2:	4313      	orrs	r3, r2
	p_pwm->PWM_FPE = fault_enable_reg;
  4003b4:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4003b6:	2000      	movs	r0, #0
  4003b8:	bc70      	pop	{r4, r5, r6}
  4003ba:	4770      	bx	lr

004003bc <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4003bc:	690b      	ldr	r3, [r1, #16]
  4003be:	4293      	cmp	r3, r2
  4003c0:	d307      	bcc.n	4003d2 <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
  4003c2:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  4003c4:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4003c6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4003ca:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  4003ce:	2000      	movs	r0, #0
  4003d0:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  4003d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4003d6:	4770      	bx	lr

004003d8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4003d8:	2301      	movs	r3, #1
  4003da:	fa03 f101 	lsl.w	r1, r3, r1
  4003de:	6081      	str	r1, [r0, #8]
  4003e0:	4770      	bx	lr
  4003e2:	bf00      	nop

004003e4 <pwm_channel_get_interrupt_status>:
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
  4003e4:	69c0      	ldr	r0, [r0, #28]
#endif
}
  4003e6:	4770      	bx	lr

004003e8 <pwm_channel_enable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
  4003e8:	3210      	adds	r2, #16
  4003ea:	2301      	movs	r3, #1
  4003ec:	fa03 f202 	lsl.w	r2, r3, r2
  4003f0:	fa03 f101 	lsl.w	r1, r3, r1
  4003f4:	4311      	orrs	r1, r2
  4003f6:	6101      	str	r1, [r0, #16]
  4003f8:	4770      	bx	lr
  4003fa:	bf00      	nop

004003fc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003fc:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003fe:	0189      	lsls	r1, r1, #6
  400400:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400402:	2402      	movs	r4, #2
  400404:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400406:	f04f 31ff 	mov.w	r1, #4294967295
  40040a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40040c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40040e:	605a      	str	r2, [r3, #4]
}
  400410:	bc10      	pop	{r4}
  400412:	4770      	bx	lr

00400414 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400414:	0189      	lsls	r1, r1, #6
  400416:	2305      	movs	r3, #5
  400418:	5043      	str	r3, [r0, r1]
  40041a:	4770      	bx	lr

0040041c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40041c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400420:	61ca      	str	r2, [r1, #28]
  400422:	4770      	bx	lr

00400424 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400424:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400428:	624a      	str	r2, [r1, #36]	; 0x24
  40042a:	4770      	bx	lr

0040042c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40042c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400430:	6a08      	ldr	r0, [r1, #32]
}
  400432:	4770      	bx	lr

00400434 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400434:	b4f0      	push	{r4, r5, r6, r7}
  400436:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400438:	2402      	movs	r4, #2
  40043a:	9401      	str	r4, [sp, #4]
  40043c:	2408      	movs	r4, #8
  40043e:	9402      	str	r4, [sp, #8]
  400440:	2420      	movs	r4, #32
  400442:	9403      	str	r4, [sp, #12]
  400444:	2480      	movs	r4, #128	; 0x80
  400446:	9404      	str	r4, [sp, #16]
  400448:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40044a:	0be4      	lsrs	r4, r4, #15
  40044c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40044e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400452:	d81c      	bhi.n	40048e <tc_find_mck_divisor+0x5a>
  400454:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400456:	42a0      	cmp	r0, r4
  400458:	d21f      	bcs.n	40049a <tc_find_mck_divisor+0x66>
  40045a:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  40045c:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40045e:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400462:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400466:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400468:	4284      	cmp	r4, r0
  40046a:	d312      	bcc.n	400492 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  40046c:	4287      	cmp	r7, r0
  40046e:	d915      	bls.n	40049c <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400470:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400472:	2d05      	cmp	r5, #5
  400474:	d1f3      	bne.n	40045e <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400476:	2000      	movs	r0, #0
  400478:	e013      	b.n	4004a2 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  40047a:	a906      	add	r1, sp, #24
  40047c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400480:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400484:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400486:	b133      	cbz	r3, 400496 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400488:	601d      	str	r5, [r3, #0]
	}

	return 1;
  40048a:	2001      	movs	r0, #1
  40048c:	e009      	b.n	4004a2 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  40048e:	2000      	movs	r0, #0
  400490:	e007      	b.n	4004a2 <tc_find_mck_divisor+0x6e>
  400492:	2000      	movs	r0, #0
  400494:	e005      	b.n	4004a2 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400496:	2001      	movs	r0, #1
  400498:	e003      	b.n	4004a2 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40049a:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  40049c:	2a00      	cmp	r2, #0
  40049e:	d1ec      	bne.n	40047a <tc_find_mck_divisor+0x46>
  4004a0:	e7f1      	b.n	400486 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4004a2:	b006      	add	sp, #24
  4004a4:	bcf0      	pop	{r4, r5, r6, r7}
  4004a6:	4770      	bx	lr

004004a8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4004a8:	6943      	ldr	r3, [r0, #20]
  4004aa:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4004ae:	bf1d      	ittte	ne
  4004b0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4004b4:	61c1      	strne	r1, [r0, #28]
	return 0;
  4004b6:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4004b8:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4004ba:	4770      	bx	lr

004004bc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4004bc:	6943      	ldr	r3, [r0, #20]
  4004be:	f013 0f01 	tst.w	r3, #1
  4004c2:	d005      	beq.n	4004d0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4004c4:	6983      	ldr	r3, [r0, #24]
  4004c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4004ca:	600b      	str	r3, [r1, #0]

	return 0;
  4004cc:	2000      	movs	r0, #0
  4004ce:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4004d0:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4004d2:	4770      	bx	lr

004004d4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4004d4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4004d6:	23ac      	movs	r3, #172	; 0xac
  4004d8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4004da:	680b      	ldr	r3, [r1, #0]
  4004dc:	684a      	ldr	r2, [r1, #4]
  4004de:	fbb3 f3f2 	udiv	r3, r3, r2
  4004e2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4004e4:	1e5c      	subs	r4, r3, #1
  4004e6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4004ea:	4294      	cmp	r4, r2
  4004ec:	d80a      	bhi.n	400504 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4004ee:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4004f0:	688b      	ldr	r3, [r1, #8]
  4004f2:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4004f4:	f240 2302 	movw	r3, #514	; 0x202
  4004f8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4004fc:	2350      	movs	r3, #80	; 0x50
  4004fe:	6003      	str	r3, [r0, #0]

	return 0;
  400500:	2000      	movs	r0, #0
  400502:	e000      	b.n	400506 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400504:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400506:	bc10      	pop	{r4}
  400508:	4770      	bx	lr
  40050a:	bf00      	nop

0040050c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40050c:	6943      	ldr	r3, [r0, #20]
  40050e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400512:	bf1a      	itte	ne
  400514:	61c1      	strne	r1, [r0, #28]
	return 0;
  400516:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400518:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40051a:	4770      	bx	lr

0040051c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40051c:	6943      	ldr	r3, [r0, #20]
  40051e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400522:	bf1d      	ittte	ne
  400524:	6983      	ldrne	r3, [r0, #24]
  400526:	700b      	strbne	r3, [r1, #0]
	return 0;
  400528:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  40052a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  40052c:	4770      	bx	lr
  40052e:	bf00      	nop

00400530 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400530:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400532:	480e      	ldr	r0, [pc, #56]	; (40056c <sysclk_init+0x3c>)
  400534:	4b0e      	ldr	r3, [pc, #56]	; (400570 <sysclk_init+0x40>)
  400536:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400538:	213e      	movs	r1, #62	; 0x3e
  40053a:	2000      	movs	r0, #0
  40053c:	4b0d      	ldr	r3, [pc, #52]	; (400574 <sysclk_init+0x44>)
  40053e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400540:	4c0d      	ldr	r4, [pc, #52]	; (400578 <sysclk_init+0x48>)
  400542:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400544:	2800      	cmp	r0, #0
  400546:	d0fc      	beq.n	400542 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400548:	4b0c      	ldr	r3, [pc, #48]	; (40057c <sysclk_init+0x4c>)
  40054a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40054c:	4a0c      	ldr	r2, [pc, #48]	; (400580 <sysclk_init+0x50>)
  40054e:	4b0d      	ldr	r3, [pc, #52]	; (400584 <sysclk_init+0x54>)
  400550:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400552:	4c0d      	ldr	r4, [pc, #52]	; (400588 <sysclk_init+0x58>)
  400554:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400556:	2800      	cmp	r0, #0
  400558:	d0fc      	beq.n	400554 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40055a:	2010      	movs	r0, #16
  40055c:	4b0b      	ldr	r3, [pc, #44]	; (40058c <sysclk_init+0x5c>)
  40055e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400560:	4b0b      	ldr	r3, [pc, #44]	; (400590 <sysclk_init+0x60>)
  400562:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400564:	4801      	ldr	r0, [pc, #4]	; (40056c <sysclk_init+0x3c>)
  400566:	4b02      	ldr	r3, [pc, #8]	; (400570 <sysclk_init+0x40>)
  400568:	4798      	blx	r3
  40056a:	bd10      	pop	{r4, pc}
  40056c:	07270e00 	.word	0x07270e00
  400570:	00400d95 	.word	0x00400d95
  400574:	00400af5 	.word	0x00400af5
  400578:	00400b49 	.word	0x00400b49
  40057c:	00400b59 	.word	0x00400b59
  400580:	20133f01 	.word	0x20133f01
  400584:	400e0400 	.word	0x400e0400
  400588:	00400b69 	.word	0x00400b69
  40058c:	00400a8d 	.word	0x00400a8d
  400590:	00400c81 	.word	0x00400c81

00400594 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400594:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400596:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40059a:	4b46      	ldr	r3, [pc, #280]	; (4006b4 <board_init+0x120>)
  40059c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40059e:	200b      	movs	r0, #11
  4005a0:	4c45      	ldr	r4, [pc, #276]	; (4006b8 <board_init+0x124>)
  4005a2:	47a0      	blx	r4
  4005a4:	200c      	movs	r0, #12
  4005a6:	47a0      	blx	r4
  4005a8:	200d      	movs	r0, #13
  4005aa:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4005ac:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005b0:	2013      	movs	r0, #19
  4005b2:	4c42      	ldr	r4, [pc, #264]	; (4006bc <board_init+0x128>)
  4005b4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4005b6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005ba:	2014      	movs	r0, #20
  4005bc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4005be:	4940      	ldr	r1, [pc, #256]	; (4006c0 <board_init+0x12c>)
  4005c0:	2023      	movs	r0, #35	; 0x23
  4005c2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4005c4:	493f      	ldr	r1, [pc, #252]	; (4006c4 <board_init+0x130>)
  4005c6:	204c      	movs	r0, #76	; 0x4c
  4005c8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4005ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4005ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4005d2:	483d      	ldr	r0, [pc, #244]	; (4006c8 <board_init+0x134>)
  4005d4:	4b3d      	ldr	r3, [pc, #244]	; (4006cc <board_init+0x138>)
  4005d6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4005d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005dc:	2000      	movs	r0, #0
  4005de:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4005e0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005e4:	2008      	movs	r0, #8
  4005e6:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  4005e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005ec:	2052      	movs	r0, #82	; 0x52
  4005ee:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4005f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005f4:	200c      	movs	r0, #12
  4005f6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4005f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005fc:	200d      	movs	r0, #13
  4005fe:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400600:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400604:	200e      	movs	r0, #14
  400606:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400608:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40060c:	200b      	movs	r0, #11
  40060e:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400610:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400614:	2015      	movs	r0, #21
  400616:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400618:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40061c:	2016      	movs	r0, #22
  40061e:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400620:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400624:	2017      	movs	r0, #23
  400626:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400628:	2017      	movs	r0, #23
  40062a:	4b29      	ldr	r3, [pc, #164]	; (4006d0 <board_init+0x13c>)
  40062c:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40062e:	4d29      	ldr	r5, [pc, #164]	; (4006d4 <board_init+0x140>)
  400630:	4629      	mov	r1, r5
  400632:	2040      	movs	r0, #64	; 0x40
  400634:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400636:	4629      	mov	r1, r5
  400638:	2041      	movs	r0, #65	; 0x41
  40063a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40063c:	4629      	mov	r1, r5
  40063e:	2042      	movs	r0, #66	; 0x42
  400640:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400642:	4629      	mov	r1, r5
  400644:	2043      	movs	r0, #67	; 0x43
  400646:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400648:	4629      	mov	r1, r5
  40064a:	2044      	movs	r0, #68	; 0x44
  40064c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  40064e:	4629      	mov	r1, r5
  400650:	2045      	movs	r0, #69	; 0x45
  400652:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400654:	4629      	mov	r1, r5
  400656:	2046      	movs	r0, #70	; 0x46
  400658:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  40065a:	4629      	mov	r1, r5
  40065c:	2047      	movs	r0, #71	; 0x47
  40065e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400660:	4629      	mov	r1, r5
  400662:	204b      	movs	r0, #75	; 0x4b
  400664:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400666:	4629      	mov	r1, r5
  400668:	2048      	movs	r0, #72	; 0x48
  40066a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40066c:	4629      	mov	r1, r5
  40066e:	204f      	movs	r0, #79	; 0x4f
  400670:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400672:	4629      	mov	r1, r5
  400674:	2053      	movs	r0, #83	; 0x53
  400676:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400678:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40067c:	204d      	movs	r0, #77	; 0x4d
  40067e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400680:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400684:	4629      	mov	r1, r5
  400686:	2010      	movs	r0, #16
  400688:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  40068a:	4629      	mov	r1, r5
  40068c:	2011      	movs	r0, #17
  40068e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400690:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400694:	200c      	movs	r0, #12
  400696:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400698:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40069c:	200d      	movs	r0, #13
  40069e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4006a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006a4:	200e      	movs	r0, #14
  4006a6:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4006a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006ac:	200b      	movs	r0, #11
  4006ae:	47a0      	blx	r4
  4006b0:	bd38      	pop	{r3, r4, r5, pc}
  4006b2:	bf00      	nop
  4006b4:	400e1450 	.word	0x400e1450
  4006b8:	00400b79 	.word	0x00400b79
  4006bc:	004007e9 	.word	0x004007e9
  4006c0:	28000079 	.word	0x28000079
  4006c4:	28000059 	.word	0x28000059
  4006c8:	400e0e00 	.word	0x400e0e00
  4006cc:	0040090d 	.word	0x0040090d
  4006d0:	004007cd 	.word	0x004007cd
  4006d4:	08000001 	.word	0x08000001

004006d8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4006d8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4006da:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4006de:	d02f      	beq.n	400740 <pio_set_peripheral+0x68>
  4006e0:	d807      	bhi.n	4006f2 <pio_set_peripheral+0x1a>
  4006e2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4006e6:	d014      	beq.n	400712 <pio_set_peripheral+0x3a>
  4006e8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4006ec:	d01e      	beq.n	40072c <pio_set_peripheral+0x54>
  4006ee:	b939      	cbnz	r1, 400700 <pio_set_peripheral+0x28>
  4006f0:	4770      	bx	lr
  4006f2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4006f6:	d036      	beq.n	400766 <pio_set_peripheral+0x8e>
  4006f8:	d804      	bhi.n	400704 <pio_set_peripheral+0x2c>
  4006fa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4006fe:	d029      	beq.n	400754 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400700:	6042      	str	r2, [r0, #4]
  400702:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400704:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400708:	d02d      	beq.n	400766 <pio_set_peripheral+0x8e>
  40070a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40070e:	d02a      	beq.n	400766 <pio_set_peripheral+0x8e>
  400710:	e7f6      	b.n	400700 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400712:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400714:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400716:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400718:	43d3      	mvns	r3, r2
  40071a:	4021      	ands	r1, r4
  40071c:	4019      	ands	r1, r3
  40071e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400720:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400722:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400724:	4021      	ands	r1, r4
  400726:	400b      	ands	r3, r1
  400728:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40072a:	e01a      	b.n	400762 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40072c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40072e:	4313      	orrs	r3, r2
  400730:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400732:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400734:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400736:	400b      	ands	r3, r1
  400738:	ea23 0302 	bic.w	r3, r3, r2
  40073c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40073e:	e7df      	b.n	400700 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400740:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400742:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400744:	400b      	ands	r3, r1
  400746:	ea23 0302 	bic.w	r3, r3, r2
  40074a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40074c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40074e:	4313      	orrs	r3, r2
  400750:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400752:	e7d5      	b.n	400700 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400754:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400756:	4313      	orrs	r3, r2
  400758:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40075a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40075c:	4313      	orrs	r3, r2
  40075e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400760:	e7ce      	b.n	400700 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400762:	6042      	str	r2, [r0, #4]
}
  400764:	bc10      	pop	{r4}
  400766:	4770      	bx	lr

00400768 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400768:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40076a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40076e:	bf14      	ite	ne
  400770:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400772:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400774:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400778:	bf14      	ite	ne
  40077a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40077c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40077e:	f012 0f02 	tst.w	r2, #2
  400782:	d002      	beq.n	40078a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400784:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400788:	e004      	b.n	400794 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40078a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40078e:	bf18      	it	ne
  400790:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400794:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400796:	6001      	str	r1, [r0, #0]
  400798:	4770      	bx	lr
  40079a:	bf00      	nop

0040079c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40079c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40079e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4007a0:	9c01      	ldr	r4, [sp, #4]
  4007a2:	b10c      	cbz	r4, 4007a8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4007a4:	6641      	str	r1, [r0, #100]	; 0x64
  4007a6:	e000      	b.n	4007aa <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4007a8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007aa:	b10b      	cbz	r3, 4007b0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4007ac:	6501      	str	r1, [r0, #80]	; 0x50
  4007ae:	e000      	b.n	4007b2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007b0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4007b2:	b10a      	cbz	r2, 4007b8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4007b4:	6301      	str	r1, [r0, #48]	; 0x30
  4007b6:	e000      	b.n	4007ba <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4007b8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4007ba:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4007bc:	6001      	str	r1, [r0, #0]
}
  4007be:	bc10      	pop	{r4}
  4007c0:	4770      	bx	lr
  4007c2:	bf00      	nop

004007c4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4007c4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4007c6:	4770      	bx	lr

004007c8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4007c8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4007ca:	4770      	bx	lr

004007cc <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4007cc:	0943      	lsrs	r3, r0, #5
  4007ce:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4007d2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4007d6:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4007d8:	f000 001f 	and.w	r0, r0, #31
  4007dc:	2201      	movs	r2, #1
  4007de:	fa02 f000 	lsl.w	r0, r2, r0
  4007e2:	6358      	str	r0, [r3, #52]	; 0x34
  4007e4:	4770      	bx	lr
  4007e6:	bf00      	nop

004007e8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4007e8:	b570      	push	{r4, r5, r6, lr}
  4007ea:	b082      	sub	sp, #8
  4007ec:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4007ee:	0943      	lsrs	r3, r0, #5
  4007f0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4007f4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4007f8:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4007fa:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4007fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400802:	d047      	beq.n	400894 <pio_configure_pin+0xac>
  400804:	d809      	bhi.n	40081a <pio_configure_pin+0x32>
  400806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40080a:	d021      	beq.n	400850 <pio_configure_pin+0x68>
  40080c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400810:	d02f      	beq.n	400872 <pio_configure_pin+0x8a>
  400812:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400816:	d16f      	bne.n	4008f8 <pio_configure_pin+0x110>
  400818:	e009      	b.n	40082e <pio_configure_pin+0x46>
  40081a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40081e:	d055      	beq.n	4008cc <pio_configure_pin+0xe4>
  400820:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400824:	d052      	beq.n	4008cc <pio_configure_pin+0xe4>
  400826:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40082a:	d044      	beq.n	4008b6 <pio_configure_pin+0xce>
  40082c:	e064      	b.n	4008f8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40082e:	f000 001f 	and.w	r0, r0, #31
  400832:	2601      	movs	r6, #1
  400834:	4086      	lsls	r6, r0
  400836:	4632      	mov	r2, r6
  400838:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40083c:	4620      	mov	r0, r4
  40083e:	4b30      	ldr	r3, [pc, #192]	; (400900 <pio_configure_pin+0x118>)
  400840:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400842:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400846:	bf14      	ite	ne
  400848:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40084a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40084c:	2001      	movs	r0, #1
  40084e:	e054      	b.n	4008fa <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400850:	f000 001f 	and.w	r0, r0, #31
  400854:	2601      	movs	r6, #1
  400856:	4086      	lsls	r6, r0
  400858:	4632      	mov	r2, r6
  40085a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40085e:	4620      	mov	r0, r4
  400860:	4b27      	ldr	r3, [pc, #156]	; (400900 <pio_configure_pin+0x118>)
  400862:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400864:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400868:	bf14      	ite	ne
  40086a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40086c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40086e:	2001      	movs	r0, #1
  400870:	e043      	b.n	4008fa <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400872:	f000 001f 	and.w	r0, r0, #31
  400876:	2601      	movs	r6, #1
  400878:	4086      	lsls	r6, r0
  40087a:	4632      	mov	r2, r6
  40087c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400880:	4620      	mov	r0, r4
  400882:	4b1f      	ldr	r3, [pc, #124]	; (400900 <pio_configure_pin+0x118>)
  400884:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400886:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40088a:	bf14      	ite	ne
  40088c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40088e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400890:	2001      	movs	r0, #1
  400892:	e032      	b.n	4008fa <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400894:	f000 001f 	and.w	r0, r0, #31
  400898:	2601      	movs	r6, #1
  40089a:	4086      	lsls	r6, r0
  40089c:	4632      	mov	r2, r6
  40089e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008a2:	4620      	mov	r0, r4
  4008a4:	4b16      	ldr	r3, [pc, #88]	; (400900 <pio_configure_pin+0x118>)
  4008a6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4008a8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008ac:	bf14      	ite	ne
  4008ae:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4008b0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4008b2:	2001      	movs	r0, #1
  4008b4:	e021      	b.n	4008fa <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4008b6:	f000 011f 	and.w	r1, r0, #31
  4008ba:	2601      	movs	r6, #1
  4008bc:	462a      	mov	r2, r5
  4008be:	fa06 f101 	lsl.w	r1, r6, r1
  4008c2:	4620      	mov	r0, r4
  4008c4:	4b0f      	ldr	r3, [pc, #60]	; (400904 <pio_configure_pin+0x11c>)
  4008c6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4008c8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4008ca:	e016      	b.n	4008fa <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4008cc:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  4008d0:	f000 011f 	and.w	r1, r0, #31
  4008d4:	2601      	movs	r6, #1
  4008d6:	ea05 0306 	and.w	r3, r5, r6
  4008da:	9300      	str	r3, [sp, #0]
  4008dc:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4008e0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4008e4:	bf14      	ite	ne
  4008e6:	2200      	movne	r2, #0
  4008e8:	2201      	moveq	r2, #1
  4008ea:	fa06 f101 	lsl.w	r1, r6, r1
  4008ee:	4620      	mov	r0, r4
  4008f0:	4c05      	ldr	r4, [pc, #20]	; (400908 <pio_configure_pin+0x120>)
  4008f2:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4008f4:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4008f6:	e000      	b.n	4008fa <pio_configure_pin+0x112>

	default:
		return 0;
  4008f8:	2000      	movs	r0, #0
	}

	return 1;
}
  4008fa:	b002      	add	sp, #8
  4008fc:	bd70      	pop	{r4, r5, r6, pc}
  4008fe:	bf00      	nop
  400900:	004006d9 	.word	0x004006d9
  400904:	00400769 	.word	0x00400769
  400908:	0040079d 	.word	0x0040079d

0040090c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40090c:	b570      	push	{r4, r5, r6, lr}
  40090e:	b082      	sub	sp, #8
  400910:	4605      	mov	r5, r0
  400912:	460e      	mov	r6, r1
  400914:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400916:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40091a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40091e:	d038      	beq.n	400992 <pio_configure_pin_group+0x86>
  400920:	d809      	bhi.n	400936 <pio_configure_pin_group+0x2a>
  400922:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400926:	d01c      	beq.n	400962 <pio_configure_pin_group+0x56>
  400928:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40092c:	d025      	beq.n	40097a <pio_configure_pin_group+0x6e>
  40092e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400932:	d150      	bne.n	4009d6 <pio_configure_pin_group+0xca>
  400934:	e009      	b.n	40094a <pio_configure_pin_group+0x3e>
  400936:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40093a:	d03a      	beq.n	4009b2 <pio_configure_pin_group+0xa6>
  40093c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400940:	d037      	beq.n	4009b2 <pio_configure_pin_group+0xa6>
  400942:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400946:	d030      	beq.n	4009aa <pio_configure_pin_group+0x9e>
  400948:	e045      	b.n	4009d6 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40094a:	460a      	mov	r2, r1
  40094c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400950:	4b22      	ldr	r3, [pc, #136]	; (4009dc <pio_configure_pin_group+0xd0>)
  400952:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400954:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400958:	bf14      	ite	ne
  40095a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40095c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40095e:	2001      	movs	r0, #1
  400960:	e03a      	b.n	4009d8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400962:	460a      	mov	r2, r1
  400964:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400968:	4b1c      	ldr	r3, [pc, #112]	; (4009dc <pio_configure_pin_group+0xd0>)
  40096a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40096c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400970:	bf14      	ite	ne
  400972:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400974:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400976:	2001      	movs	r0, #1
  400978:	e02e      	b.n	4009d8 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40097a:	460a      	mov	r2, r1
  40097c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400980:	4b16      	ldr	r3, [pc, #88]	; (4009dc <pio_configure_pin_group+0xd0>)
  400982:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400984:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400988:	bf14      	ite	ne
  40098a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40098c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40098e:	2001      	movs	r0, #1
  400990:	e022      	b.n	4009d8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400992:	460a      	mov	r2, r1
  400994:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400998:	4b10      	ldr	r3, [pc, #64]	; (4009dc <pio_configure_pin_group+0xd0>)
  40099a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40099c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009a0:	bf14      	ite	ne
  4009a2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4009a4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4009a6:	2001      	movs	r0, #1
  4009a8:	e016      	b.n	4009d8 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4009aa:	4b0d      	ldr	r3, [pc, #52]	; (4009e0 <pio_configure_pin_group+0xd4>)
  4009ac:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4009ae:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4009b0:	e012      	b.n	4009d8 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4009b2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  4009b6:	f004 0301 	and.w	r3, r4, #1
  4009ba:	9300      	str	r3, [sp, #0]
  4009bc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4009c0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4009c4:	bf14      	ite	ne
  4009c6:	2200      	movne	r2, #0
  4009c8:	2201      	moveq	r2, #1
  4009ca:	4631      	mov	r1, r6
  4009cc:	4628      	mov	r0, r5
  4009ce:	4c05      	ldr	r4, [pc, #20]	; (4009e4 <pio_configure_pin_group+0xd8>)
  4009d0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4009d2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4009d4:	e000      	b.n	4009d8 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4009d6:	2000      	movs	r0, #0
	}

	return 1;
}
  4009d8:	b002      	add	sp, #8
  4009da:	bd70      	pop	{r4, r5, r6, pc}
  4009dc:	004006d9 	.word	0x004006d9
  4009e0:	00400769 	.word	0x00400769
  4009e4:	0040079d 	.word	0x0040079d

004009e8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4009ec:	4681      	mov	r9, r0
  4009ee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009f0:	4b12      	ldr	r3, [pc, #72]	; (400a3c <pio_handler_process+0x54>)
  4009f2:	4798      	blx	r3
  4009f4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4009f6:	4648      	mov	r0, r9
  4009f8:	4b11      	ldr	r3, [pc, #68]	; (400a40 <pio_handler_process+0x58>)
  4009fa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4009fc:	4005      	ands	r5, r0
  4009fe:	d013      	beq.n	400a28 <pio_handler_process+0x40>
  400a00:	4c10      	ldr	r4, [pc, #64]	; (400a44 <pio_handler_process+0x5c>)
  400a02:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a06:	6823      	ldr	r3, [r4, #0]
  400a08:	4543      	cmp	r3, r8
  400a0a:	d108      	bne.n	400a1e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a0c:	6861      	ldr	r1, [r4, #4]
  400a0e:	4229      	tst	r1, r5
  400a10:	d005      	beq.n	400a1e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a12:	68e3      	ldr	r3, [r4, #12]
  400a14:	4640      	mov	r0, r8
  400a16:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a18:	6863      	ldr	r3, [r4, #4]
  400a1a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a1e:	42b4      	cmp	r4, r6
  400a20:	d002      	beq.n	400a28 <pio_handler_process+0x40>
  400a22:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400a24:	2d00      	cmp	r5, #0
  400a26:	d1ee      	bne.n	400a06 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a28:	4b07      	ldr	r3, [pc, #28]	; (400a48 <pio_handler_process+0x60>)
  400a2a:	681b      	ldr	r3, [r3, #0]
  400a2c:	b123      	cbz	r3, 400a38 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400a2e:	4b07      	ldr	r3, [pc, #28]	; (400a4c <pio_handler_process+0x64>)
  400a30:	681b      	ldr	r3, [r3, #0]
  400a32:	b10b      	cbz	r3, 400a38 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400a34:	4648      	mov	r0, r9
  400a36:	4798      	blx	r3
  400a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a3c:	004007c5 	.word	0x004007c5
  400a40:	004007c9 	.word	0x004007c9
  400a44:	200008ac 	.word	0x200008ac
  400a48:	20000960 	.word	0x20000960
  400a4c:	200008a8 	.word	0x200008a8

00400a50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a50:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400a52:	210b      	movs	r1, #11
  400a54:	4801      	ldr	r0, [pc, #4]	; (400a5c <PIOA_Handler+0xc>)
  400a56:	4b02      	ldr	r3, [pc, #8]	; (400a60 <PIOA_Handler+0x10>)
  400a58:	4798      	blx	r3
  400a5a:	bd08      	pop	{r3, pc}
  400a5c:	400e0e00 	.word	0x400e0e00
  400a60:	004009e9 	.word	0x004009e9

00400a64 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a64:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400a66:	210c      	movs	r1, #12
  400a68:	4801      	ldr	r0, [pc, #4]	; (400a70 <PIOB_Handler+0xc>)
  400a6a:	4b02      	ldr	r3, [pc, #8]	; (400a74 <PIOB_Handler+0x10>)
  400a6c:	4798      	blx	r3
  400a6e:	bd08      	pop	{r3, pc}
  400a70:	400e1000 	.word	0x400e1000
  400a74:	004009e9 	.word	0x004009e9

00400a78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a78:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400a7a:	210d      	movs	r1, #13
  400a7c:	4801      	ldr	r0, [pc, #4]	; (400a84 <PIOC_Handler+0xc>)
  400a7e:	4b02      	ldr	r3, [pc, #8]	; (400a88 <PIOC_Handler+0x10>)
  400a80:	4798      	blx	r3
  400a82:	bd08      	pop	{r3, pc}
  400a84:	400e1200 	.word	0x400e1200
  400a88:	004009e9 	.word	0x004009e9

00400a8c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400a8c:	4a18      	ldr	r2, [pc, #96]	; (400af0 <pmc_switch_mck_to_pllack+0x64>)
  400a8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400a94:	4318      	orrs	r0, r3
  400a96:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a98:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a9a:	f013 0f08 	tst.w	r3, #8
  400a9e:	d003      	beq.n	400aa8 <pmc_switch_mck_to_pllack+0x1c>
  400aa0:	e009      	b.n	400ab6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400aa2:	3b01      	subs	r3, #1
  400aa4:	d103      	bne.n	400aae <pmc_switch_mck_to_pllack+0x22>
  400aa6:	e01e      	b.n	400ae6 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400aa8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400aac:	4910      	ldr	r1, [pc, #64]	; (400af0 <pmc_switch_mck_to_pllack+0x64>)
  400aae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ab0:	f012 0f08 	tst.w	r2, #8
  400ab4:	d0f5      	beq.n	400aa2 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ab6:	4a0e      	ldr	r2, [pc, #56]	; (400af0 <pmc_switch_mck_to_pllack+0x64>)
  400ab8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400aba:	f023 0303 	bic.w	r3, r3, #3
  400abe:	f043 0302 	orr.w	r3, r3, #2
  400ac2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ac4:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400ac6:	f010 0008 	ands.w	r0, r0, #8
  400aca:	d004      	beq.n	400ad6 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400acc:	2000      	movs	r0, #0
  400ace:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ad0:	3b01      	subs	r3, #1
  400ad2:	d103      	bne.n	400adc <pmc_switch_mck_to_pllack+0x50>
  400ad4:	e009      	b.n	400aea <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ad6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ada:	4905      	ldr	r1, [pc, #20]	; (400af0 <pmc_switch_mck_to_pllack+0x64>)
  400adc:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ade:	f012 0f08 	tst.w	r2, #8
  400ae2:	d0f5      	beq.n	400ad0 <pmc_switch_mck_to_pllack+0x44>
  400ae4:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400ae6:	2001      	movs	r0, #1
  400ae8:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400aea:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop
  400af0:	400e0400 	.word	0x400e0400

00400af4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400af4:	b138      	cbz	r0, 400b06 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400af6:	4911      	ldr	r1, [pc, #68]	; (400b3c <pmc_switch_mainck_to_xtal+0x48>)
  400af8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400afa:	4a11      	ldr	r2, [pc, #68]	; (400b40 <pmc_switch_mainck_to_xtal+0x4c>)
  400afc:	401a      	ands	r2, r3
  400afe:	4b11      	ldr	r3, [pc, #68]	; (400b44 <pmc_switch_mainck_to_xtal+0x50>)
  400b00:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b02:	620b      	str	r3, [r1, #32]
  400b04:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b06:	480d      	ldr	r0, [pc, #52]	; (400b3c <pmc_switch_mainck_to_xtal+0x48>)
  400b08:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b0a:	0209      	lsls	r1, r1, #8
  400b0c:	b289      	uxth	r1, r1
  400b0e:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  400b12:	f023 0303 	bic.w	r3, r3, #3
  400b16:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b1a:	f043 0301 	orr.w	r3, r3, #1
  400b1e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b20:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b22:	4602      	mov	r2, r0
  400b24:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b26:	f013 0f01 	tst.w	r3, #1
  400b2a:	d0fb      	beq.n	400b24 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b2c:	4a03      	ldr	r2, [pc, #12]	; (400b3c <pmc_switch_mainck_to_xtal+0x48>)
  400b2e:	6a13      	ldr	r3, [r2, #32]
  400b30:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400b38:	6213      	str	r3, [r2, #32]
  400b3a:	4770      	bx	lr
  400b3c:	400e0400 	.word	0x400e0400
  400b40:	fec8fffc 	.word	0xfec8fffc
  400b44:	01370002 	.word	0x01370002

00400b48 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b48:	4b02      	ldr	r3, [pc, #8]	; (400b54 <pmc_osc_is_ready_mainck+0xc>)
  400b4a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b4c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	400e0400 	.word	0x400e0400

00400b58 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400b58:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400b5c:	4b01      	ldr	r3, [pc, #4]	; (400b64 <pmc_disable_pllack+0xc>)
  400b5e:	629a      	str	r2, [r3, #40]	; 0x28
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop
  400b64:	400e0400 	.word	0x400e0400

00400b68 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400b68:	4b02      	ldr	r3, [pc, #8]	; (400b74 <pmc_is_locked_pllack+0xc>)
  400b6a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b6c:	f000 0002 	and.w	r0, r0, #2
  400b70:	4770      	bx	lr
  400b72:	bf00      	nop
  400b74:	400e0400 	.word	0x400e0400

00400b78 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400b78:	2822      	cmp	r0, #34	; 0x22
  400b7a:	d81e      	bhi.n	400bba <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400b7c:	281f      	cmp	r0, #31
  400b7e:	d80c      	bhi.n	400b9a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400b80:	4b11      	ldr	r3, [pc, #68]	; (400bc8 <pmc_enable_periph_clk+0x50>)
  400b82:	699a      	ldr	r2, [r3, #24]
  400b84:	2301      	movs	r3, #1
  400b86:	4083      	lsls	r3, r0
  400b88:	4393      	bics	r3, r2
  400b8a:	d018      	beq.n	400bbe <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400b8c:	2301      	movs	r3, #1
  400b8e:	fa03 f000 	lsl.w	r0, r3, r0
  400b92:	4b0d      	ldr	r3, [pc, #52]	; (400bc8 <pmc_enable_periph_clk+0x50>)
  400b94:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400b96:	2000      	movs	r0, #0
  400b98:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400b9a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b9c:	4b0a      	ldr	r3, [pc, #40]	; (400bc8 <pmc_enable_periph_clk+0x50>)
  400b9e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ba2:	2301      	movs	r3, #1
  400ba4:	4083      	lsls	r3, r0
  400ba6:	4393      	bics	r3, r2
  400ba8:	d00b      	beq.n	400bc2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400baa:	2301      	movs	r3, #1
  400bac:	fa03 f000 	lsl.w	r0, r3, r0
  400bb0:	4b05      	ldr	r3, [pc, #20]	; (400bc8 <pmc_enable_periph_clk+0x50>)
  400bb2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400bb6:	2000      	movs	r0, #0
  400bb8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400bba:	2001      	movs	r0, #1
  400bbc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bbe:	2000      	movs	r0, #0
  400bc0:	4770      	bx	lr
  400bc2:	2000      	movs	r0, #0
}
  400bc4:	4770      	bx	lr
  400bc6:	bf00      	nop
  400bc8:	400e0400 	.word	0x400e0400

00400bcc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400bcc:	e7fe      	b.n	400bcc <Dummy_Handler>
  400bce:	bf00      	nop

00400bd0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400bd0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400bd2:	4b20      	ldr	r3, [pc, #128]	; (400c54 <Reset_Handler+0x84>)
  400bd4:	4a20      	ldr	r2, [pc, #128]	; (400c58 <Reset_Handler+0x88>)
  400bd6:	429a      	cmp	r2, r3
  400bd8:	d912      	bls.n	400c00 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  400bda:	4b20      	ldr	r3, [pc, #128]	; (400c5c <Reset_Handler+0x8c>)
  400bdc:	4a1d      	ldr	r2, [pc, #116]	; (400c54 <Reset_Handler+0x84>)
  400bde:	429a      	cmp	r2, r3
  400be0:	d21e      	bcs.n	400c20 <Reset_Handler+0x50>
  400be2:	4611      	mov	r1, r2
  400be4:	3b01      	subs	r3, #1
  400be6:	1a9b      	subs	r3, r3, r2
  400be8:	f023 0303 	bic.w	r3, r3, #3
  400bec:	3304      	adds	r3, #4
  400bee:	4a1a      	ldr	r2, [pc, #104]	; (400c58 <Reset_Handler+0x88>)
  400bf0:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400bf2:	f852 0b04 	ldr.w	r0, [r2], #4
  400bf6:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400bfa:	429a      	cmp	r2, r3
  400bfc:	d1f9      	bne.n	400bf2 <Reset_Handler+0x22>
  400bfe:	e00f      	b.n	400c20 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400c00:	4b14      	ldr	r3, [pc, #80]	; (400c54 <Reset_Handler+0x84>)
  400c02:	4a15      	ldr	r2, [pc, #84]	; (400c58 <Reset_Handler+0x88>)
  400c04:	429a      	cmp	r2, r3
  400c06:	d20b      	bcs.n	400c20 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400c08:	4b14      	ldr	r3, [pc, #80]	; (400c5c <Reset_Handler+0x8c>)
  400c0a:	4a12      	ldr	r2, [pc, #72]	; (400c54 <Reset_Handler+0x84>)
  400c0c:	1a9a      	subs	r2, r3, r2
  400c0e:	4814      	ldr	r0, [pc, #80]	; (400c60 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400c10:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400c12:	b12a      	cbz	r2, 400c20 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  400c14:	f851 2904 	ldr.w	r2, [r1], #-4
  400c18:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400c1c:	4281      	cmp	r1, r0
  400c1e:	d1f9      	bne.n	400c14 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400c20:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c22:	4b10      	ldr	r3, [pc, #64]	; (400c64 <Reset_Handler+0x94>)
  400c24:	4a10      	ldr	r2, [pc, #64]	; (400c68 <Reset_Handler+0x98>)
  400c26:	429a      	cmp	r2, r3
  400c28:	d20b      	bcs.n	400c42 <Reset_Handler+0x72>
  400c2a:	1d13      	adds	r3, r2, #4
  400c2c:	4a0f      	ldr	r2, [pc, #60]	; (400c6c <Reset_Handler+0x9c>)
  400c2e:	1ad2      	subs	r2, r2, r3
  400c30:	f022 0203 	bic.w	r2, r2, #3
  400c34:	441a      	add	r2, r3
  400c36:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400c38:	2100      	movs	r1, #0
  400c3a:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c3e:	429a      	cmp	r2, r3
  400c40:	d1fb      	bne.n	400c3a <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400c42:	4b0b      	ldr	r3, [pc, #44]	; (400c70 <Reset_Handler+0xa0>)
  400c44:	4a0b      	ldr	r2, [pc, #44]	; (400c74 <Reset_Handler+0xa4>)
  400c46:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400c48:	4b0b      	ldr	r3, [pc, #44]	; (400c78 <Reset_Handler+0xa8>)
  400c4a:	4798      	blx	r3

	/* Branch to main function */
	main();
  400c4c:	4b0b      	ldr	r3, [pc, #44]	; (400c7c <Reset_Handler+0xac>)
  400c4e:	4798      	blx	r3
  400c50:	e7fe      	b.n	400c50 <Reset_Handler+0x80>
  400c52:	bf00      	nop
  400c54:	20000000 	.word	0x20000000
  400c58:	00406678 	.word	0x00406678
  400c5c:	2000088c 	.word	0x2000088c
  400c60:	00406674 	.word	0x00406674
  400c64:	20000968 	.word	0x20000968
  400c68:	2000088c 	.word	0x2000088c
  400c6c:	2000096b 	.word	0x2000096b
  400c70:	e000ed00 	.word	0xe000ed00
  400c74:	00400000 	.word	0x00400000
  400c78:	00401291 	.word	0x00401291
  400c7c:	004011c5 	.word	0x004011c5

00400c80 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400c80:	4b3d      	ldr	r3, [pc, #244]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c84:	f003 0303 	and.w	r3, r3, #3
  400c88:	2b03      	cmp	r3, #3
  400c8a:	d85d      	bhi.n	400d48 <SystemCoreClockUpdate+0xc8>
  400c8c:	e8df f003 	tbb	[pc, r3]
  400c90:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400c94:	4b39      	ldr	r3, [pc, #228]	; (400d7c <SystemCoreClockUpdate+0xfc>)
  400c96:	695b      	ldr	r3, [r3, #20]
  400c98:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c9c:	bf14      	ite	ne
  400c9e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ca2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400ca6:	4b36      	ldr	r3, [pc, #216]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400ca8:	601a      	str	r2, [r3, #0]
  400caa:	e04d      	b.n	400d48 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400cac:	4b32      	ldr	r3, [pc, #200]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400cae:	6a1b      	ldr	r3, [r3, #32]
  400cb0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400cb4:	d003      	beq.n	400cbe <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400cb6:	4a33      	ldr	r2, [pc, #204]	; (400d84 <SystemCoreClockUpdate+0x104>)
  400cb8:	4b31      	ldr	r3, [pc, #196]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400cba:	601a      	str	r2, [r3, #0]
  400cbc:	e044      	b.n	400d48 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400cbe:	4a32      	ldr	r2, [pc, #200]	; (400d88 <SystemCoreClockUpdate+0x108>)
  400cc0:	4b2f      	ldr	r3, [pc, #188]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400cc2:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400cc4:	4b2c      	ldr	r3, [pc, #176]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400cc6:	6a1b      	ldr	r3, [r3, #32]
  400cc8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ccc:	2b10      	cmp	r3, #16
  400cce:	d002      	beq.n	400cd6 <SystemCoreClockUpdate+0x56>
  400cd0:	2b20      	cmp	r3, #32
  400cd2:	d004      	beq.n	400cde <SystemCoreClockUpdate+0x5e>
  400cd4:	e038      	b.n	400d48 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400cd6:	4a2d      	ldr	r2, [pc, #180]	; (400d8c <SystemCoreClockUpdate+0x10c>)
  400cd8:	4b29      	ldr	r3, [pc, #164]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400cda:	601a      	str	r2, [r3, #0]
			break;
  400cdc:	e034      	b.n	400d48 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400cde:	4a29      	ldr	r2, [pc, #164]	; (400d84 <SystemCoreClockUpdate+0x104>)
  400ce0:	4b27      	ldr	r3, [pc, #156]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400ce2:	601a      	str	r2, [r3, #0]
			break;
  400ce4:	e030      	b.n	400d48 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400ce6:	4b24      	ldr	r3, [pc, #144]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400ce8:	6a1b      	ldr	r3, [r3, #32]
  400cea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400cee:	d003      	beq.n	400cf8 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400cf0:	4a24      	ldr	r2, [pc, #144]	; (400d84 <SystemCoreClockUpdate+0x104>)
  400cf2:	4b23      	ldr	r3, [pc, #140]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400cf4:	601a      	str	r2, [r3, #0]
  400cf6:	e012      	b.n	400d1e <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400cf8:	4a23      	ldr	r2, [pc, #140]	; (400d88 <SystemCoreClockUpdate+0x108>)
  400cfa:	4b21      	ldr	r3, [pc, #132]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400cfc:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400cfe:	4b1e      	ldr	r3, [pc, #120]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400d00:	6a1b      	ldr	r3, [r3, #32]
  400d02:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d06:	2b10      	cmp	r3, #16
  400d08:	d002      	beq.n	400d10 <SystemCoreClockUpdate+0x90>
  400d0a:	2b20      	cmp	r3, #32
  400d0c:	d004      	beq.n	400d18 <SystemCoreClockUpdate+0x98>
  400d0e:	e006      	b.n	400d1e <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400d10:	4a1e      	ldr	r2, [pc, #120]	; (400d8c <SystemCoreClockUpdate+0x10c>)
  400d12:	4b1b      	ldr	r3, [pc, #108]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400d14:	601a      	str	r2, [r3, #0]
					break;
  400d16:	e002      	b.n	400d1e <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400d18:	4a1a      	ldr	r2, [pc, #104]	; (400d84 <SystemCoreClockUpdate+0x104>)
  400d1a:	4b19      	ldr	r3, [pc, #100]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400d1c:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400d1e:	4b16      	ldr	r3, [pc, #88]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d22:	f003 0303 	and.w	r3, r3, #3
  400d26:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400d28:	4a13      	ldr	r2, [pc, #76]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400d2a:	bf07      	ittee	eq
  400d2c:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400d2e:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400d30:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400d32:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400d34:	4812      	ldr	r0, [pc, #72]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400d36:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400d3a:	6803      	ldr	r3, [r0, #0]
  400d3c:	fb01 3303 	mla	r3, r1, r3, r3
  400d40:	b2d2      	uxtb	r2, r2
  400d42:	fbb3 f3f2 	udiv	r3, r3, r2
  400d46:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400d48:	4b0b      	ldr	r3, [pc, #44]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d50:	2b70      	cmp	r3, #112	; 0x70
  400d52:	d107      	bne.n	400d64 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400d54:	4a0a      	ldr	r2, [pc, #40]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400d56:	6813      	ldr	r3, [r2, #0]
  400d58:	490d      	ldr	r1, [pc, #52]	; (400d90 <SystemCoreClockUpdate+0x110>)
  400d5a:	fba1 1303 	umull	r1, r3, r1, r3
  400d5e:	085b      	lsrs	r3, r3, #1
  400d60:	6013      	str	r3, [r2, #0]
  400d62:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d64:	4b04      	ldr	r3, [pc, #16]	; (400d78 <SystemCoreClockUpdate+0xf8>)
  400d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400d68:	4905      	ldr	r1, [pc, #20]	; (400d80 <SystemCoreClockUpdate+0x100>)
  400d6a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400d6e:	680b      	ldr	r3, [r1, #0]
  400d70:	40d3      	lsrs	r3, r2
  400d72:	600b      	str	r3, [r1, #0]
  400d74:	4770      	bx	lr
  400d76:	bf00      	nop
  400d78:	400e0400 	.word	0x400e0400
  400d7c:	400e1410 	.word	0x400e1410
  400d80:	20000000 	.word	0x20000000
  400d84:	00b71b00 	.word	0x00b71b00
  400d88:	003d0900 	.word	0x003d0900
  400d8c:	007a1200 	.word	0x007a1200
  400d90:	aaaaaaab 	.word	0xaaaaaaab

00400d94 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400d94:	4b1a      	ldr	r3, [pc, #104]	; (400e00 <system_init_flash+0x6c>)
  400d96:	4298      	cmp	r0, r3
  400d98:	d807      	bhi.n	400daa <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400d9e:	4a19      	ldr	r2, [pc, #100]	; (400e04 <system_init_flash+0x70>)
  400da0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400da2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400da6:	6013      	str	r3, [r2, #0]
  400da8:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400daa:	4b17      	ldr	r3, [pc, #92]	; (400e08 <system_init_flash+0x74>)
  400dac:	4298      	cmp	r0, r3
  400dae:	d806      	bhi.n	400dbe <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400db0:	4b16      	ldr	r3, [pc, #88]	; (400e0c <system_init_flash+0x78>)
  400db2:	4a14      	ldr	r2, [pc, #80]	; (400e04 <system_init_flash+0x70>)
  400db4:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400db6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400dba:	6013      	str	r3, [r2, #0]
  400dbc:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400dbe:	4b14      	ldr	r3, [pc, #80]	; (400e10 <system_init_flash+0x7c>)
  400dc0:	4298      	cmp	r0, r3
  400dc2:	d806      	bhi.n	400dd2 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400dc4:	4b13      	ldr	r3, [pc, #76]	; (400e14 <system_init_flash+0x80>)
  400dc6:	4a0f      	ldr	r2, [pc, #60]	; (400e04 <system_init_flash+0x70>)
  400dc8:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400dca:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400dce:	6013      	str	r3, [r2, #0]
  400dd0:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400dd2:	4b11      	ldr	r3, [pc, #68]	; (400e18 <system_init_flash+0x84>)
  400dd4:	4298      	cmp	r0, r3
  400dd6:	d806      	bhi.n	400de6 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400dd8:	4b10      	ldr	r3, [pc, #64]	; (400e1c <system_init_flash+0x88>)
  400dda:	4a0a      	ldr	r2, [pc, #40]	; (400e04 <system_init_flash+0x70>)
  400ddc:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400dde:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400de2:	6013      	str	r3, [r2, #0]
  400de4:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400de6:	4b0e      	ldr	r3, [pc, #56]	; (400e20 <system_init_flash+0x8c>)
  400de8:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400dea:	bf94      	ite	ls
  400dec:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400df0:	4b0c      	ldrhi	r3, [pc, #48]	; (400e24 <system_init_flash+0x90>)
  400df2:	4a04      	ldr	r2, [pc, #16]	; (400e04 <system_init_flash+0x70>)
  400df4:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400df6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400dfa:	6013      	str	r3, [r2, #0]
  400dfc:	4770      	bx	lr
  400dfe:	bf00      	nop
  400e00:	01312cff 	.word	0x01312cff
  400e04:	400e0a00 	.word	0x400e0a00
  400e08:	026259ff 	.word	0x026259ff
  400e0c:	04000100 	.word	0x04000100
  400e10:	039386ff 	.word	0x039386ff
  400e14:	04000200 	.word	0x04000200
  400e18:	04c4b3ff 	.word	0x04c4b3ff
  400e1c:	04000300 	.word	0x04000300
  400e20:	05f5e0ff 	.word	0x05f5e0ff
  400e24:	04000500 	.word	0x04000500

00400e28 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400e28:	4b09      	ldr	r3, [pc, #36]	; (400e50 <_sbrk+0x28>)
  400e2a:	681b      	ldr	r3, [r3, #0]
  400e2c:	b913      	cbnz	r3, 400e34 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400e2e:	4a09      	ldr	r2, [pc, #36]	; (400e54 <_sbrk+0x2c>)
  400e30:	4b07      	ldr	r3, [pc, #28]	; (400e50 <_sbrk+0x28>)
  400e32:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400e34:	4b06      	ldr	r3, [pc, #24]	; (400e50 <_sbrk+0x28>)
  400e36:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400e38:	181a      	adds	r2, r3, r0
  400e3a:	4907      	ldr	r1, [pc, #28]	; (400e58 <_sbrk+0x30>)
  400e3c:	4291      	cmp	r1, r2
  400e3e:	db04      	blt.n	400e4a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400e40:	4610      	mov	r0, r2
  400e42:	4a03      	ldr	r2, [pc, #12]	; (400e50 <_sbrk+0x28>)
  400e44:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400e46:	4618      	mov	r0, r3
  400e48:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400e4a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400e4e:	4770      	bx	lr
  400e50:	2000091c 	.word	0x2000091c
  400e54:	20003968 	.word	0x20003968
  400e58:	20027ffc 	.word	0x20027ffc

00400e5c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400e5c:	f04f 30ff 	mov.w	r0, #4294967295
  400e60:	4770      	bx	lr
  400e62:	bf00      	nop

00400e64 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400e64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400e68:	604b      	str	r3, [r1, #4]

	return 0;
}
  400e6a:	2000      	movs	r0, #0
  400e6c:	4770      	bx	lr
  400e6e:	bf00      	nop

00400e70 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400e70:	2000      	movs	r0, #0
  400e72:	4770      	bx	lr

00400e74 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400e74:	b5f0      	push	{r4, r5, r6, r7, lr}
  400e76:	b083      	sub	sp, #12
  400e78:	4605      	mov	r5, r0
  400e7a:	460c      	mov	r4, r1
	uint32_t val = 0;
  400e7c:	2300      	movs	r3, #0
  400e7e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e80:	4b18      	ldr	r3, [pc, #96]	; (400ee4 <usart_serial_getchar+0x70>)
  400e82:	4298      	cmp	r0, r3
  400e84:	d107      	bne.n	400e96 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400e86:	461f      	mov	r7, r3
  400e88:	4e17      	ldr	r6, [pc, #92]	; (400ee8 <usart_serial_getchar+0x74>)
  400e8a:	4621      	mov	r1, r4
  400e8c:	4638      	mov	r0, r7
  400e8e:	47b0      	blx	r6
  400e90:	2800      	cmp	r0, #0
  400e92:	d1fa      	bne.n	400e8a <usart_serial_getchar+0x16>
  400e94:	e017      	b.n	400ec6 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400e96:	4b15      	ldr	r3, [pc, #84]	; (400eec <usart_serial_getchar+0x78>)
  400e98:	4298      	cmp	r0, r3
  400e9a:	d107      	bne.n	400eac <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400e9c:	461e      	mov	r6, r3
  400e9e:	4d12      	ldr	r5, [pc, #72]	; (400ee8 <usart_serial_getchar+0x74>)
  400ea0:	4621      	mov	r1, r4
  400ea2:	4630      	mov	r0, r6
  400ea4:	47a8      	blx	r5
  400ea6:	2800      	cmp	r0, #0
  400ea8:	d1fa      	bne.n	400ea0 <usart_serial_getchar+0x2c>
  400eaa:	e018      	b.n	400ede <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400eac:	4b10      	ldr	r3, [pc, #64]	; (400ef0 <usart_serial_getchar+0x7c>)
  400eae:	4298      	cmp	r0, r3
  400eb0:	d109      	bne.n	400ec6 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400eb2:	461e      	mov	r6, r3
  400eb4:	4d0f      	ldr	r5, [pc, #60]	; (400ef4 <usart_serial_getchar+0x80>)
  400eb6:	a901      	add	r1, sp, #4
  400eb8:	4630      	mov	r0, r6
  400eba:	47a8      	blx	r5
  400ebc:	2800      	cmp	r0, #0
  400ebe:	d1fa      	bne.n	400eb6 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400ec0:	9b01      	ldr	r3, [sp, #4]
  400ec2:	7023      	strb	r3, [r4, #0]
  400ec4:	e00b      	b.n	400ede <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ec6:	4b0c      	ldr	r3, [pc, #48]	; (400ef8 <usart_serial_getchar+0x84>)
  400ec8:	429d      	cmp	r5, r3
  400eca:	d108      	bne.n	400ede <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400ecc:	461e      	mov	r6, r3
  400ece:	4d09      	ldr	r5, [pc, #36]	; (400ef4 <usart_serial_getchar+0x80>)
  400ed0:	a901      	add	r1, sp, #4
  400ed2:	4630      	mov	r0, r6
  400ed4:	47a8      	blx	r5
  400ed6:	2800      	cmp	r0, #0
  400ed8:	d1fa      	bne.n	400ed0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400eda:	9b01      	ldr	r3, [sp, #4]
  400edc:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400ede:	b003      	add	sp, #12
  400ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400ee2:	bf00      	nop
  400ee4:	400e0600 	.word	0x400e0600
  400ee8:	0040051d 	.word	0x0040051d
  400eec:	400e0800 	.word	0x400e0800
  400ef0:	40024000 	.word	0x40024000
  400ef4:	004004bd 	.word	0x004004bd
  400ef8:	40028000 	.word	0x40028000

00400efc <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400efc:	b570      	push	{r4, r5, r6, lr}
  400efe:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400f00:	4b18      	ldr	r3, [pc, #96]	; (400f64 <usart_serial_putchar+0x68>)
  400f02:	4298      	cmp	r0, r3
  400f04:	d108      	bne.n	400f18 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400f06:	461e      	mov	r6, r3
  400f08:	4d17      	ldr	r5, [pc, #92]	; (400f68 <usart_serial_putchar+0x6c>)
  400f0a:	4621      	mov	r1, r4
  400f0c:	4630      	mov	r0, r6
  400f0e:	47a8      	blx	r5
  400f10:	2800      	cmp	r0, #0
  400f12:	d1fa      	bne.n	400f0a <usart_serial_putchar+0xe>
		return 1;
  400f14:	2001      	movs	r0, #1
  400f16:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400f18:	4b14      	ldr	r3, [pc, #80]	; (400f6c <usart_serial_putchar+0x70>)
  400f1a:	4298      	cmp	r0, r3
  400f1c:	d108      	bne.n	400f30 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400f1e:	461e      	mov	r6, r3
  400f20:	4d11      	ldr	r5, [pc, #68]	; (400f68 <usart_serial_putchar+0x6c>)
  400f22:	4621      	mov	r1, r4
  400f24:	4630      	mov	r0, r6
  400f26:	47a8      	blx	r5
  400f28:	2800      	cmp	r0, #0
  400f2a:	d1fa      	bne.n	400f22 <usart_serial_putchar+0x26>
		return 1;
  400f2c:	2001      	movs	r0, #1
  400f2e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f30:	4b0f      	ldr	r3, [pc, #60]	; (400f70 <usart_serial_putchar+0x74>)
  400f32:	4298      	cmp	r0, r3
  400f34:	d108      	bne.n	400f48 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400f36:	461e      	mov	r6, r3
  400f38:	4d0e      	ldr	r5, [pc, #56]	; (400f74 <usart_serial_putchar+0x78>)
  400f3a:	4621      	mov	r1, r4
  400f3c:	4630      	mov	r0, r6
  400f3e:	47a8      	blx	r5
  400f40:	2800      	cmp	r0, #0
  400f42:	d1fa      	bne.n	400f3a <usart_serial_putchar+0x3e>
		return 1;
  400f44:	2001      	movs	r0, #1
  400f46:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f48:	4b0b      	ldr	r3, [pc, #44]	; (400f78 <usart_serial_putchar+0x7c>)
  400f4a:	4298      	cmp	r0, r3
  400f4c:	d108      	bne.n	400f60 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400f4e:	461e      	mov	r6, r3
  400f50:	4d08      	ldr	r5, [pc, #32]	; (400f74 <usart_serial_putchar+0x78>)
  400f52:	4621      	mov	r1, r4
  400f54:	4630      	mov	r0, r6
  400f56:	47a8      	blx	r5
  400f58:	2800      	cmp	r0, #0
  400f5a:	d1fa      	bne.n	400f52 <usart_serial_putchar+0x56>
		return 1;
  400f5c:	2001      	movs	r0, #1
  400f5e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400f60:	2000      	movs	r0, #0
}
  400f62:	bd70      	pop	{r4, r5, r6, pc}
  400f64:	400e0600 	.word	0x400e0600
  400f68:	0040050d 	.word	0x0040050d
  400f6c:	400e0800 	.word	0x400e0800
  400f70:	40024000 	.word	0x40024000
  400f74:	004004a9 	.word	0x004004a9
  400f78:	40028000 	.word	0x40028000

00400f7c <inicializacao_UART>:

#define LED_AZUL IOPORT_CREATE_PIN(PIOA, 19)
#define LED_VERDE IOPORT_CREATE_PIN(PIOA, 20)
#define LED_VERMEIO IOPORT_CREATE_PIN(PIOC, 20)

void inicializacao_UART (){
  400f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f80:	b084      	sub	sp, #16
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400f82:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 401034 <inicializacao_UART+0xb8>
  400f86:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400f8a:	4c1e      	ldr	r4, [pc, #120]	; (401004 <inicializacao_UART+0x88>)
  400f8c:	6823      	ldr	r3, [r4, #0]
  400f8e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400f90:	68a3      	ldr	r3, [r4, #8]
  400f92:	9303      	str	r3, [sp, #12]
  400f94:	2008      	movs	r0, #8
  400f96:	4f1c      	ldr	r7, [pc, #112]	; (401008 <inicializacao_UART+0x8c>)
  400f98:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400f9a:	4d1c      	ldr	r5, [pc, #112]	; (40100c <inicializacao_UART+0x90>)
  400f9c:	a901      	add	r1, sp, #4
  400f9e:	4628      	mov	r0, r5
  400fa0:	4e1b      	ldr	r6, [pc, #108]	; (401010 <inicializacao_UART+0x94>)
  400fa2:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400fa4:	4b1b      	ldr	r3, [pc, #108]	; (401014 <inicializacao_UART+0x98>)
  400fa6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400fa8:	4a1b      	ldr	r2, [pc, #108]	; (401018 <inicializacao_UART+0x9c>)
  400faa:	4b1c      	ldr	r3, [pc, #112]	; (40101c <inicializacao_UART+0xa0>)
  400fac:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400fae:	4a1c      	ldr	r2, [pc, #112]	; (401020 <inicializacao_UART+0xa4>)
  400fb0:	4b1c      	ldr	r3, [pc, #112]	; (401024 <inicializacao_UART+0xa8>)
  400fb2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400fb4:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400fb8:	6823      	ldr	r3, [r4, #0]
  400fba:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400fbc:	68a3      	ldr	r3, [r4, #8]
  400fbe:	9303      	str	r3, [sp, #12]
  400fc0:	2008      	movs	r0, #8
  400fc2:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400fc4:	a901      	add	r1, sp, #4
  400fc6:	4628      	mov	r0, r5
  400fc8:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400fca:	4d17      	ldr	r5, [pc, #92]	; (401028 <inicializacao_UART+0xac>)
  400fcc:	682b      	ldr	r3, [r5, #0]
  400fce:	2100      	movs	r1, #0
  400fd0:	6898      	ldr	r0, [r3, #8]
  400fd2:	4c16      	ldr	r4, [pc, #88]	; (40102c <inicializacao_UART+0xb0>)
  400fd4:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400fd6:	682b      	ldr	r3, [r5, #0]
  400fd8:	2100      	movs	r1, #0
  400fda:	6858      	ldr	r0, [r3, #4]
  400fdc:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400fde:	4a14      	ldr	r2, [pc, #80]	; (401030 <inicializacao_UART+0xb4>)
  400fe0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400fe4:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400fe6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400fea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400fee:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ff0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ff4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  400ff8:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ffa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	stdio_serial_init((Usart *)CONF_UART, &usart_options);

	ioport_set_pin_dir(LED_AZUL, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_VERDE, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_VERMEIO, IOPORT_DIR_OUTPUT);
}
  400ffe:	b004      	add	sp, #16
  401000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401004:	20000004 	.word	0x20000004
  401008:	00400b79 	.word	0x00400b79
  40100c:	400e0600 	.word	0x400e0600
  401010:	004004d5 	.word	0x004004d5
  401014:	2000095c 	.word	0x2000095c
  401018:	00400efd 	.word	0x00400efd
  40101c:	20000958 	.word	0x20000958
  401020:	00400e75 	.word	0x00400e75
  401024:	20000954 	.word	0x20000954
  401028:	20000440 	.word	0x20000440
  40102c:	0040137d 	.word	0x0040137d
  401030:	400e0e00 	.word	0x400e0e00
  401034:	07270e00 	.word	0x07270e00

00401038 <configure_pwm>:

void configure_pwm()
{
  401038:	b530      	push	{r4, r5, lr}
  40103a:	b08f      	sub	sp, #60	; 0x3c
	pwm_channel_t pwm_channel_instance;
	pmc_enable_periph_clk(ID_PWM);
  40103c:	201f      	movs	r0, #31
  40103e:	4b12      	ldr	r3, [pc, #72]	; (401088 <configure_pwm+0x50>)
  401040:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
  401042:	4c12      	ldr	r4, [pc, #72]	; (40108c <configure_pwm+0x54>)
  401044:	2100      	movs	r1, #0
  401046:	4620      	mov	r0, r4
  401048:	4b11      	ldr	r3, [pc, #68]	; (401090 <configure_pwm+0x58>)
  40104a:	4798      	blx	r3
	pwm_clock_t clock_setting = {
  40104c:	4a11      	ldr	r2, [pc, #68]	; (401094 <configure_pwm+0x5c>)
  40104e:	ab01      	add	r3, sp, #4
  401050:	ca07      	ldmia	r2, {r0, r1, r2}
  401052:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		.ul_clka = 100000 * 100,
		.ul_clkb = 0,
		.ul_mck = 48000000
	};
	pwm_init(PWM, &clock_setting);
  401056:	4619      	mov	r1, r3
  401058:	4620      	mov	r0, r4
  40105a:	4b0f      	ldr	r3, [pc, #60]	; (401098 <configure_pwm+0x60>)
  40105c:	4798      	blx	r3
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
  40105e:	230b      	movs	r3, #11
  401060:	9305      	str	r3, [sp, #20]
	pwm_channel_instance.ul_period = 100;
  401062:	2364      	movs	r3, #100	; 0x64
  401064:	9308      	str	r3, [sp, #32]
	pwm_channel_instance.ul_duty = 5;
  401066:	2305      	movs	r3, #5
  401068:	9307      	str	r3, [sp, #28]
	pwm_channel_instance.channel = PWM_CHANNEL_0;
  40106a:	2500      	movs	r5, #0
  40106c:	a90e      	add	r1, sp, #56	; 0x38
  40106e:	f841 5d28 	str.w	r5, [r1, #-40]!
	pwm_channel_init(PWM, &pwm_channel_instance);
  401072:	4620      	mov	r0, r4
  401074:	4b09      	ldr	r3, [pc, #36]	; (40109c <configure_pwm+0x64>)
  401076:	4798      	blx	r3

	pwm_channel_enable_interrupt(PWM, PWM_CHANNEL_0, 0);
  401078:	462a      	mov	r2, r5
  40107a:	4629      	mov	r1, r5
  40107c:	4620      	mov	r0, r4
  40107e:	4b08      	ldr	r3, [pc, #32]	; (4010a0 <configure_pwm+0x68>)
  401080:	4798      	blx	r3

}
  401082:	b00f      	add	sp, #60	; 0x3c
  401084:	bd30      	pop	{r4, r5, pc}
  401086:	bf00      	nop
  401088:	00400b79 	.word	0x00400b79
  40108c:	40020000 	.word	0x40020000
  401090:	004003d9 	.word	0x004003d9
  401094:	004064b8 	.word	0x004064b8
  401098:	00400289 	.word	0x00400289
  40109c:	004002d5 	.word	0x004002d5
  4010a0:	004003e9 	.word	0x004003e9

004010a4 <PWM_Handler>:

void PWM_Handler(void)
{
  4010a4:	b508      	push	{r3, lr}
		}
	}
	*/

	uint32_t ul_status;
	ul_status = pwm_channel_get_interrupt_status(PWM);
  4010a6:	4804      	ldr	r0, [pc, #16]	; (4010b8 <PWM_Handler+0x14>)
  4010a8:	4b04      	ldr	r3, [pc, #16]	; (4010bc <PWM_Handler+0x18>)
  4010aa:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4010ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4010b0:	4b03      	ldr	r3, [pc, #12]	; (4010c0 <PWM_Handler+0x1c>)
  4010b2:	635a      	str	r2, [r3, #52]	; 0x34
  4010b4:	bd08      	pop	{r3, pc}
  4010b6:	bf00      	nop
  4010b8:	40020000 	.word	0x40020000
  4010bc:	004003e5 	.word	0x004003e5
  4010c0:	400e0e00 	.word	0x400e0e00

004010c4 <TC0_Handler>:
		ioport_set_pin_level(LED_AZUL, 1);
	}
}

void TC_Handler(void)
{
  4010c4:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  4010c6:	2100      	movs	r1, #0
  4010c8:	4803      	ldr	r0, [pc, #12]	; (4010d8 <TC0_Handler+0x14>)
  4010ca:	4b04      	ldr	r3, [pc, #16]	; (4010dc <TC0_Handler+0x18>)
  4010cc:	4798      	blx	r3
	adc_start(ADC);
  4010ce:	4804      	ldr	r0, [pc, #16]	; (4010e0 <TC0_Handler+0x1c>)
  4010d0:	4b04      	ldr	r3, [pc, #16]	; (4010e4 <TC0_Handler+0x20>)
  4010d2:	4798      	blx	r3
  4010d4:	bd08      	pop	{r3, pc}
  4010d6:	bf00      	nop
  4010d8:	40010000 	.word	0x40010000
  4010dc:	0040042d 	.word	0x0040042d
  4010e0:	40038000 	.word	0x40038000
  4010e4:	00400215 	.word	0x00400215

004010e8 <ADC_Handler>:
}

void ADC_Handler(void)
{
  4010e8:	b530      	push	{r4, r5, lr}
  4010ea:	b08f      	sub	sp, #60	; 0x3c
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  4010ec:	480e      	ldr	r0, [pc, #56]	; (401128 <ADC_Handler+0x40>)
  4010ee:	4b0f      	ldr	r3, [pc, #60]	; (40112c <ADC_Handler+0x44>)
  4010f0:	4798      	blx	r3
  4010f2:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  4010f6:	d014      	beq.n	401122 <ADC_Handler+0x3a>
	{
		// Recupera o ltimo valor da converso
		result = adc_get_latest_value(ADC);
  4010f8:	480b      	ldr	r0, [pc, #44]	; (401128 <ADC_Handler+0x40>)
  4010fa:	4b0d      	ldr	r3, [pc, #52]	; (401130 <ADC_Handler+0x48>)
  4010fc:	4798      	blx	r3
  4010fe:	b285      	uxth	r5, r0
		
		char buffer[10];
		sprintf (buffer, "%d", result);
  401100:	462a      	mov	r2, r5
  401102:	490c      	ldr	r1, [pc, #48]	; (401134 <ADC_Handler+0x4c>)
  401104:	a801      	add	r0, sp, #4
  401106:	4b0c      	ldr	r3, [pc, #48]	; (401138 <ADC_Handler+0x50>)
  401108:	4798      	blx	r3
		
		pwm_channel_t pwm_channel_instance;

		uint32_t ul_status;
		ul_status = pwm_channel_get_interrupt_status(PWM);
  40110a:	4c0c      	ldr	r4, [pc, #48]	; (40113c <ADC_Handler+0x54>)
  40110c:	4620      	mov	r0, r4
  40110e:	4b0c      	ldr	r3, [pc, #48]	; (401140 <ADC_Handler+0x58>)
  401110:	4798      	blx	r3
		pwm_channel_instance.channel = PWM_CHANNEL_0;
  401112:	a90e      	add	r1, sp, #56	; 0x38
  401114:	2300      	movs	r3, #0
  401116:	f841 3d28 	str.w	r3, [r1, #-40]!
		pwm_channel_update_duty(PWM, &pwm_channel_instance, result);
  40111a:	462a      	mov	r2, r5
  40111c:	4620      	mov	r0, r4
  40111e:	4b09      	ldr	r3, [pc, #36]	; (401144 <ADC_Handler+0x5c>)
  401120:	4798      	blx	r3

		
	}
}
  401122:	b00f      	add	sp, #60	; 0x3c
  401124:	bd30      	pop	{r4, r5, pc}
  401126:	bf00      	nop
  401128:	40038000 	.word	0x40038000
  40112c:	00400231 	.word	0x00400231
  401130:	00400229 	.word	0x00400229
  401134:	004064c4 	.word	0x004064c4
  401138:	004014dd 	.word	0x004014dd
  40113c:	40020000 	.word	0x40020000
  401140:	004003e5 	.word	0x004003e5
  401144:	004003bd 	.word	0x004003bd

00401148 <configure_adc>:

void configure_adc(void)
{
  401148:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  40114a:	201d      	movs	r0, #29
  40114c:	4b13      	ldr	r3, [pc, #76]	; (40119c <configure_adc+0x54>)
  40114e:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401150:	4c13      	ldr	r4, [pc, #76]	; (4011a0 <configure_adc+0x58>)
  401152:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401156:	4a13      	ldr	r2, [pc, #76]	; (4011a4 <configure_adc+0x5c>)
  401158:	4913      	ldr	r1, [pc, #76]	; (4011a8 <configure_adc+0x60>)
  40115a:	4620      	mov	r0, r4
  40115c:	4d13      	ldr	r5, [pc, #76]	; (4011ac <configure_adc+0x64>)
  40115e:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401160:	2302      	movs	r3, #2
  401162:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401166:	210f      	movs	r1, #15
  401168:	4620      	mov	r0, r4
  40116a:	4d11      	ldr	r5, [pc, #68]	; (4011b0 <configure_adc+0x68>)
  40116c:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  40116e:	2200      	movs	r2, #0
  401170:	4611      	mov	r1, r2
  401172:	4620      	mov	r0, r4
  401174:	4b0f      	ldr	r3, [pc, #60]	; (4011b4 <configure_adc+0x6c>)
  401176:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL);
  401178:	2105      	movs	r1, #5
  40117a:	4620      	mov	r0, r4
  40117c:	4b0e      	ldr	r3, [pc, #56]	; (4011b8 <configure_adc+0x70>)
  40117e:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401180:	4b0e      	ldr	r3, [pc, #56]	; (4011bc <configure_adc+0x74>)
  401182:	2250      	movs	r2, #80	; 0x50
  401184:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401188:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40118c:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  40118e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401192:	4620      	mov	r0, r4
  401194:	4b0a      	ldr	r3, [pc, #40]	; (4011c0 <configure_adc+0x78>)
  401196:	4798      	blx	r3
  401198:	bd38      	pop	{r3, r4, r5, pc}
  40119a:	bf00      	nop
  40119c:	00400b79 	.word	0x00400b79
  4011a0:	40038000 	.word	0x40038000
  4011a4:	0061a800 	.word	0x0061a800
  4011a8:	07270e00 	.word	0x07270e00
  4011ac:	004001b5 	.word	0x004001b5
  4011b0:	004001f9 	.word	0x004001f9
  4011b4:	004001e9 	.word	0x004001e9
  4011b8:	0040021d 	.word	0x0040021d
  4011bc:	e000e100 	.word	0xe000e100
  4011c0:	0040022d 	.word	0x0040022d

004011c4 <main>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

int main (void)
{
  4011c4:	b500      	push	{lr}
  4011c6:	b085      	sub	sp, #20

	sysclk_init();
  4011c8:	4b21      	ldr	r3, [pc, #132]	; (401250 <main+0x8c>)
  4011ca:	4798      	blx	r3
	board_init();
  4011cc:	4b21      	ldr	r3, [pc, #132]	; (401254 <main+0x90>)
  4011ce:	4798      	blx	r3
  4011d0:	200b      	movs	r0, #11
  4011d2:	4c21      	ldr	r4, [pc, #132]	; (401258 <main+0x94>)
  4011d4:	47a0      	blx	r4
  4011d6:	200c      	movs	r0, #12
  4011d8:	47a0      	blx	r4
  4011da:	200d      	movs	r0, #13
  4011dc:	47a0      	blx	r4
	ioport_init();
	configure_adc();
  4011de:	4b1f      	ldr	r3, [pc, #124]	; (40125c <main+0x98>)
  4011e0:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC);
  4011e2:	2017      	movs	r0, #23
  4011e4:	47a0      	blx	r4
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  4011e6:	4c1e      	ldr	r4, [pc, #120]	; (401260 <main+0x9c>)
  4011e8:	9400      	str	r4, [sp, #0]
  4011ea:	ab03      	add	r3, sp, #12
  4011ec:	aa02      	add	r2, sp, #8
  4011ee:	4621      	mov	r1, r4
  4011f0:	2032      	movs	r0, #50	; 0x32
  4011f2:	4d1c      	ldr	r5, [pc, #112]	; (401264 <main+0xa0>)
  4011f4:	47a8      	blx	r5
	
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4011f6:	4d1c      	ldr	r5, [pc, #112]	; (401268 <main+0xa4>)
  4011f8:	9a03      	ldr	r2, [sp, #12]
  4011fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4011fe:	2100      	movs	r1, #0
  401200:	4628      	mov	r0, r5
  401202:	4b1a      	ldr	r3, [pc, #104]	; (40126c <main+0xa8>)
  401204:	4798      	blx	r3
	
	counts = (ul_sysclk/ul_div)/freq_desejada;
	
	tc_write_rc(TC, CHANNEL, counts);
  401206:	9a02      	ldr	r2, [sp, #8]
  401208:	fbb4 f4f2 	udiv	r4, r4, r2
  40120c:	4a18      	ldr	r2, [pc, #96]	; (401270 <main+0xac>)
  40120e:	fba2 3204 	umull	r3, r2, r2, r4
  401212:	0912      	lsrs	r2, r2, #4
  401214:	2100      	movs	r1, #0
  401216:	4628      	mov	r0, r5
  401218:	4b16      	ldr	r3, [pc, #88]	; (401274 <main+0xb0>)
  40121a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40121c:	4b16      	ldr	r3, [pc, #88]	; (401278 <main+0xb4>)
  40121e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401222:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401226:	2140      	movs	r1, #64	; 0x40
  401228:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40122c:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(TC_IRQn);
	NVIC_SetPriority(TC_IRQn, 4);
	NVIC_EnableIRQ(TC_IRQn);
	
	// Enable interrupts for this TC, and start the TC.
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  40122e:	2210      	movs	r2, #16
  401230:	2100      	movs	r1, #0
  401232:	4628      	mov	r0, r5
  401234:	4b11      	ldr	r3, [pc, #68]	; (40127c <main+0xb8>)
  401236:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401238:	2100      	movs	r1, #0
  40123a:	4628      	mov	r0, r5
  40123c:	4b10      	ldr	r3, [pc, #64]	; (401280 <main+0xbc>)
  40123e:	4798      	blx	r3
	sysclk_init();
	board_init();
	ioport_init();
	configure_adc();
	tc_config(50);
	inicializacao_UART();
  401240:	4b10      	ldr	r3, [pc, #64]	; (401284 <main+0xc0>)
  401242:	4798      	blx	r3
	configure_pwm();
  401244:	4b10      	ldr	r3, [pc, #64]	; (401288 <main+0xc4>)
  401246:	4798      	blx	r3
	uint32_t ul_status;	
	while(1){

		PWM_Handler();
  401248:	4c10      	ldr	r4, [pc, #64]	; (40128c <main+0xc8>)
  40124a:	47a0      	blx	r4
  40124c:	e7fd      	b.n	40124a <main+0x86>
  40124e:	bf00      	nop
  401250:	00400531 	.word	0x00400531
  401254:	00400595 	.word	0x00400595
  401258:	00400b79 	.word	0x00400b79
  40125c:	00401149 	.word	0x00401149
  401260:	07270e00 	.word	0x07270e00
  401264:	00400435 	.word	0x00400435
  401268:	40010000 	.word	0x40010000
  40126c:	004003fd 	.word	0x004003fd
  401270:	51eb851f 	.word	0x51eb851f
  401274:	0040041d 	.word	0x0040041d
  401278:	e000e100 	.word	0xe000e100
  40127c:	00400425 	.word	0x00400425
  401280:	00400415 	.word	0x00400415
  401284:	00400f7d 	.word	0x00400f7d
  401288:	00401039 	.word	0x00401039
  40128c:	004010a5 	.word	0x004010a5

00401290 <__libc_init_array>:
  401290:	b570      	push	{r4, r5, r6, lr}
  401292:	4e0f      	ldr	r6, [pc, #60]	; (4012d0 <__libc_init_array+0x40>)
  401294:	4d0f      	ldr	r5, [pc, #60]	; (4012d4 <__libc_init_array+0x44>)
  401296:	1b76      	subs	r6, r6, r5
  401298:	10b6      	asrs	r6, r6, #2
  40129a:	bf18      	it	ne
  40129c:	2400      	movne	r4, #0
  40129e:	d005      	beq.n	4012ac <__libc_init_array+0x1c>
  4012a0:	3401      	adds	r4, #1
  4012a2:	f855 3b04 	ldr.w	r3, [r5], #4
  4012a6:	4798      	blx	r3
  4012a8:	42a6      	cmp	r6, r4
  4012aa:	d1f9      	bne.n	4012a0 <__libc_init_array+0x10>
  4012ac:	4e0a      	ldr	r6, [pc, #40]	; (4012d8 <__libc_init_array+0x48>)
  4012ae:	4d0b      	ldr	r5, [pc, #44]	; (4012dc <__libc_init_array+0x4c>)
  4012b0:	1b76      	subs	r6, r6, r5
  4012b2:	f005 f9cb 	bl	40664c <_init>
  4012b6:	10b6      	asrs	r6, r6, #2
  4012b8:	bf18      	it	ne
  4012ba:	2400      	movne	r4, #0
  4012bc:	d006      	beq.n	4012cc <__libc_init_array+0x3c>
  4012be:	3401      	adds	r4, #1
  4012c0:	f855 3b04 	ldr.w	r3, [r5], #4
  4012c4:	4798      	blx	r3
  4012c6:	42a6      	cmp	r6, r4
  4012c8:	d1f9      	bne.n	4012be <__libc_init_array+0x2e>
  4012ca:	bd70      	pop	{r4, r5, r6, pc}
  4012cc:	bd70      	pop	{r4, r5, r6, pc}
  4012ce:	bf00      	nop
  4012d0:	00406658 	.word	0x00406658
  4012d4:	00406658 	.word	0x00406658
  4012d8:	00406660 	.word	0x00406660
  4012dc:	00406658 	.word	0x00406658

004012e0 <memset>:
  4012e0:	b470      	push	{r4, r5, r6}
  4012e2:	0784      	lsls	r4, r0, #30
  4012e4:	d046      	beq.n	401374 <memset+0x94>
  4012e6:	1e54      	subs	r4, r2, #1
  4012e8:	2a00      	cmp	r2, #0
  4012ea:	d041      	beq.n	401370 <memset+0x90>
  4012ec:	b2cd      	uxtb	r5, r1
  4012ee:	4603      	mov	r3, r0
  4012f0:	e002      	b.n	4012f8 <memset+0x18>
  4012f2:	1e62      	subs	r2, r4, #1
  4012f4:	b3e4      	cbz	r4, 401370 <memset+0x90>
  4012f6:	4614      	mov	r4, r2
  4012f8:	f803 5b01 	strb.w	r5, [r3], #1
  4012fc:	079a      	lsls	r2, r3, #30
  4012fe:	d1f8      	bne.n	4012f2 <memset+0x12>
  401300:	2c03      	cmp	r4, #3
  401302:	d92e      	bls.n	401362 <memset+0x82>
  401304:	b2cd      	uxtb	r5, r1
  401306:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40130a:	2c0f      	cmp	r4, #15
  40130c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401310:	d919      	bls.n	401346 <memset+0x66>
  401312:	f103 0210 	add.w	r2, r3, #16
  401316:	4626      	mov	r6, r4
  401318:	3e10      	subs	r6, #16
  40131a:	2e0f      	cmp	r6, #15
  40131c:	f842 5c10 	str.w	r5, [r2, #-16]
  401320:	f842 5c0c 	str.w	r5, [r2, #-12]
  401324:	f842 5c08 	str.w	r5, [r2, #-8]
  401328:	f842 5c04 	str.w	r5, [r2, #-4]
  40132c:	f102 0210 	add.w	r2, r2, #16
  401330:	d8f2      	bhi.n	401318 <memset+0x38>
  401332:	f1a4 0210 	sub.w	r2, r4, #16
  401336:	f022 020f 	bic.w	r2, r2, #15
  40133a:	f004 040f 	and.w	r4, r4, #15
  40133e:	3210      	adds	r2, #16
  401340:	2c03      	cmp	r4, #3
  401342:	4413      	add	r3, r2
  401344:	d90d      	bls.n	401362 <memset+0x82>
  401346:	461e      	mov	r6, r3
  401348:	4622      	mov	r2, r4
  40134a:	3a04      	subs	r2, #4
  40134c:	2a03      	cmp	r2, #3
  40134e:	f846 5b04 	str.w	r5, [r6], #4
  401352:	d8fa      	bhi.n	40134a <memset+0x6a>
  401354:	1f22      	subs	r2, r4, #4
  401356:	f022 0203 	bic.w	r2, r2, #3
  40135a:	3204      	adds	r2, #4
  40135c:	4413      	add	r3, r2
  40135e:	f004 0403 	and.w	r4, r4, #3
  401362:	b12c      	cbz	r4, 401370 <memset+0x90>
  401364:	b2c9      	uxtb	r1, r1
  401366:	441c      	add	r4, r3
  401368:	f803 1b01 	strb.w	r1, [r3], #1
  40136c:	42a3      	cmp	r3, r4
  40136e:	d1fb      	bne.n	401368 <memset+0x88>
  401370:	bc70      	pop	{r4, r5, r6}
  401372:	4770      	bx	lr
  401374:	4614      	mov	r4, r2
  401376:	4603      	mov	r3, r0
  401378:	e7c2      	b.n	401300 <memset+0x20>
  40137a:	bf00      	nop

0040137c <setbuf>:
  40137c:	2900      	cmp	r1, #0
  40137e:	bf0c      	ite	eq
  401380:	2202      	moveq	r2, #2
  401382:	2200      	movne	r2, #0
  401384:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401388:	f000 b800 	b.w	40138c <setvbuf>

0040138c <setvbuf>:
  40138c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401390:	4c51      	ldr	r4, [pc, #324]	; (4014d8 <setvbuf+0x14c>)
  401392:	6825      	ldr	r5, [r4, #0]
  401394:	b083      	sub	sp, #12
  401396:	4604      	mov	r4, r0
  401398:	460f      	mov	r7, r1
  40139a:	4690      	mov	r8, r2
  40139c:	461e      	mov	r6, r3
  40139e:	b115      	cbz	r5, 4013a6 <setvbuf+0x1a>
  4013a0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4013a2:	2b00      	cmp	r3, #0
  4013a4:	d079      	beq.n	40149a <setvbuf+0x10e>
  4013a6:	f1b8 0f02 	cmp.w	r8, #2
  4013aa:	d004      	beq.n	4013b6 <setvbuf+0x2a>
  4013ac:	f1b8 0f01 	cmp.w	r8, #1
  4013b0:	d87f      	bhi.n	4014b2 <setvbuf+0x126>
  4013b2:	2e00      	cmp	r6, #0
  4013b4:	db7d      	blt.n	4014b2 <setvbuf+0x126>
  4013b6:	4621      	mov	r1, r4
  4013b8:	4628      	mov	r0, r5
  4013ba:	f002 fcf1 	bl	403da0 <_fflush_r>
  4013be:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4013c0:	b141      	cbz	r1, 4013d4 <setvbuf+0x48>
  4013c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4013c6:	4299      	cmp	r1, r3
  4013c8:	d002      	beq.n	4013d0 <setvbuf+0x44>
  4013ca:	4628      	mov	r0, r5
  4013cc:	f002 fde8 	bl	403fa0 <_free_r>
  4013d0:	2300      	movs	r3, #0
  4013d2:	6323      	str	r3, [r4, #48]	; 0x30
  4013d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4013d8:	2200      	movs	r2, #0
  4013da:	61a2      	str	r2, [r4, #24]
  4013dc:	6062      	str	r2, [r4, #4]
  4013de:	061a      	lsls	r2, r3, #24
  4013e0:	d454      	bmi.n	40148c <setvbuf+0x100>
  4013e2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4013e6:	f023 0303 	bic.w	r3, r3, #3
  4013ea:	f1b8 0f02 	cmp.w	r8, #2
  4013ee:	81a3      	strh	r3, [r4, #12]
  4013f0:	d039      	beq.n	401466 <setvbuf+0xda>
  4013f2:	ab01      	add	r3, sp, #4
  4013f4:	466a      	mov	r2, sp
  4013f6:	4621      	mov	r1, r4
  4013f8:	4628      	mov	r0, r5
  4013fa:	f002 fee7 	bl	4041cc <__swhatbuf_r>
  4013fe:	89a3      	ldrh	r3, [r4, #12]
  401400:	4318      	orrs	r0, r3
  401402:	81a0      	strh	r0, [r4, #12]
  401404:	b326      	cbz	r6, 401450 <setvbuf+0xc4>
  401406:	b327      	cbz	r7, 401452 <setvbuf+0xc6>
  401408:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40140a:	2b00      	cmp	r3, #0
  40140c:	d04d      	beq.n	4014aa <setvbuf+0x11e>
  40140e:	9b00      	ldr	r3, [sp, #0]
  401410:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401414:	6027      	str	r7, [r4, #0]
  401416:	429e      	cmp	r6, r3
  401418:	bf1c      	itt	ne
  40141a:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40141e:	81a0      	strhne	r0, [r4, #12]
  401420:	f1b8 0f01 	cmp.w	r8, #1
  401424:	bf08      	it	eq
  401426:	f040 0001 	orreq.w	r0, r0, #1
  40142a:	b283      	uxth	r3, r0
  40142c:	bf08      	it	eq
  40142e:	81a0      	strheq	r0, [r4, #12]
  401430:	f003 0008 	and.w	r0, r3, #8
  401434:	b280      	uxth	r0, r0
  401436:	6127      	str	r7, [r4, #16]
  401438:	6166      	str	r6, [r4, #20]
  40143a:	b318      	cbz	r0, 401484 <setvbuf+0xf8>
  40143c:	f013 0001 	ands.w	r0, r3, #1
  401440:	d02f      	beq.n	4014a2 <setvbuf+0x116>
  401442:	2000      	movs	r0, #0
  401444:	4276      	negs	r6, r6
  401446:	61a6      	str	r6, [r4, #24]
  401448:	60a0      	str	r0, [r4, #8]
  40144a:	b003      	add	sp, #12
  40144c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401450:	9e00      	ldr	r6, [sp, #0]
  401452:	4630      	mov	r0, r6
  401454:	f002 feea 	bl	40422c <malloc>
  401458:	4607      	mov	r7, r0
  40145a:	b368      	cbz	r0, 4014b8 <setvbuf+0x12c>
  40145c:	89a3      	ldrh	r3, [r4, #12]
  40145e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401462:	81a3      	strh	r3, [r4, #12]
  401464:	e7d0      	b.n	401408 <setvbuf+0x7c>
  401466:	2000      	movs	r0, #0
  401468:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40146c:	f043 0302 	orr.w	r3, r3, #2
  401470:	2500      	movs	r5, #0
  401472:	2101      	movs	r1, #1
  401474:	81a3      	strh	r3, [r4, #12]
  401476:	60a5      	str	r5, [r4, #8]
  401478:	6022      	str	r2, [r4, #0]
  40147a:	6122      	str	r2, [r4, #16]
  40147c:	6161      	str	r1, [r4, #20]
  40147e:	b003      	add	sp, #12
  401480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401484:	60a0      	str	r0, [r4, #8]
  401486:	b003      	add	sp, #12
  401488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40148c:	6921      	ldr	r1, [r4, #16]
  40148e:	4628      	mov	r0, r5
  401490:	f002 fd86 	bl	403fa0 <_free_r>
  401494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401498:	e7a3      	b.n	4013e2 <setvbuf+0x56>
  40149a:	4628      	mov	r0, r5
  40149c:	f002 fd14 	bl	403ec8 <__sinit>
  4014a0:	e781      	b.n	4013a6 <setvbuf+0x1a>
  4014a2:	60a6      	str	r6, [r4, #8]
  4014a4:	b003      	add	sp, #12
  4014a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4014aa:	4628      	mov	r0, r5
  4014ac:	f002 fd0c 	bl	403ec8 <__sinit>
  4014b0:	e7ad      	b.n	40140e <setvbuf+0x82>
  4014b2:	f04f 30ff 	mov.w	r0, #4294967295
  4014b6:	e7e2      	b.n	40147e <setvbuf+0xf2>
  4014b8:	f8dd 9000 	ldr.w	r9, [sp]
  4014bc:	45b1      	cmp	r9, r6
  4014be:	d006      	beq.n	4014ce <setvbuf+0x142>
  4014c0:	4648      	mov	r0, r9
  4014c2:	f002 feb3 	bl	40422c <malloc>
  4014c6:	4607      	mov	r7, r0
  4014c8:	b108      	cbz	r0, 4014ce <setvbuf+0x142>
  4014ca:	464e      	mov	r6, r9
  4014cc:	e7c6      	b.n	40145c <setvbuf+0xd0>
  4014ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014d2:	f04f 30ff 	mov.w	r0, #4294967295
  4014d6:	e7c7      	b.n	401468 <setvbuf+0xdc>
  4014d8:	20000440 	.word	0x20000440

004014dc <sprintf>:
  4014dc:	b40e      	push	{r1, r2, r3}
  4014de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014e0:	b09c      	sub	sp, #112	; 0x70
  4014e2:	ab21      	add	r3, sp, #132	; 0x84
  4014e4:	490f      	ldr	r1, [pc, #60]	; (401524 <sprintf+0x48>)
  4014e6:	f853 2b04 	ldr.w	r2, [r3], #4
  4014ea:	9301      	str	r3, [sp, #4]
  4014ec:	4605      	mov	r5, r0
  4014ee:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4014f2:	6808      	ldr	r0, [r1, #0]
  4014f4:	9502      	str	r5, [sp, #8]
  4014f6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4014fa:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4014fe:	a902      	add	r1, sp, #8
  401500:	9506      	str	r5, [sp, #24]
  401502:	f8ad 7014 	strh.w	r7, [sp, #20]
  401506:	9404      	str	r4, [sp, #16]
  401508:	9407      	str	r4, [sp, #28]
  40150a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40150e:	f000 f885 	bl	40161c <_svfprintf_r>
  401512:	9b02      	ldr	r3, [sp, #8]
  401514:	2200      	movs	r2, #0
  401516:	701a      	strb	r2, [r3, #0]
  401518:	b01c      	add	sp, #112	; 0x70
  40151a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40151e:	b003      	add	sp, #12
  401520:	4770      	bx	lr
  401522:	bf00      	nop
  401524:	20000440 	.word	0x20000440
	...

00401540 <strlen>:
  401540:	f890 f000 	pld	[r0]
  401544:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401548:	f020 0107 	bic.w	r1, r0, #7
  40154c:	f06f 0c00 	mvn.w	ip, #0
  401550:	f010 0407 	ands.w	r4, r0, #7
  401554:	f891 f020 	pld	[r1, #32]
  401558:	f040 8049 	bne.w	4015ee <strlen+0xae>
  40155c:	f04f 0400 	mov.w	r4, #0
  401560:	f06f 0007 	mvn.w	r0, #7
  401564:	e9d1 2300 	ldrd	r2, r3, [r1]
  401568:	f891 f040 	pld	[r1, #64]	; 0x40
  40156c:	f100 0008 	add.w	r0, r0, #8
  401570:	fa82 f24c 	uadd8	r2, r2, ip
  401574:	faa4 f28c 	sel	r2, r4, ip
  401578:	fa83 f34c 	uadd8	r3, r3, ip
  40157c:	faa2 f38c 	sel	r3, r2, ip
  401580:	bb4b      	cbnz	r3, 4015d6 <strlen+0x96>
  401582:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401586:	fa82 f24c 	uadd8	r2, r2, ip
  40158a:	f100 0008 	add.w	r0, r0, #8
  40158e:	faa4 f28c 	sel	r2, r4, ip
  401592:	fa83 f34c 	uadd8	r3, r3, ip
  401596:	faa2 f38c 	sel	r3, r2, ip
  40159a:	b9e3      	cbnz	r3, 4015d6 <strlen+0x96>
  40159c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4015a0:	fa82 f24c 	uadd8	r2, r2, ip
  4015a4:	f100 0008 	add.w	r0, r0, #8
  4015a8:	faa4 f28c 	sel	r2, r4, ip
  4015ac:	fa83 f34c 	uadd8	r3, r3, ip
  4015b0:	faa2 f38c 	sel	r3, r2, ip
  4015b4:	b97b      	cbnz	r3, 4015d6 <strlen+0x96>
  4015b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4015ba:	f101 0120 	add.w	r1, r1, #32
  4015be:	fa82 f24c 	uadd8	r2, r2, ip
  4015c2:	f100 0008 	add.w	r0, r0, #8
  4015c6:	faa4 f28c 	sel	r2, r4, ip
  4015ca:	fa83 f34c 	uadd8	r3, r3, ip
  4015ce:	faa2 f38c 	sel	r3, r2, ip
  4015d2:	2b00      	cmp	r3, #0
  4015d4:	d0c6      	beq.n	401564 <strlen+0x24>
  4015d6:	2a00      	cmp	r2, #0
  4015d8:	bf04      	itt	eq
  4015da:	3004      	addeq	r0, #4
  4015dc:	461a      	moveq	r2, r3
  4015de:	ba12      	rev	r2, r2
  4015e0:	fab2 f282 	clz	r2, r2
  4015e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4015e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4015ec:	4770      	bx	lr
  4015ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4015f2:	f004 0503 	and.w	r5, r4, #3
  4015f6:	f1c4 0000 	rsb	r0, r4, #0
  4015fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4015fe:	f014 0f04 	tst.w	r4, #4
  401602:	f891 f040 	pld	[r1, #64]	; 0x40
  401606:	fa0c f505 	lsl.w	r5, ip, r5
  40160a:	ea62 0205 	orn	r2, r2, r5
  40160e:	bf1c      	itt	ne
  401610:	ea63 0305 	ornne	r3, r3, r5
  401614:	4662      	movne	r2, ip
  401616:	f04f 0400 	mov.w	r4, #0
  40161a:	e7a9      	b.n	401570 <strlen+0x30>

0040161c <_svfprintf_r>:
  40161c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401620:	b0c1      	sub	sp, #260	; 0x104
  401622:	460c      	mov	r4, r1
  401624:	9109      	str	r1, [sp, #36]	; 0x24
  401626:	4615      	mov	r5, r2
  401628:	930e      	str	r3, [sp, #56]	; 0x38
  40162a:	900a      	str	r0, [sp, #40]	; 0x28
  40162c:	f002 fdca 	bl	4041c4 <_localeconv_r>
  401630:	6803      	ldr	r3, [r0, #0]
  401632:	9317      	str	r3, [sp, #92]	; 0x5c
  401634:	4618      	mov	r0, r3
  401636:	f7ff ff83 	bl	401540 <strlen>
  40163a:	89a3      	ldrh	r3, [r4, #12]
  40163c:	9016      	str	r0, [sp, #88]	; 0x58
  40163e:	061e      	lsls	r6, r3, #24
  401640:	d503      	bpl.n	40164a <_svfprintf_r+0x2e>
  401642:	6923      	ldr	r3, [r4, #16]
  401644:	2b00      	cmp	r3, #0
  401646:	f001 8119 	beq.w	40287c <_svfprintf_r+0x1260>
  40164a:	2300      	movs	r3, #0
  40164c:	461a      	mov	r2, r3
  40164e:	9312      	str	r3, [sp, #72]	; 0x48
  401650:	9325      	str	r3, [sp, #148]	; 0x94
  401652:	9324      	str	r3, [sp, #144]	; 0x90
  401654:	9319      	str	r3, [sp, #100]	; 0x64
  401656:	930b      	str	r3, [sp, #44]	; 0x2c
  401658:	f8df a464 	ldr.w	sl, [pc, #1124]	; 401ac0 <_svfprintf_r+0x4a4>
  40165c:	9214      	str	r2, [sp, #80]	; 0x50
  40165e:	ab30      	add	r3, sp, #192	; 0xc0
  401660:	9323      	str	r3, [sp, #140]	; 0x8c
  401662:	4699      	mov	r9, r3
  401664:	9215      	str	r2, [sp, #84]	; 0x54
  401666:	46a8      	mov	r8, r5
  401668:	f898 3000 	ldrb.w	r3, [r8]
  40166c:	4644      	mov	r4, r8
  40166e:	b1eb      	cbz	r3, 4016ac <_svfprintf_r+0x90>
  401670:	2b25      	cmp	r3, #37	; 0x25
  401672:	d102      	bne.n	40167a <_svfprintf_r+0x5e>
  401674:	e01a      	b.n	4016ac <_svfprintf_r+0x90>
  401676:	2b25      	cmp	r3, #37	; 0x25
  401678:	d003      	beq.n	401682 <_svfprintf_r+0x66>
  40167a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40167e:	2b00      	cmp	r3, #0
  401680:	d1f9      	bne.n	401676 <_svfprintf_r+0x5a>
  401682:	ebc8 0504 	rsb	r5, r8, r4
  401686:	b18d      	cbz	r5, 4016ac <_svfprintf_r+0x90>
  401688:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40168a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40168c:	f8c9 8000 	str.w	r8, [r9]
  401690:	3301      	adds	r3, #1
  401692:	442a      	add	r2, r5
  401694:	2b07      	cmp	r3, #7
  401696:	f8c9 5004 	str.w	r5, [r9, #4]
  40169a:	9225      	str	r2, [sp, #148]	; 0x94
  40169c:	9324      	str	r3, [sp, #144]	; 0x90
  40169e:	f300 80a6 	bgt.w	4017ee <_svfprintf_r+0x1d2>
  4016a2:	f109 0908 	add.w	r9, r9, #8
  4016a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4016a8:	442b      	add	r3, r5
  4016aa:	930b      	str	r3, [sp, #44]	; 0x2c
  4016ac:	7823      	ldrb	r3, [r4, #0]
  4016ae:	2b00      	cmp	r3, #0
  4016b0:	f000 80a6 	beq.w	401800 <_svfprintf_r+0x1e4>
  4016b4:	2300      	movs	r3, #0
  4016b6:	461a      	mov	r2, r3
  4016b8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4016bc:	4619      	mov	r1, r3
  4016be:	930c      	str	r3, [sp, #48]	; 0x30
  4016c0:	9307      	str	r3, [sp, #28]
  4016c2:	f04f 3bff 	mov.w	fp, #4294967295
  4016c6:	7863      	ldrb	r3, [r4, #1]
  4016c8:	f104 0801 	add.w	r8, r4, #1
  4016cc:	465d      	mov	r5, fp
  4016ce:	f108 0801 	add.w	r8, r8, #1
  4016d2:	f1a3 0020 	sub.w	r0, r3, #32
  4016d6:	2858      	cmp	r0, #88	; 0x58
  4016d8:	f200 8425 	bhi.w	401f26 <_svfprintf_r+0x90a>
  4016dc:	e8df f010 	tbh	[pc, r0, lsl #1]
  4016e0:	04230388 	.word	0x04230388
  4016e4:	03900423 	.word	0x03900423
  4016e8:	04230423 	.word	0x04230423
  4016ec:	04230423 	.word	0x04230423
  4016f0:	04230423 	.word	0x04230423
  4016f4:	03a50397 	.word	0x03a50397
  4016f8:	005d0423 	.word	0x005d0423
  4016fc:	042300e2 	.word	0x042300e2
  401700:	010500fe 	.word	0x010500fe
  401704:	01050105 	.word	0x01050105
  401708:	01050105 	.word	0x01050105
  40170c:	01050105 	.word	0x01050105
  401710:	01050105 	.word	0x01050105
  401714:	04230423 	.word	0x04230423
  401718:	04230423 	.word	0x04230423
  40171c:	04230423 	.word	0x04230423
  401720:	04230423 	.word	0x04230423
  401724:	04230423 	.word	0x04230423
  401728:	02810115 	.word	0x02810115
  40172c:	02810423 	.word	0x02810423
  401730:	04230423 	.word	0x04230423
  401734:	04230423 	.word	0x04230423
  401738:	042302c6 	.word	0x042302c6
  40173c:	02cd0423 	.word	0x02cd0423
  401740:	04230423 	.word	0x04230423
  401744:	04230423 	.word	0x04230423
  401748:	02f70423 	.word	0x02f70423
  40174c:	04230423 	.word	0x04230423
  401750:	04230325 	.word	0x04230325
  401754:	04230423 	.word	0x04230423
  401758:	04230423 	.word	0x04230423
  40175c:	04230423 	.word	0x04230423
  401760:	04230423 	.word	0x04230423
  401764:	03660423 	.word	0x03660423
  401768:	02810379 	.word	0x02810379
  40176c:	02810281 	.word	0x02810281
  401770:	03790381 	.word	0x03790381
  401774:	04230423 	.word	0x04230423
  401778:	042303d1 	.word	0x042303d1
  40177c:	00a303db 	.word	0x00a303db
  401780:	03ee0064 	.word	0x03ee0064
  401784:	03f50423 	.word	0x03f50423
  401788:	03aa0423 	.word	0x03aa0423
  40178c:	04230423 	.word	0x04230423
  401790:	03bc      	.short	0x03bc
  401792:	980c      	ldr	r0, [sp, #48]	; 0x30
  401794:	930e      	str	r3, [sp, #56]	; 0x38
  401796:	4240      	negs	r0, r0
  401798:	900c      	str	r0, [sp, #48]	; 0x30
  40179a:	9b07      	ldr	r3, [sp, #28]
  40179c:	f043 0304 	orr.w	r3, r3, #4
  4017a0:	9307      	str	r3, [sp, #28]
  4017a2:	f898 3000 	ldrb.w	r3, [r8]
  4017a6:	e792      	b.n	4016ce <_svfprintf_r+0xb2>
  4017a8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4017aa:	46ab      	mov	fp, r5
  4017ac:	2100      	movs	r1, #0
  4017ae:	6804      	ldr	r4, [r0, #0]
  4017b0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4017b4:	1d07      	adds	r7, r0, #4
  4017b6:	9807      	ldr	r0, [sp, #28]
  4017b8:	2330      	movs	r3, #48	; 0x30
  4017ba:	2278      	movs	r2, #120	; 0x78
  4017bc:	458b      	cmp	fp, r1
  4017be:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4017c2:	f04f 0500 	mov.w	r5, #0
  4017c6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4017ca:	f040 0302 	orr.w	r3, r0, #2
  4017ce:	f2c0 83c7 	blt.w	401f60 <_svfprintf_r+0x944>
  4017d2:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  4017d6:	f043 0302 	orr.w	r3, r3, #2
  4017da:	9307      	str	r3, [sp, #28]
  4017dc:	ea54 0305 	orrs.w	r3, r4, r5
  4017e0:	970e      	str	r7, [sp, #56]	; 0x38
  4017e2:	f000 8393 	beq.w	401f0c <_svfprintf_r+0x8f0>
  4017e6:	460f      	mov	r7, r1
  4017e8:	9211      	str	r2, [sp, #68]	; 0x44
  4017ea:	48b3      	ldr	r0, [pc, #716]	; (401ab8 <_svfprintf_r+0x49c>)
  4017ec:	e2ce      	b.n	401d8c <_svfprintf_r+0x770>
  4017ee:	aa23      	add	r2, sp, #140	; 0x8c
  4017f0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4017f2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4017f4:	f003 fe82 	bl	4054fc <__ssprint_r>
  4017f8:	b948      	cbnz	r0, 40180e <_svfprintf_r+0x1f2>
  4017fa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4017fe:	e752      	b.n	4016a6 <_svfprintf_r+0x8a>
  401800:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401802:	b123      	cbz	r3, 40180e <_svfprintf_r+0x1f2>
  401804:	980a      	ldr	r0, [sp, #40]	; 0x28
  401806:	9909      	ldr	r1, [sp, #36]	; 0x24
  401808:	aa23      	add	r2, sp, #140	; 0x8c
  40180a:	f003 fe77 	bl	4054fc <__ssprint_r>
  40180e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401810:	899b      	ldrh	r3, [r3, #12]
  401812:	f013 0f40 	tst.w	r3, #64	; 0x40
  401816:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401818:	bf18      	it	ne
  40181a:	f04f 33ff 	movne.w	r3, #4294967295
  40181e:	4618      	mov	r0, r3
  401820:	b041      	add	sp, #260	; 0x104
  401822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401826:	9311      	str	r3, [sp, #68]	; 0x44
  401828:	46ab      	mov	fp, r5
  40182a:	2a00      	cmp	r2, #0
  40182c:	f041 8223 	bne.w	402c76 <_svfprintf_r+0x165a>
  401830:	9a07      	ldr	r2, [sp, #28]
  401832:	f012 0320 	ands.w	r3, r2, #32
  401836:	f000 822e 	beq.w	401c96 <_svfprintf_r+0x67a>
  40183a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40183c:	3707      	adds	r7, #7
  40183e:	f027 0307 	bic.w	r3, r7, #7
  401842:	2700      	movs	r7, #0
  401844:	f103 0108 	add.w	r1, r3, #8
  401848:	45bb      	cmp	fp, r7
  40184a:	910e      	str	r1, [sp, #56]	; 0x38
  40184c:	e9d3 4500 	ldrd	r4, r5, [r3]
  401850:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401854:	f2c0 8752 	blt.w	4026fc <_svfprintf_r+0x10e0>
  401858:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40185c:	9307      	str	r3, [sp, #28]
  40185e:	ea54 0305 	orrs.w	r3, r4, r5
  401862:	f000 8375 	beq.w	401f50 <_svfprintf_r+0x934>
  401866:	ae30      	add	r6, sp, #192	; 0xc0
  401868:	08e2      	lsrs	r2, r4, #3
  40186a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40186e:	08e9      	lsrs	r1, r5, #3
  401870:	f004 0307 	and.w	r3, r4, #7
  401874:	460d      	mov	r5, r1
  401876:	4614      	mov	r4, r2
  401878:	3330      	adds	r3, #48	; 0x30
  40187a:	ea54 0205 	orrs.w	r2, r4, r5
  40187e:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401882:	d1f1      	bne.n	401868 <_svfprintf_r+0x24c>
  401884:	9a07      	ldr	r2, [sp, #28]
  401886:	07d1      	lsls	r1, r2, #31
  401888:	f140 8084 	bpl.w	401994 <_svfprintf_r+0x378>
  40188c:	2b30      	cmp	r3, #48	; 0x30
  40188e:	f000 8081 	beq.w	401994 <_svfprintf_r+0x378>
  401892:	2230      	movs	r2, #48	; 0x30
  401894:	1e73      	subs	r3, r6, #1
  401896:	f806 2c01 	strb.w	r2, [r6, #-1]
  40189a:	aa30      	add	r2, sp, #192	; 0xc0
  40189c:	1ad2      	subs	r2, r2, r3
  40189e:	920d      	str	r2, [sp, #52]	; 0x34
  4018a0:	461e      	mov	r6, r3
  4018a2:	e07a      	b.n	40199a <_svfprintf_r+0x37e>
  4018a4:	f898 3000 	ldrb.w	r3, [r8]
  4018a8:	2b2a      	cmp	r3, #42	; 0x2a
  4018aa:	f108 0401 	add.w	r4, r8, #1
  4018ae:	f001 81b1 	beq.w	402c14 <_svfprintf_r+0x15f8>
  4018b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4018b6:	2809      	cmp	r0, #9
  4018b8:	bf98      	it	ls
  4018ba:	2500      	movls	r5, #0
  4018bc:	f201 8164 	bhi.w	402b88 <_svfprintf_r+0x156c>
  4018c0:	f814 3b01 	ldrb.w	r3, [r4], #1
  4018c4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4018c8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4018cc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4018d0:	2809      	cmp	r0, #9
  4018d2:	d9f5      	bls.n	4018c0 <_svfprintf_r+0x2a4>
  4018d4:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4018d8:	46a0      	mov	r8, r4
  4018da:	e6fa      	b.n	4016d2 <_svfprintf_r+0xb6>
  4018dc:	9b07      	ldr	r3, [sp, #28]
  4018de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4018e2:	9307      	str	r3, [sp, #28]
  4018e4:	f898 3000 	ldrb.w	r3, [r8]
  4018e8:	e6f1      	b.n	4016ce <_svfprintf_r+0xb2>
  4018ea:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4018ee:	2300      	movs	r3, #0
  4018f0:	461c      	mov	r4, r3
  4018f2:	f818 3b01 	ldrb.w	r3, [r8], #1
  4018f6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4018fa:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4018fe:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401902:	2809      	cmp	r0, #9
  401904:	d9f5      	bls.n	4018f2 <_svfprintf_r+0x2d6>
  401906:	940c      	str	r4, [sp, #48]	; 0x30
  401908:	e6e3      	b.n	4016d2 <_svfprintf_r+0xb6>
  40190a:	9311      	str	r3, [sp, #68]	; 0x44
  40190c:	46ab      	mov	fp, r5
  40190e:	2a00      	cmp	r2, #0
  401910:	f041 81c9 	bne.w	402ca6 <_svfprintf_r+0x168a>
  401914:	9b07      	ldr	r3, [sp, #28]
  401916:	f043 0310 	orr.w	r3, r3, #16
  40191a:	9307      	str	r3, [sp, #28]
  40191c:	9b07      	ldr	r3, [sp, #28]
  40191e:	0698      	lsls	r0, r3, #26
  401920:	f140 8530 	bpl.w	402384 <_svfprintf_r+0xd68>
  401924:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401926:	3707      	adds	r7, #7
  401928:	f027 0707 	bic.w	r7, r7, #7
  40192c:	e9d7 2300 	ldrd	r2, r3, [r7]
  401930:	f107 0108 	add.w	r1, r7, #8
  401934:	910e      	str	r1, [sp, #56]	; 0x38
  401936:	4614      	mov	r4, r2
  401938:	461d      	mov	r5, r3
  40193a:	2a00      	cmp	r2, #0
  40193c:	f173 0300 	sbcs.w	r3, r3, #0
  401940:	f2c0 855b 	blt.w	4023fa <_svfprintf_r+0xdde>
  401944:	f1bb 0f00 	cmp.w	fp, #0
  401948:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40194c:	f2c0 8538 	blt.w	4023c0 <_svfprintf_r+0xda4>
  401950:	9b07      	ldr	r3, [sp, #28]
  401952:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401956:	9307      	str	r3, [sp, #28]
  401958:	ea54 0305 	orrs.w	r3, r4, r5
  40195c:	f000 81db 	beq.w	401d16 <_svfprintf_r+0x6fa>
  401960:	2d00      	cmp	r5, #0
  401962:	bf08      	it	eq
  401964:	2c0a      	cmpeq	r4, #10
  401966:	f0c0 81db 	bcc.w	401d20 <_svfprintf_r+0x704>
  40196a:	ae30      	add	r6, sp, #192	; 0xc0
  40196c:	4620      	mov	r0, r4
  40196e:	4629      	mov	r1, r5
  401970:	220a      	movs	r2, #10
  401972:	2300      	movs	r3, #0
  401974:	f004 fbfe 	bl	406174 <__aeabi_uldivmod>
  401978:	3230      	adds	r2, #48	; 0x30
  40197a:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40197e:	4620      	mov	r0, r4
  401980:	4629      	mov	r1, r5
  401982:	2300      	movs	r3, #0
  401984:	220a      	movs	r2, #10
  401986:	f004 fbf5 	bl	406174 <__aeabi_uldivmod>
  40198a:	4604      	mov	r4, r0
  40198c:	460d      	mov	r5, r1
  40198e:	ea54 0305 	orrs.w	r3, r4, r5
  401992:	d1eb      	bne.n	40196c <_svfprintf_r+0x350>
  401994:	ab30      	add	r3, sp, #192	; 0xc0
  401996:	1b9b      	subs	r3, r3, r6
  401998:	930d      	str	r3, [sp, #52]	; 0x34
  40199a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40199c:	455b      	cmp	r3, fp
  40199e:	bfb8      	it	lt
  4019a0:	465b      	movlt	r3, fp
  4019a2:	9308      	str	r3, [sp, #32]
  4019a4:	2300      	movs	r3, #0
  4019a6:	9313      	str	r3, [sp, #76]	; 0x4c
  4019a8:	b117      	cbz	r7, 4019b0 <_svfprintf_r+0x394>
  4019aa:	9b08      	ldr	r3, [sp, #32]
  4019ac:	3301      	adds	r3, #1
  4019ae:	9308      	str	r3, [sp, #32]
  4019b0:	9b07      	ldr	r3, [sp, #28]
  4019b2:	f013 0302 	ands.w	r3, r3, #2
  4019b6:	930f      	str	r3, [sp, #60]	; 0x3c
  4019b8:	d002      	beq.n	4019c0 <_svfprintf_r+0x3a4>
  4019ba:	9b08      	ldr	r3, [sp, #32]
  4019bc:	3302      	adds	r3, #2
  4019be:	9308      	str	r3, [sp, #32]
  4019c0:	9b07      	ldr	r3, [sp, #28]
  4019c2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4019c6:	9310      	str	r3, [sp, #64]	; 0x40
  4019c8:	f040 82d7 	bne.w	401f7a <_svfprintf_r+0x95e>
  4019cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4019ce:	9a08      	ldr	r2, [sp, #32]
  4019d0:	1a9d      	subs	r5, r3, r2
  4019d2:	2d00      	cmp	r5, #0
  4019d4:	f340 82d1 	ble.w	401f7a <_svfprintf_r+0x95e>
  4019d8:	2d10      	cmp	r5, #16
  4019da:	9925      	ldr	r1, [sp, #148]	; 0x94
  4019dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4019de:	4f37      	ldr	r7, [pc, #220]	; (401abc <_svfprintf_r+0x4a0>)
  4019e0:	dd27      	ble.n	401a32 <_svfprintf_r+0x416>
  4019e2:	9618      	str	r6, [sp, #96]	; 0x60
  4019e4:	4648      	mov	r0, r9
  4019e6:	2410      	movs	r4, #16
  4019e8:	46b9      	mov	r9, r7
  4019ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4019ec:	462f      	mov	r7, r5
  4019ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4019f0:	e004      	b.n	4019fc <_svfprintf_r+0x3e0>
  4019f2:	3f10      	subs	r7, #16
  4019f4:	2f10      	cmp	r7, #16
  4019f6:	f100 0008 	add.w	r0, r0, #8
  4019fa:	dd16      	ble.n	401a2a <_svfprintf_r+0x40e>
  4019fc:	3201      	adds	r2, #1
  4019fe:	4b2f      	ldr	r3, [pc, #188]	; (401abc <_svfprintf_r+0x4a0>)
  401a00:	9224      	str	r2, [sp, #144]	; 0x90
  401a02:	3110      	adds	r1, #16
  401a04:	2a07      	cmp	r2, #7
  401a06:	9125      	str	r1, [sp, #148]	; 0x94
  401a08:	e880 0018 	stmia.w	r0, {r3, r4}
  401a0c:	ddf1      	ble.n	4019f2 <_svfprintf_r+0x3d6>
  401a0e:	aa23      	add	r2, sp, #140	; 0x8c
  401a10:	4631      	mov	r1, r6
  401a12:	4628      	mov	r0, r5
  401a14:	f003 fd72 	bl	4054fc <__ssprint_r>
  401a18:	2800      	cmp	r0, #0
  401a1a:	f47f aef8 	bne.w	40180e <_svfprintf_r+0x1f2>
  401a1e:	3f10      	subs	r7, #16
  401a20:	2f10      	cmp	r7, #16
  401a22:	9925      	ldr	r1, [sp, #148]	; 0x94
  401a24:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401a26:	a830      	add	r0, sp, #192	; 0xc0
  401a28:	dce8      	bgt.n	4019fc <_svfprintf_r+0x3e0>
  401a2a:	9e18      	ldr	r6, [sp, #96]	; 0x60
  401a2c:	463d      	mov	r5, r7
  401a2e:	464f      	mov	r7, r9
  401a30:	4681      	mov	r9, r0
  401a32:	3201      	adds	r2, #1
  401a34:	186c      	adds	r4, r5, r1
  401a36:	2a07      	cmp	r2, #7
  401a38:	9425      	str	r4, [sp, #148]	; 0x94
  401a3a:	9224      	str	r2, [sp, #144]	; 0x90
  401a3c:	f8c9 7000 	str.w	r7, [r9]
  401a40:	f8c9 5004 	str.w	r5, [r9, #4]
  401a44:	f300 8428 	bgt.w	402298 <_svfprintf_r+0xc7c>
  401a48:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401a4c:	f109 0908 	add.w	r9, r9, #8
  401a50:	b177      	cbz	r7, 401a70 <_svfprintf_r+0x454>
  401a52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401a54:	3301      	adds	r3, #1
  401a56:	3401      	adds	r4, #1
  401a58:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401a5c:	2201      	movs	r2, #1
  401a5e:	2b07      	cmp	r3, #7
  401a60:	9425      	str	r4, [sp, #148]	; 0x94
  401a62:	9324      	str	r3, [sp, #144]	; 0x90
  401a64:	e889 0006 	stmia.w	r9, {r1, r2}
  401a68:	f300 83a0 	bgt.w	4021ac <_svfprintf_r+0xb90>
  401a6c:	f109 0908 	add.w	r9, r9, #8
  401a70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a72:	b16b      	cbz	r3, 401a90 <_svfprintf_r+0x474>
  401a74:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401a76:	3301      	adds	r3, #1
  401a78:	3402      	adds	r4, #2
  401a7a:	a91c      	add	r1, sp, #112	; 0x70
  401a7c:	2202      	movs	r2, #2
  401a7e:	2b07      	cmp	r3, #7
  401a80:	9425      	str	r4, [sp, #148]	; 0x94
  401a82:	9324      	str	r3, [sp, #144]	; 0x90
  401a84:	e889 0006 	stmia.w	r9, {r1, r2}
  401a88:	f300 839c 	bgt.w	4021c4 <_svfprintf_r+0xba8>
  401a8c:	f109 0908 	add.w	r9, r9, #8
  401a90:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a92:	2b80      	cmp	r3, #128	; 0x80
  401a94:	f000 82d5 	beq.w	402042 <_svfprintf_r+0xa26>
  401a98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401a9a:	ebc3 070b 	rsb	r7, r3, fp
  401a9e:	2f00      	cmp	r7, #0
  401aa0:	dd39      	ble.n	401b16 <_svfprintf_r+0x4fa>
  401aa2:	4a07      	ldr	r2, [pc, #28]	; (401ac0 <_svfprintf_r+0x4a4>)
  401aa4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401aa6:	920f      	str	r2, [sp, #60]	; 0x3c
  401aa8:	2f10      	cmp	r7, #16
  401aaa:	dd28      	ble.n	401afe <_svfprintf_r+0x4e2>
  401aac:	4622      	mov	r2, r4
  401aae:	f04f 0b10 	mov.w	fp, #16
  401ab2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401ab4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401ab6:	e00a      	b.n	401ace <_svfprintf_r+0x4b2>
  401ab8:	00406504 	.word	0x00406504
  401abc:	00406524 	.word	0x00406524
  401ac0:	004064d0 	.word	0x004064d0
  401ac4:	3f10      	subs	r7, #16
  401ac6:	2f10      	cmp	r7, #16
  401ac8:	f109 0908 	add.w	r9, r9, #8
  401acc:	dd16      	ble.n	401afc <_svfprintf_r+0x4e0>
  401ace:	3301      	adds	r3, #1
  401ad0:	3210      	adds	r2, #16
  401ad2:	2b07      	cmp	r3, #7
  401ad4:	9225      	str	r2, [sp, #148]	; 0x94
  401ad6:	9324      	str	r3, [sp, #144]	; 0x90
  401ad8:	e889 0c00 	stmia.w	r9, {sl, fp}
  401adc:	ddf2      	ble.n	401ac4 <_svfprintf_r+0x4a8>
  401ade:	aa23      	add	r2, sp, #140	; 0x8c
  401ae0:	4621      	mov	r1, r4
  401ae2:	4628      	mov	r0, r5
  401ae4:	f003 fd0a 	bl	4054fc <__ssprint_r>
  401ae8:	2800      	cmp	r0, #0
  401aea:	f47f ae90 	bne.w	40180e <_svfprintf_r+0x1f2>
  401aee:	3f10      	subs	r7, #16
  401af0:	2f10      	cmp	r7, #16
  401af2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401af4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401af6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401afa:	dce8      	bgt.n	401ace <_svfprintf_r+0x4b2>
  401afc:	4614      	mov	r4, r2
  401afe:	3301      	adds	r3, #1
  401b00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b02:	9324      	str	r3, [sp, #144]	; 0x90
  401b04:	443c      	add	r4, r7
  401b06:	2b07      	cmp	r3, #7
  401b08:	9425      	str	r4, [sp, #148]	; 0x94
  401b0a:	e889 0084 	stmia.w	r9, {r2, r7}
  401b0e:	f300 8341 	bgt.w	402194 <_svfprintf_r+0xb78>
  401b12:	f109 0908 	add.w	r9, r9, #8
  401b16:	9b07      	ldr	r3, [sp, #28]
  401b18:	05da      	lsls	r2, r3, #23
  401b1a:	f100 8230 	bmi.w	401f7e <_svfprintf_r+0x962>
  401b1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401b20:	990d      	ldr	r1, [sp, #52]	; 0x34
  401b22:	f8c9 6000 	str.w	r6, [r9]
  401b26:	3301      	adds	r3, #1
  401b28:	440c      	add	r4, r1
  401b2a:	2b07      	cmp	r3, #7
  401b2c:	9425      	str	r4, [sp, #148]	; 0x94
  401b2e:	f8c9 1004 	str.w	r1, [r9, #4]
  401b32:	9324      	str	r3, [sp, #144]	; 0x90
  401b34:	f300 8318 	bgt.w	402168 <_svfprintf_r+0xb4c>
  401b38:	f109 0908 	add.w	r9, r9, #8
  401b3c:	9b07      	ldr	r3, [sp, #28]
  401b3e:	0759      	lsls	r1, r3, #29
  401b40:	d53f      	bpl.n	401bc2 <_svfprintf_r+0x5a6>
  401b42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401b44:	9a08      	ldr	r2, [sp, #32]
  401b46:	1a9d      	subs	r5, r3, r2
  401b48:	2d00      	cmp	r5, #0
  401b4a:	dd3a      	ble.n	401bc2 <_svfprintf_r+0x5a6>
  401b4c:	2d10      	cmp	r5, #16
  401b4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401b50:	4fbc      	ldr	r7, [pc, #752]	; (401e44 <_svfprintf_r+0x828>)
  401b52:	dd23      	ble.n	401b9c <_svfprintf_r+0x580>
  401b54:	4622      	mov	r2, r4
  401b56:	2610      	movs	r6, #16
  401b58:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  401b5c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401b5e:	e004      	b.n	401b6a <_svfprintf_r+0x54e>
  401b60:	3d10      	subs	r5, #16
  401b62:	2d10      	cmp	r5, #16
  401b64:	f109 0908 	add.w	r9, r9, #8
  401b68:	dd17      	ble.n	401b9a <_svfprintf_r+0x57e>
  401b6a:	3301      	adds	r3, #1
  401b6c:	49b5      	ldr	r1, [pc, #724]	; (401e44 <_svfprintf_r+0x828>)
  401b6e:	9324      	str	r3, [sp, #144]	; 0x90
  401b70:	3210      	adds	r2, #16
  401b72:	2b07      	cmp	r3, #7
  401b74:	9225      	str	r2, [sp, #148]	; 0x94
  401b76:	e889 0042 	stmia.w	r9, {r1, r6}
  401b7a:	ddf1      	ble.n	401b60 <_svfprintf_r+0x544>
  401b7c:	aa23      	add	r2, sp, #140	; 0x8c
  401b7e:	4621      	mov	r1, r4
  401b80:	4658      	mov	r0, fp
  401b82:	f003 fcbb 	bl	4054fc <__ssprint_r>
  401b86:	2800      	cmp	r0, #0
  401b88:	f47f ae41 	bne.w	40180e <_svfprintf_r+0x1f2>
  401b8c:	3d10      	subs	r5, #16
  401b8e:	2d10      	cmp	r5, #16
  401b90:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401b92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401b94:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401b98:	dce7      	bgt.n	401b6a <_svfprintf_r+0x54e>
  401b9a:	4614      	mov	r4, r2
  401b9c:	3301      	adds	r3, #1
  401b9e:	442c      	add	r4, r5
  401ba0:	2b07      	cmp	r3, #7
  401ba2:	9425      	str	r4, [sp, #148]	; 0x94
  401ba4:	9324      	str	r3, [sp, #144]	; 0x90
  401ba6:	f8c9 7000 	str.w	r7, [r9]
  401baa:	f8c9 5004 	str.w	r5, [r9, #4]
  401bae:	dd08      	ble.n	401bc2 <_svfprintf_r+0x5a6>
  401bb0:	aa23      	add	r2, sp, #140	; 0x8c
  401bb2:	9909      	ldr	r1, [sp, #36]	; 0x24
  401bb4:	980a      	ldr	r0, [sp, #40]	; 0x28
  401bb6:	f003 fca1 	bl	4054fc <__ssprint_r>
  401bba:	2800      	cmp	r0, #0
  401bbc:	f47f ae27 	bne.w	40180e <_svfprintf_r+0x1f2>
  401bc0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  401bc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401bc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  401bc6:	9908      	ldr	r1, [sp, #32]
  401bc8:	428a      	cmp	r2, r1
  401bca:	bfac      	ite	ge
  401bcc:	189b      	addge	r3, r3, r2
  401bce:	185b      	addlt	r3, r3, r1
  401bd0:	930b      	str	r3, [sp, #44]	; 0x2c
  401bd2:	2c00      	cmp	r4, #0
  401bd4:	f040 82d4 	bne.w	402180 <_svfprintf_r+0xb64>
  401bd8:	2300      	movs	r3, #0
  401bda:	9324      	str	r3, [sp, #144]	; 0x90
  401bdc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401be0:	e542      	b.n	401668 <_svfprintf_r+0x4c>
  401be2:	9311      	str	r3, [sp, #68]	; 0x44
  401be4:	46ab      	mov	fp, r5
  401be6:	2a00      	cmp	r2, #0
  401be8:	f041 8059 	bne.w	402c9e <_svfprintf_r+0x1682>
  401bec:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401bee:	3707      	adds	r7, #7
  401bf0:	f027 0307 	bic.w	r3, r7, #7
  401bf4:	f103 0208 	add.w	r2, r3, #8
  401bf8:	920e      	str	r2, [sp, #56]	; 0x38
  401bfa:	681a      	ldr	r2, [r3, #0]
  401bfc:	9214      	str	r2, [sp, #80]	; 0x50
  401bfe:	685b      	ldr	r3, [r3, #4]
  401c00:	9315      	str	r3, [sp, #84]	; 0x54
  401c02:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401c04:	9d14      	ldr	r5, [sp, #80]	; 0x50
  401c06:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401c0a:	4628      	mov	r0, r5
  401c0c:	4621      	mov	r1, r4
  401c0e:	f04f 32ff 	mov.w	r2, #4294967295
  401c12:	4b8d      	ldr	r3, [pc, #564]	; (401e48 <_svfprintf_r+0x82c>)
  401c14:	f004 fa70 	bl	4060f8 <__aeabi_dcmpun>
  401c18:	2800      	cmp	r0, #0
  401c1a:	f040 84c1 	bne.w	4025a0 <_svfprintf_r+0xf84>
  401c1e:	4628      	mov	r0, r5
  401c20:	4621      	mov	r1, r4
  401c22:	f04f 32ff 	mov.w	r2, #4294967295
  401c26:	4b88      	ldr	r3, [pc, #544]	; (401e48 <_svfprintf_r+0x82c>)
  401c28:	f004 fa48 	bl	4060bc <__aeabi_dcmple>
  401c2c:	2800      	cmp	r0, #0
  401c2e:	f040 84b7 	bne.w	4025a0 <_svfprintf_r+0xf84>
  401c32:	9814      	ldr	r0, [sp, #80]	; 0x50
  401c34:	9915      	ldr	r1, [sp, #84]	; 0x54
  401c36:	2200      	movs	r2, #0
  401c38:	2300      	movs	r3, #0
  401c3a:	f004 fa35 	bl	4060a8 <__aeabi_dcmplt>
  401c3e:	2800      	cmp	r0, #0
  401c40:	f040 874b 	bne.w	402ada <_svfprintf_r+0x14be>
  401c44:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401c48:	4e80      	ldr	r6, [pc, #512]	; (401e4c <_svfprintf_r+0x830>)
  401c4a:	4b81      	ldr	r3, [pc, #516]	; (401e50 <_svfprintf_r+0x834>)
  401c4c:	9907      	ldr	r1, [sp, #28]
  401c4e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  401c52:	9107      	str	r1, [sp, #28]
  401c54:	9911      	ldr	r1, [sp, #68]	; 0x44
  401c56:	2203      	movs	r2, #3
  401c58:	f04f 0b00 	mov.w	fp, #0
  401c5c:	9208      	str	r2, [sp, #32]
  401c5e:	2947      	cmp	r1, #71	; 0x47
  401c60:	bfd8      	it	le
  401c62:	461e      	movle	r6, r3
  401c64:	920d      	str	r2, [sp, #52]	; 0x34
  401c66:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  401c6a:	e69d      	b.n	4019a8 <_svfprintf_r+0x38c>
  401c6c:	9b07      	ldr	r3, [sp, #28]
  401c6e:	f043 0308 	orr.w	r3, r3, #8
  401c72:	9307      	str	r3, [sp, #28]
  401c74:	f898 3000 	ldrb.w	r3, [r8]
  401c78:	e529      	b.n	4016ce <_svfprintf_r+0xb2>
  401c7a:	9311      	str	r3, [sp, #68]	; 0x44
  401c7c:	46ab      	mov	fp, r5
  401c7e:	2a00      	cmp	r2, #0
  401c80:	f041 8009 	bne.w	402c96 <_svfprintf_r+0x167a>
  401c84:	9b07      	ldr	r3, [sp, #28]
  401c86:	f043 0310 	orr.w	r3, r3, #16
  401c8a:	9307      	str	r3, [sp, #28]
  401c8c:	9a07      	ldr	r2, [sp, #28]
  401c8e:	f012 0320 	ands.w	r3, r2, #32
  401c92:	f47f add2 	bne.w	40183a <_svfprintf_r+0x21e>
  401c96:	9907      	ldr	r1, [sp, #28]
  401c98:	f011 0210 	ands.w	r2, r1, #16
  401c9c:	f000 8507 	beq.w	4026ae <_svfprintf_r+0x1092>
  401ca0:	980e      	ldr	r0, [sp, #56]	; 0x38
  401ca2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401ca6:	f1bb 0f00 	cmp.w	fp, #0
  401caa:	6804      	ldr	r4, [r0, #0]
  401cac:	f100 0704 	add.w	r7, r0, #4
  401cb0:	f04f 0500 	mov.w	r5, #0
  401cb4:	f2c0 8521 	blt.w	4026fa <_svfprintf_r+0x10de>
  401cb8:	460a      	mov	r2, r1
  401cba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  401cbe:	9207      	str	r2, [sp, #28]
  401cc0:	ea54 0205 	orrs.w	r2, r4, r5
  401cc4:	970e      	str	r7, [sp, #56]	; 0x38
  401cc6:	f000 8143 	beq.w	401f50 <_svfprintf_r+0x934>
  401cca:	461f      	mov	r7, r3
  401ccc:	e5cb      	b.n	401866 <_svfprintf_r+0x24a>
  401cce:	9311      	str	r3, [sp, #68]	; 0x44
  401cd0:	46ab      	mov	fp, r5
  401cd2:	2a00      	cmp	r2, #0
  401cd4:	f040 87d7 	bne.w	402c86 <_svfprintf_r+0x166a>
  401cd8:	9b07      	ldr	r3, [sp, #28]
  401cda:	f043 0310 	orr.w	r3, r3, #16
  401cde:	9307      	str	r3, [sp, #28]
  401ce0:	9a07      	ldr	r2, [sp, #28]
  401ce2:	f012 0320 	ands.w	r3, r2, #32
  401ce6:	f000 8332 	beq.w	40234e <_svfprintf_r+0xd32>
  401cea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401cec:	3707      	adds	r7, #7
  401cee:	f027 0307 	bic.w	r3, r7, #7
  401cf2:	2700      	movs	r7, #0
  401cf4:	f103 0108 	add.w	r1, r3, #8
  401cf8:	45bb      	cmp	fp, r7
  401cfa:	910e      	str	r1, [sp, #56]	; 0x38
  401cfc:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d00:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401d04:	f2c0 835c 	blt.w	4023c0 <_svfprintf_r+0xda4>
  401d08:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  401d0c:	9307      	str	r3, [sp, #28]
  401d0e:	ea54 0305 	orrs.w	r3, r4, r5
  401d12:	f47f ae25 	bne.w	401960 <_svfprintf_r+0x344>
  401d16:	f1bb 0f00 	cmp.w	fp, #0
  401d1a:	f000 80fe 	beq.w	401f1a <_svfprintf_r+0x8fe>
  401d1e:	2400      	movs	r4, #0
  401d20:	ae40      	add	r6, sp, #256	; 0x100
  401d22:	3430      	adds	r4, #48	; 0x30
  401d24:	f806 4d41 	strb.w	r4, [r6, #-65]!
  401d28:	e634      	b.n	401994 <_svfprintf_r+0x378>
  401d2a:	9311      	str	r3, [sp, #68]	; 0x44
  401d2c:	46ab      	mov	fp, r5
  401d2e:	2a00      	cmp	r2, #0
  401d30:	f040 87a5 	bne.w	402c7e <_svfprintf_r+0x1662>
  401d34:	9b07      	ldr	r3, [sp, #28]
  401d36:	4847      	ldr	r0, [pc, #284]	; (401e54 <_svfprintf_r+0x838>)
  401d38:	069d      	lsls	r5, r3, #26
  401d3a:	f140 8097 	bpl.w	401e6c <_svfprintf_r+0x850>
  401d3e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401d40:	3707      	adds	r7, #7
  401d42:	f027 0307 	bic.w	r3, r7, #7
  401d46:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d4a:	f103 0208 	add.w	r2, r3, #8
  401d4e:	920e      	str	r2, [sp, #56]	; 0x38
  401d50:	9a07      	ldr	r2, [sp, #28]
  401d52:	f012 0701 	ands.w	r7, r2, #1
  401d56:	f000 8241 	beq.w	4021dc <_svfprintf_r+0xbc0>
  401d5a:	ea54 0305 	orrs.w	r3, r4, r5
  401d5e:	f000 84f5 	beq.w	40274c <_svfprintf_r+0x1130>
  401d62:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401d66:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  401d6a:	2700      	movs	r7, #0
  401d6c:	9a07      	ldr	r2, [sp, #28]
  401d6e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401d72:	2330      	movs	r3, #48	; 0x30
  401d74:	45bb      	cmp	fp, r7
  401d76:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  401d7a:	f042 0302 	orr.w	r3, r2, #2
  401d7e:	f2c0 86a9 	blt.w	402ad4 <_svfprintf_r+0x14b8>
  401d82:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  401d86:	f043 0302 	orr.w	r3, r3, #2
  401d8a:	9307      	str	r3, [sp, #28]
  401d8c:	ae30      	add	r6, sp, #192	; 0xc0
  401d8e:	0923      	lsrs	r3, r4, #4
  401d90:	f004 010f 	and.w	r1, r4, #15
  401d94:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401d98:	092a      	lsrs	r2, r5, #4
  401d9a:	461c      	mov	r4, r3
  401d9c:	4615      	mov	r5, r2
  401d9e:	5c43      	ldrb	r3, [r0, r1]
  401da0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401da4:	ea54 0305 	orrs.w	r3, r4, r5
  401da8:	d1f1      	bne.n	401d8e <_svfprintf_r+0x772>
  401daa:	e5f3      	b.n	401994 <_svfprintf_r+0x378>
  401dac:	990e      	ldr	r1, [sp, #56]	; 0x38
  401dae:	9311      	str	r3, [sp, #68]	; 0x44
  401db0:	680a      	ldr	r2, [r1, #0]
  401db2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  401db6:	2300      	movs	r3, #0
  401db8:	460a      	mov	r2, r1
  401dba:	461f      	mov	r7, r3
  401dbc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401dc0:	3204      	adds	r2, #4
  401dc2:	2301      	movs	r3, #1
  401dc4:	9308      	str	r3, [sp, #32]
  401dc6:	46bb      	mov	fp, r7
  401dc8:	9713      	str	r7, [sp, #76]	; 0x4c
  401dca:	920e      	str	r2, [sp, #56]	; 0x38
  401dcc:	930d      	str	r3, [sp, #52]	; 0x34
  401dce:	ae26      	add	r6, sp, #152	; 0x98
  401dd0:	e5ee      	b.n	4019b0 <_svfprintf_r+0x394>
  401dd2:	9311      	str	r3, [sp, #68]	; 0x44
  401dd4:	46ab      	mov	fp, r5
  401dd6:	2a00      	cmp	r2, #0
  401dd8:	f43f ada0 	beq.w	40191c <_svfprintf_r+0x300>
  401ddc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401de0:	e59c      	b.n	40191c <_svfprintf_r+0x300>
  401de2:	9b07      	ldr	r3, [sp, #28]
  401de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401de8:	9307      	str	r3, [sp, #28]
  401dea:	f898 3000 	ldrb.w	r3, [r8]
  401dee:	e46e      	b.n	4016ce <_svfprintf_r+0xb2>
  401df0:	f898 3000 	ldrb.w	r3, [r8]
  401df4:	2900      	cmp	r1, #0
  401df6:	f47f ac6a 	bne.w	4016ce <_svfprintf_r+0xb2>
  401dfa:	2201      	movs	r2, #1
  401dfc:	2120      	movs	r1, #32
  401dfe:	e466      	b.n	4016ce <_svfprintf_r+0xb2>
  401e00:	9b07      	ldr	r3, [sp, #28]
  401e02:	f043 0301 	orr.w	r3, r3, #1
  401e06:	9307      	str	r3, [sp, #28]
  401e08:	f898 3000 	ldrb.w	r3, [r8]
  401e0c:	e45f      	b.n	4016ce <_svfprintf_r+0xb2>
  401e0e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  401e10:	6823      	ldr	r3, [r4, #0]
  401e12:	930c      	str	r3, [sp, #48]	; 0x30
  401e14:	4618      	mov	r0, r3
  401e16:	2800      	cmp	r0, #0
  401e18:	4623      	mov	r3, r4
  401e1a:	f103 0304 	add.w	r3, r3, #4
  401e1e:	f6ff acb8 	blt.w	401792 <_svfprintf_r+0x176>
  401e22:	930e      	str	r3, [sp, #56]	; 0x38
  401e24:	f898 3000 	ldrb.w	r3, [r8]
  401e28:	e451      	b.n	4016ce <_svfprintf_r+0xb2>
  401e2a:	f898 3000 	ldrb.w	r3, [r8]
  401e2e:	2201      	movs	r2, #1
  401e30:	212b      	movs	r1, #43	; 0x2b
  401e32:	e44c      	b.n	4016ce <_svfprintf_r+0xb2>
  401e34:	9311      	str	r3, [sp, #68]	; 0x44
  401e36:	46ab      	mov	fp, r5
  401e38:	2a00      	cmp	r2, #0
  401e3a:	f43f af51 	beq.w	401ce0 <_svfprintf_r+0x6c4>
  401e3e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401e42:	e74d      	b.n	401ce0 <_svfprintf_r+0x6c4>
  401e44:	00406524 	.word	0x00406524
  401e48:	7fefffff 	.word	0x7fefffff
  401e4c:	004064e4 	.word	0x004064e4
  401e50:	004064e0 	.word	0x004064e0
  401e54:	004064f0 	.word	0x004064f0
  401e58:	9311      	str	r3, [sp, #68]	; 0x44
  401e5a:	46ab      	mov	fp, r5
  401e5c:	2a00      	cmp	r2, #0
  401e5e:	f040 8703 	bne.w	402c68 <_svfprintf_r+0x164c>
  401e62:	9b07      	ldr	r3, [sp, #28]
  401e64:	4899      	ldr	r0, [pc, #612]	; (4020cc <_svfprintf_r+0xab0>)
  401e66:	069d      	lsls	r5, r3, #26
  401e68:	f53f af69 	bmi.w	401d3e <_svfprintf_r+0x722>
  401e6c:	9b07      	ldr	r3, [sp, #28]
  401e6e:	06dc      	lsls	r4, r3, #27
  401e70:	f140 845e 	bpl.w	402730 <_svfprintf_r+0x1114>
  401e74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401e76:	4613      	mov	r3, r2
  401e78:	3304      	adds	r3, #4
  401e7a:	6814      	ldr	r4, [r2, #0]
  401e7c:	930e      	str	r3, [sp, #56]	; 0x38
  401e7e:	2500      	movs	r5, #0
  401e80:	e766      	b.n	401d50 <_svfprintf_r+0x734>
  401e82:	f898 3000 	ldrb.w	r3, [r8]
  401e86:	2b6c      	cmp	r3, #108	; 0x6c
  401e88:	f000 84e1 	beq.w	40284e <_svfprintf_r+0x1232>
  401e8c:	9807      	ldr	r0, [sp, #28]
  401e8e:	f040 0010 	orr.w	r0, r0, #16
  401e92:	9007      	str	r0, [sp, #28]
  401e94:	e41b      	b.n	4016ce <_svfprintf_r+0xb2>
  401e96:	2a00      	cmp	r2, #0
  401e98:	f040 86db 	bne.w	402c52 <_svfprintf_r+0x1636>
  401e9c:	9b07      	ldr	r3, [sp, #28]
  401e9e:	069b      	lsls	r3, r3, #26
  401ea0:	f140 842f 	bpl.w	402702 <_svfprintf_r+0x10e6>
  401ea4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ea6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ea8:	6813      	ldr	r3, [r2, #0]
  401eaa:	17cd      	asrs	r5, r1, #31
  401eac:	4608      	mov	r0, r1
  401eae:	3204      	adds	r2, #4
  401eb0:	4629      	mov	r1, r5
  401eb2:	920e      	str	r2, [sp, #56]	; 0x38
  401eb4:	e9c3 0100 	strd	r0, r1, [r3]
  401eb8:	f7ff bbd6 	b.w	401668 <_svfprintf_r+0x4c>
  401ebc:	9b07      	ldr	r3, [sp, #28]
  401ebe:	f043 0320 	orr.w	r3, r3, #32
  401ec2:	9307      	str	r3, [sp, #28]
  401ec4:	f898 3000 	ldrb.w	r3, [r8]
  401ec8:	e401      	b.n	4016ce <_svfprintf_r+0xb2>
  401eca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ecc:	9311      	str	r3, [sp, #68]	; 0x44
  401ece:	6816      	ldr	r6, [r2, #0]
  401ed0:	2400      	movs	r4, #0
  401ed2:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  401ed6:	1d17      	adds	r7, r2, #4
  401ed8:	2e00      	cmp	r6, #0
  401eda:	f000 85bd 	beq.w	402a58 <_svfprintf_r+0x143c>
  401ede:	2d00      	cmp	r5, #0
  401ee0:	f2c0 850f 	blt.w	402902 <_svfprintf_r+0x12e6>
  401ee4:	462a      	mov	r2, r5
  401ee6:	4621      	mov	r1, r4
  401ee8:	4630      	mov	r0, r6
  401eea:	f002 fc61 	bl	4047b0 <memchr>
  401eee:	2800      	cmp	r0, #0
  401ef0:	f000 8604 	beq.w	402afc <_svfprintf_r+0x14e0>
  401ef4:	1b83      	subs	r3, r0, r6
  401ef6:	930d      	str	r3, [sp, #52]	; 0x34
  401ef8:	46a3      	mov	fp, r4
  401efa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401efe:	970e      	str	r7, [sp, #56]	; 0x38
  401f00:	9308      	str	r3, [sp, #32]
  401f02:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  401f06:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401f0a:	e54d      	b.n	4019a8 <_svfprintf_r+0x38c>
  401f0c:	486f      	ldr	r0, [pc, #444]	; (4020cc <_svfprintf_r+0xab0>)
  401f0e:	9211      	str	r2, [sp, #68]	; 0x44
  401f10:	f1bb 0f00 	cmp.w	fp, #0
  401f14:	f040 8173 	bne.w	4021fe <_svfprintf_r+0xbe2>
  401f18:	465f      	mov	r7, fp
  401f1a:	f04f 0b00 	mov.w	fp, #0
  401f1e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  401f22:	ae30      	add	r6, sp, #192	; 0xc0
  401f24:	e539      	b.n	40199a <_svfprintf_r+0x37e>
  401f26:	9311      	str	r3, [sp, #68]	; 0x44
  401f28:	2a00      	cmp	r2, #0
  401f2a:	f040 86b0 	bne.w	402c8e <_svfprintf_r+0x1672>
  401f2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f30:	2a00      	cmp	r2, #0
  401f32:	f43f ac65 	beq.w	401800 <_svfprintf_r+0x1e4>
  401f36:	2300      	movs	r3, #0
  401f38:	2101      	movs	r1, #1
  401f3a:	461f      	mov	r7, r3
  401f3c:	9108      	str	r1, [sp, #32]
  401f3e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  401f42:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401f46:	469b      	mov	fp, r3
  401f48:	9313      	str	r3, [sp, #76]	; 0x4c
  401f4a:	910d      	str	r1, [sp, #52]	; 0x34
  401f4c:	ae26      	add	r6, sp, #152	; 0x98
  401f4e:	e52f      	b.n	4019b0 <_svfprintf_r+0x394>
  401f50:	f1bb 0f00 	cmp.w	fp, #0
  401f54:	f000 85dd 	beq.w	402b12 <_svfprintf_r+0x14f6>
  401f58:	2700      	movs	r7, #0
  401f5a:	2400      	movs	r4, #0
  401f5c:	2500      	movs	r5, #0
  401f5e:	e482      	b.n	401866 <_svfprintf_r+0x24a>
  401f60:	485a      	ldr	r0, [pc, #360]	; (4020cc <_svfprintf_r+0xab0>)
  401f62:	9307      	str	r3, [sp, #28]
  401f64:	9211      	str	r2, [sp, #68]	; 0x44
  401f66:	ea54 0305 	orrs.w	r3, r4, r5
  401f6a:	970e      	str	r7, [sp, #56]	; 0x38
  401f6c:	f04f 0700 	mov.w	r7, #0
  401f70:	f47f af0c 	bne.w	401d8c <_svfprintf_r+0x770>
  401f74:	2400      	movs	r4, #0
  401f76:	2500      	movs	r5, #0
  401f78:	e708      	b.n	401d8c <_svfprintf_r+0x770>
  401f7a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  401f7c:	e568      	b.n	401a50 <_svfprintf_r+0x434>
  401f7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f80:	2b65      	cmp	r3, #101	; 0x65
  401f82:	f340 80a9 	ble.w	4020d8 <_svfprintf_r+0xabc>
  401f86:	9814      	ldr	r0, [sp, #80]	; 0x50
  401f88:	9915      	ldr	r1, [sp, #84]	; 0x54
  401f8a:	2200      	movs	r2, #0
  401f8c:	2300      	movs	r3, #0
  401f8e:	f004 f881 	bl	406094 <__aeabi_dcmpeq>
  401f92:	2800      	cmp	r0, #0
  401f94:	f000 8135 	beq.w	402202 <_svfprintf_r+0xbe6>
  401f98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f9a:	4a4d      	ldr	r2, [pc, #308]	; (4020d0 <_svfprintf_r+0xab4>)
  401f9c:	f8c9 2000 	str.w	r2, [r9]
  401fa0:	3301      	adds	r3, #1
  401fa2:	3401      	adds	r4, #1
  401fa4:	2201      	movs	r2, #1
  401fa6:	2b07      	cmp	r3, #7
  401fa8:	9425      	str	r4, [sp, #148]	; 0x94
  401faa:	9324      	str	r3, [sp, #144]	; 0x90
  401fac:	f8c9 2004 	str.w	r2, [r9, #4]
  401fb0:	f300 83e6 	bgt.w	402780 <_svfprintf_r+0x1164>
  401fb4:	f109 0908 	add.w	r9, r9, #8
  401fb8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  401fba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  401fbc:	4293      	cmp	r3, r2
  401fbe:	db03      	blt.n	401fc8 <_svfprintf_r+0x9ac>
  401fc0:	9b07      	ldr	r3, [sp, #28]
  401fc2:	07db      	lsls	r3, r3, #31
  401fc4:	f57f adba 	bpl.w	401b3c <_svfprintf_r+0x520>
  401fc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401fca:	9916      	ldr	r1, [sp, #88]	; 0x58
  401fcc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  401fce:	f8c9 2000 	str.w	r2, [r9]
  401fd2:	3301      	adds	r3, #1
  401fd4:	440c      	add	r4, r1
  401fd6:	2b07      	cmp	r3, #7
  401fd8:	9425      	str	r4, [sp, #148]	; 0x94
  401fda:	f8c9 1004 	str.w	r1, [r9, #4]
  401fde:	9324      	str	r3, [sp, #144]	; 0x90
  401fe0:	f300 843f 	bgt.w	402862 <_svfprintf_r+0x1246>
  401fe4:	f109 0908 	add.w	r9, r9, #8
  401fe8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401fea:	1e5d      	subs	r5, r3, #1
  401fec:	2d00      	cmp	r5, #0
  401fee:	f77f ada5 	ble.w	401b3c <_svfprintf_r+0x520>
  401ff2:	4a38      	ldr	r2, [pc, #224]	; (4020d4 <_svfprintf_r+0xab8>)
  401ff4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401ff6:	920f      	str	r2, [sp, #60]	; 0x3c
  401ff8:	2d10      	cmp	r5, #16
  401ffa:	f340 81e6 	ble.w	4023ca <_svfprintf_r+0xdae>
  401ffe:	2610      	movs	r6, #16
  402000:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402002:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402006:	e005      	b.n	402014 <_svfprintf_r+0x9f8>
  402008:	f109 0908 	add.w	r9, r9, #8
  40200c:	3d10      	subs	r5, #16
  40200e:	2d10      	cmp	r5, #16
  402010:	f340 81db 	ble.w	4023ca <_svfprintf_r+0xdae>
  402014:	3301      	adds	r3, #1
  402016:	3410      	adds	r4, #16
  402018:	2b07      	cmp	r3, #7
  40201a:	9425      	str	r4, [sp, #148]	; 0x94
  40201c:	9324      	str	r3, [sp, #144]	; 0x90
  40201e:	f8c9 a000 	str.w	sl, [r9]
  402022:	f8c9 6004 	str.w	r6, [r9, #4]
  402026:	ddef      	ble.n	402008 <_svfprintf_r+0x9ec>
  402028:	aa23      	add	r2, sp, #140	; 0x8c
  40202a:	4659      	mov	r1, fp
  40202c:	4638      	mov	r0, r7
  40202e:	f003 fa65 	bl	4054fc <__ssprint_r>
  402032:	2800      	cmp	r0, #0
  402034:	f47f abeb 	bne.w	40180e <_svfprintf_r+0x1f2>
  402038:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40203a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40203c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402040:	e7e4      	b.n	40200c <_svfprintf_r+0x9f0>
  402042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402044:	9a08      	ldr	r2, [sp, #32]
  402046:	1a9f      	subs	r7, r3, r2
  402048:	2f00      	cmp	r7, #0
  40204a:	f77f ad25 	ble.w	401a98 <_svfprintf_r+0x47c>
  40204e:	4a21      	ldr	r2, [pc, #132]	; (4020d4 <_svfprintf_r+0xab8>)
  402050:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402052:	920f      	str	r2, [sp, #60]	; 0x3c
  402054:	2f10      	cmp	r7, #16
  402056:	dd2b      	ble.n	4020b0 <_svfprintf_r+0xa94>
  402058:	464a      	mov	r2, r9
  40205a:	4621      	mov	r1, r4
  40205c:	46b9      	mov	r9, r7
  40205e:	2510      	movs	r5, #16
  402060:	4637      	mov	r7, r6
  402062:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402064:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402066:	e006      	b.n	402076 <_svfprintf_r+0xa5a>
  402068:	f1a9 0910 	sub.w	r9, r9, #16
  40206c:	f1b9 0f10 	cmp.w	r9, #16
  402070:	f102 0208 	add.w	r2, r2, #8
  402074:	dd18      	ble.n	4020a8 <_svfprintf_r+0xa8c>
  402076:	3301      	adds	r3, #1
  402078:	3110      	adds	r1, #16
  40207a:	2b07      	cmp	r3, #7
  40207c:	9125      	str	r1, [sp, #148]	; 0x94
  40207e:	9324      	str	r3, [sp, #144]	; 0x90
  402080:	f8c2 a000 	str.w	sl, [r2]
  402084:	6055      	str	r5, [r2, #4]
  402086:	ddef      	ble.n	402068 <_svfprintf_r+0xa4c>
  402088:	aa23      	add	r2, sp, #140	; 0x8c
  40208a:	4631      	mov	r1, r6
  40208c:	4620      	mov	r0, r4
  40208e:	f003 fa35 	bl	4054fc <__ssprint_r>
  402092:	2800      	cmp	r0, #0
  402094:	f47f abbb 	bne.w	40180e <_svfprintf_r+0x1f2>
  402098:	f1a9 0910 	sub.w	r9, r9, #16
  40209c:	f1b9 0f10 	cmp.w	r9, #16
  4020a0:	9925      	ldr	r1, [sp, #148]	; 0x94
  4020a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4020a4:	aa30      	add	r2, sp, #192	; 0xc0
  4020a6:	dce6      	bgt.n	402076 <_svfprintf_r+0xa5a>
  4020a8:	463e      	mov	r6, r7
  4020aa:	460c      	mov	r4, r1
  4020ac:	464f      	mov	r7, r9
  4020ae:	4691      	mov	r9, r2
  4020b0:	3301      	adds	r3, #1
  4020b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020b4:	9324      	str	r3, [sp, #144]	; 0x90
  4020b6:	443c      	add	r4, r7
  4020b8:	2b07      	cmp	r3, #7
  4020ba:	9425      	str	r4, [sp, #148]	; 0x94
  4020bc:	e889 0084 	stmia.w	r9, {r2, r7}
  4020c0:	f300 8245 	bgt.w	40254e <_svfprintf_r+0xf32>
  4020c4:	f109 0908 	add.w	r9, r9, #8
  4020c8:	e4e6      	b.n	401a98 <_svfprintf_r+0x47c>
  4020ca:	bf00      	nop
  4020cc:	00406504 	.word	0x00406504
  4020d0:	00406520 	.word	0x00406520
  4020d4:	004064d0 	.word	0x004064d0
  4020d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4020da:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4020dc:	2b01      	cmp	r3, #1
  4020de:	f340 8208 	ble.w	4024f2 <_svfprintf_r+0xed6>
  4020e2:	3501      	adds	r5, #1
  4020e4:	3401      	adds	r4, #1
  4020e6:	2301      	movs	r3, #1
  4020e8:	2d07      	cmp	r5, #7
  4020ea:	9425      	str	r4, [sp, #148]	; 0x94
  4020ec:	9524      	str	r5, [sp, #144]	; 0x90
  4020ee:	f8c9 6000 	str.w	r6, [r9]
  4020f2:	f8c9 3004 	str.w	r3, [r9, #4]
  4020f6:	f300 820d 	bgt.w	402514 <_svfprintf_r+0xef8>
  4020fa:	f109 0908 	add.w	r9, r9, #8
  4020fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402102:	f8c9 3000 	str.w	r3, [r9]
  402106:	3501      	adds	r5, #1
  402108:	4414      	add	r4, r2
  40210a:	2d07      	cmp	r5, #7
  40210c:	9425      	str	r4, [sp, #148]	; 0x94
  40210e:	9524      	str	r5, [sp, #144]	; 0x90
  402110:	f8c9 2004 	str.w	r2, [r9, #4]
  402114:	f300 820e 	bgt.w	402534 <_svfprintf_r+0xf18>
  402118:	f109 0908 	add.w	r9, r9, #8
  40211c:	2300      	movs	r3, #0
  40211e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402120:	9915      	ldr	r1, [sp, #84]	; 0x54
  402122:	2200      	movs	r2, #0
  402124:	f003 ffb6 	bl	406094 <__aeabi_dcmpeq>
  402128:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40212a:	2800      	cmp	r0, #0
  40212c:	f040 80c3 	bne.w	4022b6 <_svfprintf_r+0xc9a>
  402130:	3b01      	subs	r3, #1
  402132:	3501      	adds	r5, #1
  402134:	3601      	adds	r6, #1
  402136:	441c      	add	r4, r3
  402138:	2d07      	cmp	r5, #7
  40213a:	9524      	str	r5, [sp, #144]	; 0x90
  40213c:	9425      	str	r4, [sp, #148]	; 0x94
  40213e:	f8c9 6000 	str.w	r6, [r9]
  402142:	f8c9 3004 	str.w	r3, [r9, #4]
  402146:	f300 80f5 	bgt.w	402334 <_svfprintf_r+0xd18>
  40214a:	f109 0908 	add.w	r9, r9, #8
  40214e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402150:	f8c9 2004 	str.w	r2, [r9, #4]
  402154:	3501      	adds	r5, #1
  402156:	4414      	add	r4, r2
  402158:	ab1f      	add	r3, sp, #124	; 0x7c
  40215a:	2d07      	cmp	r5, #7
  40215c:	9425      	str	r4, [sp, #148]	; 0x94
  40215e:	9524      	str	r5, [sp, #144]	; 0x90
  402160:	f8c9 3000 	str.w	r3, [r9]
  402164:	f77f ace8 	ble.w	401b38 <_svfprintf_r+0x51c>
  402168:	aa23      	add	r2, sp, #140	; 0x8c
  40216a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40216c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40216e:	f003 f9c5 	bl	4054fc <__ssprint_r>
  402172:	2800      	cmp	r0, #0
  402174:	f47f ab4b 	bne.w	40180e <_svfprintf_r+0x1f2>
  402178:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40217a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40217e:	e4dd      	b.n	401b3c <_svfprintf_r+0x520>
  402180:	aa23      	add	r2, sp, #140	; 0x8c
  402182:	9909      	ldr	r1, [sp, #36]	; 0x24
  402184:	980a      	ldr	r0, [sp, #40]	; 0x28
  402186:	f003 f9b9 	bl	4054fc <__ssprint_r>
  40218a:	2800      	cmp	r0, #0
  40218c:	f43f ad24 	beq.w	401bd8 <_svfprintf_r+0x5bc>
  402190:	f7ff bb3d 	b.w	40180e <_svfprintf_r+0x1f2>
  402194:	aa23      	add	r2, sp, #140	; 0x8c
  402196:	9909      	ldr	r1, [sp, #36]	; 0x24
  402198:	980a      	ldr	r0, [sp, #40]	; 0x28
  40219a:	f003 f9af 	bl	4054fc <__ssprint_r>
  40219e:	2800      	cmp	r0, #0
  4021a0:	f47f ab35 	bne.w	40180e <_svfprintf_r+0x1f2>
  4021a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4021a6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4021aa:	e4b4      	b.n	401b16 <_svfprintf_r+0x4fa>
  4021ac:	aa23      	add	r2, sp, #140	; 0x8c
  4021ae:	9909      	ldr	r1, [sp, #36]	; 0x24
  4021b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4021b2:	f003 f9a3 	bl	4054fc <__ssprint_r>
  4021b6:	2800      	cmp	r0, #0
  4021b8:	f47f ab29 	bne.w	40180e <_svfprintf_r+0x1f2>
  4021bc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4021be:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4021c2:	e455      	b.n	401a70 <_svfprintf_r+0x454>
  4021c4:	aa23      	add	r2, sp, #140	; 0x8c
  4021c6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4021c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4021ca:	f003 f997 	bl	4054fc <__ssprint_r>
  4021ce:	2800      	cmp	r0, #0
  4021d0:	f47f ab1d 	bne.w	40180e <_svfprintf_r+0x1f2>
  4021d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4021d6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4021da:	e459      	b.n	401a90 <_svfprintf_r+0x474>
  4021dc:	f1bb 0f00 	cmp.w	fp, #0
  4021e0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4021e4:	f2c0 82d8 	blt.w	402798 <_svfprintf_r+0x117c>
  4021e8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4021ec:	9307      	str	r3, [sp, #28]
  4021ee:	ea54 0305 	orrs.w	r3, r4, r5
  4021f2:	f47f adcb 	bne.w	401d8c <_svfprintf_r+0x770>
  4021f6:	f1bb 0f00 	cmp.w	fp, #0
  4021fa:	f43f ae8d 	beq.w	401f18 <_svfprintf_r+0x8fc>
  4021fe:	2700      	movs	r7, #0
  402200:	e6b8      	b.n	401f74 <_svfprintf_r+0x958>
  402202:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402204:	2d00      	cmp	r5, #0
  402206:	f340 82ca 	ble.w	40279e <_svfprintf_r+0x1182>
  40220a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40220c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40220e:	4293      	cmp	r3, r2
  402210:	bfa8      	it	ge
  402212:	4613      	movge	r3, r2
  402214:	2b00      	cmp	r3, #0
  402216:	461d      	mov	r5, r3
  402218:	dd0d      	ble.n	402236 <_svfprintf_r+0xc1a>
  40221a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40221c:	f8c9 6000 	str.w	r6, [r9]
  402220:	3301      	adds	r3, #1
  402222:	442c      	add	r4, r5
  402224:	2b07      	cmp	r3, #7
  402226:	9425      	str	r4, [sp, #148]	; 0x94
  402228:	f8c9 5004 	str.w	r5, [r9, #4]
  40222c:	9324      	str	r3, [sp, #144]	; 0x90
  40222e:	f300 839c 	bgt.w	40296a <_svfprintf_r+0x134e>
  402232:	f109 0908 	add.w	r9, r9, #8
  402236:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402238:	2d00      	cmp	r5, #0
  40223a:	bfa8      	it	ge
  40223c:	1b5b      	subge	r3, r3, r5
  40223e:	2b00      	cmp	r3, #0
  402240:	461d      	mov	r5, r3
  402242:	f340 80f6 	ble.w	402432 <_svfprintf_r+0xe16>
  402246:	4aba      	ldr	r2, [pc, #744]	; (402530 <_svfprintf_r+0xf14>)
  402248:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40224a:	920f      	str	r2, [sp, #60]	; 0x3c
  40224c:	2d10      	cmp	r5, #16
  40224e:	f340 828a 	ble.w	402766 <_svfprintf_r+0x114a>
  402252:	4622      	mov	r2, r4
  402254:	2710      	movs	r7, #16
  402256:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40225a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40225c:	e005      	b.n	40226a <_svfprintf_r+0xc4e>
  40225e:	f109 0908 	add.w	r9, r9, #8
  402262:	3d10      	subs	r5, #16
  402264:	2d10      	cmp	r5, #16
  402266:	f340 827d 	ble.w	402764 <_svfprintf_r+0x1148>
  40226a:	3301      	adds	r3, #1
  40226c:	3210      	adds	r2, #16
  40226e:	2b07      	cmp	r3, #7
  402270:	9225      	str	r2, [sp, #148]	; 0x94
  402272:	9324      	str	r3, [sp, #144]	; 0x90
  402274:	f8c9 a000 	str.w	sl, [r9]
  402278:	f8c9 7004 	str.w	r7, [r9, #4]
  40227c:	ddef      	ble.n	40225e <_svfprintf_r+0xc42>
  40227e:	aa23      	add	r2, sp, #140	; 0x8c
  402280:	4621      	mov	r1, r4
  402282:	4658      	mov	r0, fp
  402284:	f003 f93a 	bl	4054fc <__ssprint_r>
  402288:	2800      	cmp	r0, #0
  40228a:	f47f aac0 	bne.w	40180e <_svfprintf_r+0x1f2>
  40228e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402290:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402292:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402296:	e7e4      	b.n	402262 <_svfprintf_r+0xc46>
  402298:	aa23      	add	r2, sp, #140	; 0x8c
  40229a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40229c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40229e:	f003 f92d 	bl	4054fc <__ssprint_r>
  4022a2:	2800      	cmp	r0, #0
  4022a4:	f47f aab3 	bne.w	40180e <_svfprintf_r+0x1f2>
  4022a8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4022ac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4022ae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4022b2:	f7ff bbcd 	b.w	401a50 <_svfprintf_r+0x434>
  4022b6:	1e5e      	subs	r6, r3, #1
  4022b8:	2e00      	cmp	r6, #0
  4022ba:	f77f af48 	ble.w	40214e <_svfprintf_r+0xb32>
  4022be:	4b9c      	ldr	r3, [pc, #624]	; (402530 <_svfprintf_r+0xf14>)
  4022c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4022c2:	2e10      	cmp	r6, #16
  4022c4:	dd2c      	ble.n	402320 <_svfprintf_r+0xd04>
  4022c6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4022ca:	2710      	movs	r7, #16
  4022cc:	46b0      	mov	r8, r6
  4022ce:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4022d2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4022d4:	e006      	b.n	4022e4 <_svfprintf_r+0xcc8>
  4022d6:	f1a8 0810 	sub.w	r8, r8, #16
  4022da:	f1b8 0f10 	cmp.w	r8, #16
  4022de:	f109 0908 	add.w	r9, r9, #8
  4022e2:	dd1a      	ble.n	40231a <_svfprintf_r+0xcfe>
  4022e4:	3501      	adds	r5, #1
  4022e6:	3410      	adds	r4, #16
  4022e8:	2d07      	cmp	r5, #7
  4022ea:	9425      	str	r4, [sp, #148]	; 0x94
  4022ec:	9524      	str	r5, [sp, #144]	; 0x90
  4022ee:	f8c9 a000 	str.w	sl, [r9]
  4022f2:	f8c9 7004 	str.w	r7, [r9, #4]
  4022f6:	ddee      	ble.n	4022d6 <_svfprintf_r+0xcba>
  4022f8:	aa23      	add	r2, sp, #140	; 0x8c
  4022fa:	4631      	mov	r1, r6
  4022fc:	4658      	mov	r0, fp
  4022fe:	f003 f8fd 	bl	4054fc <__ssprint_r>
  402302:	2800      	cmp	r0, #0
  402304:	f47f aa83 	bne.w	40180e <_svfprintf_r+0x1f2>
  402308:	f1a8 0810 	sub.w	r8, r8, #16
  40230c:	f1b8 0f10 	cmp.w	r8, #16
  402310:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402312:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402314:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402318:	dce4      	bgt.n	4022e4 <_svfprintf_r+0xcc8>
  40231a:	4646      	mov	r6, r8
  40231c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402320:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402322:	3501      	adds	r5, #1
  402324:	4434      	add	r4, r6
  402326:	2d07      	cmp	r5, #7
  402328:	9425      	str	r4, [sp, #148]	; 0x94
  40232a:	9524      	str	r5, [sp, #144]	; 0x90
  40232c:	e889 0048 	stmia.w	r9, {r3, r6}
  402330:	f77f af0b 	ble.w	40214a <_svfprintf_r+0xb2e>
  402334:	aa23      	add	r2, sp, #140	; 0x8c
  402336:	9909      	ldr	r1, [sp, #36]	; 0x24
  402338:	980a      	ldr	r0, [sp, #40]	; 0x28
  40233a:	f003 f8df 	bl	4054fc <__ssprint_r>
  40233e:	2800      	cmp	r0, #0
  402340:	f47f aa65 	bne.w	40180e <_svfprintf_r+0x1f2>
  402344:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402346:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402348:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40234c:	e6ff      	b.n	40214e <_svfprintf_r+0xb32>
  40234e:	9907      	ldr	r1, [sp, #28]
  402350:	f011 0210 	ands.w	r2, r1, #16
  402354:	f000 8108 	beq.w	402568 <_svfprintf_r+0xf4c>
  402358:	980e      	ldr	r0, [sp, #56]	; 0x38
  40235a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40235e:	f1bb 0f00 	cmp.w	fp, #0
  402362:	6804      	ldr	r4, [r0, #0]
  402364:	f100 0704 	add.w	r7, r0, #4
  402368:	f04f 0500 	mov.w	r5, #0
  40236c:	db26      	blt.n	4023bc <_svfprintf_r+0xda0>
  40236e:	460a      	mov	r2, r1
  402370:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402374:	9207      	str	r2, [sp, #28]
  402376:	ea54 0205 	orrs.w	r2, r4, r5
  40237a:	970e      	str	r7, [sp, #56]	; 0x38
  40237c:	461f      	mov	r7, r3
  40237e:	f47f aaef 	bne.w	401960 <_svfprintf_r+0x344>
  402382:	e4c8      	b.n	401d16 <_svfprintf_r+0x6fa>
  402384:	9b07      	ldr	r3, [sp, #28]
  402386:	06d9      	lsls	r1, r3, #27
  402388:	d42a      	bmi.n	4023e0 <_svfprintf_r+0xdc4>
  40238a:	9b07      	ldr	r3, [sp, #28]
  40238c:	065a      	lsls	r2, r3, #25
  40238e:	d527      	bpl.n	4023e0 <_svfprintf_r+0xdc4>
  402390:	990e      	ldr	r1, [sp, #56]	; 0x38
  402392:	f9b1 4000 	ldrsh.w	r4, [r1]
  402396:	3104      	adds	r1, #4
  402398:	17e5      	asrs	r5, r4, #31
  40239a:	4622      	mov	r2, r4
  40239c:	462b      	mov	r3, r5
  40239e:	910e      	str	r1, [sp, #56]	; 0x38
  4023a0:	f7ff bacb 	b.w	40193a <_svfprintf_r+0x31e>
  4023a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4023a6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4023aa:	f1bb 0f00 	cmp.w	fp, #0
  4023ae:	680c      	ldr	r4, [r1, #0]
  4023b0:	f101 0704 	add.w	r7, r1, #4
  4023b4:	f04f 0500 	mov.w	r5, #0
  4023b8:	f280 8247 	bge.w	40284a <_svfprintf_r+0x122e>
  4023bc:	970e      	str	r7, [sp, #56]	; 0x38
  4023be:	461f      	mov	r7, r3
  4023c0:	ea54 0305 	orrs.w	r3, r4, r5
  4023c4:	f47f aacc 	bne.w	401960 <_svfprintf_r+0x344>
  4023c8:	e4aa      	b.n	401d20 <_svfprintf_r+0x704>
  4023ca:	3301      	adds	r3, #1
  4023cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023ce:	9324      	str	r3, [sp, #144]	; 0x90
  4023d0:	442c      	add	r4, r5
  4023d2:	2b07      	cmp	r3, #7
  4023d4:	9425      	str	r4, [sp, #148]	; 0x94
  4023d6:	e889 0024 	stmia.w	r9, {r2, r5}
  4023da:	f77f abad 	ble.w	401b38 <_svfprintf_r+0x51c>
  4023de:	e6c3      	b.n	402168 <_svfprintf_r+0xb4c>
  4023e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4023e2:	6814      	ldr	r4, [r2, #0]
  4023e4:	4613      	mov	r3, r2
  4023e6:	3304      	adds	r3, #4
  4023e8:	17e5      	asrs	r5, r4, #31
  4023ea:	4622      	mov	r2, r4
  4023ec:	930e      	str	r3, [sp, #56]	; 0x38
  4023ee:	2a00      	cmp	r2, #0
  4023f0:	462b      	mov	r3, r5
  4023f2:	f173 0300 	sbcs.w	r3, r3, #0
  4023f6:	f6bf aaa5 	bge.w	401944 <_svfprintf_r+0x328>
  4023fa:	4264      	negs	r4, r4
  4023fc:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402400:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402404:	f1bb 0f00 	cmp.w	fp, #0
  402408:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40240c:	f6ff aaa8 	blt.w	401960 <_svfprintf_r+0x344>
  402410:	9b07      	ldr	r3, [sp, #28]
  402412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402416:	9307      	str	r3, [sp, #28]
  402418:	f7ff baa2 	b.w	401960 <_svfprintf_r+0x344>
  40241c:	aa23      	add	r2, sp, #140	; 0x8c
  40241e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402420:	980a      	ldr	r0, [sp, #40]	; 0x28
  402422:	f003 f86b 	bl	4054fc <__ssprint_r>
  402426:	2800      	cmp	r0, #0
  402428:	f47f a9f1 	bne.w	40180e <_svfprintf_r+0x1f2>
  40242c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40242e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402432:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402434:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402436:	4432      	add	r2, r6
  402438:	4617      	mov	r7, r2
  40243a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40243c:	4293      	cmp	r3, r2
  40243e:	db47      	blt.n	4024d0 <_svfprintf_r+0xeb4>
  402440:	9a07      	ldr	r2, [sp, #28]
  402442:	07d5      	lsls	r5, r2, #31
  402444:	d444      	bmi.n	4024d0 <_svfprintf_r+0xeb4>
  402446:	9912      	ldr	r1, [sp, #72]	; 0x48
  402448:	440e      	add	r6, r1
  40244a:	1bf5      	subs	r5, r6, r7
  40244c:	1acb      	subs	r3, r1, r3
  40244e:	429d      	cmp	r5, r3
  402450:	bfa8      	it	ge
  402452:	461d      	movge	r5, r3
  402454:	2d00      	cmp	r5, #0
  402456:	462e      	mov	r6, r5
  402458:	dd0d      	ble.n	402476 <_svfprintf_r+0xe5a>
  40245a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40245c:	f8c9 7000 	str.w	r7, [r9]
  402460:	3201      	adds	r2, #1
  402462:	442c      	add	r4, r5
  402464:	2a07      	cmp	r2, #7
  402466:	9425      	str	r4, [sp, #148]	; 0x94
  402468:	f8c9 5004 	str.w	r5, [r9, #4]
  40246c:	9224      	str	r2, [sp, #144]	; 0x90
  40246e:	f300 830b 	bgt.w	402a88 <_svfprintf_r+0x146c>
  402472:	f109 0908 	add.w	r9, r9, #8
  402476:	2e00      	cmp	r6, #0
  402478:	bfac      	ite	ge
  40247a:	1b9d      	subge	r5, r3, r6
  40247c:	461d      	movlt	r5, r3
  40247e:	2d00      	cmp	r5, #0
  402480:	f77f ab5c 	ble.w	401b3c <_svfprintf_r+0x520>
  402484:	4a2a      	ldr	r2, [pc, #168]	; (402530 <_svfprintf_r+0xf14>)
  402486:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402488:	920f      	str	r2, [sp, #60]	; 0x3c
  40248a:	2d10      	cmp	r5, #16
  40248c:	dd9d      	ble.n	4023ca <_svfprintf_r+0xdae>
  40248e:	2610      	movs	r6, #16
  402490:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402492:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402496:	e004      	b.n	4024a2 <_svfprintf_r+0xe86>
  402498:	f109 0908 	add.w	r9, r9, #8
  40249c:	3d10      	subs	r5, #16
  40249e:	2d10      	cmp	r5, #16
  4024a0:	dd93      	ble.n	4023ca <_svfprintf_r+0xdae>
  4024a2:	3301      	adds	r3, #1
  4024a4:	3410      	adds	r4, #16
  4024a6:	2b07      	cmp	r3, #7
  4024a8:	9425      	str	r4, [sp, #148]	; 0x94
  4024aa:	9324      	str	r3, [sp, #144]	; 0x90
  4024ac:	f8c9 a000 	str.w	sl, [r9]
  4024b0:	f8c9 6004 	str.w	r6, [r9, #4]
  4024b4:	ddf0      	ble.n	402498 <_svfprintf_r+0xe7c>
  4024b6:	aa23      	add	r2, sp, #140	; 0x8c
  4024b8:	4659      	mov	r1, fp
  4024ba:	4638      	mov	r0, r7
  4024bc:	f003 f81e 	bl	4054fc <__ssprint_r>
  4024c0:	2800      	cmp	r0, #0
  4024c2:	f47f a9a4 	bne.w	40180e <_svfprintf_r+0x1f2>
  4024c6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4024c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024ca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4024ce:	e7e5      	b.n	40249c <_svfprintf_r+0xe80>
  4024d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4024d2:	9816      	ldr	r0, [sp, #88]	; 0x58
  4024d4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4024d6:	f8c9 1000 	str.w	r1, [r9]
  4024da:	3201      	adds	r2, #1
  4024dc:	4404      	add	r4, r0
  4024de:	2a07      	cmp	r2, #7
  4024e0:	9425      	str	r4, [sp, #148]	; 0x94
  4024e2:	f8c9 0004 	str.w	r0, [r9, #4]
  4024e6:	9224      	str	r2, [sp, #144]	; 0x90
  4024e8:	f300 82a9 	bgt.w	402a3e <_svfprintf_r+0x1422>
  4024ec:	f109 0908 	add.w	r9, r9, #8
  4024f0:	e7a9      	b.n	402446 <_svfprintf_r+0xe2a>
  4024f2:	9b07      	ldr	r3, [sp, #28]
  4024f4:	07d8      	lsls	r0, r3, #31
  4024f6:	f53f adf4 	bmi.w	4020e2 <_svfprintf_r+0xac6>
  4024fa:	3501      	adds	r5, #1
  4024fc:	3401      	adds	r4, #1
  4024fe:	2301      	movs	r3, #1
  402500:	2d07      	cmp	r5, #7
  402502:	9425      	str	r4, [sp, #148]	; 0x94
  402504:	9524      	str	r5, [sp, #144]	; 0x90
  402506:	f8c9 6000 	str.w	r6, [r9]
  40250a:	f8c9 3004 	str.w	r3, [r9, #4]
  40250e:	f77f ae1c 	ble.w	40214a <_svfprintf_r+0xb2e>
  402512:	e70f      	b.n	402334 <_svfprintf_r+0xd18>
  402514:	aa23      	add	r2, sp, #140	; 0x8c
  402516:	9909      	ldr	r1, [sp, #36]	; 0x24
  402518:	980a      	ldr	r0, [sp, #40]	; 0x28
  40251a:	f002 ffef 	bl	4054fc <__ssprint_r>
  40251e:	2800      	cmp	r0, #0
  402520:	f47f a975 	bne.w	40180e <_svfprintf_r+0x1f2>
  402524:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402526:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402528:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40252c:	e5e7      	b.n	4020fe <_svfprintf_r+0xae2>
  40252e:	bf00      	nop
  402530:	004064d0 	.word	0x004064d0
  402534:	aa23      	add	r2, sp, #140	; 0x8c
  402536:	9909      	ldr	r1, [sp, #36]	; 0x24
  402538:	980a      	ldr	r0, [sp, #40]	; 0x28
  40253a:	f002 ffdf 	bl	4054fc <__ssprint_r>
  40253e:	2800      	cmp	r0, #0
  402540:	f47f a965 	bne.w	40180e <_svfprintf_r+0x1f2>
  402544:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402546:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402548:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40254c:	e5e6      	b.n	40211c <_svfprintf_r+0xb00>
  40254e:	aa23      	add	r2, sp, #140	; 0x8c
  402550:	9909      	ldr	r1, [sp, #36]	; 0x24
  402552:	980a      	ldr	r0, [sp, #40]	; 0x28
  402554:	f002 ffd2 	bl	4054fc <__ssprint_r>
  402558:	2800      	cmp	r0, #0
  40255a:	f47f a958 	bne.w	40180e <_svfprintf_r+0x1f2>
  40255e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402560:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402564:	f7ff ba98 	b.w	401a98 <_svfprintf_r+0x47c>
  402568:	9907      	ldr	r1, [sp, #28]
  40256a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40256e:	f43f af19 	beq.w	4023a4 <_svfprintf_r+0xd88>
  402572:	980e      	ldr	r0, [sp, #56]	; 0x38
  402574:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402578:	f1bb 0f00 	cmp.w	fp, #0
  40257c:	8804      	ldrh	r4, [r0, #0]
  40257e:	f100 0704 	add.w	r7, r0, #4
  402582:	f04f 0500 	mov.w	r5, #0
  402586:	f2c0 81b9 	blt.w	4028fc <_svfprintf_r+0x12e0>
  40258a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40258e:	9307      	str	r3, [sp, #28]
  402590:	ea54 0305 	orrs.w	r3, r4, r5
  402594:	970e      	str	r7, [sp, #56]	; 0x38
  402596:	4617      	mov	r7, r2
  402598:	f47f a9e2 	bne.w	401960 <_svfprintf_r+0x344>
  40259c:	f7ff bbbb 	b.w	401d16 <_svfprintf_r+0x6fa>
  4025a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4025a2:	4622      	mov	r2, r4
  4025a4:	4620      	mov	r0, r4
  4025a6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4025a8:	4623      	mov	r3, r4
  4025aa:	4621      	mov	r1, r4
  4025ac:	f003 fda4 	bl	4060f8 <__aeabi_dcmpun>
  4025b0:	2800      	cmp	r0, #0
  4025b2:	f040 8317 	bne.w	402be4 <_svfprintf_r+0x15c8>
  4025b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025b8:	f1bb 3fff 	cmp.w	fp, #4294967295
  4025bc:	f023 0320 	bic.w	r3, r3, #32
  4025c0:	930d      	str	r3, [sp, #52]	; 0x34
  4025c2:	f000 8270 	beq.w	402aa6 <_svfprintf_r+0x148a>
  4025c6:	2b47      	cmp	r3, #71	; 0x47
  4025c8:	f000 8192 	beq.w	4028f0 <_svfprintf_r+0x12d4>
  4025cc:	9b07      	ldr	r3, [sp, #28]
  4025ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4025d2:	9310      	str	r3, [sp, #64]	; 0x40
  4025d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4025d6:	1e1f      	subs	r7, r3, #0
  4025d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4025da:	9308      	str	r3, [sp, #32]
  4025dc:	bfbb      	ittet	lt
  4025de:	463b      	movlt	r3, r7
  4025e0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4025e4:	2300      	movge	r3, #0
  4025e6:	232d      	movlt	r3, #45	; 0x2d
  4025e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4025ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025ec:	2b66      	cmp	r3, #102	; 0x66
  4025ee:	f000 825d 	beq.w	402aac <_svfprintf_r+0x1490>
  4025f2:	2b46      	cmp	r3, #70	; 0x46
  4025f4:	f000 8151 	beq.w	40289a <_svfprintf_r+0x127e>
  4025f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4025fa:	9a08      	ldr	r2, [sp, #32]
  4025fc:	2b45      	cmp	r3, #69	; 0x45
  4025fe:	a821      	add	r0, sp, #132	; 0x84
  402600:	a91e      	add	r1, sp, #120	; 0x78
  402602:	bf0c      	ite	eq
  402604:	f10b 0501 	addeq.w	r5, fp, #1
  402608:	465d      	movne	r5, fp
  40260a:	9004      	str	r0, [sp, #16]
  40260c:	9103      	str	r1, [sp, #12]
  40260e:	a81d      	add	r0, sp, #116	; 0x74
  402610:	2102      	movs	r1, #2
  402612:	463b      	mov	r3, r7
  402614:	9002      	str	r0, [sp, #8]
  402616:	9501      	str	r5, [sp, #4]
  402618:	9100      	str	r1, [sp, #0]
  40261a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40261c:	f000 fbf0 	bl	402e00 <_dtoa_r>
  402620:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402622:	2b67      	cmp	r3, #103	; 0x67
  402624:	4606      	mov	r6, r0
  402626:	f040 8290 	bne.w	402b4a <_svfprintf_r+0x152e>
  40262a:	9b07      	ldr	r3, [sp, #28]
  40262c:	07da      	lsls	r2, r3, #31
  40262e:	f140 82af 	bpl.w	402b90 <_svfprintf_r+0x1574>
  402632:	1974      	adds	r4, r6, r5
  402634:	9808      	ldr	r0, [sp, #32]
  402636:	4639      	mov	r1, r7
  402638:	2200      	movs	r2, #0
  40263a:	2300      	movs	r3, #0
  40263c:	f003 fd2a 	bl	406094 <__aeabi_dcmpeq>
  402640:	2800      	cmp	r0, #0
  402642:	f040 8190 	bne.w	402966 <_svfprintf_r+0x134a>
  402646:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402648:	429c      	cmp	r4, r3
  40264a:	d906      	bls.n	40265a <_svfprintf_r+0x103e>
  40264c:	2130      	movs	r1, #48	; 0x30
  40264e:	1c5a      	adds	r2, r3, #1
  402650:	9221      	str	r2, [sp, #132]	; 0x84
  402652:	7019      	strb	r1, [r3, #0]
  402654:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402656:	429c      	cmp	r4, r3
  402658:	d8f9      	bhi.n	40264e <_svfprintf_r+0x1032>
  40265a:	1b9b      	subs	r3, r3, r6
  40265c:	9312      	str	r3, [sp, #72]	; 0x48
  40265e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402660:	2b47      	cmp	r3, #71	; 0x47
  402662:	f000 8179 	beq.w	402958 <_svfprintf_r+0x133c>
  402666:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402668:	2b65      	cmp	r3, #101	; 0x65
  40266a:	f340 827d 	ble.w	402b68 <_svfprintf_r+0x154c>
  40266e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402670:	2b66      	cmp	r3, #102	; 0x66
  402672:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402674:	9313      	str	r3, [sp, #76]	; 0x4c
  402676:	f000 825b 	beq.w	402b30 <_svfprintf_r+0x1514>
  40267a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40267c:	9912      	ldr	r1, [sp, #72]	; 0x48
  40267e:	428a      	cmp	r2, r1
  402680:	f2c0 8230 	blt.w	402ae4 <_svfprintf_r+0x14c8>
  402684:	9b07      	ldr	r3, [sp, #28]
  402686:	07d9      	lsls	r1, r3, #31
  402688:	f100 8284 	bmi.w	402b94 <_svfprintf_r+0x1578>
  40268c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402690:	920d      	str	r2, [sp, #52]	; 0x34
  402692:	2267      	movs	r2, #103	; 0x67
  402694:	9211      	str	r2, [sp, #68]	; 0x44
  402696:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402698:	2a00      	cmp	r2, #0
  40269a:	f040 8153 	bne.w	402944 <_svfprintf_r+0x1328>
  40269e:	9308      	str	r3, [sp, #32]
  4026a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4026a2:	9307      	str	r3, [sp, #28]
  4026a4:	4693      	mov	fp, r2
  4026a6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4026aa:	f7ff b97d 	b.w	4019a8 <_svfprintf_r+0x38c>
  4026ae:	9907      	ldr	r1, [sp, #28]
  4026b0:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  4026b4:	d015      	beq.n	4026e2 <_svfprintf_r+0x10c6>
  4026b6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026b8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4026bc:	f1bb 0f00 	cmp.w	fp, #0
  4026c0:	8804      	ldrh	r4, [r0, #0]
  4026c2:	f100 0704 	add.w	r7, r0, #4
  4026c6:	f04f 0500 	mov.w	r5, #0
  4026ca:	db16      	blt.n	4026fa <_svfprintf_r+0x10de>
  4026cc:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  4026d0:	9307      	str	r3, [sp, #28]
  4026d2:	ea54 0305 	orrs.w	r3, r4, r5
  4026d6:	970e      	str	r7, [sp, #56]	; 0x38
  4026d8:	f43f ac3a 	beq.w	401f50 <_svfprintf_r+0x934>
  4026dc:	4617      	mov	r7, r2
  4026de:	f7ff b8c2 	b.w	401866 <_svfprintf_r+0x24a>
  4026e2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4026e4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4026e8:	f1bb 0f00 	cmp.w	fp, #0
  4026ec:	680c      	ldr	r4, [r1, #0]
  4026ee:	f101 0704 	add.w	r7, r1, #4
  4026f2:	f04f 0500 	mov.w	r5, #0
  4026f6:	f280 80a5 	bge.w	402844 <_svfprintf_r+0x1228>
  4026fa:	970e      	str	r7, [sp, #56]	; 0x38
  4026fc:	2700      	movs	r7, #0
  4026fe:	f7ff b8b2 	b.w	401866 <_svfprintf_r+0x24a>
  402702:	9b07      	ldr	r3, [sp, #28]
  402704:	06df      	lsls	r7, r3, #27
  402706:	d40b      	bmi.n	402720 <_svfprintf_r+0x1104>
  402708:	9b07      	ldr	r3, [sp, #28]
  40270a:	065e      	lsls	r6, r3, #25
  40270c:	d508      	bpl.n	402720 <_svfprintf_r+0x1104>
  40270e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402710:	6813      	ldr	r3, [r2, #0]
  402712:	3204      	adds	r2, #4
  402714:	920e      	str	r2, [sp, #56]	; 0x38
  402716:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40271a:	801a      	strh	r2, [r3, #0]
  40271c:	f7fe bfa4 	b.w	401668 <_svfprintf_r+0x4c>
  402720:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402722:	6813      	ldr	r3, [r2, #0]
  402724:	3204      	adds	r2, #4
  402726:	920e      	str	r2, [sp, #56]	; 0x38
  402728:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40272a:	601a      	str	r2, [r3, #0]
  40272c:	f7fe bf9c 	b.w	401668 <_svfprintf_r+0x4c>
  402730:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402732:	9b07      	ldr	r3, [sp, #28]
  402734:	f013 0f40 	tst.w	r3, #64	; 0x40
  402738:	4613      	mov	r3, r2
  40273a:	f103 0304 	add.w	r3, r3, #4
  40273e:	bf0c      	ite	eq
  402740:	6814      	ldreq	r4, [r2, #0]
  402742:	8814      	ldrhne	r4, [r2, #0]
  402744:	930e      	str	r3, [sp, #56]	; 0x38
  402746:	2500      	movs	r5, #0
  402748:	f7ff bb02 	b.w	401d50 <_svfprintf_r+0x734>
  40274c:	2700      	movs	r7, #0
  40274e:	45bb      	cmp	fp, r7
  402750:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402754:	f6ff ac0e 	blt.w	401f74 <_svfprintf_r+0x958>
  402758:	9b07      	ldr	r3, [sp, #28]
  40275a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40275e:	9307      	str	r3, [sp, #28]
  402760:	f7ff bbd6 	b.w	401f10 <_svfprintf_r+0x8f4>
  402764:	4614      	mov	r4, r2
  402766:	3301      	adds	r3, #1
  402768:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40276a:	9324      	str	r3, [sp, #144]	; 0x90
  40276c:	442c      	add	r4, r5
  40276e:	2b07      	cmp	r3, #7
  402770:	9425      	str	r4, [sp, #148]	; 0x94
  402772:	e889 0024 	stmia.w	r9, {r2, r5}
  402776:	f73f ae51 	bgt.w	40241c <_svfprintf_r+0xe00>
  40277a:	f109 0908 	add.w	r9, r9, #8
  40277e:	e658      	b.n	402432 <_svfprintf_r+0xe16>
  402780:	aa23      	add	r2, sp, #140	; 0x8c
  402782:	9909      	ldr	r1, [sp, #36]	; 0x24
  402784:	980a      	ldr	r0, [sp, #40]	; 0x28
  402786:	f002 feb9 	bl	4054fc <__ssprint_r>
  40278a:	2800      	cmp	r0, #0
  40278c:	f47f a83f 	bne.w	40180e <_svfprintf_r+0x1f2>
  402790:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402792:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402796:	e40f      	b.n	401fb8 <_svfprintf_r+0x99c>
  402798:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40279a:	f7ff bbe4 	b.w	401f66 <_svfprintf_r+0x94a>
  40279e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027a0:	4ab5      	ldr	r2, [pc, #724]	; (402a78 <_svfprintf_r+0x145c>)
  4027a2:	f8c9 2000 	str.w	r2, [r9]
  4027a6:	3301      	adds	r3, #1
  4027a8:	3401      	adds	r4, #1
  4027aa:	2201      	movs	r2, #1
  4027ac:	2b07      	cmp	r3, #7
  4027ae:	9425      	str	r4, [sp, #148]	; 0x94
  4027b0:	9324      	str	r3, [sp, #144]	; 0x90
  4027b2:	f8c9 2004 	str.w	r2, [r9, #4]
  4027b6:	f300 808e 	bgt.w	4028d6 <_svfprintf_r+0x12ba>
  4027ba:	f109 0908 	add.w	r9, r9, #8
  4027be:	b92d      	cbnz	r5, 4027cc <_svfprintf_r+0x11b0>
  4027c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4027c2:	b91b      	cbnz	r3, 4027cc <_svfprintf_r+0x11b0>
  4027c4:	9b07      	ldr	r3, [sp, #28]
  4027c6:	07df      	lsls	r7, r3, #31
  4027c8:	f57f a9b8 	bpl.w	401b3c <_svfprintf_r+0x520>
  4027cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027ce:	9916      	ldr	r1, [sp, #88]	; 0x58
  4027d0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4027d2:	f8c9 2000 	str.w	r2, [r9]
  4027d6:	3301      	adds	r3, #1
  4027d8:	440c      	add	r4, r1
  4027da:	2b07      	cmp	r3, #7
  4027dc:	9425      	str	r4, [sp, #148]	; 0x94
  4027de:	f8c9 1004 	str.w	r1, [r9, #4]
  4027e2:	9324      	str	r3, [sp, #144]	; 0x90
  4027e4:	f300 81c2 	bgt.w	402b6c <_svfprintf_r+0x1550>
  4027e8:	f109 0908 	add.w	r9, r9, #8
  4027ec:	426d      	negs	r5, r5
  4027ee:	2d00      	cmp	r5, #0
  4027f0:	f340 809b 	ble.w	40292a <_svfprintf_r+0x130e>
  4027f4:	4aa1      	ldr	r2, [pc, #644]	; (402a7c <_svfprintf_r+0x1460>)
  4027f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4027f8:	2d10      	cmp	r5, #16
  4027fa:	f340 80c3 	ble.w	402984 <_svfprintf_r+0x1368>
  4027fe:	4622      	mov	r2, r4
  402800:	2710      	movs	r7, #16
  402802:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402806:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402808:	e005      	b.n	402816 <_svfprintf_r+0x11fa>
  40280a:	f109 0908 	add.w	r9, r9, #8
  40280e:	3d10      	subs	r5, #16
  402810:	2d10      	cmp	r5, #16
  402812:	f340 80b6 	ble.w	402982 <_svfprintf_r+0x1366>
  402816:	3301      	adds	r3, #1
  402818:	3210      	adds	r2, #16
  40281a:	2b07      	cmp	r3, #7
  40281c:	9225      	str	r2, [sp, #148]	; 0x94
  40281e:	9324      	str	r3, [sp, #144]	; 0x90
  402820:	f8c9 a000 	str.w	sl, [r9]
  402824:	f8c9 7004 	str.w	r7, [r9, #4]
  402828:	ddef      	ble.n	40280a <_svfprintf_r+0x11ee>
  40282a:	aa23      	add	r2, sp, #140	; 0x8c
  40282c:	4621      	mov	r1, r4
  40282e:	4658      	mov	r0, fp
  402830:	f002 fe64 	bl	4054fc <__ssprint_r>
  402834:	2800      	cmp	r0, #0
  402836:	f47e afea 	bne.w	40180e <_svfprintf_r+0x1f2>
  40283a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40283c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40283e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402842:	e7e4      	b.n	40280e <_svfprintf_r+0x11f2>
  402844:	9a07      	ldr	r2, [sp, #28]
  402846:	f7ff ba38 	b.w	401cba <_svfprintf_r+0x69e>
  40284a:	9a07      	ldr	r2, [sp, #28]
  40284c:	e590      	b.n	402370 <_svfprintf_r+0xd54>
  40284e:	9b07      	ldr	r3, [sp, #28]
  402850:	f043 0320 	orr.w	r3, r3, #32
  402854:	9307      	str	r3, [sp, #28]
  402856:	f108 0801 	add.w	r8, r8, #1
  40285a:	f898 3000 	ldrb.w	r3, [r8]
  40285e:	f7fe bf36 	b.w	4016ce <_svfprintf_r+0xb2>
  402862:	aa23      	add	r2, sp, #140	; 0x8c
  402864:	9909      	ldr	r1, [sp, #36]	; 0x24
  402866:	980a      	ldr	r0, [sp, #40]	; 0x28
  402868:	f002 fe48 	bl	4054fc <__ssprint_r>
  40286c:	2800      	cmp	r0, #0
  40286e:	f47e afce 	bne.w	40180e <_svfprintf_r+0x1f2>
  402872:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402874:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402878:	f7ff bbb6 	b.w	401fe8 <_svfprintf_r+0x9cc>
  40287c:	2140      	movs	r1, #64	; 0x40
  40287e:	980a      	ldr	r0, [sp, #40]	; 0x28
  402880:	f001 fcdc 	bl	40423c <_malloc_r>
  402884:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402886:	6010      	str	r0, [r2, #0]
  402888:	6110      	str	r0, [r2, #16]
  40288a:	2800      	cmp	r0, #0
  40288c:	f000 81e5 	beq.w	402c5a <_svfprintf_r+0x163e>
  402890:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402892:	2340      	movs	r3, #64	; 0x40
  402894:	6153      	str	r3, [r2, #20]
  402896:	f7fe bed8 	b.w	40164a <_svfprintf_r+0x2e>
  40289a:	a821      	add	r0, sp, #132	; 0x84
  40289c:	a91e      	add	r1, sp, #120	; 0x78
  40289e:	9004      	str	r0, [sp, #16]
  4028a0:	9103      	str	r1, [sp, #12]
  4028a2:	a81d      	add	r0, sp, #116	; 0x74
  4028a4:	2103      	movs	r1, #3
  4028a6:	9002      	str	r0, [sp, #8]
  4028a8:	9a08      	ldr	r2, [sp, #32]
  4028aa:	f8cd b004 	str.w	fp, [sp, #4]
  4028ae:	463b      	mov	r3, r7
  4028b0:	9100      	str	r1, [sp, #0]
  4028b2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4028b4:	f000 faa4 	bl	402e00 <_dtoa_r>
  4028b8:	465d      	mov	r5, fp
  4028ba:	4606      	mov	r6, r0
  4028bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028be:	2b46      	cmp	r3, #70	; 0x46
  4028c0:	eb06 0405 	add.w	r4, r6, r5
  4028c4:	f47f aeb6 	bne.w	402634 <_svfprintf_r+0x1018>
  4028c8:	7833      	ldrb	r3, [r6, #0]
  4028ca:	2b30      	cmp	r3, #48	; 0x30
  4028cc:	f000 817c 	beq.w	402bc8 <_svfprintf_r+0x15ac>
  4028d0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4028d2:	442c      	add	r4, r5
  4028d4:	e6ae      	b.n	402634 <_svfprintf_r+0x1018>
  4028d6:	aa23      	add	r2, sp, #140	; 0x8c
  4028d8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4028da:	980a      	ldr	r0, [sp, #40]	; 0x28
  4028dc:	f002 fe0e 	bl	4054fc <__ssprint_r>
  4028e0:	2800      	cmp	r0, #0
  4028e2:	f47e af94 	bne.w	40180e <_svfprintf_r+0x1f2>
  4028e6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4028e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4028ea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4028ee:	e766      	b.n	4027be <_svfprintf_r+0x11a2>
  4028f0:	f1bb 0f00 	cmp.w	fp, #0
  4028f4:	bf08      	it	eq
  4028f6:	f04f 0b01 	moveq.w	fp, #1
  4028fa:	e667      	b.n	4025cc <_svfprintf_r+0xfb0>
  4028fc:	970e      	str	r7, [sp, #56]	; 0x38
  4028fe:	4617      	mov	r7, r2
  402900:	e55e      	b.n	4023c0 <_svfprintf_r+0xda4>
  402902:	4630      	mov	r0, r6
  402904:	f7fe fe1c 	bl	401540 <strlen>
  402908:	46a3      	mov	fp, r4
  40290a:	4603      	mov	r3, r0
  40290c:	900d      	str	r0, [sp, #52]	; 0x34
  40290e:	f7ff baf4 	b.w	401efa <_svfprintf_r+0x8de>
  402912:	aa23      	add	r2, sp, #140	; 0x8c
  402914:	9909      	ldr	r1, [sp, #36]	; 0x24
  402916:	980a      	ldr	r0, [sp, #40]	; 0x28
  402918:	f002 fdf0 	bl	4054fc <__ssprint_r>
  40291c:	2800      	cmp	r0, #0
  40291e:	f47e af76 	bne.w	40180e <_svfprintf_r+0x1f2>
  402922:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402924:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402926:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40292a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40292c:	f8c9 6000 	str.w	r6, [r9]
  402930:	3301      	adds	r3, #1
  402932:	440c      	add	r4, r1
  402934:	2b07      	cmp	r3, #7
  402936:	9425      	str	r4, [sp, #148]	; 0x94
  402938:	9324      	str	r3, [sp, #144]	; 0x90
  40293a:	f8c9 1004 	str.w	r1, [r9, #4]
  40293e:	f77f a8fb 	ble.w	401b38 <_svfprintf_r+0x51c>
  402942:	e411      	b.n	402168 <_svfprintf_r+0xb4c>
  402944:	272d      	movs	r7, #45	; 0x2d
  402946:	9308      	str	r3, [sp, #32]
  402948:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40294a:	9307      	str	r3, [sp, #28]
  40294c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402950:	f04f 0b00 	mov.w	fp, #0
  402954:	f7ff b829 	b.w	4019aa <_svfprintf_r+0x38e>
  402958:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40295a:	1cdd      	adds	r5, r3, #3
  40295c:	db1e      	blt.n	40299c <_svfprintf_r+0x1380>
  40295e:	459b      	cmp	fp, r3
  402960:	db1c      	blt.n	40299c <_svfprintf_r+0x1380>
  402962:	9313      	str	r3, [sp, #76]	; 0x4c
  402964:	e689      	b.n	40267a <_svfprintf_r+0x105e>
  402966:	4623      	mov	r3, r4
  402968:	e677      	b.n	40265a <_svfprintf_r+0x103e>
  40296a:	aa23      	add	r2, sp, #140	; 0x8c
  40296c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40296e:	980a      	ldr	r0, [sp, #40]	; 0x28
  402970:	f002 fdc4 	bl	4054fc <__ssprint_r>
  402974:	2800      	cmp	r0, #0
  402976:	f47e af4a 	bne.w	40180e <_svfprintf_r+0x1f2>
  40297a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40297c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402980:	e459      	b.n	402236 <_svfprintf_r+0xc1a>
  402982:	4614      	mov	r4, r2
  402984:	3301      	adds	r3, #1
  402986:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402988:	9324      	str	r3, [sp, #144]	; 0x90
  40298a:	442c      	add	r4, r5
  40298c:	2b07      	cmp	r3, #7
  40298e:	9425      	str	r4, [sp, #148]	; 0x94
  402990:	e889 0024 	stmia.w	r9, {r2, r5}
  402994:	dcbd      	bgt.n	402912 <_svfprintf_r+0x12f6>
  402996:	f109 0908 	add.w	r9, r9, #8
  40299a:	e7c6      	b.n	40292a <_svfprintf_r+0x130e>
  40299c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40299e:	3a02      	subs	r2, #2
  4029a0:	9211      	str	r2, [sp, #68]	; 0x44
  4029a2:	3b01      	subs	r3, #1
  4029a4:	2b00      	cmp	r3, #0
  4029a6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4029aa:	931d      	str	r3, [sp, #116]	; 0x74
  4029ac:	bfb8      	it	lt
  4029ae:	425b      	neglt	r3, r3
  4029b0:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  4029b4:	bfb4      	ite	lt
  4029b6:	222d      	movlt	r2, #45	; 0x2d
  4029b8:	222b      	movge	r2, #43	; 0x2b
  4029ba:	2b09      	cmp	r3, #9
  4029bc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4029c0:	f340 80f1 	ble.w	402ba6 <_svfprintf_r+0x158a>
  4029c4:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4029c8:	4604      	mov	r4, r0
  4029ca:	4a2d      	ldr	r2, [pc, #180]	; (402a80 <_svfprintf_r+0x1464>)
  4029cc:	fb82 2103 	smull	r2, r1, r2, r3
  4029d0:	17da      	asrs	r2, r3, #31
  4029d2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4029d6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4029da:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4029de:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4029e2:	2a09      	cmp	r2, #9
  4029e4:	4613      	mov	r3, r2
  4029e6:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4029ea:	dcee      	bgt.n	4029ca <_svfprintf_r+0x13ae>
  4029ec:	4621      	mov	r1, r4
  4029ee:	3330      	adds	r3, #48	; 0x30
  4029f0:	b2da      	uxtb	r2, r3
  4029f2:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4029f6:	4288      	cmp	r0, r1
  4029f8:	f240 813a 	bls.w	402c70 <_svfprintf_r+0x1654>
  4029fc:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  402a00:	4623      	mov	r3, r4
  402a02:	e001      	b.n	402a08 <_svfprintf_r+0x13ec>
  402a04:	f813 2b01 	ldrb.w	r2, [r3], #1
  402a08:	f801 2b01 	strb.w	r2, [r1], #1
  402a0c:	4298      	cmp	r0, r3
  402a0e:	d1f9      	bne.n	402a04 <_svfprintf_r+0x13e8>
  402a10:	1c43      	adds	r3, r0, #1
  402a12:	1b1b      	subs	r3, r3, r4
  402a14:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402a18:	4413      	add	r3, r2
  402a1a:	aa1f      	add	r2, sp, #124	; 0x7c
  402a1c:	1a9b      	subs	r3, r3, r2
  402a1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402a20:	9319      	str	r3, [sp, #100]	; 0x64
  402a22:	2a01      	cmp	r2, #1
  402a24:	4413      	add	r3, r2
  402a26:	930d      	str	r3, [sp, #52]	; 0x34
  402a28:	f340 80ea 	ble.w	402c00 <_svfprintf_r+0x15e4>
  402a2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402a2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402a30:	4413      	add	r3, r2
  402a32:	2200      	movs	r2, #0
  402a34:	930d      	str	r3, [sp, #52]	; 0x34
  402a36:	9213      	str	r2, [sp, #76]	; 0x4c
  402a38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a3c:	e62b      	b.n	402696 <_svfprintf_r+0x107a>
  402a3e:	aa23      	add	r2, sp, #140	; 0x8c
  402a40:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a42:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a44:	f002 fd5a 	bl	4054fc <__ssprint_r>
  402a48:	2800      	cmp	r0, #0
  402a4a:	f47e aee0 	bne.w	40180e <_svfprintf_r+0x1f2>
  402a4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402a50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a56:	e4f6      	b.n	402446 <_svfprintf_r+0xe2a>
  402a58:	2d06      	cmp	r5, #6
  402a5a:	462b      	mov	r3, r5
  402a5c:	bf28      	it	cs
  402a5e:	2306      	movcs	r3, #6
  402a60:	930d      	str	r3, [sp, #52]	; 0x34
  402a62:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a66:	46b3      	mov	fp, r6
  402a68:	970e      	str	r7, [sp, #56]	; 0x38
  402a6a:	9613      	str	r6, [sp, #76]	; 0x4c
  402a6c:	4637      	mov	r7, r6
  402a6e:	9308      	str	r3, [sp, #32]
  402a70:	4e04      	ldr	r6, [pc, #16]	; (402a84 <_svfprintf_r+0x1468>)
  402a72:	f7fe bf99 	b.w	4019a8 <_svfprintf_r+0x38c>
  402a76:	bf00      	nop
  402a78:	00406520 	.word	0x00406520
  402a7c:	004064d0 	.word	0x004064d0
  402a80:	66666667 	.word	0x66666667
  402a84:	00406518 	.word	0x00406518
  402a88:	aa23      	add	r2, sp, #140	; 0x8c
  402a8a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a8e:	f002 fd35 	bl	4054fc <__ssprint_r>
  402a92:	2800      	cmp	r0, #0
  402a94:	f47e aebb 	bne.w	40180e <_svfprintf_r+0x1f2>
  402a98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402a9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402a9c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a9e:	1ad3      	subs	r3, r2, r3
  402aa0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402aa4:	e4e7      	b.n	402476 <_svfprintf_r+0xe5a>
  402aa6:	f04f 0b06 	mov.w	fp, #6
  402aaa:	e58f      	b.n	4025cc <_svfprintf_r+0xfb0>
  402aac:	a821      	add	r0, sp, #132	; 0x84
  402aae:	a91e      	add	r1, sp, #120	; 0x78
  402ab0:	9004      	str	r0, [sp, #16]
  402ab2:	9103      	str	r1, [sp, #12]
  402ab4:	a81d      	add	r0, sp, #116	; 0x74
  402ab6:	2103      	movs	r1, #3
  402ab8:	9002      	str	r0, [sp, #8]
  402aba:	9a08      	ldr	r2, [sp, #32]
  402abc:	f8cd b004 	str.w	fp, [sp, #4]
  402ac0:	463b      	mov	r3, r7
  402ac2:	9100      	str	r1, [sp, #0]
  402ac4:	980a      	ldr	r0, [sp, #40]	; 0x28
  402ac6:	f000 f99b 	bl	402e00 <_dtoa_r>
  402aca:	465d      	mov	r5, fp
  402acc:	4606      	mov	r6, r0
  402ace:	eb00 040b 	add.w	r4, r0, fp
  402ad2:	e6f9      	b.n	4028c8 <_svfprintf_r+0x12ac>
  402ad4:	9307      	str	r3, [sp, #28]
  402ad6:	f7ff b959 	b.w	401d8c <_svfprintf_r+0x770>
  402ada:	272d      	movs	r7, #45	; 0x2d
  402adc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402ae0:	f7ff b8b2 	b.w	401c48 <_svfprintf_r+0x62c>
  402ae4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402ae6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ae8:	4413      	add	r3, r2
  402aea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402aec:	930d      	str	r3, [sp, #52]	; 0x34
  402aee:	2a00      	cmp	r2, #0
  402af0:	dd7e      	ble.n	402bf0 <_svfprintf_r+0x15d4>
  402af2:	2267      	movs	r2, #103	; 0x67
  402af4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402af8:	9211      	str	r2, [sp, #68]	; 0x44
  402afa:	e5cc      	b.n	402696 <_svfprintf_r+0x107a>
  402afc:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  402b00:	970e      	str	r7, [sp, #56]	; 0x38
  402b02:	9308      	str	r3, [sp, #32]
  402b04:	950d      	str	r5, [sp, #52]	; 0x34
  402b06:	4683      	mov	fp, r0
  402b08:	9013      	str	r0, [sp, #76]	; 0x4c
  402b0a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402b0e:	f7fe bf4b 	b.w	4019a8 <_svfprintf_r+0x38c>
  402b12:	9b07      	ldr	r3, [sp, #28]
  402b14:	07db      	lsls	r3, r3, #31
  402b16:	465f      	mov	r7, fp
  402b18:	d505      	bpl.n	402b26 <_svfprintf_r+0x150a>
  402b1a:	ae40      	add	r6, sp, #256	; 0x100
  402b1c:	2330      	movs	r3, #48	; 0x30
  402b1e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402b22:	f7fe bf37 	b.w	401994 <_svfprintf_r+0x378>
  402b26:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402b2a:	ae30      	add	r6, sp, #192	; 0xc0
  402b2c:	f7fe bf35 	b.w	40199a <_svfprintf_r+0x37e>
  402b30:	2b00      	cmp	r3, #0
  402b32:	dd7d      	ble.n	402c30 <_svfprintf_r+0x1614>
  402b34:	f1bb 0f00 	cmp.w	fp, #0
  402b38:	d13d      	bne.n	402bb6 <_svfprintf_r+0x159a>
  402b3a:	9a07      	ldr	r2, [sp, #28]
  402b3c:	07d4      	lsls	r4, r2, #31
  402b3e:	d43a      	bmi.n	402bb6 <_svfprintf_r+0x159a>
  402b40:	461a      	mov	r2, r3
  402b42:	920d      	str	r2, [sp, #52]	; 0x34
  402b44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402b48:	e5a5      	b.n	402696 <_svfprintf_r+0x107a>
  402b4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b4c:	2b47      	cmp	r3, #71	; 0x47
  402b4e:	f47f ad70 	bne.w	402632 <_svfprintf_r+0x1016>
  402b52:	9b07      	ldr	r3, [sp, #28]
  402b54:	07db      	lsls	r3, r3, #31
  402b56:	f53f aeb1 	bmi.w	4028bc <_svfprintf_r+0x12a0>
  402b5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402b5c:	1b9b      	subs	r3, r3, r6
  402b5e:	9312      	str	r3, [sp, #72]	; 0x48
  402b60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b62:	2b47      	cmp	r3, #71	; 0x47
  402b64:	f43f aef8 	beq.w	402958 <_svfprintf_r+0x133c>
  402b68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402b6a:	e71a      	b.n	4029a2 <_svfprintf_r+0x1386>
  402b6c:	aa23      	add	r2, sp, #140	; 0x8c
  402b6e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402b70:	980a      	ldr	r0, [sp, #40]	; 0x28
  402b72:	f002 fcc3 	bl	4054fc <__ssprint_r>
  402b76:	2800      	cmp	r0, #0
  402b78:	f47e ae49 	bne.w	40180e <_svfprintf_r+0x1f2>
  402b7c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402b7e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402b80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b82:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402b86:	e631      	b.n	4027ec <_svfprintf_r+0x11d0>
  402b88:	46a0      	mov	r8, r4
  402b8a:	2500      	movs	r5, #0
  402b8c:	f7fe bda1 	b.w	4016d2 <_svfprintf_r+0xb6>
  402b90:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402b92:	e562      	b.n	40265a <_svfprintf_r+0x103e>
  402b94:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402b96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b98:	4413      	add	r3, r2
  402b9a:	2267      	movs	r2, #103	; 0x67
  402b9c:	930d      	str	r3, [sp, #52]	; 0x34
  402b9e:	9211      	str	r2, [sp, #68]	; 0x44
  402ba0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ba4:	e577      	b.n	402696 <_svfprintf_r+0x107a>
  402ba6:	3330      	adds	r3, #48	; 0x30
  402ba8:	2230      	movs	r2, #48	; 0x30
  402baa:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  402bae:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  402bb2:	ab20      	add	r3, sp, #128	; 0x80
  402bb4:	e731      	b.n	402a1a <_svfprintf_r+0x13fe>
  402bb6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402bba:	189d      	adds	r5, r3, r2
  402bbc:	eb05 030b 	add.w	r3, r5, fp
  402bc0:	930d      	str	r3, [sp, #52]	; 0x34
  402bc2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402bc6:	e566      	b.n	402696 <_svfprintf_r+0x107a>
  402bc8:	9808      	ldr	r0, [sp, #32]
  402bca:	4639      	mov	r1, r7
  402bcc:	2200      	movs	r2, #0
  402bce:	2300      	movs	r3, #0
  402bd0:	f003 fa60 	bl	406094 <__aeabi_dcmpeq>
  402bd4:	2800      	cmp	r0, #0
  402bd6:	f47f ae7b 	bne.w	4028d0 <_svfprintf_r+0x12b4>
  402bda:	f1c5 0501 	rsb	r5, r5, #1
  402bde:	951d      	str	r5, [sp, #116]	; 0x74
  402be0:	442c      	add	r4, r5
  402be2:	e527      	b.n	402634 <_svfprintf_r+0x1018>
  402be4:	4e32      	ldr	r6, [pc, #200]	; (402cb0 <_svfprintf_r+0x1694>)
  402be6:	4b33      	ldr	r3, [pc, #204]	; (402cb4 <_svfprintf_r+0x1698>)
  402be8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402bec:	f7ff b82e 	b.w	401c4c <_svfprintf_r+0x630>
  402bf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bf2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402bf4:	f1c3 0301 	rsb	r3, r3, #1
  402bf8:	441a      	add	r2, r3
  402bfa:	4613      	mov	r3, r2
  402bfc:	920d      	str	r2, [sp, #52]	; 0x34
  402bfe:	e778      	b.n	402af2 <_svfprintf_r+0x14d6>
  402c00:	9b07      	ldr	r3, [sp, #28]
  402c02:	f013 0301 	ands.w	r3, r3, #1
  402c06:	f47f af11 	bne.w	402a2c <_svfprintf_r+0x1410>
  402c0a:	9313      	str	r3, [sp, #76]	; 0x4c
  402c0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402c0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c12:	e540      	b.n	402696 <_svfprintf_r+0x107a>
  402c14:	980e      	ldr	r0, [sp, #56]	; 0x38
  402c16:	f898 3001 	ldrb.w	r3, [r8, #1]
  402c1a:	6805      	ldr	r5, [r0, #0]
  402c1c:	3004      	adds	r0, #4
  402c1e:	2d00      	cmp	r5, #0
  402c20:	900e      	str	r0, [sp, #56]	; 0x38
  402c22:	46a0      	mov	r8, r4
  402c24:	f6be ad53 	bge.w	4016ce <_svfprintf_r+0xb2>
  402c28:	f04f 35ff 	mov.w	r5, #4294967295
  402c2c:	f7fe bd4f 	b.w	4016ce <_svfprintf_r+0xb2>
  402c30:	f1bb 0f00 	cmp.w	fp, #0
  402c34:	d102      	bne.n	402c3c <_svfprintf_r+0x1620>
  402c36:	9b07      	ldr	r3, [sp, #28]
  402c38:	07d8      	lsls	r0, r3, #31
  402c3a:	d507      	bpl.n	402c4c <_svfprintf_r+0x1630>
  402c3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  402c3e:	1c5d      	adds	r5, r3, #1
  402c40:	eb05 030b 	add.w	r3, r5, fp
  402c44:	930d      	str	r3, [sp, #52]	; 0x34
  402c46:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c4a:	e524      	b.n	402696 <_svfprintf_r+0x107a>
  402c4c:	2301      	movs	r3, #1
  402c4e:	930d      	str	r3, [sp, #52]	; 0x34
  402c50:	e521      	b.n	402696 <_svfprintf_r+0x107a>
  402c52:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c56:	f7ff b921 	b.w	401e9c <_svfprintf_r+0x880>
  402c5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402c5c:	230c      	movs	r3, #12
  402c5e:	6013      	str	r3, [r2, #0]
  402c60:	f04f 30ff 	mov.w	r0, #4294967295
  402c64:	f7fe bddc 	b.w	401820 <_svfprintf_r+0x204>
  402c68:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c6c:	f7ff b8f9 	b.w	401e62 <_svfprintf_r+0x846>
  402c70:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  402c74:	e6d1      	b.n	402a1a <_svfprintf_r+0x13fe>
  402c76:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c7a:	f7fe bdd9 	b.w	401830 <_svfprintf_r+0x214>
  402c7e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c82:	f7ff b857 	b.w	401d34 <_svfprintf_r+0x718>
  402c86:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c8a:	f7ff b825 	b.w	401cd8 <_svfprintf_r+0x6bc>
  402c8e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c92:	f7ff b94c 	b.w	401f2e <_svfprintf_r+0x912>
  402c96:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402c9a:	f7fe bff3 	b.w	401c84 <_svfprintf_r+0x668>
  402c9e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402ca2:	f7fe bfa3 	b.w	401bec <_svfprintf_r+0x5d0>
  402ca6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402caa:	f7fe be33 	b.w	401914 <_svfprintf_r+0x2f8>
  402cae:	bf00      	nop
  402cb0:	004064ec 	.word	0x004064ec
  402cb4:	004064e8 	.word	0x004064e8

00402cb8 <register_fini>:
  402cb8:	4b02      	ldr	r3, [pc, #8]	; (402cc4 <register_fini+0xc>)
  402cba:	b113      	cbz	r3, 402cc2 <register_fini+0xa>
  402cbc:	4802      	ldr	r0, [pc, #8]	; (402cc8 <register_fini+0x10>)
  402cbe:	f000 b805 	b.w	402ccc <atexit>
  402cc2:	4770      	bx	lr
  402cc4:	00000000 	.word	0x00000000
  402cc8:	00403edd 	.word	0x00403edd

00402ccc <atexit>:
  402ccc:	2300      	movs	r3, #0
  402cce:	4601      	mov	r1, r0
  402cd0:	461a      	mov	r2, r3
  402cd2:	4618      	mov	r0, r3
  402cd4:	f002 bca8 	b.w	405628 <__register_exitproc>

00402cd8 <quorem>:
  402cd8:	6902      	ldr	r2, [r0, #16]
  402cda:	690b      	ldr	r3, [r1, #16]
  402cdc:	4293      	cmp	r3, r2
  402cde:	f300 808d 	bgt.w	402dfc <quorem+0x124>
  402ce2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ce6:	f103 38ff 	add.w	r8, r3, #4294967295
  402cea:	f101 0714 	add.w	r7, r1, #20
  402cee:	f100 0b14 	add.w	fp, r0, #20
  402cf2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402cf6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402cfa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402cfe:	b083      	sub	sp, #12
  402d00:	3201      	adds	r2, #1
  402d02:	fbb3 f9f2 	udiv	r9, r3, r2
  402d06:	eb0b 0304 	add.w	r3, fp, r4
  402d0a:	9400      	str	r4, [sp, #0]
  402d0c:	eb07 0a04 	add.w	sl, r7, r4
  402d10:	9301      	str	r3, [sp, #4]
  402d12:	f1b9 0f00 	cmp.w	r9, #0
  402d16:	d039      	beq.n	402d8c <quorem+0xb4>
  402d18:	2500      	movs	r5, #0
  402d1a:	46bc      	mov	ip, r7
  402d1c:	46de      	mov	lr, fp
  402d1e:	462b      	mov	r3, r5
  402d20:	f85c 6b04 	ldr.w	r6, [ip], #4
  402d24:	f8de 2000 	ldr.w	r2, [lr]
  402d28:	b2b4      	uxth	r4, r6
  402d2a:	fb09 5504 	mla	r5, r9, r4, r5
  402d2e:	0c36      	lsrs	r6, r6, #16
  402d30:	0c2c      	lsrs	r4, r5, #16
  402d32:	fb09 4406 	mla	r4, r9, r6, r4
  402d36:	b2ad      	uxth	r5, r5
  402d38:	1b5b      	subs	r3, r3, r5
  402d3a:	b2a6      	uxth	r6, r4
  402d3c:	fa13 f382 	uxtah	r3, r3, r2
  402d40:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  402d44:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402d48:	b29b      	uxth	r3, r3
  402d4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402d4e:	45e2      	cmp	sl, ip
  402d50:	f84e 3b04 	str.w	r3, [lr], #4
  402d54:	ea4f 4514 	mov.w	r5, r4, lsr #16
  402d58:	ea4f 4326 	mov.w	r3, r6, asr #16
  402d5c:	d2e0      	bcs.n	402d20 <quorem+0x48>
  402d5e:	9b00      	ldr	r3, [sp, #0]
  402d60:	f85b 3003 	ldr.w	r3, [fp, r3]
  402d64:	b993      	cbnz	r3, 402d8c <quorem+0xb4>
  402d66:	9c01      	ldr	r4, [sp, #4]
  402d68:	1f23      	subs	r3, r4, #4
  402d6a:	459b      	cmp	fp, r3
  402d6c:	d20c      	bcs.n	402d88 <quorem+0xb0>
  402d6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402d72:	b94b      	cbnz	r3, 402d88 <quorem+0xb0>
  402d74:	f1a4 0308 	sub.w	r3, r4, #8
  402d78:	e002      	b.n	402d80 <quorem+0xa8>
  402d7a:	681a      	ldr	r2, [r3, #0]
  402d7c:	3b04      	subs	r3, #4
  402d7e:	b91a      	cbnz	r2, 402d88 <quorem+0xb0>
  402d80:	459b      	cmp	fp, r3
  402d82:	f108 38ff 	add.w	r8, r8, #4294967295
  402d86:	d3f8      	bcc.n	402d7a <quorem+0xa2>
  402d88:	f8c0 8010 	str.w	r8, [r0, #16]
  402d8c:	4604      	mov	r4, r0
  402d8e:	f002 f869 	bl	404e64 <__mcmp>
  402d92:	2800      	cmp	r0, #0
  402d94:	db2e      	blt.n	402df4 <quorem+0x11c>
  402d96:	f109 0901 	add.w	r9, r9, #1
  402d9a:	465d      	mov	r5, fp
  402d9c:	2300      	movs	r3, #0
  402d9e:	f857 1b04 	ldr.w	r1, [r7], #4
  402da2:	6828      	ldr	r0, [r5, #0]
  402da4:	b28a      	uxth	r2, r1
  402da6:	1a9a      	subs	r2, r3, r2
  402da8:	0c09      	lsrs	r1, r1, #16
  402daa:	fa12 f280 	uxtah	r2, r2, r0
  402dae:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  402db2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402db6:	b291      	uxth	r1, r2
  402db8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  402dbc:	45ba      	cmp	sl, r7
  402dbe:	f845 1b04 	str.w	r1, [r5], #4
  402dc2:	ea4f 4323 	mov.w	r3, r3, asr #16
  402dc6:	d2ea      	bcs.n	402d9e <quorem+0xc6>
  402dc8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402dcc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402dd0:	b982      	cbnz	r2, 402df4 <quorem+0x11c>
  402dd2:	1f1a      	subs	r2, r3, #4
  402dd4:	4593      	cmp	fp, r2
  402dd6:	d20b      	bcs.n	402df0 <quorem+0x118>
  402dd8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402ddc:	b942      	cbnz	r2, 402df0 <quorem+0x118>
  402dde:	3b08      	subs	r3, #8
  402de0:	e002      	b.n	402de8 <quorem+0x110>
  402de2:	681a      	ldr	r2, [r3, #0]
  402de4:	3b04      	subs	r3, #4
  402de6:	b91a      	cbnz	r2, 402df0 <quorem+0x118>
  402de8:	459b      	cmp	fp, r3
  402dea:	f108 38ff 	add.w	r8, r8, #4294967295
  402dee:	d3f8      	bcc.n	402de2 <quorem+0x10a>
  402df0:	f8c4 8010 	str.w	r8, [r4, #16]
  402df4:	4648      	mov	r0, r9
  402df6:	b003      	add	sp, #12
  402df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dfc:	2000      	movs	r0, #0
  402dfe:	4770      	bx	lr

00402e00 <_dtoa_r>:
  402e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e04:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402e06:	b097      	sub	sp, #92	; 0x5c
  402e08:	4681      	mov	r9, r0
  402e0a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  402e0c:	4692      	mov	sl, r2
  402e0e:	469b      	mov	fp, r3
  402e10:	b149      	cbz	r1, 402e26 <_dtoa_r+0x26>
  402e12:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402e14:	604a      	str	r2, [r1, #4]
  402e16:	2301      	movs	r3, #1
  402e18:	4093      	lsls	r3, r2
  402e1a:	608b      	str	r3, [r1, #8]
  402e1c:	f001 fe40 	bl	404aa0 <_Bfree>
  402e20:	2300      	movs	r3, #0
  402e22:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  402e26:	f1bb 0f00 	cmp.w	fp, #0
  402e2a:	46d8      	mov	r8, fp
  402e2c:	db33      	blt.n	402e96 <_dtoa_r+0x96>
  402e2e:	2300      	movs	r3, #0
  402e30:	6023      	str	r3, [r4, #0]
  402e32:	4ba5      	ldr	r3, [pc, #660]	; (4030c8 <_dtoa_r+0x2c8>)
  402e34:	461a      	mov	r2, r3
  402e36:	ea08 0303 	and.w	r3, r8, r3
  402e3a:	4293      	cmp	r3, r2
  402e3c:	d014      	beq.n	402e68 <_dtoa_r+0x68>
  402e3e:	4650      	mov	r0, sl
  402e40:	4659      	mov	r1, fp
  402e42:	2200      	movs	r2, #0
  402e44:	2300      	movs	r3, #0
  402e46:	f003 f925 	bl	406094 <__aeabi_dcmpeq>
  402e4a:	4605      	mov	r5, r0
  402e4c:	b348      	cbz	r0, 402ea2 <_dtoa_r+0xa2>
  402e4e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  402e50:	2301      	movs	r3, #1
  402e52:	6013      	str	r3, [r2, #0]
  402e54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e56:	2b00      	cmp	r3, #0
  402e58:	f000 80c5 	beq.w	402fe6 <_dtoa_r+0x1e6>
  402e5c:	489b      	ldr	r0, [pc, #620]	; (4030cc <_dtoa_r+0x2cc>)
  402e5e:	6018      	str	r0, [r3, #0]
  402e60:	3801      	subs	r0, #1
  402e62:	b017      	add	sp, #92	; 0x5c
  402e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e68:	9a22      	ldr	r2, [sp, #136]	; 0x88
  402e6a:	f242 730f 	movw	r3, #9999	; 0x270f
  402e6e:	6013      	str	r3, [r2, #0]
  402e70:	f1ba 0f00 	cmp.w	sl, #0
  402e74:	f000 80a2 	beq.w	402fbc <_dtoa_r+0x1bc>
  402e78:	4895      	ldr	r0, [pc, #596]	; (4030d0 <_dtoa_r+0x2d0>)
  402e7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e7c:	2b00      	cmp	r3, #0
  402e7e:	d0f0      	beq.n	402e62 <_dtoa_r+0x62>
  402e80:	78c3      	ldrb	r3, [r0, #3]
  402e82:	2b00      	cmp	r3, #0
  402e84:	f000 80b1 	beq.w	402fea <_dtoa_r+0x1ea>
  402e88:	f100 0308 	add.w	r3, r0, #8
  402e8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402e8e:	6013      	str	r3, [r2, #0]
  402e90:	b017      	add	sp, #92	; 0x5c
  402e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e96:	2301      	movs	r3, #1
  402e98:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  402e9c:	6023      	str	r3, [r4, #0]
  402e9e:	46c3      	mov	fp, r8
  402ea0:	e7c7      	b.n	402e32 <_dtoa_r+0x32>
  402ea2:	aa14      	add	r2, sp, #80	; 0x50
  402ea4:	ab15      	add	r3, sp, #84	; 0x54
  402ea6:	9201      	str	r2, [sp, #4]
  402ea8:	9300      	str	r3, [sp, #0]
  402eaa:	4652      	mov	r2, sl
  402eac:	465b      	mov	r3, fp
  402eae:	4648      	mov	r0, r9
  402eb0:	f002 f882 	bl	404fb8 <__d2b>
  402eb4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  402eb8:	9008      	str	r0, [sp, #32]
  402eba:	f040 8088 	bne.w	402fce <_dtoa_r+0x1ce>
  402ebe:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402ec0:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402ec2:	442c      	add	r4, r5
  402ec4:	f204 4332 	addw	r3, r4, #1074	; 0x432
  402ec8:	2b20      	cmp	r3, #32
  402eca:	f340 8291 	ble.w	4033f0 <_dtoa_r+0x5f0>
  402ece:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  402ed2:	f204 4012 	addw	r0, r4, #1042	; 0x412
  402ed6:	fa08 f803 	lsl.w	r8, r8, r3
  402eda:	fa2a f000 	lsr.w	r0, sl, r0
  402ede:	ea40 0008 	orr.w	r0, r0, r8
  402ee2:	f002 fdf9 	bl	405ad8 <__aeabi_ui2d>
  402ee6:	2301      	movs	r3, #1
  402ee8:	3c01      	subs	r4, #1
  402eea:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402eee:	9310      	str	r3, [sp, #64]	; 0x40
  402ef0:	2200      	movs	r2, #0
  402ef2:	4b78      	ldr	r3, [pc, #480]	; (4030d4 <_dtoa_r+0x2d4>)
  402ef4:	f002 fcb2 	bl	40585c <__aeabi_dsub>
  402ef8:	a36d      	add	r3, pc, #436	; (adr r3, 4030b0 <_dtoa_r+0x2b0>)
  402efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  402efe:	f002 fe61 	bl	405bc4 <__aeabi_dmul>
  402f02:	a36d      	add	r3, pc, #436	; (adr r3, 4030b8 <_dtoa_r+0x2b8>)
  402f04:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f08:	f002 fcaa 	bl	405860 <__adddf3>
  402f0c:	4606      	mov	r6, r0
  402f0e:	4620      	mov	r0, r4
  402f10:	460f      	mov	r7, r1
  402f12:	f002 fdf1 	bl	405af8 <__aeabi_i2d>
  402f16:	a36a      	add	r3, pc, #424	; (adr r3, 4030c0 <_dtoa_r+0x2c0>)
  402f18:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f1c:	f002 fe52 	bl	405bc4 <__aeabi_dmul>
  402f20:	4602      	mov	r2, r0
  402f22:	460b      	mov	r3, r1
  402f24:	4630      	mov	r0, r6
  402f26:	4639      	mov	r1, r7
  402f28:	f002 fc9a 	bl	405860 <__adddf3>
  402f2c:	4606      	mov	r6, r0
  402f2e:	460f      	mov	r7, r1
  402f30:	f003 f8f8 	bl	406124 <__aeabi_d2iz>
  402f34:	2200      	movs	r2, #0
  402f36:	9004      	str	r0, [sp, #16]
  402f38:	2300      	movs	r3, #0
  402f3a:	4630      	mov	r0, r6
  402f3c:	4639      	mov	r1, r7
  402f3e:	f003 f8b3 	bl	4060a8 <__aeabi_dcmplt>
  402f42:	2800      	cmp	r0, #0
  402f44:	f040 8230 	bne.w	4033a8 <_dtoa_r+0x5a8>
  402f48:	9e04      	ldr	r6, [sp, #16]
  402f4a:	2e16      	cmp	r6, #22
  402f4c:	f200 8229 	bhi.w	4033a2 <_dtoa_r+0x5a2>
  402f50:	4b61      	ldr	r3, [pc, #388]	; (4030d8 <_dtoa_r+0x2d8>)
  402f52:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  402f56:	e9d3 0100 	ldrd	r0, r1, [r3]
  402f5a:	4652      	mov	r2, sl
  402f5c:	465b      	mov	r3, fp
  402f5e:	f003 f8c1 	bl	4060e4 <__aeabi_dcmpgt>
  402f62:	2800      	cmp	r0, #0
  402f64:	f000 8249 	beq.w	4033fa <_dtoa_r+0x5fa>
  402f68:	1e73      	subs	r3, r6, #1
  402f6a:	9304      	str	r3, [sp, #16]
  402f6c:	2300      	movs	r3, #0
  402f6e:	930c      	str	r3, [sp, #48]	; 0x30
  402f70:	1b2c      	subs	r4, r5, r4
  402f72:	1e63      	subs	r3, r4, #1
  402f74:	9302      	str	r3, [sp, #8]
  402f76:	f100 8232 	bmi.w	4033de <_dtoa_r+0x5de>
  402f7a:	2300      	movs	r3, #0
  402f7c:	9305      	str	r3, [sp, #20]
  402f7e:	9b04      	ldr	r3, [sp, #16]
  402f80:	2b00      	cmp	r3, #0
  402f82:	f2c0 8223 	blt.w	4033cc <_dtoa_r+0x5cc>
  402f86:	9a02      	ldr	r2, [sp, #8]
  402f88:	930b      	str	r3, [sp, #44]	; 0x2c
  402f8a:	4611      	mov	r1, r2
  402f8c:	4419      	add	r1, r3
  402f8e:	2300      	movs	r3, #0
  402f90:	9102      	str	r1, [sp, #8]
  402f92:	930a      	str	r3, [sp, #40]	; 0x28
  402f94:	9b20      	ldr	r3, [sp, #128]	; 0x80
  402f96:	2b09      	cmp	r3, #9
  402f98:	d829      	bhi.n	402fee <_dtoa_r+0x1ee>
  402f9a:	2b05      	cmp	r3, #5
  402f9c:	f340 8658 	ble.w	403c50 <_dtoa_r+0xe50>
  402fa0:	3b04      	subs	r3, #4
  402fa2:	9320      	str	r3, [sp, #128]	; 0x80
  402fa4:	2500      	movs	r5, #0
  402fa6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  402fa8:	3b02      	subs	r3, #2
  402faa:	2b03      	cmp	r3, #3
  402fac:	f200 8635 	bhi.w	403c1a <_dtoa_r+0xe1a>
  402fb0:	e8df f013 	tbh	[pc, r3, lsl #1]
  402fb4:	0228032c 	.word	0x0228032c
  402fb8:	04590337 	.word	0x04590337
  402fbc:	4b44      	ldr	r3, [pc, #272]	; (4030d0 <_dtoa_r+0x2d0>)
  402fbe:	4a47      	ldr	r2, [pc, #284]	; (4030dc <_dtoa_r+0x2dc>)
  402fc0:	f3c8 0013 	ubfx	r0, r8, #0, #20
  402fc4:	2800      	cmp	r0, #0
  402fc6:	bf14      	ite	ne
  402fc8:	4618      	movne	r0, r3
  402fca:	4610      	moveq	r0, r2
  402fcc:	e755      	b.n	402e7a <_dtoa_r+0x7a>
  402fce:	f3cb 0313 	ubfx	r3, fp, #0, #20
  402fd2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  402fd6:	9510      	str	r5, [sp, #64]	; 0x40
  402fd8:	4650      	mov	r0, sl
  402fda:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  402fde:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402fe2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402fe4:	e784      	b.n	402ef0 <_dtoa_r+0xf0>
  402fe6:	483e      	ldr	r0, [pc, #248]	; (4030e0 <_dtoa_r+0x2e0>)
  402fe8:	e73b      	b.n	402e62 <_dtoa_r+0x62>
  402fea:	1cc3      	adds	r3, r0, #3
  402fec:	e74e      	b.n	402e8c <_dtoa_r+0x8c>
  402fee:	2100      	movs	r1, #0
  402ff0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  402ff4:	4648      	mov	r0, r9
  402ff6:	9120      	str	r1, [sp, #128]	; 0x80
  402ff8:	f001 fd2c 	bl	404a54 <_Balloc>
  402ffc:	f04f 33ff 	mov.w	r3, #4294967295
  403000:	9306      	str	r3, [sp, #24]
  403002:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403004:	930d      	str	r3, [sp, #52]	; 0x34
  403006:	2301      	movs	r3, #1
  403008:	9007      	str	r0, [sp, #28]
  40300a:	9221      	str	r2, [sp, #132]	; 0x84
  40300c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403010:	9309      	str	r3, [sp, #36]	; 0x24
  403012:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403014:	2b00      	cmp	r3, #0
  403016:	f2c0 80d1 	blt.w	4031bc <_dtoa_r+0x3bc>
  40301a:	9a04      	ldr	r2, [sp, #16]
  40301c:	2a0e      	cmp	r2, #14
  40301e:	f300 80cd 	bgt.w	4031bc <_dtoa_r+0x3bc>
  403022:	4b2d      	ldr	r3, [pc, #180]	; (4030d8 <_dtoa_r+0x2d8>)
  403024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403028:	e9d3 3400 	ldrd	r3, r4, [r3]
  40302c:	e9cd 3402 	strd	r3, r4, [sp, #8]
  403030:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403032:	2b00      	cmp	r3, #0
  403034:	f2c0 8300 	blt.w	403638 <_dtoa_r+0x838>
  403038:	4656      	mov	r6, sl
  40303a:	465f      	mov	r7, fp
  40303c:	4650      	mov	r0, sl
  40303e:	4659      	mov	r1, fp
  403040:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  403044:	4652      	mov	r2, sl
  403046:	465b      	mov	r3, fp
  403048:	f002 fee6 	bl	405e18 <__aeabi_ddiv>
  40304c:	f003 f86a 	bl	406124 <__aeabi_d2iz>
  403050:	4604      	mov	r4, r0
  403052:	f002 fd51 	bl	405af8 <__aeabi_i2d>
  403056:	4652      	mov	r2, sl
  403058:	465b      	mov	r3, fp
  40305a:	f002 fdb3 	bl	405bc4 <__aeabi_dmul>
  40305e:	460b      	mov	r3, r1
  403060:	4602      	mov	r2, r0
  403062:	4639      	mov	r1, r7
  403064:	4630      	mov	r0, r6
  403066:	f002 fbf9 	bl	40585c <__aeabi_dsub>
  40306a:	9d07      	ldr	r5, [sp, #28]
  40306c:	f104 0330 	add.w	r3, r4, #48	; 0x30
  403070:	702b      	strb	r3, [r5, #0]
  403072:	9b06      	ldr	r3, [sp, #24]
  403074:	2b01      	cmp	r3, #1
  403076:	4606      	mov	r6, r0
  403078:	460f      	mov	r7, r1
  40307a:	f105 0501 	add.w	r5, r5, #1
  40307e:	d062      	beq.n	403146 <_dtoa_r+0x346>
  403080:	2200      	movs	r2, #0
  403082:	4b18      	ldr	r3, [pc, #96]	; (4030e4 <_dtoa_r+0x2e4>)
  403084:	f002 fd9e 	bl	405bc4 <__aeabi_dmul>
  403088:	2200      	movs	r2, #0
  40308a:	2300      	movs	r3, #0
  40308c:	4606      	mov	r6, r0
  40308e:	460f      	mov	r7, r1
  403090:	f003 f800 	bl	406094 <__aeabi_dcmpeq>
  403094:	2800      	cmp	r0, #0
  403096:	d17e      	bne.n	403196 <_dtoa_r+0x396>
  403098:	f8cd 9014 	str.w	r9, [sp, #20]
  40309c:	f8dd a018 	ldr.w	sl, [sp, #24]
  4030a0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4030a4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4030a8:	e029      	b.n	4030fe <_dtoa_r+0x2fe>
  4030aa:	bf00      	nop
  4030ac:	f3af 8000 	nop.w
  4030b0:	636f4361 	.word	0x636f4361
  4030b4:	3fd287a7 	.word	0x3fd287a7
  4030b8:	8b60c8b3 	.word	0x8b60c8b3
  4030bc:	3fc68a28 	.word	0x3fc68a28
  4030c0:	509f79fb 	.word	0x509f79fb
  4030c4:	3fd34413 	.word	0x3fd34413
  4030c8:	7ff00000 	.word	0x7ff00000
  4030cc:	00406521 	.word	0x00406521
  4030d0:	00406540 	.word	0x00406540
  4030d4:	3ff80000 	.word	0x3ff80000
  4030d8:	00406550 	.word	0x00406550
  4030dc:	00406534 	.word	0x00406534
  4030e0:	00406520 	.word	0x00406520
  4030e4:	40240000 	.word	0x40240000
  4030e8:	f002 fd6c 	bl	405bc4 <__aeabi_dmul>
  4030ec:	2200      	movs	r2, #0
  4030ee:	2300      	movs	r3, #0
  4030f0:	4606      	mov	r6, r0
  4030f2:	460f      	mov	r7, r1
  4030f4:	f002 ffce 	bl	406094 <__aeabi_dcmpeq>
  4030f8:	2800      	cmp	r0, #0
  4030fa:	f040 83b7 	bne.w	40386c <_dtoa_r+0xa6c>
  4030fe:	4642      	mov	r2, r8
  403100:	464b      	mov	r3, r9
  403102:	4630      	mov	r0, r6
  403104:	4639      	mov	r1, r7
  403106:	f002 fe87 	bl	405e18 <__aeabi_ddiv>
  40310a:	f003 f80b 	bl	406124 <__aeabi_d2iz>
  40310e:	4604      	mov	r4, r0
  403110:	f002 fcf2 	bl	405af8 <__aeabi_i2d>
  403114:	4642      	mov	r2, r8
  403116:	464b      	mov	r3, r9
  403118:	f002 fd54 	bl	405bc4 <__aeabi_dmul>
  40311c:	4602      	mov	r2, r0
  40311e:	460b      	mov	r3, r1
  403120:	4630      	mov	r0, r6
  403122:	4639      	mov	r1, r7
  403124:	f002 fb9a 	bl	40585c <__aeabi_dsub>
  403128:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40312c:	f805 eb01 	strb.w	lr, [r5], #1
  403130:	ebcb 0e05 	rsb	lr, fp, r5
  403134:	45d6      	cmp	lr, sl
  403136:	4606      	mov	r6, r0
  403138:	460f      	mov	r7, r1
  40313a:	f04f 0200 	mov.w	r2, #0
  40313e:	4bb0      	ldr	r3, [pc, #704]	; (403400 <_dtoa_r+0x600>)
  403140:	d1d2      	bne.n	4030e8 <_dtoa_r+0x2e8>
  403142:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403146:	4632      	mov	r2, r6
  403148:	463b      	mov	r3, r7
  40314a:	4630      	mov	r0, r6
  40314c:	4639      	mov	r1, r7
  40314e:	f002 fb87 	bl	405860 <__adddf3>
  403152:	4606      	mov	r6, r0
  403154:	460f      	mov	r7, r1
  403156:	4602      	mov	r2, r0
  403158:	460b      	mov	r3, r1
  40315a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40315e:	f002 ffa3 	bl	4060a8 <__aeabi_dcmplt>
  403162:	b940      	cbnz	r0, 403176 <_dtoa_r+0x376>
  403164:	4632      	mov	r2, r6
  403166:	463b      	mov	r3, r7
  403168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40316c:	f002 ff92 	bl	406094 <__aeabi_dcmpeq>
  403170:	b188      	cbz	r0, 403196 <_dtoa_r+0x396>
  403172:	07e3      	lsls	r3, r4, #31
  403174:	d50f      	bpl.n	403196 <_dtoa_r+0x396>
  403176:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40317a:	9a07      	ldr	r2, [sp, #28]
  40317c:	1e6b      	subs	r3, r5, #1
  40317e:	e004      	b.n	40318a <_dtoa_r+0x38a>
  403180:	429a      	cmp	r2, r3
  403182:	f000 842c 	beq.w	4039de <_dtoa_r+0xbde>
  403186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40318a:	2c39      	cmp	r4, #57	; 0x39
  40318c:	f103 0501 	add.w	r5, r3, #1
  403190:	d0f6      	beq.n	403180 <_dtoa_r+0x380>
  403192:	3401      	adds	r4, #1
  403194:	701c      	strb	r4, [r3, #0]
  403196:	9908      	ldr	r1, [sp, #32]
  403198:	4648      	mov	r0, r9
  40319a:	f001 fc81 	bl	404aa0 <_Bfree>
  40319e:	2200      	movs	r2, #0
  4031a0:	9b04      	ldr	r3, [sp, #16]
  4031a2:	702a      	strb	r2, [r5, #0]
  4031a4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4031a6:	3301      	adds	r3, #1
  4031a8:	6013      	str	r3, [r2, #0]
  4031aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031ac:	2b00      	cmp	r3, #0
  4031ae:	f000 83a7 	beq.w	403900 <_dtoa_r+0xb00>
  4031b2:	9807      	ldr	r0, [sp, #28]
  4031b4:	601d      	str	r5, [r3, #0]
  4031b6:	b017      	add	sp, #92	; 0x5c
  4031b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4031be:	2a00      	cmp	r2, #0
  4031c0:	f000 8112 	beq.w	4033e8 <_dtoa_r+0x5e8>
  4031c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4031c6:	2a01      	cmp	r2, #1
  4031c8:	f340 8258 	ble.w	40367c <_dtoa_r+0x87c>
  4031cc:	9b06      	ldr	r3, [sp, #24]
  4031ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031d0:	1e5f      	subs	r7, r3, #1
  4031d2:	42ba      	cmp	r2, r7
  4031d4:	f2c0 8397 	blt.w	403906 <_dtoa_r+0xb06>
  4031d8:	1bd7      	subs	r7, r2, r7
  4031da:	9b06      	ldr	r3, [sp, #24]
  4031dc:	2b00      	cmp	r3, #0
  4031de:	f2c0 848a 	blt.w	403af6 <_dtoa_r+0xcf6>
  4031e2:	9d05      	ldr	r5, [sp, #20]
  4031e4:	9b06      	ldr	r3, [sp, #24]
  4031e6:	9a05      	ldr	r2, [sp, #20]
  4031e8:	441a      	add	r2, r3
  4031ea:	9205      	str	r2, [sp, #20]
  4031ec:	9a02      	ldr	r2, [sp, #8]
  4031ee:	2101      	movs	r1, #1
  4031f0:	441a      	add	r2, r3
  4031f2:	4648      	mov	r0, r9
  4031f4:	9202      	str	r2, [sp, #8]
  4031f6:	f001 fceb 	bl	404bd0 <__i2b>
  4031fa:	4606      	mov	r6, r0
  4031fc:	b165      	cbz	r5, 403218 <_dtoa_r+0x418>
  4031fe:	9902      	ldr	r1, [sp, #8]
  403200:	2900      	cmp	r1, #0
  403202:	460b      	mov	r3, r1
  403204:	dd08      	ble.n	403218 <_dtoa_r+0x418>
  403206:	42a9      	cmp	r1, r5
  403208:	9a05      	ldr	r2, [sp, #20]
  40320a:	bfa8      	it	ge
  40320c:	462b      	movge	r3, r5
  40320e:	1ad2      	subs	r2, r2, r3
  403210:	1aed      	subs	r5, r5, r3
  403212:	1acb      	subs	r3, r1, r3
  403214:	9205      	str	r2, [sp, #20]
  403216:	9302      	str	r3, [sp, #8]
  403218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40321a:	2b00      	cmp	r3, #0
  40321c:	f340 82fc 	ble.w	403818 <_dtoa_r+0xa18>
  403220:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403222:	2a00      	cmp	r2, #0
  403224:	f000 8201 	beq.w	40362a <_dtoa_r+0x82a>
  403228:	2f00      	cmp	r7, #0
  40322a:	f000 81fe 	beq.w	40362a <_dtoa_r+0x82a>
  40322e:	4631      	mov	r1, r6
  403230:	463a      	mov	r2, r7
  403232:	4648      	mov	r0, r9
  403234:	f001 fd6e 	bl	404d14 <__pow5mult>
  403238:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40323c:	4601      	mov	r1, r0
  40323e:	4642      	mov	r2, r8
  403240:	4606      	mov	r6, r0
  403242:	4648      	mov	r0, r9
  403244:	f001 fcce 	bl	404be4 <__multiply>
  403248:	4641      	mov	r1, r8
  40324a:	4604      	mov	r4, r0
  40324c:	4648      	mov	r0, r9
  40324e:	f001 fc27 	bl	404aa0 <_Bfree>
  403252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403254:	1bdb      	subs	r3, r3, r7
  403256:	930a      	str	r3, [sp, #40]	; 0x28
  403258:	f040 81e6 	bne.w	403628 <_dtoa_r+0x828>
  40325c:	2101      	movs	r1, #1
  40325e:	4648      	mov	r0, r9
  403260:	f001 fcb6 	bl	404bd0 <__i2b>
  403264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403266:	4680      	mov	r8, r0
  403268:	2b00      	cmp	r3, #0
  40326a:	f000 8219 	beq.w	4036a0 <_dtoa_r+0x8a0>
  40326e:	4601      	mov	r1, r0
  403270:	461a      	mov	r2, r3
  403272:	4648      	mov	r0, r9
  403274:	f001 fd4e 	bl	404d14 <__pow5mult>
  403278:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40327a:	2b01      	cmp	r3, #1
  40327c:	4680      	mov	r8, r0
  40327e:	f340 82f8 	ble.w	403872 <_dtoa_r+0xa72>
  403282:	2700      	movs	r7, #0
  403284:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403288:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40328c:	6918      	ldr	r0, [r3, #16]
  40328e:	f001 fc51 	bl	404b34 <__hi0bits>
  403292:	f1c0 0020 	rsb	r0, r0, #32
  403296:	9a02      	ldr	r2, [sp, #8]
  403298:	4410      	add	r0, r2
  40329a:	f010 001f 	ands.w	r0, r0, #31
  40329e:	f000 81f6 	beq.w	40368e <_dtoa_r+0x88e>
  4032a2:	f1c0 0320 	rsb	r3, r0, #32
  4032a6:	2b04      	cmp	r3, #4
  4032a8:	f340 84ca 	ble.w	403c40 <_dtoa_r+0xe40>
  4032ac:	9b05      	ldr	r3, [sp, #20]
  4032ae:	f1c0 001c 	rsb	r0, r0, #28
  4032b2:	4403      	add	r3, r0
  4032b4:	9305      	str	r3, [sp, #20]
  4032b6:	4613      	mov	r3, r2
  4032b8:	4403      	add	r3, r0
  4032ba:	4405      	add	r5, r0
  4032bc:	9302      	str	r3, [sp, #8]
  4032be:	9b05      	ldr	r3, [sp, #20]
  4032c0:	2b00      	cmp	r3, #0
  4032c2:	dd05      	ble.n	4032d0 <_dtoa_r+0x4d0>
  4032c4:	4621      	mov	r1, r4
  4032c6:	461a      	mov	r2, r3
  4032c8:	4648      	mov	r0, r9
  4032ca:	f001 fd73 	bl	404db4 <__lshift>
  4032ce:	4604      	mov	r4, r0
  4032d0:	9b02      	ldr	r3, [sp, #8]
  4032d2:	2b00      	cmp	r3, #0
  4032d4:	dd05      	ble.n	4032e2 <_dtoa_r+0x4e2>
  4032d6:	4641      	mov	r1, r8
  4032d8:	461a      	mov	r2, r3
  4032da:	4648      	mov	r0, r9
  4032dc:	f001 fd6a 	bl	404db4 <__lshift>
  4032e0:	4680      	mov	r8, r0
  4032e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4032e4:	2b00      	cmp	r3, #0
  4032e6:	f040 827c 	bne.w	4037e2 <_dtoa_r+0x9e2>
  4032ea:	9b06      	ldr	r3, [sp, #24]
  4032ec:	2b00      	cmp	r3, #0
  4032ee:	f340 8295 	ble.w	40381c <_dtoa_r+0xa1c>
  4032f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032f4:	2b00      	cmp	r3, #0
  4032f6:	f040 81f5 	bne.w	4036e4 <_dtoa_r+0x8e4>
  4032fa:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4032fe:	9f06      	ldr	r7, [sp, #24]
  403300:	465d      	mov	r5, fp
  403302:	e002      	b.n	40330a <_dtoa_r+0x50a>
  403304:	f001 fbd6 	bl	404ab4 <__multadd>
  403308:	4604      	mov	r4, r0
  40330a:	4641      	mov	r1, r8
  40330c:	4620      	mov	r0, r4
  40330e:	f7ff fce3 	bl	402cd8 <quorem>
  403312:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403316:	f805 ab01 	strb.w	sl, [r5], #1
  40331a:	ebcb 0305 	rsb	r3, fp, r5
  40331e:	42bb      	cmp	r3, r7
  403320:	f04f 020a 	mov.w	r2, #10
  403324:	f04f 0300 	mov.w	r3, #0
  403328:	4621      	mov	r1, r4
  40332a:	4648      	mov	r0, r9
  40332c:	dbea      	blt.n	403304 <_dtoa_r+0x504>
  40332e:	9b07      	ldr	r3, [sp, #28]
  403330:	9a06      	ldr	r2, [sp, #24]
  403332:	2a01      	cmp	r2, #1
  403334:	bfac      	ite	ge
  403336:	189b      	addge	r3, r3, r2
  403338:	3301      	addlt	r3, #1
  40333a:	461d      	mov	r5, r3
  40333c:	f04f 0b00 	mov.w	fp, #0
  403340:	4621      	mov	r1, r4
  403342:	2201      	movs	r2, #1
  403344:	4648      	mov	r0, r9
  403346:	f001 fd35 	bl	404db4 <__lshift>
  40334a:	4641      	mov	r1, r8
  40334c:	9008      	str	r0, [sp, #32]
  40334e:	f001 fd89 	bl	404e64 <__mcmp>
  403352:	2800      	cmp	r0, #0
  403354:	f340 830d 	ble.w	403972 <_dtoa_r+0xb72>
  403358:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40335c:	9907      	ldr	r1, [sp, #28]
  40335e:	1e6b      	subs	r3, r5, #1
  403360:	e004      	b.n	40336c <_dtoa_r+0x56c>
  403362:	428b      	cmp	r3, r1
  403364:	f000 8278 	beq.w	403858 <_dtoa_r+0xa58>
  403368:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40336c:	2a39      	cmp	r2, #57	; 0x39
  40336e:	f103 0501 	add.w	r5, r3, #1
  403372:	d0f6      	beq.n	403362 <_dtoa_r+0x562>
  403374:	3201      	adds	r2, #1
  403376:	701a      	strb	r2, [r3, #0]
  403378:	4641      	mov	r1, r8
  40337a:	4648      	mov	r0, r9
  40337c:	f001 fb90 	bl	404aa0 <_Bfree>
  403380:	2e00      	cmp	r6, #0
  403382:	f43f af08 	beq.w	403196 <_dtoa_r+0x396>
  403386:	f1bb 0f00 	cmp.w	fp, #0
  40338a:	d005      	beq.n	403398 <_dtoa_r+0x598>
  40338c:	45b3      	cmp	fp, r6
  40338e:	d003      	beq.n	403398 <_dtoa_r+0x598>
  403390:	4659      	mov	r1, fp
  403392:	4648      	mov	r0, r9
  403394:	f001 fb84 	bl	404aa0 <_Bfree>
  403398:	4631      	mov	r1, r6
  40339a:	4648      	mov	r0, r9
  40339c:	f001 fb80 	bl	404aa0 <_Bfree>
  4033a0:	e6f9      	b.n	403196 <_dtoa_r+0x396>
  4033a2:	2301      	movs	r3, #1
  4033a4:	930c      	str	r3, [sp, #48]	; 0x30
  4033a6:	e5e3      	b.n	402f70 <_dtoa_r+0x170>
  4033a8:	f8dd 8010 	ldr.w	r8, [sp, #16]
  4033ac:	4640      	mov	r0, r8
  4033ae:	f002 fba3 	bl	405af8 <__aeabi_i2d>
  4033b2:	4602      	mov	r2, r0
  4033b4:	460b      	mov	r3, r1
  4033b6:	4630      	mov	r0, r6
  4033b8:	4639      	mov	r1, r7
  4033ba:	f002 fe6b 	bl	406094 <__aeabi_dcmpeq>
  4033be:	2800      	cmp	r0, #0
  4033c0:	f47f adc2 	bne.w	402f48 <_dtoa_r+0x148>
  4033c4:	f108 33ff 	add.w	r3, r8, #4294967295
  4033c8:	9304      	str	r3, [sp, #16]
  4033ca:	e5bd      	b.n	402f48 <_dtoa_r+0x148>
  4033cc:	9a05      	ldr	r2, [sp, #20]
  4033ce:	9b04      	ldr	r3, [sp, #16]
  4033d0:	1ad2      	subs	r2, r2, r3
  4033d2:	425b      	negs	r3, r3
  4033d4:	930a      	str	r3, [sp, #40]	; 0x28
  4033d6:	2300      	movs	r3, #0
  4033d8:	9205      	str	r2, [sp, #20]
  4033da:	930b      	str	r3, [sp, #44]	; 0x2c
  4033dc:	e5da      	b.n	402f94 <_dtoa_r+0x194>
  4033de:	425b      	negs	r3, r3
  4033e0:	9305      	str	r3, [sp, #20]
  4033e2:	2300      	movs	r3, #0
  4033e4:	9302      	str	r3, [sp, #8]
  4033e6:	e5ca      	b.n	402f7e <_dtoa_r+0x17e>
  4033e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4033ea:	9d05      	ldr	r5, [sp, #20]
  4033ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4033ee:	e705      	b.n	4031fc <_dtoa_r+0x3fc>
  4033f0:	f1c3 0820 	rsb	r8, r3, #32
  4033f4:	fa0a f008 	lsl.w	r0, sl, r8
  4033f8:	e573      	b.n	402ee2 <_dtoa_r+0xe2>
  4033fa:	900c      	str	r0, [sp, #48]	; 0x30
  4033fc:	e5b8      	b.n	402f70 <_dtoa_r+0x170>
  4033fe:	bf00      	nop
  403400:	40240000 	.word	0x40240000
  403404:	2300      	movs	r3, #0
  403406:	9309      	str	r3, [sp, #36]	; 0x24
  403408:	9b04      	ldr	r3, [sp, #16]
  40340a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  40340c:	4413      	add	r3, r2
  40340e:	930d      	str	r3, [sp, #52]	; 0x34
  403410:	3301      	adds	r3, #1
  403412:	2b00      	cmp	r3, #0
  403414:	9306      	str	r3, [sp, #24]
  403416:	f340 8283 	ble.w	403920 <_dtoa_r+0xb20>
  40341a:	9c06      	ldr	r4, [sp, #24]
  40341c:	4626      	mov	r6, r4
  40341e:	2100      	movs	r1, #0
  403420:	2e17      	cmp	r6, #23
  403422:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403426:	d90b      	bls.n	403440 <_dtoa_r+0x640>
  403428:	2201      	movs	r2, #1
  40342a:	2304      	movs	r3, #4
  40342c:	005b      	lsls	r3, r3, #1
  40342e:	f103 0014 	add.w	r0, r3, #20
  403432:	42b0      	cmp	r0, r6
  403434:	4611      	mov	r1, r2
  403436:	f102 0201 	add.w	r2, r2, #1
  40343a:	d9f7      	bls.n	40342c <_dtoa_r+0x62c>
  40343c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403440:	4648      	mov	r0, r9
  403442:	f001 fb07 	bl	404a54 <_Balloc>
  403446:	2c0e      	cmp	r4, #14
  403448:	9007      	str	r0, [sp, #28]
  40344a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40344e:	f63f ade0 	bhi.w	403012 <_dtoa_r+0x212>
  403452:	2d00      	cmp	r5, #0
  403454:	f43f addd 	beq.w	403012 <_dtoa_r+0x212>
  403458:	9904      	ldr	r1, [sp, #16]
  40345a:	4657      	mov	r7, sl
  40345c:	46d8      	mov	r8, fp
  40345e:	2900      	cmp	r1, #0
  403460:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  403464:	f340 8292 	ble.w	40398c <_dtoa_r+0xb8c>
  403468:	4b91      	ldr	r3, [pc, #580]	; (4036b0 <_dtoa_r+0x8b0>)
  40346a:	f001 020f 	and.w	r2, r1, #15
  40346e:	110e      	asrs	r6, r1, #4
  403470:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403474:	06f0      	lsls	r0, r6, #27
  403476:	e9d3 4500 	ldrd	r4, r5, [r3]
  40347a:	f140 824c 	bpl.w	403916 <_dtoa_r+0xb16>
  40347e:	4b8d      	ldr	r3, [pc, #564]	; (4036b4 <_dtoa_r+0x8b4>)
  403480:	4650      	mov	r0, sl
  403482:	4659      	mov	r1, fp
  403484:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403488:	f002 fcc6 	bl	405e18 <__aeabi_ddiv>
  40348c:	f006 060f 	and.w	r6, r6, #15
  403490:	4682      	mov	sl, r0
  403492:	468b      	mov	fp, r1
  403494:	f04f 0803 	mov.w	r8, #3
  403498:	b186      	cbz	r6, 4034bc <_dtoa_r+0x6bc>
  40349a:	4f86      	ldr	r7, [pc, #536]	; (4036b4 <_dtoa_r+0x8b4>)
  40349c:	07f1      	lsls	r1, r6, #31
  40349e:	d509      	bpl.n	4034b4 <_dtoa_r+0x6b4>
  4034a0:	4620      	mov	r0, r4
  4034a2:	4629      	mov	r1, r5
  4034a4:	e9d7 2300 	ldrd	r2, r3, [r7]
  4034a8:	f002 fb8c 	bl	405bc4 <__aeabi_dmul>
  4034ac:	f108 0801 	add.w	r8, r8, #1
  4034b0:	4604      	mov	r4, r0
  4034b2:	460d      	mov	r5, r1
  4034b4:	1076      	asrs	r6, r6, #1
  4034b6:	f107 0708 	add.w	r7, r7, #8
  4034ba:	d1ef      	bne.n	40349c <_dtoa_r+0x69c>
  4034bc:	4622      	mov	r2, r4
  4034be:	462b      	mov	r3, r5
  4034c0:	4650      	mov	r0, sl
  4034c2:	4659      	mov	r1, fp
  4034c4:	f002 fca8 	bl	405e18 <__aeabi_ddiv>
  4034c8:	4606      	mov	r6, r0
  4034ca:	460f      	mov	r7, r1
  4034cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4034ce:	b143      	cbz	r3, 4034e2 <_dtoa_r+0x6e2>
  4034d0:	2200      	movs	r2, #0
  4034d2:	4b79      	ldr	r3, [pc, #484]	; (4036b8 <_dtoa_r+0x8b8>)
  4034d4:	4630      	mov	r0, r6
  4034d6:	4639      	mov	r1, r7
  4034d8:	f002 fde6 	bl	4060a8 <__aeabi_dcmplt>
  4034dc:	2800      	cmp	r0, #0
  4034de:	f040 8320 	bne.w	403b22 <_dtoa_r+0xd22>
  4034e2:	4640      	mov	r0, r8
  4034e4:	f002 fb08 	bl	405af8 <__aeabi_i2d>
  4034e8:	4632      	mov	r2, r6
  4034ea:	463b      	mov	r3, r7
  4034ec:	f002 fb6a 	bl	405bc4 <__aeabi_dmul>
  4034f0:	4b72      	ldr	r3, [pc, #456]	; (4036bc <_dtoa_r+0x8bc>)
  4034f2:	2200      	movs	r2, #0
  4034f4:	f002 f9b4 	bl	405860 <__adddf3>
  4034f8:	9b06      	ldr	r3, [sp, #24]
  4034fa:	4604      	mov	r4, r0
  4034fc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  403500:	2b00      	cmp	r3, #0
  403502:	f000 81df 	beq.w	4038c4 <_dtoa_r+0xac4>
  403506:	9b04      	ldr	r3, [sp, #16]
  403508:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40350c:	9311      	str	r3, [sp, #68]	; 0x44
  40350e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403510:	2b00      	cmp	r3, #0
  403512:	f000 8297 	beq.w	403a44 <_dtoa_r+0xc44>
  403516:	4b66      	ldr	r3, [pc, #408]	; (4036b0 <_dtoa_r+0x8b0>)
  403518:	4969      	ldr	r1, [pc, #420]	; (4036c0 <_dtoa_r+0x8c0>)
  40351a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40351e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403522:	2000      	movs	r0, #0
  403524:	f002 fc78 	bl	405e18 <__aeabi_ddiv>
  403528:	4622      	mov	r2, r4
  40352a:	462b      	mov	r3, r5
  40352c:	f002 f996 	bl	40585c <__aeabi_dsub>
  403530:	4682      	mov	sl, r0
  403532:	468b      	mov	fp, r1
  403534:	4630      	mov	r0, r6
  403536:	4639      	mov	r1, r7
  403538:	f002 fdf4 	bl	406124 <__aeabi_d2iz>
  40353c:	4604      	mov	r4, r0
  40353e:	f002 fadb 	bl	405af8 <__aeabi_i2d>
  403542:	4602      	mov	r2, r0
  403544:	460b      	mov	r3, r1
  403546:	4630      	mov	r0, r6
  403548:	4639      	mov	r1, r7
  40354a:	f002 f987 	bl	40585c <__aeabi_dsub>
  40354e:	3430      	adds	r4, #48	; 0x30
  403550:	9d07      	ldr	r5, [sp, #28]
  403552:	b2e4      	uxtb	r4, r4
  403554:	4606      	mov	r6, r0
  403556:	460f      	mov	r7, r1
  403558:	702c      	strb	r4, [r5, #0]
  40355a:	4602      	mov	r2, r0
  40355c:	460b      	mov	r3, r1
  40355e:	4650      	mov	r0, sl
  403560:	4659      	mov	r1, fp
  403562:	3501      	adds	r5, #1
  403564:	f002 fdbe 	bl	4060e4 <__aeabi_dcmpgt>
  403568:	2800      	cmp	r0, #0
  40356a:	d14c      	bne.n	403606 <_dtoa_r+0x806>
  40356c:	4632      	mov	r2, r6
  40356e:	463b      	mov	r3, r7
  403570:	2000      	movs	r0, #0
  403572:	4951      	ldr	r1, [pc, #324]	; (4036b8 <_dtoa_r+0x8b8>)
  403574:	f002 f972 	bl	40585c <__aeabi_dsub>
  403578:	4602      	mov	r2, r0
  40357a:	460b      	mov	r3, r1
  40357c:	4650      	mov	r0, sl
  40357e:	4659      	mov	r1, fp
  403580:	f002 fdb0 	bl	4060e4 <__aeabi_dcmpgt>
  403584:	2800      	cmp	r0, #0
  403586:	f040 830d 	bne.w	403ba4 <_dtoa_r+0xda4>
  40358a:	f1b8 0f01 	cmp.w	r8, #1
  40358e:	f340 81b3 	ble.w	4038f8 <_dtoa_r+0xaf8>
  403592:	9b07      	ldr	r3, [sp, #28]
  403594:	4498      	add	r8, r3
  403596:	e00d      	b.n	4035b4 <_dtoa_r+0x7b4>
  403598:	2000      	movs	r0, #0
  40359a:	4947      	ldr	r1, [pc, #284]	; (4036b8 <_dtoa_r+0x8b8>)
  40359c:	f002 f95e 	bl	40585c <__aeabi_dsub>
  4035a0:	4652      	mov	r2, sl
  4035a2:	465b      	mov	r3, fp
  4035a4:	f002 fd80 	bl	4060a8 <__aeabi_dcmplt>
  4035a8:	2800      	cmp	r0, #0
  4035aa:	f040 82fb 	bne.w	403ba4 <_dtoa_r+0xda4>
  4035ae:	4545      	cmp	r5, r8
  4035b0:	f000 81a2 	beq.w	4038f8 <_dtoa_r+0xaf8>
  4035b4:	4650      	mov	r0, sl
  4035b6:	4659      	mov	r1, fp
  4035b8:	2200      	movs	r2, #0
  4035ba:	4b42      	ldr	r3, [pc, #264]	; (4036c4 <_dtoa_r+0x8c4>)
  4035bc:	f002 fb02 	bl	405bc4 <__aeabi_dmul>
  4035c0:	2200      	movs	r2, #0
  4035c2:	4b40      	ldr	r3, [pc, #256]	; (4036c4 <_dtoa_r+0x8c4>)
  4035c4:	4682      	mov	sl, r0
  4035c6:	468b      	mov	fp, r1
  4035c8:	4630      	mov	r0, r6
  4035ca:	4639      	mov	r1, r7
  4035cc:	f002 fafa 	bl	405bc4 <__aeabi_dmul>
  4035d0:	460f      	mov	r7, r1
  4035d2:	4606      	mov	r6, r0
  4035d4:	f002 fda6 	bl	406124 <__aeabi_d2iz>
  4035d8:	4604      	mov	r4, r0
  4035da:	f002 fa8d 	bl	405af8 <__aeabi_i2d>
  4035de:	4602      	mov	r2, r0
  4035e0:	460b      	mov	r3, r1
  4035e2:	4630      	mov	r0, r6
  4035e4:	4639      	mov	r1, r7
  4035e6:	f002 f939 	bl	40585c <__aeabi_dsub>
  4035ea:	3430      	adds	r4, #48	; 0x30
  4035ec:	b2e4      	uxtb	r4, r4
  4035ee:	4652      	mov	r2, sl
  4035f0:	465b      	mov	r3, fp
  4035f2:	f805 4b01 	strb.w	r4, [r5], #1
  4035f6:	4606      	mov	r6, r0
  4035f8:	460f      	mov	r7, r1
  4035fa:	f002 fd55 	bl	4060a8 <__aeabi_dcmplt>
  4035fe:	4632      	mov	r2, r6
  403600:	463b      	mov	r3, r7
  403602:	2800      	cmp	r0, #0
  403604:	d0c8      	beq.n	403598 <_dtoa_r+0x798>
  403606:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403608:	9304      	str	r3, [sp, #16]
  40360a:	e5c4      	b.n	403196 <_dtoa_r+0x396>
  40360c:	2300      	movs	r3, #0
  40360e:	9309      	str	r3, [sp, #36]	; 0x24
  403610:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403612:	2b00      	cmp	r3, #0
  403614:	f340 8189 	ble.w	40392a <_dtoa_r+0xb2a>
  403618:	461e      	mov	r6, r3
  40361a:	461c      	mov	r4, r3
  40361c:	930d      	str	r3, [sp, #52]	; 0x34
  40361e:	9306      	str	r3, [sp, #24]
  403620:	e6fd      	b.n	40341e <_dtoa_r+0x61e>
  403622:	2301      	movs	r3, #1
  403624:	9309      	str	r3, [sp, #36]	; 0x24
  403626:	e7f3      	b.n	403610 <_dtoa_r+0x810>
  403628:	9408      	str	r4, [sp, #32]
  40362a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40362c:	9908      	ldr	r1, [sp, #32]
  40362e:	4648      	mov	r0, r9
  403630:	f001 fb70 	bl	404d14 <__pow5mult>
  403634:	4604      	mov	r4, r0
  403636:	e611      	b.n	40325c <_dtoa_r+0x45c>
  403638:	9b06      	ldr	r3, [sp, #24]
  40363a:	2b00      	cmp	r3, #0
  40363c:	f73f acfc 	bgt.w	403038 <_dtoa_r+0x238>
  403640:	f040 82da 	bne.w	403bf8 <_dtoa_r+0xdf8>
  403644:	2200      	movs	r2, #0
  403646:	4b20      	ldr	r3, [pc, #128]	; (4036c8 <_dtoa_r+0x8c8>)
  403648:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40364c:	f002 faba 	bl	405bc4 <__aeabi_dmul>
  403650:	4652      	mov	r2, sl
  403652:	465b      	mov	r3, fp
  403654:	f002 fd3c 	bl	4060d0 <__aeabi_dcmpge>
  403658:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40365c:	4646      	mov	r6, r8
  40365e:	2800      	cmp	r0, #0
  403660:	f000 80f2 	beq.w	403848 <_dtoa_r+0xa48>
  403664:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403666:	9d07      	ldr	r5, [sp, #28]
  403668:	43db      	mvns	r3, r3
  40366a:	9304      	str	r3, [sp, #16]
  40366c:	4641      	mov	r1, r8
  40366e:	4648      	mov	r0, r9
  403670:	f001 fa16 	bl	404aa0 <_Bfree>
  403674:	2e00      	cmp	r6, #0
  403676:	f43f ad8e 	beq.w	403196 <_dtoa_r+0x396>
  40367a:	e68d      	b.n	403398 <_dtoa_r+0x598>
  40367c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40367e:	2a00      	cmp	r2, #0
  403680:	f000 8241 	beq.w	403b06 <_dtoa_r+0xd06>
  403684:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403688:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40368a:	9d05      	ldr	r5, [sp, #20]
  40368c:	e5ab      	b.n	4031e6 <_dtoa_r+0x3e6>
  40368e:	201c      	movs	r0, #28
  403690:	9b05      	ldr	r3, [sp, #20]
  403692:	4403      	add	r3, r0
  403694:	9305      	str	r3, [sp, #20]
  403696:	9b02      	ldr	r3, [sp, #8]
  403698:	4403      	add	r3, r0
  40369a:	4405      	add	r5, r0
  40369c:	9302      	str	r3, [sp, #8]
  40369e:	e60e      	b.n	4032be <_dtoa_r+0x4be>
  4036a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4036a2:	2b01      	cmp	r3, #1
  4036a4:	f340 8282 	ble.w	403bac <_dtoa_r+0xdac>
  4036a8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4036aa:	2001      	movs	r0, #1
  4036ac:	e5f3      	b.n	403296 <_dtoa_r+0x496>
  4036ae:	bf00      	nop
  4036b0:	00406550 	.word	0x00406550
  4036b4:	00406618 	.word	0x00406618
  4036b8:	3ff00000 	.word	0x3ff00000
  4036bc:	401c0000 	.word	0x401c0000
  4036c0:	3fe00000 	.word	0x3fe00000
  4036c4:	40240000 	.word	0x40240000
  4036c8:	40140000 	.word	0x40140000
  4036cc:	4631      	mov	r1, r6
  4036ce:	2300      	movs	r3, #0
  4036d0:	220a      	movs	r2, #10
  4036d2:	4648      	mov	r0, r9
  4036d4:	f001 f9ee 	bl	404ab4 <__multadd>
  4036d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4036da:	2b00      	cmp	r3, #0
  4036dc:	4606      	mov	r6, r0
  4036de:	f340 8297 	ble.w	403c10 <_dtoa_r+0xe10>
  4036e2:	9306      	str	r3, [sp, #24]
  4036e4:	2d00      	cmp	r5, #0
  4036e6:	dd05      	ble.n	4036f4 <_dtoa_r+0x8f4>
  4036e8:	4631      	mov	r1, r6
  4036ea:	462a      	mov	r2, r5
  4036ec:	4648      	mov	r0, r9
  4036ee:	f001 fb61 	bl	404db4 <__lshift>
  4036f2:	4606      	mov	r6, r0
  4036f4:	2f00      	cmp	r7, #0
  4036f6:	f040 817c 	bne.w	4039f2 <_dtoa_r+0xbf2>
  4036fa:	9605      	str	r6, [sp, #20]
  4036fc:	9b06      	ldr	r3, [sp, #24]
  4036fe:	9a07      	ldr	r2, [sp, #28]
  403700:	f8dd b014 	ldr.w	fp, [sp, #20]
  403704:	3b01      	subs	r3, #1
  403706:	18d3      	adds	r3, r2, r3
  403708:	9308      	str	r3, [sp, #32]
  40370a:	f00a 0301 	and.w	r3, sl, #1
  40370e:	9309      	str	r3, [sp, #36]	; 0x24
  403710:	4617      	mov	r7, r2
  403712:	46c2      	mov	sl, r8
  403714:	4651      	mov	r1, sl
  403716:	4620      	mov	r0, r4
  403718:	f7ff fade 	bl	402cd8 <quorem>
  40371c:	4631      	mov	r1, r6
  40371e:	4605      	mov	r5, r0
  403720:	4620      	mov	r0, r4
  403722:	f001 fb9f 	bl	404e64 <__mcmp>
  403726:	465a      	mov	r2, fp
  403728:	9002      	str	r0, [sp, #8]
  40372a:	4651      	mov	r1, sl
  40372c:	4648      	mov	r0, r9
  40372e:	f001 fbb9 	bl	404ea4 <__mdiff>
  403732:	68c2      	ldr	r2, [r0, #12]
  403734:	4680      	mov	r8, r0
  403736:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40373a:	2a00      	cmp	r2, #0
  40373c:	d149      	bne.n	4037d2 <_dtoa_r+0x9d2>
  40373e:	4601      	mov	r1, r0
  403740:	4620      	mov	r0, r4
  403742:	9306      	str	r3, [sp, #24]
  403744:	f001 fb8e 	bl	404e64 <__mcmp>
  403748:	4641      	mov	r1, r8
  40374a:	9005      	str	r0, [sp, #20]
  40374c:	4648      	mov	r0, r9
  40374e:	f001 f9a7 	bl	404aa0 <_Bfree>
  403752:	9a05      	ldr	r2, [sp, #20]
  403754:	9b06      	ldr	r3, [sp, #24]
  403756:	b92a      	cbnz	r2, 403764 <_dtoa_r+0x964>
  403758:	9920      	ldr	r1, [sp, #128]	; 0x80
  40375a:	b919      	cbnz	r1, 403764 <_dtoa_r+0x964>
  40375c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40375e:	2900      	cmp	r1, #0
  403760:	f000 8236 	beq.w	403bd0 <_dtoa_r+0xdd0>
  403764:	9902      	ldr	r1, [sp, #8]
  403766:	2900      	cmp	r1, #0
  403768:	f2c0 80e4 	blt.w	403934 <_dtoa_r+0xb34>
  40376c:	d105      	bne.n	40377a <_dtoa_r+0x97a>
  40376e:	9920      	ldr	r1, [sp, #128]	; 0x80
  403770:	b919      	cbnz	r1, 40377a <_dtoa_r+0x97a>
  403772:	9909      	ldr	r1, [sp, #36]	; 0x24
  403774:	2900      	cmp	r1, #0
  403776:	f000 80dd 	beq.w	403934 <_dtoa_r+0xb34>
  40377a:	2a00      	cmp	r2, #0
  40377c:	f300 814d 	bgt.w	403a1a <_dtoa_r+0xc1a>
  403780:	9a08      	ldr	r2, [sp, #32]
  403782:	703b      	strb	r3, [r7, #0]
  403784:	f107 0801 	add.w	r8, r7, #1
  403788:	4297      	cmp	r7, r2
  40378a:	4645      	mov	r5, r8
  40378c:	f000 8154 	beq.w	403a38 <_dtoa_r+0xc38>
  403790:	4621      	mov	r1, r4
  403792:	2300      	movs	r3, #0
  403794:	220a      	movs	r2, #10
  403796:	4648      	mov	r0, r9
  403798:	f001 f98c 	bl	404ab4 <__multadd>
  40379c:	455e      	cmp	r6, fp
  40379e:	4604      	mov	r4, r0
  4037a0:	4631      	mov	r1, r6
  4037a2:	f04f 0300 	mov.w	r3, #0
  4037a6:	f04f 020a 	mov.w	r2, #10
  4037aa:	4648      	mov	r0, r9
  4037ac:	d00b      	beq.n	4037c6 <_dtoa_r+0x9c6>
  4037ae:	f001 f981 	bl	404ab4 <__multadd>
  4037b2:	4659      	mov	r1, fp
  4037b4:	4606      	mov	r6, r0
  4037b6:	2300      	movs	r3, #0
  4037b8:	220a      	movs	r2, #10
  4037ba:	4648      	mov	r0, r9
  4037bc:	f001 f97a 	bl	404ab4 <__multadd>
  4037c0:	4647      	mov	r7, r8
  4037c2:	4683      	mov	fp, r0
  4037c4:	e7a6      	b.n	403714 <_dtoa_r+0x914>
  4037c6:	f001 f975 	bl	404ab4 <__multadd>
  4037ca:	4647      	mov	r7, r8
  4037cc:	4606      	mov	r6, r0
  4037ce:	4683      	mov	fp, r0
  4037d0:	e7a0      	b.n	403714 <_dtoa_r+0x914>
  4037d2:	4601      	mov	r1, r0
  4037d4:	4648      	mov	r0, r9
  4037d6:	9305      	str	r3, [sp, #20]
  4037d8:	f001 f962 	bl	404aa0 <_Bfree>
  4037dc:	2201      	movs	r2, #1
  4037de:	9b05      	ldr	r3, [sp, #20]
  4037e0:	e7c0      	b.n	403764 <_dtoa_r+0x964>
  4037e2:	4641      	mov	r1, r8
  4037e4:	4620      	mov	r0, r4
  4037e6:	f001 fb3d 	bl	404e64 <__mcmp>
  4037ea:	2800      	cmp	r0, #0
  4037ec:	f6bf ad7d 	bge.w	4032ea <_dtoa_r+0x4ea>
  4037f0:	4621      	mov	r1, r4
  4037f2:	9c04      	ldr	r4, [sp, #16]
  4037f4:	2300      	movs	r3, #0
  4037f6:	3c01      	subs	r4, #1
  4037f8:	220a      	movs	r2, #10
  4037fa:	4648      	mov	r0, r9
  4037fc:	9404      	str	r4, [sp, #16]
  4037fe:	f001 f959 	bl	404ab4 <__multadd>
  403802:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403804:	4604      	mov	r4, r0
  403806:	2b00      	cmp	r3, #0
  403808:	f47f af60 	bne.w	4036cc <_dtoa_r+0x8cc>
  40380c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40380e:	2b00      	cmp	r3, #0
  403810:	f340 81f6 	ble.w	403c00 <_dtoa_r+0xe00>
  403814:	9306      	str	r3, [sp, #24]
  403816:	e570      	b.n	4032fa <_dtoa_r+0x4fa>
  403818:	9c08      	ldr	r4, [sp, #32]
  40381a:	e51f      	b.n	40325c <_dtoa_r+0x45c>
  40381c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40381e:	2b02      	cmp	r3, #2
  403820:	f77f ad67 	ble.w	4032f2 <_dtoa_r+0x4f2>
  403824:	9b06      	ldr	r3, [sp, #24]
  403826:	2b00      	cmp	r3, #0
  403828:	f040 8179 	bne.w	403b1e <_dtoa_r+0xd1e>
  40382c:	4641      	mov	r1, r8
  40382e:	2205      	movs	r2, #5
  403830:	4648      	mov	r0, r9
  403832:	f001 f93f 	bl	404ab4 <__multadd>
  403836:	4601      	mov	r1, r0
  403838:	4680      	mov	r8, r0
  40383a:	4620      	mov	r0, r4
  40383c:	f001 fb12 	bl	404e64 <__mcmp>
  403840:	2800      	cmp	r0, #0
  403842:	9408      	str	r4, [sp, #32]
  403844:	f77f af0e 	ble.w	403664 <_dtoa_r+0x864>
  403848:	9a04      	ldr	r2, [sp, #16]
  40384a:	9907      	ldr	r1, [sp, #28]
  40384c:	2331      	movs	r3, #49	; 0x31
  40384e:	3201      	adds	r2, #1
  403850:	9204      	str	r2, [sp, #16]
  403852:	700b      	strb	r3, [r1, #0]
  403854:	1c4d      	adds	r5, r1, #1
  403856:	e709      	b.n	40366c <_dtoa_r+0x86c>
  403858:	9a04      	ldr	r2, [sp, #16]
  40385a:	3201      	adds	r2, #1
  40385c:	9204      	str	r2, [sp, #16]
  40385e:	9a07      	ldr	r2, [sp, #28]
  403860:	2331      	movs	r3, #49	; 0x31
  403862:	7013      	strb	r3, [r2, #0]
  403864:	e588      	b.n	403378 <_dtoa_r+0x578>
  403866:	2301      	movs	r3, #1
  403868:	9309      	str	r3, [sp, #36]	; 0x24
  40386a:	e5cd      	b.n	403408 <_dtoa_r+0x608>
  40386c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403870:	e491      	b.n	403196 <_dtoa_r+0x396>
  403872:	f1ba 0f00 	cmp.w	sl, #0
  403876:	f47f ad04 	bne.w	403282 <_dtoa_r+0x482>
  40387a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40387e:	2b00      	cmp	r3, #0
  403880:	f040 813f 	bne.w	403b02 <_dtoa_r+0xd02>
  403884:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403888:	0d3f      	lsrs	r7, r7, #20
  40388a:	053f      	lsls	r7, r7, #20
  40388c:	b137      	cbz	r7, 40389c <_dtoa_r+0xa9c>
  40388e:	9b05      	ldr	r3, [sp, #20]
  403890:	3301      	adds	r3, #1
  403892:	9305      	str	r3, [sp, #20]
  403894:	9b02      	ldr	r3, [sp, #8]
  403896:	3301      	adds	r3, #1
  403898:	9302      	str	r3, [sp, #8]
  40389a:	2701      	movs	r7, #1
  40389c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40389e:	2001      	movs	r0, #1
  4038a0:	2b00      	cmp	r3, #0
  4038a2:	f43f acf8 	beq.w	403296 <_dtoa_r+0x496>
  4038a6:	e4ed      	b.n	403284 <_dtoa_r+0x484>
  4038a8:	4640      	mov	r0, r8
  4038aa:	f002 f925 	bl	405af8 <__aeabi_i2d>
  4038ae:	4632      	mov	r2, r6
  4038b0:	463b      	mov	r3, r7
  4038b2:	f002 f987 	bl	405bc4 <__aeabi_dmul>
  4038b6:	2200      	movs	r2, #0
  4038b8:	4bbf      	ldr	r3, [pc, #764]	; (403bb8 <_dtoa_r+0xdb8>)
  4038ba:	f001 ffd1 	bl	405860 <__adddf3>
  4038be:	4604      	mov	r4, r0
  4038c0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4038c4:	4630      	mov	r0, r6
  4038c6:	4639      	mov	r1, r7
  4038c8:	2200      	movs	r2, #0
  4038ca:	4bbc      	ldr	r3, [pc, #752]	; (403bbc <_dtoa_r+0xdbc>)
  4038cc:	f001 ffc6 	bl	40585c <__aeabi_dsub>
  4038d0:	4622      	mov	r2, r4
  4038d2:	462b      	mov	r3, r5
  4038d4:	4606      	mov	r6, r0
  4038d6:	460f      	mov	r7, r1
  4038d8:	f002 fc04 	bl	4060e4 <__aeabi_dcmpgt>
  4038dc:	4680      	mov	r8, r0
  4038de:	2800      	cmp	r0, #0
  4038e0:	f040 8105 	bne.w	403aee <_dtoa_r+0xcee>
  4038e4:	4622      	mov	r2, r4
  4038e6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4038ea:	4630      	mov	r0, r6
  4038ec:	4639      	mov	r1, r7
  4038ee:	f002 fbdb 	bl	4060a8 <__aeabi_dcmplt>
  4038f2:	b108      	cbz	r0, 4038f8 <_dtoa_r+0xaf8>
  4038f4:	4646      	mov	r6, r8
  4038f6:	e6b5      	b.n	403664 <_dtoa_r+0x864>
  4038f8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4038fc:	f7ff bb89 	b.w	403012 <_dtoa_r+0x212>
  403900:	9807      	ldr	r0, [sp, #28]
  403902:	f7ff baae 	b.w	402e62 <_dtoa_r+0x62>
  403906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403908:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40390a:	970a      	str	r7, [sp, #40]	; 0x28
  40390c:	1afb      	subs	r3, r7, r3
  40390e:	441a      	add	r2, r3
  403910:	920b      	str	r2, [sp, #44]	; 0x2c
  403912:	2700      	movs	r7, #0
  403914:	e461      	b.n	4031da <_dtoa_r+0x3da>
  403916:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40391a:	f04f 0802 	mov.w	r8, #2
  40391e:	e5bb      	b.n	403498 <_dtoa_r+0x698>
  403920:	461c      	mov	r4, r3
  403922:	2100      	movs	r1, #0
  403924:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403928:	e58a      	b.n	403440 <_dtoa_r+0x640>
  40392a:	2401      	movs	r4, #1
  40392c:	9421      	str	r4, [sp, #132]	; 0x84
  40392e:	940d      	str	r4, [sp, #52]	; 0x34
  403930:	9406      	str	r4, [sp, #24]
  403932:	e7f6      	b.n	403922 <_dtoa_r+0xb22>
  403934:	2a00      	cmp	r2, #0
  403936:	46d0      	mov	r8, sl
  403938:	f8cd b014 	str.w	fp, [sp, #20]
  40393c:	469a      	mov	sl, r3
  40393e:	dd11      	ble.n	403964 <_dtoa_r+0xb64>
  403940:	4621      	mov	r1, r4
  403942:	2201      	movs	r2, #1
  403944:	4648      	mov	r0, r9
  403946:	f001 fa35 	bl	404db4 <__lshift>
  40394a:	4641      	mov	r1, r8
  40394c:	4604      	mov	r4, r0
  40394e:	f001 fa89 	bl	404e64 <__mcmp>
  403952:	2800      	cmp	r0, #0
  403954:	f340 8149 	ble.w	403bea <_dtoa_r+0xdea>
  403958:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40395c:	f000 8106 	beq.w	403b6c <_dtoa_r+0xd6c>
  403960:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403964:	46b3      	mov	fp, r6
  403966:	f887 a000 	strb.w	sl, [r7]
  40396a:	1c7d      	adds	r5, r7, #1
  40396c:	9e05      	ldr	r6, [sp, #20]
  40396e:	9408      	str	r4, [sp, #32]
  403970:	e502      	b.n	403378 <_dtoa_r+0x578>
  403972:	d104      	bne.n	40397e <_dtoa_r+0xb7e>
  403974:	f01a 0f01 	tst.w	sl, #1
  403978:	d001      	beq.n	40397e <_dtoa_r+0xb7e>
  40397a:	e4ed      	b.n	403358 <_dtoa_r+0x558>
  40397c:	4615      	mov	r5, r2
  40397e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403982:	2b30      	cmp	r3, #48	; 0x30
  403984:	f105 32ff 	add.w	r2, r5, #4294967295
  403988:	d0f8      	beq.n	40397c <_dtoa_r+0xb7c>
  40398a:	e4f5      	b.n	403378 <_dtoa_r+0x578>
  40398c:	9b04      	ldr	r3, [sp, #16]
  40398e:	425c      	negs	r4, r3
  403990:	2c00      	cmp	r4, #0
  403992:	f000 80bf 	beq.w	403b14 <_dtoa_r+0xd14>
  403996:	4b8a      	ldr	r3, [pc, #552]	; (403bc0 <_dtoa_r+0xdc0>)
  403998:	f004 020f 	and.w	r2, r4, #15
  40399c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4039a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4039a8:	f002 f90c 	bl	405bc4 <__aeabi_dmul>
  4039ac:	1124      	asrs	r4, r4, #4
  4039ae:	4606      	mov	r6, r0
  4039b0:	460f      	mov	r7, r1
  4039b2:	f000 812a 	beq.w	403c0a <_dtoa_r+0xe0a>
  4039b6:	4d83      	ldr	r5, [pc, #524]	; (403bc4 <_dtoa_r+0xdc4>)
  4039b8:	f04f 0802 	mov.w	r8, #2
  4039bc:	07e2      	lsls	r2, r4, #31
  4039be:	d509      	bpl.n	4039d4 <_dtoa_r+0xbd4>
  4039c0:	4630      	mov	r0, r6
  4039c2:	4639      	mov	r1, r7
  4039c4:	e9d5 2300 	ldrd	r2, r3, [r5]
  4039c8:	f002 f8fc 	bl	405bc4 <__aeabi_dmul>
  4039cc:	f108 0801 	add.w	r8, r8, #1
  4039d0:	4606      	mov	r6, r0
  4039d2:	460f      	mov	r7, r1
  4039d4:	1064      	asrs	r4, r4, #1
  4039d6:	f105 0508 	add.w	r5, r5, #8
  4039da:	d1ef      	bne.n	4039bc <_dtoa_r+0xbbc>
  4039dc:	e576      	b.n	4034cc <_dtoa_r+0x6cc>
  4039de:	9907      	ldr	r1, [sp, #28]
  4039e0:	2230      	movs	r2, #48	; 0x30
  4039e2:	700a      	strb	r2, [r1, #0]
  4039e4:	9a04      	ldr	r2, [sp, #16]
  4039e6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4039ea:	3201      	adds	r2, #1
  4039ec:	9204      	str	r2, [sp, #16]
  4039ee:	f7ff bbd0 	b.w	403192 <_dtoa_r+0x392>
  4039f2:	6871      	ldr	r1, [r6, #4]
  4039f4:	4648      	mov	r0, r9
  4039f6:	f001 f82d 	bl	404a54 <_Balloc>
  4039fa:	6933      	ldr	r3, [r6, #16]
  4039fc:	1c9a      	adds	r2, r3, #2
  4039fe:	4605      	mov	r5, r0
  403a00:	0092      	lsls	r2, r2, #2
  403a02:	f106 010c 	add.w	r1, r6, #12
  403a06:	300c      	adds	r0, #12
  403a08:	f000 ff22 	bl	404850 <memcpy>
  403a0c:	4629      	mov	r1, r5
  403a0e:	2201      	movs	r2, #1
  403a10:	4648      	mov	r0, r9
  403a12:	f001 f9cf 	bl	404db4 <__lshift>
  403a16:	9005      	str	r0, [sp, #20]
  403a18:	e670      	b.n	4036fc <_dtoa_r+0x8fc>
  403a1a:	2b39      	cmp	r3, #57	; 0x39
  403a1c:	f8cd b014 	str.w	fp, [sp, #20]
  403a20:	46d0      	mov	r8, sl
  403a22:	f000 80a3 	beq.w	403b6c <_dtoa_r+0xd6c>
  403a26:	f103 0a01 	add.w	sl, r3, #1
  403a2a:	46b3      	mov	fp, r6
  403a2c:	f887 a000 	strb.w	sl, [r7]
  403a30:	1c7d      	adds	r5, r7, #1
  403a32:	9e05      	ldr	r6, [sp, #20]
  403a34:	9408      	str	r4, [sp, #32]
  403a36:	e49f      	b.n	403378 <_dtoa_r+0x578>
  403a38:	465a      	mov	r2, fp
  403a3a:	46d0      	mov	r8, sl
  403a3c:	46b3      	mov	fp, r6
  403a3e:	469a      	mov	sl, r3
  403a40:	4616      	mov	r6, r2
  403a42:	e47d      	b.n	403340 <_dtoa_r+0x540>
  403a44:	495e      	ldr	r1, [pc, #376]	; (403bc0 <_dtoa_r+0xdc0>)
  403a46:	f108 3aff 	add.w	sl, r8, #4294967295
  403a4a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  403a4e:	4622      	mov	r2, r4
  403a50:	462b      	mov	r3, r5
  403a52:	e9d1 0100 	ldrd	r0, r1, [r1]
  403a56:	f002 f8b5 	bl	405bc4 <__aeabi_dmul>
  403a5a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403a5e:	4639      	mov	r1, r7
  403a60:	4630      	mov	r0, r6
  403a62:	f002 fb5f 	bl	406124 <__aeabi_d2iz>
  403a66:	4604      	mov	r4, r0
  403a68:	f002 f846 	bl	405af8 <__aeabi_i2d>
  403a6c:	4602      	mov	r2, r0
  403a6e:	460b      	mov	r3, r1
  403a70:	4630      	mov	r0, r6
  403a72:	4639      	mov	r1, r7
  403a74:	f001 fef2 	bl	40585c <__aeabi_dsub>
  403a78:	9a07      	ldr	r2, [sp, #28]
  403a7a:	3430      	adds	r4, #48	; 0x30
  403a7c:	f1b8 0f01 	cmp.w	r8, #1
  403a80:	4606      	mov	r6, r0
  403a82:	460f      	mov	r7, r1
  403a84:	7014      	strb	r4, [r2, #0]
  403a86:	f102 0501 	add.w	r5, r2, #1
  403a8a:	d01e      	beq.n	403aca <_dtoa_r+0xcca>
  403a8c:	9b07      	ldr	r3, [sp, #28]
  403a8e:	eb03 0b08 	add.w	fp, r3, r8
  403a92:	46a8      	mov	r8, r5
  403a94:	2200      	movs	r2, #0
  403a96:	4b4c      	ldr	r3, [pc, #304]	; (403bc8 <_dtoa_r+0xdc8>)
  403a98:	4630      	mov	r0, r6
  403a9a:	4639      	mov	r1, r7
  403a9c:	f002 f892 	bl	405bc4 <__aeabi_dmul>
  403aa0:	460f      	mov	r7, r1
  403aa2:	4606      	mov	r6, r0
  403aa4:	f002 fb3e 	bl	406124 <__aeabi_d2iz>
  403aa8:	4604      	mov	r4, r0
  403aaa:	f002 f825 	bl	405af8 <__aeabi_i2d>
  403aae:	3430      	adds	r4, #48	; 0x30
  403ab0:	4602      	mov	r2, r0
  403ab2:	460b      	mov	r3, r1
  403ab4:	4630      	mov	r0, r6
  403ab6:	4639      	mov	r1, r7
  403ab8:	f001 fed0 	bl	40585c <__aeabi_dsub>
  403abc:	f808 4b01 	strb.w	r4, [r8], #1
  403ac0:	45c3      	cmp	fp, r8
  403ac2:	4606      	mov	r6, r0
  403ac4:	460f      	mov	r7, r1
  403ac6:	d1e5      	bne.n	403a94 <_dtoa_r+0xc94>
  403ac8:	4455      	add	r5, sl
  403aca:	2200      	movs	r2, #0
  403acc:	4b3f      	ldr	r3, [pc, #252]	; (403bcc <_dtoa_r+0xdcc>)
  403ace:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403ad2:	f001 fec5 	bl	405860 <__adddf3>
  403ad6:	4632      	mov	r2, r6
  403ad8:	463b      	mov	r3, r7
  403ada:	f002 fae5 	bl	4060a8 <__aeabi_dcmplt>
  403ade:	2800      	cmp	r0, #0
  403ae0:	d04c      	beq.n	403b7c <_dtoa_r+0xd7c>
  403ae2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ae4:	9304      	str	r3, [sp, #16]
  403ae6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  403aea:	f7ff bb46 	b.w	40317a <_dtoa_r+0x37a>
  403aee:	f04f 0800 	mov.w	r8, #0
  403af2:	4646      	mov	r6, r8
  403af4:	e6a8      	b.n	403848 <_dtoa_r+0xa48>
  403af6:	9b05      	ldr	r3, [sp, #20]
  403af8:	9a06      	ldr	r2, [sp, #24]
  403afa:	1a9d      	subs	r5, r3, r2
  403afc:	2300      	movs	r3, #0
  403afe:	f7ff bb72 	b.w	4031e6 <_dtoa_r+0x3e6>
  403b02:	2700      	movs	r7, #0
  403b04:	e6ca      	b.n	40389c <_dtoa_r+0xa9c>
  403b06:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403b08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403b0a:	9d05      	ldr	r5, [sp, #20]
  403b0c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403b10:	f7ff bb69 	b.w	4031e6 <_dtoa_r+0x3e6>
  403b14:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  403b18:	f04f 0802 	mov.w	r8, #2
  403b1c:	e4d6      	b.n	4034cc <_dtoa_r+0x6cc>
  403b1e:	9408      	str	r4, [sp, #32]
  403b20:	e5a0      	b.n	403664 <_dtoa_r+0x864>
  403b22:	9b06      	ldr	r3, [sp, #24]
  403b24:	2b00      	cmp	r3, #0
  403b26:	f43f aebf 	beq.w	4038a8 <_dtoa_r+0xaa8>
  403b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b2c:	2b00      	cmp	r3, #0
  403b2e:	f77f aee3 	ble.w	4038f8 <_dtoa_r+0xaf8>
  403b32:	2200      	movs	r2, #0
  403b34:	4b24      	ldr	r3, [pc, #144]	; (403bc8 <_dtoa_r+0xdc8>)
  403b36:	4630      	mov	r0, r6
  403b38:	4639      	mov	r1, r7
  403b3a:	f002 f843 	bl	405bc4 <__aeabi_dmul>
  403b3e:	4606      	mov	r6, r0
  403b40:	460f      	mov	r7, r1
  403b42:	f108 0001 	add.w	r0, r8, #1
  403b46:	f001 ffd7 	bl	405af8 <__aeabi_i2d>
  403b4a:	4632      	mov	r2, r6
  403b4c:	463b      	mov	r3, r7
  403b4e:	f002 f839 	bl	405bc4 <__aeabi_dmul>
  403b52:	2200      	movs	r2, #0
  403b54:	4b18      	ldr	r3, [pc, #96]	; (403bb8 <_dtoa_r+0xdb8>)
  403b56:	f001 fe83 	bl	405860 <__adddf3>
  403b5a:	9a04      	ldr	r2, [sp, #16]
  403b5c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  403b60:	3a01      	subs	r2, #1
  403b62:	4604      	mov	r4, r0
  403b64:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  403b68:	9211      	str	r2, [sp, #68]	; 0x44
  403b6a:	e4d0      	b.n	40350e <_dtoa_r+0x70e>
  403b6c:	2239      	movs	r2, #57	; 0x39
  403b6e:	46b3      	mov	fp, r6
  403b70:	9408      	str	r4, [sp, #32]
  403b72:	9e05      	ldr	r6, [sp, #20]
  403b74:	703a      	strb	r2, [r7, #0]
  403b76:	1c7d      	adds	r5, r7, #1
  403b78:	f7ff bbf0 	b.w	40335c <_dtoa_r+0x55c>
  403b7c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  403b80:	2000      	movs	r0, #0
  403b82:	4912      	ldr	r1, [pc, #72]	; (403bcc <_dtoa_r+0xdcc>)
  403b84:	f001 fe6a 	bl	40585c <__aeabi_dsub>
  403b88:	4632      	mov	r2, r6
  403b8a:	463b      	mov	r3, r7
  403b8c:	f002 faaa 	bl	4060e4 <__aeabi_dcmpgt>
  403b90:	b908      	cbnz	r0, 403b96 <_dtoa_r+0xd96>
  403b92:	e6b1      	b.n	4038f8 <_dtoa_r+0xaf8>
  403b94:	4615      	mov	r5, r2
  403b96:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403b9a:	2b30      	cmp	r3, #48	; 0x30
  403b9c:	f105 32ff 	add.w	r2, r5, #4294967295
  403ba0:	d0f8      	beq.n	403b94 <_dtoa_r+0xd94>
  403ba2:	e530      	b.n	403606 <_dtoa_r+0x806>
  403ba4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ba6:	9304      	str	r3, [sp, #16]
  403ba8:	f7ff bae7 	b.w	40317a <_dtoa_r+0x37a>
  403bac:	f1ba 0f00 	cmp.w	sl, #0
  403bb0:	f47f ad7a 	bne.w	4036a8 <_dtoa_r+0x8a8>
  403bb4:	e661      	b.n	40387a <_dtoa_r+0xa7a>
  403bb6:	bf00      	nop
  403bb8:	401c0000 	.word	0x401c0000
  403bbc:	40140000 	.word	0x40140000
  403bc0:	00406550 	.word	0x00406550
  403bc4:	00406618 	.word	0x00406618
  403bc8:	40240000 	.word	0x40240000
  403bcc:	3fe00000 	.word	0x3fe00000
  403bd0:	2b39      	cmp	r3, #57	; 0x39
  403bd2:	f8cd b014 	str.w	fp, [sp, #20]
  403bd6:	46d0      	mov	r8, sl
  403bd8:	f8dd b008 	ldr.w	fp, [sp, #8]
  403bdc:	469a      	mov	sl, r3
  403bde:	d0c5      	beq.n	403b6c <_dtoa_r+0xd6c>
  403be0:	f1bb 0f00 	cmp.w	fp, #0
  403be4:	f73f aebc 	bgt.w	403960 <_dtoa_r+0xb60>
  403be8:	e6bc      	b.n	403964 <_dtoa_r+0xb64>
  403bea:	f47f aebb 	bne.w	403964 <_dtoa_r+0xb64>
  403bee:	f01a 0f01 	tst.w	sl, #1
  403bf2:	f43f aeb7 	beq.w	403964 <_dtoa_r+0xb64>
  403bf6:	e6af      	b.n	403958 <_dtoa_r+0xb58>
  403bf8:	f04f 0800 	mov.w	r8, #0
  403bfc:	4646      	mov	r6, r8
  403bfe:	e531      	b.n	403664 <_dtoa_r+0x864>
  403c00:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403c02:	2b02      	cmp	r3, #2
  403c04:	dc21      	bgt.n	403c4a <_dtoa_r+0xe4a>
  403c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c08:	e604      	b.n	403814 <_dtoa_r+0xa14>
  403c0a:	f04f 0802 	mov.w	r8, #2
  403c0e:	e45d      	b.n	4034cc <_dtoa_r+0x6cc>
  403c10:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403c12:	2b02      	cmp	r3, #2
  403c14:	dc19      	bgt.n	403c4a <_dtoa_r+0xe4a>
  403c16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c18:	e563      	b.n	4036e2 <_dtoa_r+0x8e2>
  403c1a:	2400      	movs	r4, #0
  403c1c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  403c20:	4621      	mov	r1, r4
  403c22:	4648      	mov	r0, r9
  403c24:	f000 ff16 	bl	404a54 <_Balloc>
  403c28:	f04f 33ff 	mov.w	r3, #4294967295
  403c2c:	9306      	str	r3, [sp, #24]
  403c2e:	930d      	str	r3, [sp, #52]	; 0x34
  403c30:	2301      	movs	r3, #1
  403c32:	9007      	str	r0, [sp, #28]
  403c34:	9421      	str	r4, [sp, #132]	; 0x84
  403c36:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403c3a:	9309      	str	r3, [sp, #36]	; 0x24
  403c3c:	f7ff b9e9 	b.w	403012 <_dtoa_r+0x212>
  403c40:	f43f ab3d 	beq.w	4032be <_dtoa_r+0x4be>
  403c44:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403c48:	e522      	b.n	403690 <_dtoa_r+0x890>
  403c4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403c4c:	9306      	str	r3, [sp, #24]
  403c4e:	e5e9      	b.n	403824 <_dtoa_r+0xa24>
  403c50:	2501      	movs	r5, #1
  403c52:	f7ff b9a8 	b.w	402fa6 <_dtoa_r+0x1a6>
  403c56:	bf00      	nop

00403c58 <__sflush_r>:
  403c58:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403c5c:	b29a      	uxth	r2, r3
  403c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c62:	460d      	mov	r5, r1
  403c64:	0711      	lsls	r1, r2, #28
  403c66:	4680      	mov	r8, r0
  403c68:	d43c      	bmi.n	403ce4 <__sflush_r+0x8c>
  403c6a:	686a      	ldr	r2, [r5, #4]
  403c6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403c70:	2a00      	cmp	r2, #0
  403c72:	81ab      	strh	r3, [r5, #12]
  403c74:	dd73      	ble.n	403d5e <__sflush_r+0x106>
  403c76:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403c78:	2c00      	cmp	r4, #0
  403c7a:	d04b      	beq.n	403d14 <__sflush_r+0xbc>
  403c7c:	b29b      	uxth	r3, r3
  403c7e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  403c82:	2100      	movs	r1, #0
  403c84:	b292      	uxth	r2, r2
  403c86:	f8d8 6000 	ldr.w	r6, [r8]
  403c8a:	f8c8 1000 	str.w	r1, [r8]
  403c8e:	2a00      	cmp	r2, #0
  403c90:	d069      	beq.n	403d66 <__sflush_r+0x10e>
  403c92:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403c94:	075f      	lsls	r7, r3, #29
  403c96:	d505      	bpl.n	403ca4 <__sflush_r+0x4c>
  403c98:	6869      	ldr	r1, [r5, #4]
  403c9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403c9c:	1a52      	subs	r2, r2, r1
  403c9e:	b10b      	cbz	r3, 403ca4 <__sflush_r+0x4c>
  403ca0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403ca2:	1ad2      	subs	r2, r2, r3
  403ca4:	2300      	movs	r3, #0
  403ca6:	69e9      	ldr	r1, [r5, #28]
  403ca8:	4640      	mov	r0, r8
  403caa:	47a0      	blx	r4
  403cac:	1c44      	adds	r4, r0, #1
  403cae:	d03c      	beq.n	403d2a <__sflush_r+0xd2>
  403cb0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403cb4:	692a      	ldr	r2, [r5, #16]
  403cb6:	602a      	str	r2, [r5, #0]
  403cb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403cbc:	2200      	movs	r2, #0
  403cbe:	81ab      	strh	r3, [r5, #12]
  403cc0:	04db      	lsls	r3, r3, #19
  403cc2:	606a      	str	r2, [r5, #4]
  403cc4:	d449      	bmi.n	403d5a <__sflush_r+0x102>
  403cc6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403cc8:	f8c8 6000 	str.w	r6, [r8]
  403ccc:	b311      	cbz	r1, 403d14 <__sflush_r+0xbc>
  403cce:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403cd2:	4299      	cmp	r1, r3
  403cd4:	d002      	beq.n	403cdc <__sflush_r+0x84>
  403cd6:	4640      	mov	r0, r8
  403cd8:	f000 f962 	bl	403fa0 <_free_r>
  403cdc:	2000      	movs	r0, #0
  403cde:	6328      	str	r0, [r5, #48]	; 0x30
  403ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403ce4:	692e      	ldr	r6, [r5, #16]
  403ce6:	b1ae      	cbz	r6, 403d14 <__sflush_r+0xbc>
  403ce8:	682c      	ldr	r4, [r5, #0]
  403cea:	602e      	str	r6, [r5, #0]
  403cec:	0790      	lsls	r0, r2, #30
  403cee:	bf0c      	ite	eq
  403cf0:	696b      	ldreq	r3, [r5, #20]
  403cf2:	2300      	movne	r3, #0
  403cf4:	1ba4      	subs	r4, r4, r6
  403cf6:	60ab      	str	r3, [r5, #8]
  403cf8:	e00a      	b.n	403d10 <__sflush_r+0xb8>
  403cfa:	4623      	mov	r3, r4
  403cfc:	4632      	mov	r2, r6
  403cfe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403d00:	69e9      	ldr	r1, [r5, #28]
  403d02:	4640      	mov	r0, r8
  403d04:	47b8      	blx	r7
  403d06:	2800      	cmp	r0, #0
  403d08:	eba4 0400 	sub.w	r4, r4, r0
  403d0c:	4406      	add	r6, r0
  403d0e:	dd04      	ble.n	403d1a <__sflush_r+0xc2>
  403d10:	2c00      	cmp	r4, #0
  403d12:	dcf2      	bgt.n	403cfa <__sflush_r+0xa2>
  403d14:	2000      	movs	r0, #0
  403d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d1a:	89ab      	ldrh	r3, [r5, #12]
  403d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d20:	81ab      	strh	r3, [r5, #12]
  403d22:	f04f 30ff 	mov.w	r0, #4294967295
  403d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d2a:	f8d8 2000 	ldr.w	r2, [r8]
  403d2e:	2a1d      	cmp	r2, #29
  403d30:	d8f3      	bhi.n	403d1a <__sflush_r+0xc2>
  403d32:	4b1a      	ldr	r3, [pc, #104]	; (403d9c <__sflush_r+0x144>)
  403d34:	40d3      	lsrs	r3, r2
  403d36:	f003 0301 	and.w	r3, r3, #1
  403d3a:	f083 0401 	eor.w	r4, r3, #1
  403d3e:	2b00      	cmp	r3, #0
  403d40:	d0eb      	beq.n	403d1a <__sflush_r+0xc2>
  403d42:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403d46:	6929      	ldr	r1, [r5, #16]
  403d48:	6029      	str	r1, [r5, #0]
  403d4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403d4e:	04d9      	lsls	r1, r3, #19
  403d50:	606c      	str	r4, [r5, #4]
  403d52:	81ab      	strh	r3, [r5, #12]
  403d54:	d5b7      	bpl.n	403cc6 <__sflush_r+0x6e>
  403d56:	2a00      	cmp	r2, #0
  403d58:	d1b5      	bne.n	403cc6 <__sflush_r+0x6e>
  403d5a:	6528      	str	r0, [r5, #80]	; 0x50
  403d5c:	e7b3      	b.n	403cc6 <__sflush_r+0x6e>
  403d5e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403d60:	2a00      	cmp	r2, #0
  403d62:	dc88      	bgt.n	403c76 <__sflush_r+0x1e>
  403d64:	e7d6      	b.n	403d14 <__sflush_r+0xbc>
  403d66:	2301      	movs	r3, #1
  403d68:	69e9      	ldr	r1, [r5, #28]
  403d6a:	4640      	mov	r0, r8
  403d6c:	47a0      	blx	r4
  403d6e:	1c43      	adds	r3, r0, #1
  403d70:	4602      	mov	r2, r0
  403d72:	d002      	beq.n	403d7a <__sflush_r+0x122>
  403d74:	89ab      	ldrh	r3, [r5, #12]
  403d76:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403d78:	e78c      	b.n	403c94 <__sflush_r+0x3c>
  403d7a:	f8d8 3000 	ldr.w	r3, [r8]
  403d7e:	2b00      	cmp	r3, #0
  403d80:	d0f8      	beq.n	403d74 <__sflush_r+0x11c>
  403d82:	2b1d      	cmp	r3, #29
  403d84:	d001      	beq.n	403d8a <__sflush_r+0x132>
  403d86:	2b16      	cmp	r3, #22
  403d88:	d102      	bne.n	403d90 <__sflush_r+0x138>
  403d8a:	f8c8 6000 	str.w	r6, [r8]
  403d8e:	e7c1      	b.n	403d14 <__sflush_r+0xbc>
  403d90:	89ab      	ldrh	r3, [r5, #12]
  403d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d96:	81ab      	strh	r3, [r5, #12]
  403d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d9c:	20400001 	.word	0x20400001

00403da0 <_fflush_r>:
  403da0:	b510      	push	{r4, lr}
  403da2:	4604      	mov	r4, r0
  403da4:	b082      	sub	sp, #8
  403da6:	b108      	cbz	r0, 403dac <_fflush_r+0xc>
  403da8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403daa:	b153      	cbz	r3, 403dc2 <_fflush_r+0x22>
  403dac:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403db0:	b908      	cbnz	r0, 403db6 <_fflush_r+0x16>
  403db2:	b002      	add	sp, #8
  403db4:	bd10      	pop	{r4, pc}
  403db6:	4620      	mov	r0, r4
  403db8:	b002      	add	sp, #8
  403dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403dbe:	f7ff bf4b 	b.w	403c58 <__sflush_r>
  403dc2:	9101      	str	r1, [sp, #4]
  403dc4:	f000 f880 	bl	403ec8 <__sinit>
  403dc8:	9901      	ldr	r1, [sp, #4]
  403dca:	e7ef      	b.n	403dac <_fflush_r+0xc>

00403dcc <_cleanup_r>:
  403dcc:	4901      	ldr	r1, [pc, #4]	; (403dd4 <_cleanup_r+0x8>)
  403dce:	f000 b9cf 	b.w	404170 <_fwalk_reent>
  403dd2:	bf00      	nop
  403dd4:	00405751 	.word	0x00405751

00403dd8 <__sinit.part.1>:
  403dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ddc:	4b35      	ldr	r3, [pc, #212]	; (403eb4 <__sinit.part.1+0xdc>)
  403dde:	6845      	ldr	r5, [r0, #4]
  403de0:	63c3      	str	r3, [r0, #60]	; 0x3c
  403de2:	2400      	movs	r4, #0
  403de4:	4607      	mov	r7, r0
  403de6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403dea:	2304      	movs	r3, #4
  403dec:	2103      	movs	r1, #3
  403dee:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  403df2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  403df6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403dfa:	b083      	sub	sp, #12
  403dfc:	602c      	str	r4, [r5, #0]
  403dfe:	606c      	str	r4, [r5, #4]
  403e00:	60ac      	str	r4, [r5, #8]
  403e02:	666c      	str	r4, [r5, #100]	; 0x64
  403e04:	81ec      	strh	r4, [r5, #14]
  403e06:	612c      	str	r4, [r5, #16]
  403e08:	616c      	str	r4, [r5, #20]
  403e0a:	61ac      	str	r4, [r5, #24]
  403e0c:	81ab      	strh	r3, [r5, #12]
  403e0e:	4621      	mov	r1, r4
  403e10:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403e14:	2208      	movs	r2, #8
  403e16:	f7fd fa63 	bl	4012e0 <memset>
  403e1a:	68be      	ldr	r6, [r7, #8]
  403e1c:	f8df b098 	ldr.w	fp, [pc, #152]	; 403eb8 <__sinit.part.1+0xe0>
  403e20:	f8df a098 	ldr.w	sl, [pc, #152]	; 403ebc <__sinit.part.1+0xe4>
  403e24:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403ec0 <__sinit.part.1+0xe8>
  403e28:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403ec4 <__sinit.part.1+0xec>
  403e2c:	f8c5 b020 	str.w	fp, [r5, #32]
  403e30:	2301      	movs	r3, #1
  403e32:	2209      	movs	r2, #9
  403e34:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403e38:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403e3c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403e40:	61ed      	str	r5, [r5, #28]
  403e42:	4621      	mov	r1, r4
  403e44:	81f3      	strh	r3, [r6, #14]
  403e46:	81b2      	strh	r2, [r6, #12]
  403e48:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403e4c:	6034      	str	r4, [r6, #0]
  403e4e:	6074      	str	r4, [r6, #4]
  403e50:	60b4      	str	r4, [r6, #8]
  403e52:	6674      	str	r4, [r6, #100]	; 0x64
  403e54:	6134      	str	r4, [r6, #16]
  403e56:	6174      	str	r4, [r6, #20]
  403e58:	61b4      	str	r4, [r6, #24]
  403e5a:	2208      	movs	r2, #8
  403e5c:	9301      	str	r3, [sp, #4]
  403e5e:	f7fd fa3f 	bl	4012e0 <memset>
  403e62:	68fd      	ldr	r5, [r7, #12]
  403e64:	61f6      	str	r6, [r6, #28]
  403e66:	2012      	movs	r0, #18
  403e68:	2202      	movs	r2, #2
  403e6a:	f8c6 b020 	str.w	fp, [r6, #32]
  403e6e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  403e72:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  403e76:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403e7a:	4621      	mov	r1, r4
  403e7c:	81a8      	strh	r0, [r5, #12]
  403e7e:	81ea      	strh	r2, [r5, #14]
  403e80:	602c      	str	r4, [r5, #0]
  403e82:	606c      	str	r4, [r5, #4]
  403e84:	60ac      	str	r4, [r5, #8]
  403e86:	666c      	str	r4, [r5, #100]	; 0x64
  403e88:	612c      	str	r4, [r5, #16]
  403e8a:	616c      	str	r4, [r5, #20]
  403e8c:	61ac      	str	r4, [r5, #24]
  403e8e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403e92:	2208      	movs	r2, #8
  403e94:	f7fd fa24 	bl	4012e0 <memset>
  403e98:	9b01      	ldr	r3, [sp, #4]
  403e9a:	61ed      	str	r5, [r5, #28]
  403e9c:	f8c5 b020 	str.w	fp, [r5, #32]
  403ea0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403ea4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403ea8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403eac:	63bb      	str	r3, [r7, #56]	; 0x38
  403eae:	b003      	add	sp, #12
  403eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eb4:	00403dcd 	.word	0x00403dcd
  403eb8:	00405475 	.word	0x00405475
  403ebc:	00405499 	.word	0x00405499
  403ec0:	004054d5 	.word	0x004054d5
  403ec4:	004054f5 	.word	0x004054f5

00403ec8 <__sinit>:
  403ec8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403eca:	b103      	cbz	r3, 403ece <__sinit+0x6>
  403ecc:	4770      	bx	lr
  403ece:	f7ff bf83 	b.w	403dd8 <__sinit.part.1>
  403ed2:	bf00      	nop

00403ed4 <__sfp_lock_acquire>:
  403ed4:	4770      	bx	lr
  403ed6:	bf00      	nop

00403ed8 <__sfp_lock_release>:
  403ed8:	4770      	bx	lr
  403eda:	bf00      	nop

00403edc <__libc_fini_array>:
  403edc:	b538      	push	{r3, r4, r5, lr}
  403ede:	4d07      	ldr	r5, [pc, #28]	; (403efc <__libc_fini_array+0x20>)
  403ee0:	4c07      	ldr	r4, [pc, #28]	; (403f00 <__libc_fini_array+0x24>)
  403ee2:	1b2c      	subs	r4, r5, r4
  403ee4:	10a4      	asrs	r4, r4, #2
  403ee6:	d005      	beq.n	403ef4 <__libc_fini_array+0x18>
  403ee8:	3c01      	subs	r4, #1
  403eea:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403eee:	4798      	blx	r3
  403ef0:	2c00      	cmp	r4, #0
  403ef2:	d1f9      	bne.n	403ee8 <__libc_fini_array+0xc>
  403ef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403ef8:	f002 bbb2 	b.w	406660 <_fini>
  403efc:	00406670 	.word	0x00406670
  403f00:	0040666c 	.word	0x0040666c

00403f04 <_malloc_trim_r>:
  403f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403f06:	4f23      	ldr	r7, [pc, #140]	; (403f94 <_malloc_trim_r+0x90>)
  403f08:	460c      	mov	r4, r1
  403f0a:	4606      	mov	r6, r0
  403f0c:	f000 fd9e 	bl	404a4c <__malloc_lock>
  403f10:	68bb      	ldr	r3, [r7, #8]
  403f12:	685d      	ldr	r5, [r3, #4]
  403f14:	f025 0503 	bic.w	r5, r5, #3
  403f18:	1b29      	subs	r1, r5, r4
  403f1a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403f1e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403f22:	f021 010f 	bic.w	r1, r1, #15
  403f26:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403f2a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403f2e:	db07      	blt.n	403f40 <_malloc_trim_r+0x3c>
  403f30:	2100      	movs	r1, #0
  403f32:	4630      	mov	r0, r6
  403f34:	f001 fa8c 	bl	405450 <_sbrk_r>
  403f38:	68bb      	ldr	r3, [r7, #8]
  403f3a:	442b      	add	r3, r5
  403f3c:	4298      	cmp	r0, r3
  403f3e:	d004      	beq.n	403f4a <_malloc_trim_r+0x46>
  403f40:	4630      	mov	r0, r6
  403f42:	f000 fd85 	bl	404a50 <__malloc_unlock>
  403f46:	2000      	movs	r0, #0
  403f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f4a:	4261      	negs	r1, r4
  403f4c:	4630      	mov	r0, r6
  403f4e:	f001 fa7f 	bl	405450 <_sbrk_r>
  403f52:	3001      	adds	r0, #1
  403f54:	d00d      	beq.n	403f72 <_malloc_trim_r+0x6e>
  403f56:	4b10      	ldr	r3, [pc, #64]	; (403f98 <_malloc_trim_r+0x94>)
  403f58:	68ba      	ldr	r2, [r7, #8]
  403f5a:	6819      	ldr	r1, [r3, #0]
  403f5c:	1b2d      	subs	r5, r5, r4
  403f5e:	f045 0501 	orr.w	r5, r5, #1
  403f62:	4630      	mov	r0, r6
  403f64:	1b09      	subs	r1, r1, r4
  403f66:	6055      	str	r5, [r2, #4]
  403f68:	6019      	str	r1, [r3, #0]
  403f6a:	f000 fd71 	bl	404a50 <__malloc_unlock>
  403f6e:	2001      	movs	r0, #1
  403f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f72:	2100      	movs	r1, #0
  403f74:	4630      	mov	r0, r6
  403f76:	f001 fa6b 	bl	405450 <_sbrk_r>
  403f7a:	68ba      	ldr	r2, [r7, #8]
  403f7c:	1a83      	subs	r3, r0, r2
  403f7e:	2b0f      	cmp	r3, #15
  403f80:	ddde      	ble.n	403f40 <_malloc_trim_r+0x3c>
  403f82:	4c06      	ldr	r4, [pc, #24]	; (403f9c <_malloc_trim_r+0x98>)
  403f84:	4904      	ldr	r1, [pc, #16]	; (403f98 <_malloc_trim_r+0x94>)
  403f86:	6824      	ldr	r4, [r4, #0]
  403f88:	f043 0301 	orr.w	r3, r3, #1
  403f8c:	1b00      	subs	r0, r0, r4
  403f8e:	6053      	str	r3, [r2, #4]
  403f90:	6008      	str	r0, [r1, #0]
  403f92:	e7d5      	b.n	403f40 <_malloc_trim_r+0x3c>
  403f94:	2000047c 	.word	0x2000047c
  403f98:	2000092c 	.word	0x2000092c
  403f9c:	20000888 	.word	0x20000888

00403fa0 <_free_r>:
  403fa0:	2900      	cmp	r1, #0
  403fa2:	d045      	beq.n	404030 <_free_r+0x90>
  403fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403fa8:	460d      	mov	r5, r1
  403faa:	4680      	mov	r8, r0
  403fac:	f000 fd4e 	bl	404a4c <__malloc_lock>
  403fb0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403fb4:	496a      	ldr	r1, [pc, #424]	; (404160 <_free_r+0x1c0>)
  403fb6:	f027 0301 	bic.w	r3, r7, #1
  403fba:	f1a5 0408 	sub.w	r4, r5, #8
  403fbe:	18e2      	adds	r2, r4, r3
  403fc0:	688e      	ldr	r6, [r1, #8]
  403fc2:	6850      	ldr	r0, [r2, #4]
  403fc4:	42b2      	cmp	r2, r6
  403fc6:	f020 0003 	bic.w	r0, r0, #3
  403fca:	d062      	beq.n	404092 <_free_r+0xf2>
  403fcc:	07fe      	lsls	r6, r7, #31
  403fce:	6050      	str	r0, [r2, #4]
  403fd0:	d40b      	bmi.n	403fea <_free_r+0x4a>
  403fd2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403fd6:	1be4      	subs	r4, r4, r7
  403fd8:	f101 0e08 	add.w	lr, r1, #8
  403fdc:	68a5      	ldr	r5, [r4, #8]
  403fde:	4575      	cmp	r5, lr
  403fe0:	443b      	add	r3, r7
  403fe2:	d06f      	beq.n	4040c4 <_free_r+0x124>
  403fe4:	68e7      	ldr	r7, [r4, #12]
  403fe6:	60ef      	str	r7, [r5, #12]
  403fe8:	60bd      	str	r5, [r7, #8]
  403fea:	1815      	adds	r5, r2, r0
  403fec:	686d      	ldr	r5, [r5, #4]
  403fee:	07ed      	lsls	r5, r5, #31
  403ff0:	d542      	bpl.n	404078 <_free_r+0xd8>
  403ff2:	f043 0201 	orr.w	r2, r3, #1
  403ff6:	6062      	str	r2, [r4, #4]
  403ff8:	50e3      	str	r3, [r4, r3]
  403ffa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403ffe:	d218      	bcs.n	404032 <_free_r+0x92>
  404000:	08db      	lsrs	r3, r3, #3
  404002:	1c5a      	adds	r2, r3, #1
  404004:	684d      	ldr	r5, [r1, #4]
  404006:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40400a:	60a7      	str	r7, [r4, #8]
  40400c:	2001      	movs	r0, #1
  40400e:	109b      	asrs	r3, r3, #2
  404010:	fa00 f303 	lsl.w	r3, r0, r3
  404014:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  404018:	431d      	orrs	r5, r3
  40401a:	3808      	subs	r0, #8
  40401c:	60e0      	str	r0, [r4, #12]
  40401e:	604d      	str	r5, [r1, #4]
  404020:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  404024:	60fc      	str	r4, [r7, #12]
  404026:	4640      	mov	r0, r8
  404028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40402c:	f000 bd10 	b.w	404a50 <__malloc_unlock>
  404030:	4770      	bx	lr
  404032:	0a5a      	lsrs	r2, r3, #9
  404034:	2a04      	cmp	r2, #4
  404036:	d853      	bhi.n	4040e0 <_free_r+0x140>
  404038:	099a      	lsrs	r2, r3, #6
  40403a:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40403e:	007f      	lsls	r7, r7, #1
  404040:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404044:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  404048:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  40404c:	4944      	ldr	r1, [pc, #272]	; (404160 <_free_r+0x1c0>)
  40404e:	3808      	subs	r0, #8
  404050:	4290      	cmp	r0, r2
  404052:	d04d      	beq.n	4040f0 <_free_r+0x150>
  404054:	6851      	ldr	r1, [r2, #4]
  404056:	f021 0103 	bic.w	r1, r1, #3
  40405a:	428b      	cmp	r3, r1
  40405c:	d202      	bcs.n	404064 <_free_r+0xc4>
  40405e:	6892      	ldr	r2, [r2, #8]
  404060:	4290      	cmp	r0, r2
  404062:	d1f7      	bne.n	404054 <_free_r+0xb4>
  404064:	68d0      	ldr	r0, [r2, #12]
  404066:	60e0      	str	r0, [r4, #12]
  404068:	60a2      	str	r2, [r4, #8]
  40406a:	6084      	str	r4, [r0, #8]
  40406c:	60d4      	str	r4, [r2, #12]
  40406e:	4640      	mov	r0, r8
  404070:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404074:	f000 bcec 	b.w	404a50 <__malloc_unlock>
  404078:	6895      	ldr	r5, [r2, #8]
  40407a:	4f3a      	ldr	r7, [pc, #232]	; (404164 <_free_r+0x1c4>)
  40407c:	42bd      	cmp	r5, r7
  40407e:	4403      	add	r3, r0
  404080:	d03f      	beq.n	404102 <_free_r+0x162>
  404082:	68d0      	ldr	r0, [r2, #12]
  404084:	60e8      	str	r0, [r5, #12]
  404086:	f043 0201 	orr.w	r2, r3, #1
  40408a:	6085      	str	r5, [r0, #8]
  40408c:	6062      	str	r2, [r4, #4]
  40408e:	50e3      	str	r3, [r4, r3]
  404090:	e7b3      	b.n	403ffa <_free_r+0x5a>
  404092:	07ff      	lsls	r7, r7, #31
  404094:	4403      	add	r3, r0
  404096:	d407      	bmi.n	4040a8 <_free_r+0x108>
  404098:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40409c:	1aa4      	subs	r4, r4, r2
  40409e:	4413      	add	r3, r2
  4040a0:	68a0      	ldr	r0, [r4, #8]
  4040a2:	68e2      	ldr	r2, [r4, #12]
  4040a4:	60c2      	str	r2, [r0, #12]
  4040a6:	6090      	str	r0, [r2, #8]
  4040a8:	4a2f      	ldr	r2, [pc, #188]	; (404168 <_free_r+0x1c8>)
  4040aa:	6812      	ldr	r2, [r2, #0]
  4040ac:	f043 0001 	orr.w	r0, r3, #1
  4040b0:	4293      	cmp	r3, r2
  4040b2:	6060      	str	r0, [r4, #4]
  4040b4:	608c      	str	r4, [r1, #8]
  4040b6:	d3b6      	bcc.n	404026 <_free_r+0x86>
  4040b8:	4b2c      	ldr	r3, [pc, #176]	; (40416c <_free_r+0x1cc>)
  4040ba:	4640      	mov	r0, r8
  4040bc:	6819      	ldr	r1, [r3, #0]
  4040be:	f7ff ff21 	bl	403f04 <_malloc_trim_r>
  4040c2:	e7b0      	b.n	404026 <_free_r+0x86>
  4040c4:	1811      	adds	r1, r2, r0
  4040c6:	6849      	ldr	r1, [r1, #4]
  4040c8:	07c9      	lsls	r1, r1, #31
  4040ca:	d444      	bmi.n	404156 <_free_r+0x1b6>
  4040cc:	6891      	ldr	r1, [r2, #8]
  4040ce:	68d2      	ldr	r2, [r2, #12]
  4040d0:	60ca      	str	r2, [r1, #12]
  4040d2:	4403      	add	r3, r0
  4040d4:	f043 0001 	orr.w	r0, r3, #1
  4040d8:	6091      	str	r1, [r2, #8]
  4040da:	6060      	str	r0, [r4, #4]
  4040dc:	50e3      	str	r3, [r4, r3]
  4040de:	e7a2      	b.n	404026 <_free_r+0x86>
  4040e0:	2a14      	cmp	r2, #20
  4040e2:	d817      	bhi.n	404114 <_free_r+0x174>
  4040e4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4040e8:	007f      	lsls	r7, r7, #1
  4040ea:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4040ee:	e7a9      	b.n	404044 <_free_r+0xa4>
  4040f0:	10aa      	asrs	r2, r5, #2
  4040f2:	684b      	ldr	r3, [r1, #4]
  4040f4:	2501      	movs	r5, #1
  4040f6:	fa05 f202 	lsl.w	r2, r5, r2
  4040fa:	4313      	orrs	r3, r2
  4040fc:	604b      	str	r3, [r1, #4]
  4040fe:	4602      	mov	r2, r0
  404100:	e7b1      	b.n	404066 <_free_r+0xc6>
  404102:	f043 0201 	orr.w	r2, r3, #1
  404106:	614c      	str	r4, [r1, #20]
  404108:	610c      	str	r4, [r1, #16]
  40410a:	60e5      	str	r5, [r4, #12]
  40410c:	60a5      	str	r5, [r4, #8]
  40410e:	6062      	str	r2, [r4, #4]
  404110:	50e3      	str	r3, [r4, r3]
  404112:	e788      	b.n	404026 <_free_r+0x86>
  404114:	2a54      	cmp	r2, #84	; 0x54
  404116:	d806      	bhi.n	404126 <_free_r+0x186>
  404118:	0b1a      	lsrs	r2, r3, #12
  40411a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40411e:	007f      	lsls	r7, r7, #1
  404120:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404124:	e78e      	b.n	404044 <_free_r+0xa4>
  404126:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40412a:	d806      	bhi.n	40413a <_free_r+0x19a>
  40412c:	0bda      	lsrs	r2, r3, #15
  40412e:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404132:	007f      	lsls	r7, r7, #1
  404134:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404138:	e784      	b.n	404044 <_free_r+0xa4>
  40413a:	f240 5054 	movw	r0, #1364	; 0x554
  40413e:	4282      	cmp	r2, r0
  404140:	d806      	bhi.n	404150 <_free_r+0x1b0>
  404142:	0c9a      	lsrs	r2, r3, #18
  404144:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404148:	007f      	lsls	r7, r7, #1
  40414a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40414e:	e779      	b.n	404044 <_free_r+0xa4>
  404150:	27fe      	movs	r7, #254	; 0xfe
  404152:	257e      	movs	r5, #126	; 0x7e
  404154:	e776      	b.n	404044 <_free_r+0xa4>
  404156:	f043 0201 	orr.w	r2, r3, #1
  40415a:	6062      	str	r2, [r4, #4]
  40415c:	50e3      	str	r3, [r4, r3]
  40415e:	e762      	b.n	404026 <_free_r+0x86>
  404160:	2000047c 	.word	0x2000047c
  404164:	20000484 	.word	0x20000484
  404168:	20000884 	.word	0x20000884
  40416c:	20000928 	.word	0x20000928

00404170 <_fwalk_reent>:
  404170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404174:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404178:	d01f      	beq.n	4041ba <_fwalk_reent+0x4a>
  40417a:	4688      	mov	r8, r1
  40417c:	4606      	mov	r6, r0
  40417e:	f04f 0900 	mov.w	r9, #0
  404182:	687d      	ldr	r5, [r7, #4]
  404184:	68bc      	ldr	r4, [r7, #8]
  404186:	3d01      	subs	r5, #1
  404188:	d411      	bmi.n	4041ae <_fwalk_reent+0x3e>
  40418a:	89a3      	ldrh	r3, [r4, #12]
  40418c:	2b01      	cmp	r3, #1
  40418e:	f105 35ff 	add.w	r5, r5, #4294967295
  404192:	d908      	bls.n	4041a6 <_fwalk_reent+0x36>
  404194:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404198:	3301      	adds	r3, #1
  40419a:	4621      	mov	r1, r4
  40419c:	4630      	mov	r0, r6
  40419e:	d002      	beq.n	4041a6 <_fwalk_reent+0x36>
  4041a0:	47c0      	blx	r8
  4041a2:	ea49 0900 	orr.w	r9, r9, r0
  4041a6:	1c6b      	adds	r3, r5, #1
  4041a8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4041ac:	d1ed      	bne.n	40418a <_fwalk_reent+0x1a>
  4041ae:	683f      	ldr	r7, [r7, #0]
  4041b0:	2f00      	cmp	r7, #0
  4041b2:	d1e6      	bne.n	404182 <_fwalk_reent+0x12>
  4041b4:	4648      	mov	r0, r9
  4041b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4041ba:	46b9      	mov	r9, r7
  4041bc:	4648      	mov	r0, r9
  4041be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4041c2:	bf00      	nop

004041c4 <_localeconv_r>:
  4041c4:	4800      	ldr	r0, [pc, #0]	; (4041c8 <_localeconv_r+0x4>)
  4041c6:	4770      	bx	lr
  4041c8:	20000444 	.word	0x20000444

004041cc <__swhatbuf_r>:
  4041cc:	b570      	push	{r4, r5, r6, lr}
  4041ce:	460d      	mov	r5, r1
  4041d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4041d4:	2900      	cmp	r1, #0
  4041d6:	b090      	sub	sp, #64	; 0x40
  4041d8:	4614      	mov	r4, r2
  4041da:	461e      	mov	r6, r3
  4041dc:	db14      	blt.n	404208 <__swhatbuf_r+0x3c>
  4041de:	aa01      	add	r2, sp, #4
  4041e0:	f001 faf8 	bl	4057d4 <_fstat_r>
  4041e4:	2800      	cmp	r0, #0
  4041e6:	db0f      	blt.n	404208 <__swhatbuf_r+0x3c>
  4041e8:	9a02      	ldr	r2, [sp, #8]
  4041ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4041ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4041f2:	fab2 f282 	clz	r2, r2
  4041f6:	0952      	lsrs	r2, r2, #5
  4041f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4041fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404200:	6032      	str	r2, [r6, #0]
  404202:	6023      	str	r3, [r4, #0]
  404204:	b010      	add	sp, #64	; 0x40
  404206:	bd70      	pop	{r4, r5, r6, pc}
  404208:	89a8      	ldrh	r0, [r5, #12]
  40420a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40420e:	b282      	uxth	r2, r0
  404210:	2000      	movs	r0, #0
  404212:	6030      	str	r0, [r6, #0]
  404214:	b11a      	cbz	r2, 40421e <__swhatbuf_r+0x52>
  404216:	2340      	movs	r3, #64	; 0x40
  404218:	6023      	str	r3, [r4, #0]
  40421a:	b010      	add	sp, #64	; 0x40
  40421c:	bd70      	pop	{r4, r5, r6, pc}
  40421e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404222:	4610      	mov	r0, r2
  404224:	6023      	str	r3, [r4, #0]
  404226:	b010      	add	sp, #64	; 0x40
  404228:	bd70      	pop	{r4, r5, r6, pc}
  40422a:	bf00      	nop

0040422c <malloc>:
  40422c:	4b02      	ldr	r3, [pc, #8]	; (404238 <malloc+0xc>)
  40422e:	4601      	mov	r1, r0
  404230:	6818      	ldr	r0, [r3, #0]
  404232:	f000 b803 	b.w	40423c <_malloc_r>
  404236:	bf00      	nop
  404238:	20000440 	.word	0x20000440

0040423c <_malloc_r>:
  40423c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404240:	f101 050b 	add.w	r5, r1, #11
  404244:	2d16      	cmp	r5, #22
  404246:	b083      	sub	sp, #12
  404248:	4606      	mov	r6, r0
  40424a:	f240 809f 	bls.w	40438c <_malloc_r+0x150>
  40424e:	f035 0507 	bics.w	r5, r5, #7
  404252:	f100 80bf 	bmi.w	4043d4 <_malloc_r+0x198>
  404256:	42a9      	cmp	r1, r5
  404258:	f200 80bc 	bhi.w	4043d4 <_malloc_r+0x198>
  40425c:	f000 fbf6 	bl	404a4c <__malloc_lock>
  404260:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404264:	f0c0 829c 	bcc.w	4047a0 <_malloc_r+0x564>
  404268:	0a6b      	lsrs	r3, r5, #9
  40426a:	f000 80ba 	beq.w	4043e2 <_malloc_r+0x1a6>
  40426e:	2b04      	cmp	r3, #4
  404270:	f200 8183 	bhi.w	40457a <_malloc_r+0x33e>
  404274:	09a8      	lsrs	r0, r5, #6
  404276:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40427a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40427e:	3038      	adds	r0, #56	; 0x38
  404280:	4fc4      	ldr	r7, [pc, #784]	; (404594 <_malloc_r+0x358>)
  404282:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404286:	f1a3 0108 	sub.w	r1, r3, #8
  40428a:	685c      	ldr	r4, [r3, #4]
  40428c:	42a1      	cmp	r1, r4
  40428e:	d107      	bne.n	4042a0 <_malloc_r+0x64>
  404290:	e0ac      	b.n	4043ec <_malloc_r+0x1b0>
  404292:	2a00      	cmp	r2, #0
  404294:	f280 80ac 	bge.w	4043f0 <_malloc_r+0x1b4>
  404298:	68e4      	ldr	r4, [r4, #12]
  40429a:	42a1      	cmp	r1, r4
  40429c:	f000 80a6 	beq.w	4043ec <_malloc_r+0x1b0>
  4042a0:	6863      	ldr	r3, [r4, #4]
  4042a2:	f023 0303 	bic.w	r3, r3, #3
  4042a6:	1b5a      	subs	r2, r3, r5
  4042a8:	2a0f      	cmp	r2, #15
  4042aa:	ddf2      	ble.n	404292 <_malloc_r+0x56>
  4042ac:	49b9      	ldr	r1, [pc, #740]	; (404594 <_malloc_r+0x358>)
  4042ae:	693c      	ldr	r4, [r7, #16]
  4042b0:	f101 0e08 	add.w	lr, r1, #8
  4042b4:	4574      	cmp	r4, lr
  4042b6:	f000 81b3 	beq.w	404620 <_malloc_r+0x3e4>
  4042ba:	6863      	ldr	r3, [r4, #4]
  4042bc:	f023 0303 	bic.w	r3, r3, #3
  4042c0:	1b5a      	subs	r2, r3, r5
  4042c2:	2a0f      	cmp	r2, #15
  4042c4:	f300 8199 	bgt.w	4045fa <_malloc_r+0x3be>
  4042c8:	2a00      	cmp	r2, #0
  4042ca:	f8c1 e014 	str.w	lr, [r1, #20]
  4042ce:	f8c1 e010 	str.w	lr, [r1, #16]
  4042d2:	f280 809e 	bge.w	404412 <_malloc_r+0x1d6>
  4042d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4042da:	f080 8167 	bcs.w	4045ac <_malloc_r+0x370>
  4042de:	08db      	lsrs	r3, r3, #3
  4042e0:	f103 0c01 	add.w	ip, r3, #1
  4042e4:	2201      	movs	r2, #1
  4042e6:	109b      	asrs	r3, r3, #2
  4042e8:	fa02 f303 	lsl.w	r3, r2, r3
  4042ec:	684a      	ldr	r2, [r1, #4]
  4042ee:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4042f2:	f8c4 8008 	str.w	r8, [r4, #8]
  4042f6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4042fa:	431a      	orrs	r2, r3
  4042fc:	f1a9 0308 	sub.w	r3, r9, #8
  404300:	60e3      	str	r3, [r4, #12]
  404302:	604a      	str	r2, [r1, #4]
  404304:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  404308:	f8c8 400c 	str.w	r4, [r8, #12]
  40430c:	1083      	asrs	r3, r0, #2
  40430e:	2401      	movs	r4, #1
  404310:	409c      	lsls	r4, r3
  404312:	4294      	cmp	r4, r2
  404314:	f200 808a 	bhi.w	40442c <_malloc_r+0x1f0>
  404318:	4214      	tst	r4, r2
  40431a:	d106      	bne.n	40432a <_malloc_r+0xee>
  40431c:	f020 0003 	bic.w	r0, r0, #3
  404320:	0064      	lsls	r4, r4, #1
  404322:	4214      	tst	r4, r2
  404324:	f100 0004 	add.w	r0, r0, #4
  404328:	d0fa      	beq.n	404320 <_malloc_r+0xe4>
  40432a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40432e:	46cc      	mov	ip, r9
  404330:	4680      	mov	r8, r0
  404332:	f8dc 100c 	ldr.w	r1, [ip, #12]
  404336:	458c      	cmp	ip, r1
  404338:	d107      	bne.n	40434a <_malloc_r+0x10e>
  40433a:	e173      	b.n	404624 <_malloc_r+0x3e8>
  40433c:	2a00      	cmp	r2, #0
  40433e:	f280 8181 	bge.w	404644 <_malloc_r+0x408>
  404342:	68c9      	ldr	r1, [r1, #12]
  404344:	458c      	cmp	ip, r1
  404346:	f000 816d 	beq.w	404624 <_malloc_r+0x3e8>
  40434a:	684b      	ldr	r3, [r1, #4]
  40434c:	f023 0303 	bic.w	r3, r3, #3
  404350:	1b5a      	subs	r2, r3, r5
  404352:	2a0f      	cmp	r2, #15
  404354:	ddf2      	ble.n	40433c <_malloc_r+0x100>
  404356:	460c      	mov	r4, r1
  404358:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40435c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  404360:	194b      	adds	r3, r1, r5
  404362:	f045 0501 	orr.w	r5, r5, #1
  404366:	604d      	str	r5, [r1, #4]
  404368:	f042 0101 	orr.w	r1, r2, #1
  40436c:	f8c8 c00c 	str.w	ip, [r8, #12]
  404370:	4630      	mov	r0, r6
  404372:	f8cc 8008 	str.w	r8, [ip, #8]
  404376:	617b      	str	r3, [r7, #20]
  404378:	613b      	str	r3, [r7, #16]
  40437a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40437e:	f8c3 e008 	str.w	lr, [r3, #8]
  404382:	6059      	str	r1, [r3, #4]
  404384:	509a      	str	r2, [r3, r2]
  404386:	f000 fb63 	bl	404a50 <__malloc_unlock>
  40438a:	e01f      	b.n	4043cc <_malloc_r+0x190>
  40438c:	2910      	cmp	r1, #16
  40438e:	d821      	bhi.n	4043d4 <_malloc_r+0x198>
  404390:	f000 fb5c 	bl	404a4c <__malloc_lock>
  404394:	2510      	movs	r5, #16
  404396:	2306      	movs	r3, #6
  404398:	2002      	movs	r0, #2
  40439a:	4f7e      	ldr	r7, [pc, #504]	; (404594 <_malloc_r+0x358>)
  40439c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4043a0:	f1a3 0208 	sub.w	r2, r3, #8
  4043a4:	685c      	ldr	r4, [r3, #4]
  4043a6:	4294      	cmp	r4, r2
  4043a8:	f000 8145 	beq.w	404636 <_malloc_r+0x3fa>
  4043ac:	6863      	ldr	r3, [r4, #4]
  4043ae:	68e1      	ldr	r1, [r4, #12]
  4043b0:	68a5      	ldr	r5, [r4, #8]
  4043b2:	f023 0303 	bic.w	r3, r3, #3
  4043b6:	4423      	add	r3, r4
  4043b8:	4630      	mov	r0, r6
  4043ba:	685a      	ldr	r2, [r3, #4]
  4043bc:	60e9      	str	r1, [r5, #12]
  4043be:	f042 0201 	orr.w	r2, r2, #1
  4043c2:	608d      	str	r5, [r1, #8]
  4043c4:	605a      	str	r2, [r3, #4]
  4043c6:	f000 fb43 	bl	404a50 <__malloc_unlock>
  4043ca:	3408      	adds	r4, #8
  4043cc:	4620      	mov	r0, r4
  4043ce:	b003      	add	sp, #12
  4043d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043d4:	2400      	movs	r4, #0
  4043d6:	230c      	movs	r3, #12
  4043d8:	4620      	mov	r0, r4
  4043da:	6033      	str	r3, [r6, #0]
  4043dc:	b003      	add	sp, #12
  4043de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043e2:	2380      	movs	r3, #128	; 0x80
  4043e4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4043e8:	203f      	movs	r0, #63	; 0x3f
  4043ea:	e749      	b.n	404280 <_malloc_r+0x44>
  4043ec:	4670      	mov	r0, lr
  4043ee:	e75d      	b.n	4042ac <_malloc_r+0x70>
  4043f0:	4423      	add	r3, r4
  4043f2:	68e1      	ldr	r1, [r4, #12]
  4043f4:	685a      	ldr	r2, [r3, #4]
  4043f6:	68a5      	ldr	r5, [r4, #8]
  4043f8:	f042 0201 	orr.w	r2, r2, #1
  4043fc:	60e9      	str	r1, [r5, #12]
  4043fe:	4630      	mov	r0, r6
  404400:	608d      	str	r5, [r1, #8]
  404402:	605a      	str	r2, [r3, #4]
  404404:	f000 fb24 	bl	404a50 <__malloc_unlock>
  404408:	3408      	adds	r4, #8
  40440a:	4620      	mov	r0, r4
  40440c:	b003      	add	sp, #12
  40440e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404412:	4423      	add	r3, r4
  404414:	4630      	mov	r0, r6
  404416:	685a      	ldr	r2, [r3, #4]
  404418:	f042 0201 	orr.w	r2, r2, #1
  40441c:	605a      	str	r2, [r3, #4]
  40441e:	f000 fb17 	bl	404a50 <__malloc_unlock>
  404422:	3408      	adds	r4, #8
  404424:	4620      	mov	r0, r4
  404426:	b003      	add	sp, #12
  404428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40442c:	68bc      	ldr	r4, [r7, #8]
  40442e:	6863      	ldr	r3, [r4, #4]
  404430:	f023 0803 	bic.w	r8, r3, #3
  404434:	45a8      	cmp	r8, r5
  404436:	d304      	bcc.n	404442 <_malloc_r+0x206>
  404438:	ebc5 0308 	rsb	r3, r5, r8
  40443c:	2b0f      	cmp	r3, #15
  40443e:	f300 808c 	bgt.w	40455a <_malloc_r+0x31e>
  404442:	4b55      	ldr	r3, [pc, #340]	; (404598 <_malloc_r+0x35c>)
  404444:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4045a8 <_malloc_r+0x36c>
  404448:	681a      	ldr	r2, [r3, #0]
  40444a:	f8d9 3000 	ldr.w	r3, [r9]
  40444e:	3301      	adds	r3, #1
  404450:	442a      	add	r2, r5
  404452:	eb04 0a08 	add.w	sl, r4, r8
  404456:	f000 8160 	beq.w	40471a <_malloc_r+0x4de>
  40445a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40445e:	320f      	adds	r2, #15
  404460:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404464:	f022 020f 	bic.w	r2, r2, #15
  404468:	4611      	mov	r1, r2
  40446a:	4630      	mov	r0, r6
  40446c:	9201      	str	r2, [sp, #4]
  40446e:	f000 ffef 	bl	405450 <_sbrk_r>
  404472:	f1b0 3fff 	cmp.w	r0, #4294967295
  404476:	4683      	mov	fp, r0
  404478:	9a01      	ldr	r2, [sp, #4]
  40447a:	f000 8158 	beq.w	40472e <_malloc_r+0x4f2>
  40447e:	4582      	cmp	sl, r0
  404480:	f200 80fc 	bhi.w	40467c <_malloc_r+0x440>
  404484:	4b45      	ldr	r3, [pc, #276]	; (40459c <_malloc_r+0x360>)
  404486:	6819      	ldr	r1, [r3, #0]
  404488:	45da      	cmp	sl, fp
  40448a:	4411      	add	r1, r2
  40448c:	6019      	str	r1, [r3, #0]
  40448e:	f000 8153 	beq.w	404738 <_malloc_r+0x4fc>
  404492:	f8d9 0000 	ldr.w	r0, [r9]
  404496:	f8df e110 	ldr.w	lr, [pc, #272]	; 4045a8 <_malloc_r+0x36c>
  40449a:	3001      	adds	r0, #1
  40449c:	bf1b      	ittet	ne
  40449e:	ebca 0a0b 	rsbne	sl, sl, fp
  4044a2:	4451      	addne	r1, sl
  4044a4:	f8ce b000 	streq.w	fp, [lr]
  4044a8:	6019      	strne	r1, [r3, #0]
  4044aa:	f01b 0107 	ands.w	r1, fp, #7
  4044ae:	f000 8117 	beq.w	4046e0 <_malloc_r+0x4a4>
  4044b2:	f1c1 0008 	rsb	r0, r1, #8
  4044b6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4044ba:	4483      	add	fp, r0
  4044bc:	3108      	adds	r1, #8
  4044be:	445a      	add	r2, fp
  4044c0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4044c4:	ebc2 0901 	rsb	r9, r2, r1
  4044c8:	4649      	mov	r1, r9
  4044ca:	4630      	mov	r0, r6
  4044cc:	9301      	str	r3, [sp, #4]
  4044ce:	f000 ffbf 	bl	405450 <_sbrk_r>
  4044d2:	1c43      	adds	r3, r0, #1
  4044d4:	9b01      	ldr	r3, [sp, #4]
  4044d6:	f000 813f 	beq.w	404758 <_malloc_r+0x51c>
  4044da:	ebcb 0200 	rsb	r2, fp, r0
  4044de:	444a      	add	r2, r9
  4044e0:	f042 0201 	orr.w	r2, r2, #1
  4044e4:	6819      	ldr	r1, [r3, #0]
  4044e6:	f8c7 b008 	str.w	fp, [r7, #8]
  4044ea:	4449      	add	r1, r9
  4044ec:	42bc      	cmp	r4, r7
  4044ee:	f8cb 2004 	str.w	r2, [fp, #4]
  4044f2:	6019      	str	r1, [r3, #0]
  4044f4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40459c <_malloc_r+0x360>
  4044f8:	d016      	beq.n	404528 <_malloc_r+0x2ec>
  4044fa:	f1b8 0f0f 	cmp.w	r8, #15
  4044fe:	f240 80fd 	bls.w	4046fc <_malloc_r+0x4c0>
  404502:	6862      	ldr	r2, [r4, #4]
  404504:	f1a8 030c 	sub.w	r3, r8, #12
  404508:	f023 0307 	bic.w	r3, r3, #7
  40450c:	18e0      	adds	r0, r4, r3
  40450e:	f002 0201 	and.w	r2, r2, #1
  404512:	f04f 0e05 	mov.w	lr, #5
  404516:	431a      	orrs	r2, r3
  404518:	2b0f      	cmp	r3, #15
  40451a:	6062      	str	r2, [r4, #4]
  40451c:	f8c0 e004 	str.w	lr, [r0, #4]
  404520:	f8c0 e008 	str.w	lr, [r0, #8]
  404524:	f200 811c 	bhi.w	404760 <_malloc_r+0x524>
  404528:	4b1d      	ldr	r3, [pc, #116]	; (4045a0 <_malloc_r+0x364>)
  40452a:	68bc      	ldr	r4, [r7, #8]
  40452c:	681a      	ldr	r2, [r3, #0]
  40452e:	4291      	cmp	r1, r2
  404530:	bf88      	it	hi
  404532:	6019      	strhi	r1, [r3, #0]
  404534:	4b1b      	ldr	r3, [pc, #108]	; (4045a4 <_malloc_r+0x368>)
  404536:	681a      	ldr	r2, [r3, #0]
  404538:	4291      	cmp	r1, r2
  40453a:	6862      	ldr	r2, [r4, #4]
  40453c:	bf88      	it	hi
  40453e:	6019      	strhi	r1, [r3, #0]
  404540:	f022 0203 	bic.w	r2, r2, #3
  404544:	4295      	cmp	r5, r2
  404546:	eba2 0305 	sub.w	r3, r2, r5
  40454a:	d801      	bhi.n	404550 <_malloc_r+0x314>
  40454c:	2b0f      	cmp	r3, #15
  40454e:	dc04      	bgt.n	40455a <_malloc_r+0x31e>
  404550:	4630      	mov	r0, r6
  404552:	f000 fa7d 	bl	404a50 <__malloc_unlock>
  404556:	2400      	movs	r4, #0
  404558:	e738      	b.n	4043cc <_malloc_r+0x190>
  40455a:	1962      	adds	r2, r4, r5
  40455c:	f043 0301 	orr.w	r3, r3, #1
  404560:	f045 0501 	orr.w	r5, r5, #1
  404564:	6065      	str	r5, [r4, #4]
  404566:	4630      	mov	r0, r6
  404568:	60ba      	str	r2, [r7, #8]
  40456a:	6053      	str	r3, [r2, #4]
  40456c:	f000 fa70 	bl	404a50 <__malloc_unlock>
  404570:	3408      	adds	r4, #8
  404572:	4620      	mov	r0, r4
  404574:	b003      	add	sp, #12
  404576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40457a:	2b14      	cmp	r3, #20
  40457c:	d971      	bls.n	404662 <_malloc_r+0x426>
  40457e:	2b54      	cmp	r3, #84	; 0x54
  404580:	f200 80a4 	bhi.w	4046cc <_malloc_r+0x490>
  404584:	0b28      	lsrs	r0, r5, #12
  404586:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40458a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40458e:	306e      	adds	r0, #110	; 0x6e
  404590:	e676      	b.n	404280 <_malloc_r+0x44>
  404592:	bf00      	nop
  404594:	2000047c 	.word	0x2000047c
  404598:	20000928 	.word	0x20000928
  40459c:	2000092c 	.word	0x2000092c
  4045a0:	20000924 	.word	0x20000924
  4045a4:	20000920 	.word	0x20000920
  4045a8:	20000888 	.word	0x20000888
  4045ac:	0a5a      	lsrs	r2, r3, #9
  4045ae:	2a04      	cmp	r2, #4
  4045b0:	d95e      	bls.n	404670 <_malloc_r+0x434>
  4045b2:	2a14      	cmp	r2, #20
  4045b4:	f200 80b3 	bhi.w	40471e <_malloc_r+0x4e2>
  4045b8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4045bc:	0049      	lsls	r1, r1, #1
  4045be:	325b      	adds	r2, #91	; 0x5b
  4045c0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4045c4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4045c8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4047a8 <_malloc_r+0x56c>
  4045cc:	f1ac 0c08 	sub.w	ip, ip, #8
  4045d0:	458c      	cmp	ip, r1
  4045d2:	f000 8088 	beq.w	4046e6 <_malloc_r+0x4aa>
  4045d6:	684a      	ldr	r2, [r1, #4]
  4045d8:	f022 0203 	bic.w	r2, r2, #3
  4045dc:	4293      	cmp	r3, r2
  4045de:	d202      	bcs.n	4045e6 <_malloc_r+0x3aa>
  4045e0:	6889      	ldr	r1, [r1, #8]
  4045e2:	458c      	cmp	ip, r1
  4045e4:	d1f7      	bne.n	4045d6 <_malloc_r+0x39a>
  4045e6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4045ea:	687a      	ldr	r2, [r7, #4]
  4045ec:	f8c4 c00c 	str.w	ip, [r4, #12]
  4045f0:	60a1      	str	r1, [r4, #8]
  4045f2:	f8cc 4008 	str.w	r4, [ip, #8]
  4045f6:	60cc      	str	r4, [r1, #12]
  4045f8:	e688      	b.n	40430c <_malloc_r+0xd0>
  4045fa:	1963      	adds	r3, r4, r5
  4045fc:	f042 0701 	orr.w	r7, r2, #1
  404600:	f045 0501 	orr.w	r5, r5, #1
  404604:	6065      	str	r5, [r4, #4]
  404606:	4630      	mov	r0, r6
  404608:	614b      	str	r3, [r1, #20]
  40460a:	610b      	str	r3, [r1, #16]
  40460c:	f8c3 e00c 	str.w	lr, [r3, #12]
  404610:	f8c3 e008 	str.w	lr, [r3, #8]
  404614:	605f      	str	r7, [r3, #4]
  404616:	509a      	str	r2, [r3, r2]
  404618:	3408      	adds	r4, #8
  40461a:	f000 fa19 	bl	404a50 <__malloc_unlock>
  40461e:	e6d5      	b.n	4043cc <_malloc_r+0x190>
  404620:	684a      	ldr	r2, [r1, #4]
  404622:	e673      	b.n	40430c <_malloc_r+0xd0>
  404624:	f108 0801 	add.w	r8, r8, #1
  404628:	f018 0f03 	tst.w	r8, #3
  40462c:	f10c 0c08 	add.w	ip, ip, #8
  404630:	f47f ae7f 	bne.w	404332 <_malloc_r+0xf6>
  404634:	e030      	b.n	404698 <_malloc_r+0x45c>
  404636:	68dc      	ldr	r4, [r3, #12]
  404638:	42a3      	cmp	r3, r4
  40463a:	bf08      	it	eq
  40463c:	3002      	addeq	r0, #2
  40463e:	f43f ae35 	beq.w	4042ac <_malloc_r+0x70>
  404642:	e6b3      	b.n	4043ac <_malloc_r+0x170>
  404644:	440b      	add	r3, r1
  404646:	460c      	mov	r4, r1
  404648:	685a      	ldr	r2, [r3, #4]
  40464a:	68c9      	ldr	r1, [r1, #12]
  40464c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404650:	f042 0201 	orr.w	r2, r2, #1
  404654:	605a      	str	r2, [r3, #4]
  404656:	4630      	mov	r0, r6
  404658:	60e9      	str	r1, [r5, #12]
  40465a:	608d      	str	r5, [r1, #8]
  40465c:	f000 f9f8 	bl	404a50 <__malloc_unlock>
  404660:	e6b4      	b.n	4043cc <_malloc_r+0x190>
  404662:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404666:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40466a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40466e:	e607      	b.n	404280 <_malloc_r+0x44>
  404670:	099a      	lsrs	r2, r3, #6
  404672:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404676:	0049      	lsls	r1, r1, #1
  404678:	3238      	adds	r2, #56	; 0x38
  40467a:	e7a1      	b.n	4045c0 <_malloc_r+0x384>
  40467c:	42bc      	cmp	r4, r7
  40467e:	4b4a      	ldr	r3, [pc, #296]	; (4047a8 <_malloc_r+0x56c>)
  404680:	f43f af00 	beq.w	404484 <_malloc_r+0x248>
  404684:	689c      	ldr	r4, [r3, #8]
  404686:	6862      	ldr	r2, [r4, #4]
  404688:	f022 0203 	bic.w	r2, r2, #3
  40468c:	e75a      	b.n	404544 <_malloc_r+0x308>
  40468e:	f859 3908 	ldr.w	r3, [r9], #-8
  404692:	4599      	cmp	r9, r3
  404694:	f040 8082 	bne.w	40479c <_malloc_r+0x560>
  404698:	f010 0f03 	tst.w	r0, #3
  40469c:	f100 30ff 	add.w	r0, r0, #4294967295
  4046a0:	d1f5      	bne.n	40468e <_malloc_r+0x452>
  4046a2:	687b      	ldr	r3, [r7, #4]
  4046a4:	ea23 0304 	bic.w	r3, r3, r4
  4046a8:	607b      	str	r3, [r7, #4]
  4046aa:	0064      	lsls	r4, r4, #1
  4046ac:	429c      	cmp	r4, r3
  4046ae:	f63f aebd 	bhi.w	40442c <_malloc_r+0x1f0>
  4046b2:	2c00      	cmp	r4, #0
  4046b4:	f43f aeba 	beq.w	40442c <_malloc_r+0x1f0>
  4046b8:	421c      	tst	r4, r3
  4046ba:	4640      	mov	r0, r8
  4046bc:	f47f ae35 	bne.w	40432a <_malloc_r+0xee>
  4046c0:	0064      	lsls	r4, r4, #1
  4046c2:	421c      	tst	r4, r3
  4046c4:	f100 0004 	add.w	r0, r0, #4
  4046c8:	d0fa      	beq.n	4046c0 <_malloc_r+0x484>
  4046ca:	e62e      	b.n	40432a <_malloc_r+0xee>
  4046cc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4046d0:	d818      	bhi.n	404704 <_malloc_r+0x4c8>
  4046d2:	0be8      	lsrs	r0, r5, #15
  4046d4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4046d8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4046dc:	3077      	adds	r0, #119	; 0x77
  4046de:	e5cf      	b.n	404280 <_malloc_r+0x44>
  4046e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4046e4:	e6eb      	b.n	4044be <_malloc_r+0x282>
  4046e6:	2101      	movs	r1, #1
  4046e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4046ec:	1092      	asrs	r2, r2, #2
  4046ee:	fa01 f202 	lsl.w	r2, r1, r2
  4046f2:	431a      	orrs	r2, r3
  4046f4:	f8c8 2004 	str.w	r2, [r8, #4]
  4046f8:	4661      	mov	r1, ip
  4046fa:	e777      	b.n	4045ec <_malloc_r+0x3b0>
  4046fc:	2301      	movs	r3, #1
  4046fe:	f8cb 3004 	str.w	r3, [fp, #4]
  404702:	e725      	b.n	404550 <_malloc_r+0x314>
  404704:	f240 5254 	movw	r2, #1364	; 0x554
  404708:	4293      	cmp	r3, r2
  40470a:	d820      	bhi.n	40474e <_malloc_r+0x512>
  40470c:	0ca8      	lsrs	r0, r5, #18
  40470e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404712:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404716:	307c      	adds	r0, #124	; 0x7c
  404718:	e5b2      	b.n	404280 <_malloc_r+0x44>
  40471a:	3210      	adds	r2, #16
  40471c:	e6a4      	b.n	404468 <_malloc_r+0x22c>
  40471e:	2a54      	cmp	r2, #84	; 0x54
  404720:	d826      	bhi.n	404770 <_malloc_r+0x534>
  404722:	0b1a      	lsrs	r2, r3, #12
  404724:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404728:	0049      	lsls	r1, r1, #1
  40472a:	326e      	adds	r2, #110	; 0x6e
  40472c:	e748      	b.n	4045c0 <_malloc_r+0x384>
  40472e:	68bc      	ldr	r4, [r7, #8]
  404730:	6862      	ldr	r2, [r4, #4]
  404732:	f022 0203 	bic.w	r2, r2, #3
  404736:	e705      	b.n	404544 <_malloc_r+0x308>
  404738:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40473c:	2800      	cmp	r0, #0
  40473e:	f47f aea8 	bne.w	404492 <_malloc_r+0x256>
  404742:	4442      	add	r2, r8
  404744:	68bb      	ldr	r3, [r7, #8]
  404746:	f042 0201 	orr.w	r2, r2, #1
  40474a:	605a      	str	r2, [r3, #4]
  40474c:	e6ec      	b.n	404528 <_malloc_r+0x2ec>
  40474e:	23fe      	movs	r3, #254	; 0xfe
  404750:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404754:	207e      	movs	r0, #126	; 0x7e
  404756:	e593      	b.n	404280 <_malloc_r+0x44>
  404758:	2201      	movs	r2, #1
  40475a:	f04f 0900 	mov.w	r9, #0
  40475e:	e6c1      	b.n	4044e4 <_malloc_r+0x2a8>
  404760:	f104 0108 	add.w	r1, r4, #8
  404764:	4630      	mov	r0, r6
  404766:	f7ff fc1b 	bl	403fa0 <_free_r>
  40476a:	f8d9 1000 	ldr.w	r1, [r9]
  40476e:	e6db      	b.n	404528 <_malloc_r+0x2ec>
  404770:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404774:	d805      	bhi.n	404782 <_malloc_r+0x546>
  404776:	0bda      	lsrs	r2, r3, #15
  404778:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40477c:	0049      	lsls	r1, r1, #1
  40477e:	3277      	adds	r2, #119	; 0x77
  404780:	e71e      	b.n	4045c0 <_malloc_r+0x384>
  404782:	f240 5154 	movw	r1, #1364	; 0x554
  404786:	428a      	cmp	r2, r1
  404788:	d805      	bhi.n	404796 <_malloc_r+0x55a>
  40478a:	0c9a      	lsrs	r2, r3, #18
  40478c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404790:	0049      	lsls	r1, r1, #1
  404792:	327c      	adds	r2, #124	; 0x7c
  404794:	e714      	b.n	4045c0 <_malloc_r+0x384>
  404796:	21fe      	movs	r1, #254	; 0xfe
  404798:	227e      	movs	r2, #126	; 0x7e
  40479a:	e711      	b.n	4045c0 <_malloc_r+0x384>
  40479c:	687b      	ldr	r3, [r7, #4]
  40479e:	e784      	b.n	4046aa <_malloc_r+0x46e>
  4047a0:	08e8      	lsrs	r0, r5, #3
  4047a2:	1c43      	adds	r3, r0, #1
  4047a4:	005b      	lsls	r3, r3, #1
  4047a6:	e5f8      	b.n	40439a <_malloc_r+0x15e>
  4047a8:	2000047c 	.word	0x2000047c
  4047ac:	00000000 	.word	0x00000000

004047b0 <memchr>:
  4047b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4047b4:	2a10      	cmp	r2, #16
  4047b6:	db2b      	blt.n	404810 <memchr+0x60>
  4047b8:	f010 0f07 	tst.w	r0, #7
  4047bc:	d008      	beq.n	4047d0 <memchr+0x20>
  4047be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4047c2:	3a01      	subs	r2, #1
  4047c4:	428b      	cmp	r3, r1
  4047c6:	d02d      	beq.n	404824 <memchr+0x74>
  4047c8:	f010 0f07 	tst.w	r0, #7
  4047cc:	b342      	cbz	r2, 404820 <memchr+0x70>
  4047ce:	d1f6      	bne.n	4047be <memchr+0xe>
  4047d0:	b4f0      	push	{r4, r5, r6, r7}
  4047d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4047d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4047da:	f022 0407 	bic.w	r4, r2, #7
  4047de:	f07f 0700 	mvns.w	r7, #0
  4047e2:	2300      	movs	r3, #0
  4047e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4047e8:	3c08      	subs	r4, #8
  4047ea:	ea85 0501 	eor.w	r5, r5, r1
  4047ee:	ea86 0601 	eor.w	r6, r6, r1
  4047f2:	fa85 f547 	uadd8	r5, r5, r7
  4047f6:	faa3 f587 	sel	r5, r3, r7
  4047fa:	fa86 f647 	uadd8	r6, r6, r7
  4047fe:	faa5 f687 	sel	r6, r5, r7
  404802:	b98e      	cbnz	r6, 404828 <memchr+0x78>
  404804:	d1ee      	bne.n	4047e4 <memchr+0x34>
  404806:	bcf0      	pop	{r4, r5, r6, r7}
  404808:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40480c:	f002 0207 	and.w	r2, r2, #7
  404810:	b132      	cbz	r2, 404820 <memchr+0x70>
  404812:	f810 3b01 	ldrb.w	r3, [r0], #1
  404816:	3a01      	subs	r2, #1
  404818:	ea83 0301 	eor.w	r3, r3, r1
  40481c:	b113      	cbz	r3, 404824 <memchr+0x74>
  40481e:	d1f8      	bne.n	404812 <memchr+0x62>
  404820:	2000      	movs	r0, #0
  404822:	4770      	bx	lr
  404824:	3801      	subs	r0, #1
  404826:	4770      	bx	lr
  404828:	2d00      	cmp	r5, #0
  40482a:	bf06      	itte	eq
  40482c:	4635      	moveq	r5, r6
  40482e:	3803      	subeq	r0, #3
  404830:	3807      	subne	r0, #7
  404832:	f015 0f01 	tst.w	r5, #1
  404836:	d107      	bne.n	404848 <memchr+0x98>
  404838:	3001      	adds	r0, #1
  40483a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40483e:	bf02      	ittt	eq
  404840:	3001      	addeq	r0, #1
  404842:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404846:	3001      	addeq	r0, #1
  404848:	bcf0      	pop	{r4, r5, r6, r7}
  40484a:	3801      	subs	r0, #1
  40484c:	4770      	bx	lr
  40484e:	bf00      	nop

00404850 <memcpy>:
  404850:	4684      	mov	ip, r0
  404852:	ea41 0300 	orr.w	r3, r1, r0
  404856:	f013 0303 	ands.w	r3, r3, #3
  40485a:	d16d      	bne.n	404938 <memcpy+0xe8>
  40485c:	3a40      	subs	r2, #64	; 0x40
  40485e:	d341      	bcc.n	4048e4 <memcpy+0x94>
  404860:	f851 3b04 	ldr.w	r3, [r1], #4
  404864:	f840 3b04 	str.w	r3, [r0], #4
  404868:	f851 3b04 	ldr.w	r3, [r1], #4
  40486c:	f840 3b04 	str.w	r3, [r0], #4
  404870:	f851 3b04 	ldr.w	r3, [r1], #4
  404874:	f840 3b04 	str.w	r3, [r0], #4
  404878:	f851 3b04 	ldr.w	r3, [r1], #4
  40487c:	f840 3b04 	str.w	r3, [r0], #4
  404880:	f851 3b04 	ldr.w	r3, [r1], #4
  404884:	f840 3b04 	str.w	r3, [r0], #4
  404888:	f851 3b04 	ldr.w	r3, [r1], #4
  40488c:	f840 3b04 	str.w	r3, [r0], #4
  404890:	f851 3b04 	ldr.w	r3, [r1], #4
  404894:	f840 3b04 	str.w	r3, [r0], #4
  404898:	f851 3b04 	ldr.w	r3, [r1], #4
  40489c:	f840 3b04 	str.w	r3, [r0], #4
  4048a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a4:	f840 3b04 	str.w	r3, [r0], #4
  4048a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048ac:	f840 3b04 	str.w	r3, [r0], #4
  4048b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b4:	f840 3b04 	str.w	r3, [r0], #4
  4048b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048bc:	f840 3b04 	str.w	r3, [r0], #4
  4048c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048c4:	f840 3b04 	str.w	r3, [r0], #4
  4048c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048cc:	f840 3b04 	str.w	r3, [r0], #4
  4048d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048d4:	f840 3b04 	str.w	r3, [r0], #4
  4048d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048dc:	f840 3b04 	str.w	r3, [r0], #4
  4048e0:	3a40      	subs	r2, #64	; 0x40
  4048e2:	d2bd      	bcs.n	404860 <memcpy+0x10>
  4048e4:	3230      	adds	r2, #48	; 0x30
  4048e6:	d311      	bcc.n	40490c <memcpy+0xbc>
  4048e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048ec:	f840 3b04 	str.w	r3, [r0], #4
  4048f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048f4:	f840 3b04 	str.w	r3, [r0], #4
  4048f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048fc:	f840 3b04 	str.w	r3, [r0], #4
  404900:	f851 3b04 	ldr.w	r3, [r1], #4
  404904:	f840 3b04 	str.w	r3, [r0], #4
  404908:	3a10      	subs	r2, #16
  40490a:	d2ed      	bcs.n	4048e8 <memcpy+0x98>
  40490c:	320c      	adds	r2, #12
  40490e:	d305      	bcc.n	40491c <memcpy+0xcc>
  404910:	f851 3b04 	ldr.w	r3, [r1], #4
  404914:	f840 3b04 	str.w	r3, [r0], #4
  404918:	3a04      	subs	r2, #4
  40491a:	d2f9      	bcs.n	404910 <memcpy+0xc0>
  40491c:	3204      	adds	r2, #4
  40491e:	d008      	beq.n	404932 <memcpy+0xe2>
  404920:	07d2      	lsls	r2, r2, #31
  404922:	bf1c      	itt	ne
  404924:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404928:	f800 3b01 	strbne.w	r3, [r0], #1
  40492c:	d301      	bcc.n	404932 <memcpy+0xe2>
  40492e:	880b      	ldrh	r3, [r1, #0]
  404930:	8003      	strh	r3, [r0, #0]
  404932:	4660      	mov	r0, ip
  404934:	4770      	bx	lr
  404936:	bf00      	nop
  404938:	2a08      	cmp	r2, #8
  40493a:	d313      	bcc.n	404964 <memcpy+0x114>
  40493c:	078b      	lsls	r3, r1, #30
  40493e:	d08d      	beq.n	40485c <memcpy+0xc>
  404940:	f010 0303 	ands.w	r3, r0, #3
  404944:	d08a      	beq.n	40485c <memcpy+0xc>
  404946:	f1c3 0304 	rsb	r3, r3, #4
  40494a:	1ad2      	subs	r2, r2, r3
  40494c:	07db      	lsls	r3, r3, #31
  40494e:	bf1c      	itt	ne
  404950:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404954:	f800 3b01 	strbne.w	r3, [r0], #1
  404958:	d380      	bcc.n	40485c <memcpy+0xc>
  40495a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40495e:	f820 3b02 	strh.w	r3, [r0], #2
  404962:	e77b      	b.n	40485c <memcpy+0xc>
  404964:	3a04      	subs	r2, #4
  404966:	d3d9      	bcc.n	40491c <memcpy+0xcc>
  404968:	3a01      	subs	r2, #1
  40496a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40496e:	f800 3b01 	strb.w	r3, [r0], #1
  404972:	d2f9      	bcs.n	404968 <memcpy+0x118>
  404974:	780b      	ldrb	r3, [r1, #0]
  404976:	7003      	strb	r3, [r0, #0]
  404978:	784b      	ldrb	r3, [r1, #1]
  40497a:	7043      	strb	r3, [r0, #1]
  40497c:	788b      	ldrb	r3, [r1, #2]
  40497e:	7083      	strb	r3, [r0, #2]
  404980:	4660      	mov	r0, ip
  404982:	4770      	bx	lr

00404984 <memmove>:
  404984:	4288      	cmp	r0, r1
  404986:	b5f0      	push	{r4, r5, r6, r7, lr}
  404988:	d90d      	bls.n	4049a6 <memmove+0x22>
  40498a:	188b      	adds	r3, r1, r2
  40498c:	4298      	cmp	r0, r3
  40498e:	d20a      	bcs.n	4049a6 <memmove+0x22>
  404990:	1881      	adds	r1, r0, r2
  404992:	2a00      	cmp	r2, #0
  404994:	d051      	beq.n	404a3a <memmove+0xb6>
  404996:	1a9a      	subs	r2, r3, r2
  404998:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40499c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4049a0:	4293      	cmp	r3, r2
  4049a2:	d1f9      	bne.n	404998 <memmove+0x14>
  4049a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4049a6:	2a0f      	cmp	r2, #15
  4049a8:	d948      	bls.n	404a3c <memmove+0xb8>
  4049aa:	ea41 0300 	orr.w	r3, r1, r0
  4049ae:	079b      	lsls	r3, r3, #30
  4049b0:	d146      	bne.n	404a40 <memmove+0xbc>
  4049b2:	f100 0410 	add.w	r4, r0, #16
  4049b6:	f101 0310 	add.w	r3, r1, #16
  4049ba:	4615      	mov	r5, r2
  4049bc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4049c0:	f844 6c10 	str.w	r6, [r4, #-16]
  4049c4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4049c8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4049cc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4049d0:	f844 6c08 	str.w	r6, [r4, #-8]
  4049d4:	3d10      	subs	r5, #16
  4049d6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4049da:	f844 6c04 	str.w	r6, [r4, #-4]
  4049de:	2d0f      	cmp	r5, #15
  4049e0:	f103 0310 	add.w	r3, r3, #16
  4049e4:	f104 0410 	add.w	r4, r4, #16
  4049e8:	d8e8      	bhi.n	4049bc <memmove+0x38>
  4049ea:	f1a2 0310 	sub.w	r3, r2, #16
  4049ee:	f023 030f 	bic.w	r3, r3, #15
  4049f2:	f002 0e0f 	and.w	lr, r2, #15
  4049f6:	3310      	adds	r3, #16
  4049f8:	f1be 0f03 	cmp.w	lr, #3
  4049fc:	4419      	add	r1, r3
  4049fe:	4403      	add	r3, r0
  404a00:	d921      	bls.n	404a46 <memmove+0xc2>
  404a02:	1f1e      	subs	r6, r3, #4
  404a04:	460d      	mov	r5, r1
  404a06:	4674      	mov	r4, lr
  404a08:	3c04      	subs	r4, #4
  404a0a:	f855 7b04 	ldr.w	r7, [r5], #4
  404a0e:	f846 7f04 	str.w	r7, [r6, #4]!
  404a12:	2c03      	cmp	r4, #3
  404a14:	d8f8      	bhi.n	404a08 <memmove+0x84>
  404a16:	f1ae 0404 	sub.w	r4, lr, #4
  404a1a:	f024 0403 	bic.w	r4, r4, #3
  404a1e:	3404      	adds	r4, #4
  404a20:	4423      	add	r3, r4
  404a22:	4421      	add	r1, r4
  404a24:	f002 0203 	and.w	r2, r2, #3
  404a28:	b162      	cbz	r2, 404a44 <memmove+0xc0>
  404a2a:	3b01      	subs	r3, #1
  404a2c:	440a      	add	r2, r1
  404a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404a32:	f803 4f01 	strb.w	r4, [r3, #1]!
  404a36:	428a      	cmp	r2, r1
  404a38:	d1f9      	bne.n	404a2e <memmove+0xaa>
  404a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a3c:	4603      	mov	r3, r0
  404a3e:	e7f3      	b.n	404a28 <memmove+0xa4>
  404a40:	4603      	mov	r3, r0
  404a42:	e7f2      	b.n	404a2a <memmove+0xa6>
  404a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a46:	4672      	mov	r2, lr
  404a48:	e7ee      	b.n	404a28 <memmove+0xa4>
  404a4a:	bf00      	nop

00404a4c <__malloc_lock>:
  404a4c:	4770      	bx	lr
  404a4e:	bf00      	nop

00404a50 <__malloc_unlock>:
  404a50:	4770      	bx	lr
  404a52:	bf00      	nop

00404a54 <_Balloc>:
  404a54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404a56:	b570      	push	{r4, r5, r6, lr}
  404a58:	4605      	mov	r5, r0
  404a5a:	460c      	mov	r4, r1
  404a5c:	b14b      	cbz	r3, 404a72 <_Balloc+0x1e>
  404a5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404a62:	b180      	cbz	r0, 404a86 <_Balloc+0x32>
  404a64:	6802      	ldr	r2, [r0, #0]
  404a66:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404a6a:	2300      	movs	r3, #0
  404a6c:	6103      	str	r3, [r0, #16]
  404a6e:	60c3      	str	r3, [r0, #12]
  404a70:	bd70      	pop	{r4, r5, r6, pc}
  404a72:	2221      	movs	r2, #33	; 0x21
  404a74:	2104      	movs	r1, #4
  404a76:	f000 fe29 	bl	4056cc <_calloc_r>
  404a7a:	64e8      	str	r0, [r5, #76]	; 0x4c
  404a7c:	4603      	mov	r3, r0
  404a7e:	2800      	cmp	r0, #0
  404a80:	d1ed      	bne.n	404a5e <_Balloc+0xa>
  404a82:	2000      	movs	r0, #0
  404a84:	bd70      	pop	{r4, r5, r6, pc}
  404a86:	2101      	movs	r1, #1
  404a88:	fa01 f604 	lsl.w	r6, r1, r4
  404a8c:	1d72      	adds	r2, r6, #5
  404a8e:	4628      	mov	r0, r5
  404a90:	0092      	lsls	r2, r2, #2
  404a92:	f000 fe1b 	bl	4056cc <_calloc_r>
  404a96:	2800      	cmp	r0, #0
  404a98:	d0f3      	beq.n	404a82 <_Balloc+0x2e>
  404a9a:	6044      	str	r4, [r0, #4]
  404a9c:	6086      	str	r6, [r0, #8]
  404a9e:	e7e4      	b.n	404a6a <_Balloc+0x16>

00404aa0 <_Bfree>:
  404aa0:	b131      	cbz	r1, 404ab0 <_Bfree+0x10>
  404aa2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404aa4:	684a      	ldr	r2, [r1, #4]
  404aa6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404aaa:	6008      	str	r0, [r1, #0]
  404aac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404ab0:	4770      	bx	lr
  404ab2:	bf00      	nop

00404ab4 <__multadd>:
  404ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
  404ab6:	690c      	ldr	r4, [r1, #16]
  404ab8:	b083      	sub	sp, #12
  404aba:	460d      	mov	r5, r1
  404abc:	4606      	mov	r6, r0
  404abe:	f101 0e14 	add.w	lr, r1, #20
  404ac2:	2700      	movs	r7, #0
  404ac4:	f8de 0000 	ldr.w	r0, [lr]
  404ac8:	b281      	uxth	r1, r0
  404aca:	fb02 3101 	mla	r1, r2, r1, r3
  404ace:	0c0b      	lsrs	r3, r1, #16
  404ad0:	0c00      	lsrs	r0, r0, #16
  404ad2:	fb02 3300 	mla	r3, r2, r0, r3
  404ad6:	b289      	uxth	r1, r1
  404ad8:	3701      	adds	r7, #1
  404ada:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  404ade:	42bc      	cmp	r4, r7
  404ae0:	f84e 1b04 	str.w	r1, [lr], #4
  404ae4:	ea4f 4313 	mov.w	r3, r3, lsr #16
  404ae8:	dcec      	bgt.n	404ac4 <__multadd+0x10>
  404aea:	b13b      	cbz	r3, 404afc <__multadd+0x48>
  404aec:	68aa      	ldr	r2, [r5, #8]
  404aee:	4294      	cmp	r4, r2
  404af0:	da07      	bge.n	404b02 <__multadd+0x4e>
  404af2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404af6:	3401      	adds	r4, #1
  404af8:	6153      	str	r3, [r2, #20]
  404afa:	612c      	str	r4, [r5, #16]
  404afc:	4628      	mov	r0, r5
  404afe:	b003      	add	sp, #12
  404b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b02:	6869      	ldr	r1, [r5, #4]
  404b04:	9301      	str	r3, [sp, #4]
  404b06:	3101      	adds	r1, #1
  404b08:	4630      	mov	r0, r6
  404b0a:	f7ff ffa3 	bl	404a54 <_Balloc>
  404b0e:	692a      	ldr	r2, [r5, #16]
  404b10:	3202      	adds	r2, #2
  404b12:	f105 010c 	add.w	r1, r5, #12
  404b16:	4607      	mov	r7, r0
  404b18:	0092      	lsls	r2, r2, #2
  404b1a:	300c      	adds	r0, #12
  404b1c:	f7ff fe98 	bl	404850 <memcpy>
  404b20:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404b22:	6869      	ldr	r1, [r5, #4]
  404b24:	9b01      	ldr	r3, [sp, #4]
  404b26:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404b2a:	6028      	str	r0, [r5, #0]
  404b2c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404b30:	463d      	mov	r5, r7
  404b32:	e7de      	b.n	404af2 <__multadd+0x3e>

00404b34 <__hi0bits>:
  404b34:	0c03      	lsrs	r3, r0, #16
  404b36:	041b      	lsls	r3, r3, #16
  404b38:	b9b3      	cbnz	r3, 404b68 <__hi0bits+0x34>
  404b3a:	0400      	lsls	r0, r0, #16
  404b3c:	2310      	movs	r3, #16
  404b3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404b42:	bf04      	itt	eq
  404b44:	0200      	lsleq	r0, r0, #8
  404b46:	3308      	addeq	r3, #8
  404b48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404b4c:	bf04      	itt	eq
  404b4e:	0100      	lsleq	r0, r0, #4
  404b50:	3304      	addeq	r3, #4
  404b52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404b56:	bf04      	itt	eq
  404b58:	0080      	lsleq	r0, r0, #2
  404b5a:	3302      	addeq	r3, #2
  404b5c:	2800      	cmp	r0, #0
  404b5e:	db07      	blt.n	404b70 <__hi0bits+0x3c>
  404b60:	0042      	lsls	r2, r0, #1
  404b62:	d403      	bmi.n	404b6c <__hi0bits+0x38>
  404b64:	2020      	movs	r0, #32
  404b66:	4770      	bx	lr
  404b68:	2300      	movs	r3, #0
  404b6a:	e7e8      	b.n	404b3e <__hi0bits+0xa>
  404b6c:	1c58      	adds	r0, r3, #1
  404b6e:	4770      	bx	lr
  404b70:	4618      	mov	r0, r3
  404b72:	4770      	bx	lr

00404b74 <__lo0bits>:
  404b74:	6803      	ldr	r3, [r0, #0]
  404b76:	f013 0207 	ands.w	r2, r3, #7
  404b7a:	d007      	beq.n	404b8c <__lo0bits+0x18>
  404b7c:	07d9      	lsls	r1, r3, #31
  404b7e:	d420      	bmi.n	404bc2 <__lo0bits+0x4e>
  404b80:	079a      	lsls	r2, r3, #30
  404b82:	d420      	bmi.n	404bc6 <__lo0bits+0x52>
  404b84:	089b      	lsrs	r3, r3, #2
  404b86:	6003      	str	r3, [r0, #0]
  404b88:	2002      	movs	r0, #2
  404b8a:	4770      	bx	lr
  404b8c:	b299      	uxth	r1, r3
  404b8e:	b909      	cbnz	r1, 404b94 <__lo0bits+0x20>
  404b90:	0c1b      	lsrs	r3, r3, #16
  404b92:	2210      	movs	r2, #16
  404b94:	f013 0fff 	tst.w	r3, #255	; 0xff
  404b98:	bf04      	itt	eq
  404b9a:	0a1b      	lsreq	r3, r3, #8
  404b9c:	3208      	addeq	r2, #8
  404b9e:	0719      	lsls	r1, r3, #28
  404ba0:	bf04      	itt	eq
  404ba2:	091b      	lsreq	r3, r3, #4
  404ba4:	3204      	addeq	r2, #4
  404ba6:	0799      	lsls	r1, r3, #30
  404ba8:	bf04      	itt	eq
  404baa:	089b      	lsreq	r3, r3, #2
  404bac:	3202      	addeq	r2, #2
  404bae:	07d9      	lsls	r1, r3, #31
  404bb0:	d404      	bmi.n	404bbc <__lo0bits+0x48>
  404bb2:	085b      	lsrs	r3, r3, #1
  404bb4:	d101      	bne.n	404bba <__lo0bits+0x46>
  404bb6:	2020      	movs	r0, #32
  404bb8:	4770      	bx	lr
  404bba:	3201      	adds	r2, #1
  404bbc:	6003      	str	r3, [r0, #0]
  404bbe:	4610      	mov	r0, r2
  404bc0:	4770      	bx	lr
  404bc2:	2000      	movs	r0, #0
  404bc4:	4770      	bx	lr
  404bc6:	085b      	lsrs	r3, r3, #1
  404bc8:	6003      	str	r3, [r0, #0]
  404bca:	2001      	movs	r0, #1
  404bcc:	4770      	bx	lr
  404bce:	bf00      	nop

00404bd0 <__i2b>:
  404bd0:	b510      	push	{r4, lr}
  404bd2:	460c      	mov	r4, r1
  404bd4:	2101      	movs	r1, #1
  404bd6:	f7ff ff3d 	bl	404a54 <_Balloc>
  404bda:	2201      	movs	r2, #1
  404bdc:	6144      	str	r4, [r0, #20]
  404bde:	6102      	str	r2, [r0, #16]
  404be0:	bd10      	pop	{r4, pc}
  404be2:	bf00      	nop

00404be4 <__multiply>:
  404be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404be8:	690d      	ldr	r5, [r1, #16]
  404bea:	6917      	ldr	r7, [r2, #16]
  404bec:	42bd      	cmp	r5, r7
  404bee:	b083      	sub	sp, #12
  404bf0:	460c      	mov	r4, r1
  404bf2:	4616      	mov	r6, r2
  404bf4:	da04      	bge.n	404c00 <__multiply+0x1c>
  404bf6:	462a      	mov	r2, r5
  404bf8:	4634      	mov	r4, r6
  404bfa:	463d      	mov	r5, r7
  404bfc:	460e      	mov	r6, r1
  404bfe:	4617      	mov	r7, r2
  404c00:	68a3      	ldr	r3, [r4, #8]
  404c02:	6861      	ldr	r1, [r4, #4]
  404c04:	eb05 0807 	add.w	r8, r5, r7
  404c08:	4598      	cmp	r8, r3
  404c0a:	bfc8      	it	gt
  404c0c:	3101      	addgt	r1, #1
  404c0e:	f7ff ff21 	bl	404a54 <_Balloc>
  404c12:	f100 0c14 	add.w	ip, r0, #20
  404c16:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  404c1a:	45cc      	cmp	ip, r9
  404c1c:	9000      	str	r0, [sp, #0]
  404c1e:	d205      	bcs.n	404c2c <__multiply+0x48>
  404c20:	4663      	mov	r3, ip
  404c22:	2100      	movs	r1, #0
  404c24:	f843 1b04 	str.w	r1, [r3], #4
  404c28:	4599      	cmp	r9, r3
  404c2a:	d8fb      	bhi.n	404c24 <__multiply+0x40>
  404c2c:	f106 0214 	add.w	r2, r6, #20
  404c30:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  404c34:	f104 0314 	add.w	r3, r4, #20
  404c38:	4552      	cmp	r2, sl
  404c3a:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  404c3e:	d254      	bcs.n	404cea <__multiply+0x106>
  404c40:	f8cd 9004 	str.w	r9, [sp, #4]
  404c44:	4699      	mov	r9, r3
  404c46:	f852 3b04 	ldr.w	r3, [r2], #4
  404c4a:	fa1f fb83 	uxth.w	fp, r3
  404c4e:	f1bb 0f00 	cmp.w	fp, #0
  404c52:	d020      	beq.n	404c96 <__multiply+0xb2>
  404c54:	2000      	movs	r0, #0
  404c56:	464f      	mov	r7, r9
  404c58:	4666      	mov	r6, ip
  404c5a:	4605      	mov	r5, r0
  404c5c:	e000      	b.n	404c60 <__multiply+0x7c>
  404c5e:	461e      	mov	r6, r3
  404c60:	f857 4b04 	ldr.w	r4, [r7], #4
  404c64:	6830      	ldr	r0, [r6, #0]
  404c66:	b2a1      	uxth	r1, r4
  404c68:	b283      	uxth	r3, r0
  404c6a:	fb0b 3101 	mla	r1, fp, r1, r3
  404c6e:	0c24      	lsrs	r4, r4, #16
  404c70:	0c00      	lsrs	r0, r0, #16
  404c72:	194b      	adds	r3, r1, r5
  404c74:	fb0b 0004 	mla	r0, fp, r4, r0
  404c78:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  404c7c:	b299      	uxth	r1, r3
  404c7e:	4633      	mov	r3, r6
  404c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  404c84:	45be      	cmp	lr, r7
  404c86:	ea4f 4510 	mov.w	r5, r0, lsr #16
  404c8a:	f843 1b04 	str.w	r1, [r3], #4
  404c8e:	d8e6      	bhi.n	404c5e <__multiply+0x7a>
  404c90:	6075      	str	r5, [r6, #4]
  404c92:	f852 3c04 	ldr.w	r3, [r2, #-4]
  404c96:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  404c9a:	d020      	beq.n	404cde <__multiply+0xfa>
  404c9c:	f8dc 3000 	ldr.w	r3, [ip]
  404ca0:	4667      	mov	r7, ip
  404ca2:	4618      	mov	r0, r3
  404ca4:	464d      	mov	r5, r9
  404ca6:	2100      	movs	r1, #0
  404ca8:	e000      	b.n	404cac <__multiply+0xc8>
  404caa:	4637      	mov	r7, r6
  404cac:	882c      	ldrh	r4, [r5, #0]
  404cae:	0c00      	lsrs	r0, r0, #16
  404cb0:	fb0b 0004 	mla	r0, fp, r4, r0
  404cb4:	4401      	add	r1, r0
  404cb6:	b29c      	uxth	r4, r3
  404cb8:	463e      	mov	r6, r7
  404cba:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  404cbe:	f846 3b04 	str.w	r3, [r6], #4
  404cc2:	6878      	ldr	r0, [r7, #4]
  404cc4:	f855 4b04 	ldr.w	r4, [r5], #4
  404cc8:	b283      	uxth	r3, r0
  404cca:	0c24      	lsrs	r4, r4, #16
  404ccc:	fb0b 3404 	mla	r4, fp, r4, r3
  404cd0:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  404cd4:	45ae      	cmp	lr, r5
  404cd6:	ea4f 4113 	mov.w	r1, r3, lsr #16
  404cda:	d8e6      	bhi.n	404caa <__multiply+0xc6>
  404cdc:	607b      	str	r3, [r7, #4]
  404cde:	4592      	cmp	sl, r2
  404ce0:	f10c 0c04 	add.w	ip, ip, #4
  404ce4:	d8af      	bhi.n	404c46 <__multiply+0x62>
  404ce6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  404cea:	f1b8 0f00 	cmp.w	r8, #0
  404cee:	dd0b      	ble.n	404d08 <__multiply+0x124>
  404cf0:	f859 3c04 	ldr.w	r3, [r9, #-4]
  404cf4:	f1a9 0904 	sub.w	r9, r9, #4
  404cf8:	b11b      	cbz	r3, 404d02 <__multiply+0x11e>
  404cfa:	e005      	b.n	404d08 <__multiply+0x124>
  404cfc:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  404d00:	b913      	cbnz	r3, 404d08 <__multiply+0x124>
  404d02:	f1b8 0801 	subs.w	r8, r8, #1
  404d06:	d1f9      	bne.n	404cfc <__multiply+0x118>
  404d08:	9800      	ldr	r0, [sp, #0]
  404d0a:	f8c0 8010 	str.w	r8, [r0, #16]
  404d0e:	b003      	add	sp, #12
  404d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404d14 <__pow5mult>:
  404d14:	f012 0303 	ands.w	r3, r2, #3
  404d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d1c:	4614      	mov	r4, r2
  404d1e:	4607      	mov	r7, r0
  404d20:	d12e      	bne.n	404d80 <__pow5mult+0x6c>
  404d22:	460e      	mov	r6, r1
  404d24:	10a4      	asrs	r4, r4, #2
  404d26:	d01c      	beq.n	404d62 <__pow5mult+0x4e>
  404d28:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  404d2a:	b395      	cbz	r5, 404d92 <__pow5mult+0x7e>
  404d2c:	07e3      	lsls	r3, r4, #31
  404d2e:	f04f 0800 	mov.w	r8, #0
  404d32:	d406      	bmi.n	404d42 <__pow5mult+0x2e>
  404d34:	1064      	asrs	r4, r4, #1
  404d36:	d014      	beq.n	404d62 <__pow5mult+0x4e>
  404d38:	6828      	ldr	r0, [r5, #0]
  404d3a:	b1a8      	cbz	r0, 404d68 <__pow5mult+0x54>
  404d3c:	4605      	mov	r5, r0
  404d3e:	07e3      	lsls	r3, r4, #31
  404d40:	d5f8      	bpl.n	404d34 <__pow5mult+0x20>
  404d42:	462a      	mov	r2, r5
  404d44:	4631      	mov	r1, r6
  404d46:	4638      	mov	r0, r7
  404d48:	f7ff ff4c 	bl	404be4 <__multiply>
  404d4c:	b1b6      	cbz	r6, 404d7c <__pow5mult+0x68>
  404d4e:	6872      	ldr	r2, [r6, #4]
  404d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404d52:	1064      	asrs	r4, r4, #1
  404d54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404d58:	6031      	str	r1, [r6, #0]
  404d5a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404d5e:	4606      	mov	r6, r0
  404d60:	d1ea      	bne.n	404d38 <__pow5mult+0x24>
  404d62:	4630      	mov	r0, r6
  404d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d68:	462a      	mov	r2, r5
  404d6a:	4629      	mov	r1, r5
  404d6c:	4638      	mov	r0, r7
  404d6e:	f7ff ff39 	bl	404be4 <__multiply>
  404d72:	6028      	str	r0, [r5, #0]
  404d74:	f8c0 8000 	str.w	r8, [r0]
  404d78:	4605      	mov	r5, r0
  404d7a:	e7e0      	b.n	404d3e <__pow5mult+0x2a>
  404d7c:	4606      	mov	r6, r0
  404d7e:	e7d9      	b.n	404d34 <__pow5mult+0x20>
  404d80:	1e5a      	subs	r2, r3, #1
  404d82:	4d0b      	ldr	r5, [pc, #44]	; (404db0 <__pow5mult+0x9c>)
  404d84:	2300      	movs	r3, #0
  404d86:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404d8a:	f7ff fe93 	bl	404ab4 <__multadd>
  404d8e:	4606      	mov	r6, r0
  404d90:	e7c8      	b.n	404d24 <__pow5mult+0x10>
  404d92:	2101      	movs	r1, #1
  404d94:	4638      	mov	r0, r7
  404d96:	f7ff fe5d 	bl	404a54 <_Balloc>
  404d9a:	f240 2171 	movw	r1, #625	; 0x271
  404d9e:	2201      	movs	r2, #1
  404da0:	2300      	movs	r3, #0
  404da2:	6141      	str	r1, [r0, #20]
  404da4:	6102      	str	r2, [r0, #16]
  404da6:	4605      	mov	r5, r0
  404da8:	64b8      	str	r0, [r7, #72]	; 0x48
  404daa:	6003      	str	r3, [r0, #0]
  404dac:	e7be      	b.n	404d2c <__pow5mult+0x18>
  404dae:	bf00      	nop
  404db0:	00406640 	.word	0x00406640

00404db4 <__lshift>:
  404db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404db8:	4691      	mov	r9, r2
  404dba:	690a      	ldr	r2, [r1, #16]
  404dbc:	688b      	ldr	r3, [r1, #8]
  404dbe:	ea4f 1469 	mov.w	r4, r9, asr #5
  404dc2:	eb04 0802 	add.w	r8, r4, r2
  404dc6:	f108 0501 	add.w	r5, r8, #1
  404dca:	429d      	cmp	r5, r3
  404dcc:	460e      	mov	r6, r1
  404dce:	4682      	mov	sl, r0
  404dd0:	6849      	ldr	r1, [r1, #4]
  404dd2:	dd04      	ble.n	404dde <__lshift+0x2a>
  404dd4:	005b      	lsls	r3, r3, #1
  404dd6:	429d      	cmp	r5, r3
  404dd8:	f101 0101 	add.w	r1, r1, #1
  404ddc:	dcfa      	bgt.n	404dd4 <__lshift+0x20>
  404dde:	4650      	mov	r0, sl
  404de0:	f7ff fe38 	bl	404a54 <_Balloc>
  404de4:	2c00      	cmp	r4, #0
  404de6:	f100 0214 	add.w	r2, r0, #20
  404dea:	dd38      	ble.n	404e5e <__lshift+0xaa>
  404dec:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  404df0:	2100      	movs	r1, #0
  404df2:	f842 1b04 	str.w	r1, [r2], #4
  404df6:	4293      	cmp	r3, r2
  404df8:	d1fb      	bne.n	404df2 <__lshift+0x3e>
  404dfa:	6934      	ldr	r4, [r6, #16]
  404dfc:	f106 0114 	add.w	r1, r6, #20
  404e00:	f019 091f 	ands.w	r9, r9, #31
  404e04:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404e08:	d021      	beq.n	404e4e <__lshift+0x9a>
  404e0a:	f1c9 0220 	rsb	r2, r9, #32
  404e0e:	2400      	movs	r4, #0
  404e10:	680f      	ldr	r7, [r1, #0]
  404e12:	fa07 fc09 	lsl.w	ip, r7, r9
  404e16:	ea4c 0404 	orr.w	r4, ip, r4
  404e1a:	469c      	mov	ip, r3
  404e1c:	f843 4b04 	str.w	r4, [r3], #4
  404e20:	f851 4b04 	ldr.w	r4, [r1], #4
  404e24:	458e      	cmp	lr, r1
  404e26:	fa24 f402 	lsr.w	r4, r4, r2
  404e2a:	d8f1      	bhi.n	404e10 <__lshift+0x5c>
  404e2c:	f8cc 4004 	str.w	r4, [ip, #4]
  404e30:	b10c      	cbz	r4, 404e36 <__lshift+0x82>
  404e32:	f108 0502 	add.w	r5, r8, #2
  404e36:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  404e3a:	6872      	ldr	r2, [r6, #4]
  404e3c:	3d01      	subs	r5, #1
  404e3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404e42:	6105      	str	r5, [r0, #16]
  404e44:	6031      	str	r1, [r6, #0]
  404e46:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e4e:	3b04      	subs	r3, #4
  404e50:	f851 2b04 	ldr.w	r2, [r1], #4
  404e54:	f843 2f04 	str.w	r2, [r3, #4]!
  404e58:	458e      	cmp	lr, r1
  404e5a:	d8f9      	bhi.n	404e50 <__lshift+0x9c>
  404e5c:	e7eb      	b.n	404e36 <__lshift+0x82>
  404e5e:	4613      	mov	r3, r2
  404e60:	e7cb      	b.n	404dfa <__lshift+0x46>
  404e62:	bf00      	nop

00404e64 <__mcmp>:
  404e64:	6902      	ldr	r2, [r0, #16]
  404e66:	690b      	ldr	r3, [r1, #16]
  404e68:	1ad2      	subs	r2, r2, r3
  404e6a:	d112      	bne.n	404e92 <__mcmp+0x2e>
  404e6c:	009b      	lsls	r3, r3, #2
  404e6e:	3014      	adds	r0, #20
  404e70:	3114      	adds	r1, #20
  404e72:	4419      	add	r1, r3
  404e74:	b410      	push	{r4}
  404e76:	4403      	add	r3, r0
  404e78:	e001      	b.n	404e7e <__mcmp+0x1a>
  404e7a:	4298      	cmp	r0, r3
  404e7c:	d20b      	bcs.n	404e96 <__mcmp+0x32>
  404e7e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404e82:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404e86:	4294      	cmp	r4, r2
  404e88:	d0f7      	beq.n	404e7a <__mcmp+0x16>
  404e8a:	d307      	bcc.n	404e9c <__mcmp+0x38>
  404e8c:	2001      	movs	r0, #1
  404e8e:	bc10      	pop	{r4}
  404e90:	4770      	bx	lr
  404e92:	4610      	mov	r0, r2
  404e94:	4770      	bx	lr
  404e96:	2000      	movs	r0, #0
  404e98:	bc10      	pop	{r4}
  404e9a:	4770      	bx	lr
  404e9c:	f04f 30ff 	mov.w	r0, #4294967295
  404ea0:	e7f5      	b.n	404e8e <__mcmp+0x2a>
  404ea2:	bf00      	nop

00404ea4 <__mdiff>:
  404ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404ea8:	690b      	ldr	r3, [r1, #16]
  404eaa:	460f      	mov	r7, r1
  404eac:	6911      	ldr	r1, [r2, #16]
  404eae:	1a5b      	subs	r3, r3, r1
  404eb0:	2b00      	cmp	r3, #0
  404eb2:	4690      	mov	r8, r2
  404eb4:	d117      	bne.n	404ee6 <__mdiff+0x42>
  404eb6:	0089      	lsls	r1, r1, #2
  404eb8:	f107 0214 	add.w	r2, r7, #20
  404ebc:	f108 0514 	add.w	r5, r8, #20
  404ec0:	1853      	adds	r3, r2, r1
  404ec2:	4429      	add	r1, r5
  404ec4:	e001      	b.n	404eca <__mdiff+0x26>
  404ec6:	429a      	cmp	r2, r3
  404ec8:	d25e      	bcs.n	404f88 <__mdiff+0xe4>
  404eca:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  404ece:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404ed2:	42a6      	cmp	r6, r4
  404ed4:	d0f7      	beq.n	404ec6 <__mdiff+0x22>
  404ed6:	d260      	bcs.n	404f9a <__mdiff+0xf6>
  404ed8:	463b      	mov	r3, r7
  404eda:	4614      	mov	r4, r2
  404edc:	4647      	mov	r7, r8
  404ede:	f04f 0901 	mov.w	r9, #1
  404ee2:	4698      	mov	r8, r3
  404ee4:	e006      	b.n	404ef4 <__mdiff+0x50>
  404ee6:	db5d      	blt.n	404fa4 <__mdiff+0x100>
  404ee8:	f107 0514 	add.w	r5, r7, #20
  404eec:	f102 0414 	add.w	r4, r2, #20
  404ef0:	f04f 0900 	mov.w	r9, #0
  404ef4:	6879      	ldr	r1, [r7, #4]
  404ef6:	f7ff fdad 	bl	404a54 <_Balloc>
  404efa:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404efe:	693e      	ldr	r6, [r7, #16]
  404f00:	f8c0 900c 	str.w	r9, [r0, #12]
  404f04:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404f08:	46a6      	mov	lr, r4
  404f0a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404f0e:	f100 0414 	add.w	r4, r0, #20
  404f12:	2300      	movs	r3, #0
  404f14:	f85e 1b04 	ldr.w	r1, [lr], #4
  404f18:	f855 8b04 	ldr.w	r8, [r5], #4
  404f1c:	b28a      	uxth	r2, r1
  404f1e:	fa13 f388 	uxtah	r3, r3, r8
  404f22:	0c09      	lsrs	r1, r1, #16
  404f24:	1a9a      	subs	r2, r3, r2
  404f26:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404f2a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404f2e:	b292      	uxth	r2, r2
  404f30:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404f34:	45f4      	cmp	ip, lr
  404f36:	f844 2b04 	str.w	r2, [r4], #4
  404f3a:	ea4f 4323 	mov.w	r3, r3, asr #16
  404f3e:	d8e9      	bhi.n	404f14 <__mdiff+0x70>
  404f40:	42af      	cmp	r7, r5
  404f42:	d917      	bls.n	404f74 <__mdiff+0xd0>
  404f44:	46a4      	mov	ip, r4
  404f46:	4629      	mov	r1, r5
  404f48:	f851 eb04 	ldr.w	lr, [r1], #4
  404f4c:	fa13 f28e 	uxtah	r2, r3, lr
  404f50:	1413      	asrs	r3, r2, #16
  404f52:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  404f56:	b292      	uxth	r2, r2
  404f58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404f5c:	428f      	cmp	r7, r1
  404f5e:	f84c 2b04 	str.w	r2, [ip], #4
  404f62:	ea4f 4323 	mov.w	r3, r3, asr #16
  404f66:	d8ef      	bhi.n	404f48 <__mdiff+0xa4>
  404f68:	43ed      	mvns	r5, r5
  404f6a:	443d      	add	r5, r7
  404f6c:	f025 0503 	bic.w	r5, r5, #3
  404f70:	3504      	adds	r5, #4
  404f72:	442c      	add	r4, r5
  404f74:	3c04      	subs	r4, #4
  404f76:	b922      	cbnz	r2, 404f82 <__mdiff+0xde>
  404f78:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404f7c:	3e01      	subs	r6, #1
  404f7e:	2b00      	cmp	r3, #0
  404f80:	d0fa      	beq.n	404f78 <__mdiff+0xd4>
  404f82:	6106      	str	r6, [r0, #16]
  404f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f88:	2100      	movs	r1, #0
  404f8a:	f7ff fd63 	bl	404a54 <_Balloc>
  404f8e:	2201      	movs	r2, #1
  404f90:	2300      	movs	r3, #0
  404f92:	6102      	str	r2, [r0, #16]
  404f94:	6143      	str	r3, [r0, #20]
  404f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f9a:	462c      	mov	r4, r5
  404f9c:	f04f 0900 	mov.w	r9, #0
  404fa0:	4615      	mov	r5, r2
  404fa2:	e7a7      	b.n	404ef4 <__mdiff+0x50>
  404fa4:	463b      	mov	r3, r7
  404fa6:	f107 0414 	add.w	r4, r7, #20
  404faa:	f108 0514 	add.w	r5, r8, #20
  404fae:	4647      	mov	r7, r8
  404fb0:	f04f 0901 	mov.w	r9, #1
  404fb4:	4698      	mov	r8, r3
  404fb6:	e79d      	b.n	404ef4 <__mdiff+0x50>

00404fb8 <__d2b>:
  404fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404fbc:	b082      	sub	sp, #8
  404fbe:	2101      	movs	r1, #1
  404fc0:	461c      	mov	r4, r3
  404fc2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404fc6:	4615      	mov	r5, r2
  404fc8:	9e08      	ldr	r6, [sp, #32]
  404fca:	f7ff fd43 	bl	404a54 <_Balloc>
  404fce:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404fd2:	4680      	mov	r8, r0
  404fd4:	b10f      	cbz	r7, 404fda <__d2b+0x22>
  404fd6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404fda:	9401      	str	r4, [sp, #4]
  404fdc:	b31d      	cbz	r5, 405026 <__d2b+0x6e>
  404fde:	a802      	add	r0, sp, #8
  404fe0:	f840 5d08 	str.w	r5, [r0, #-8]!
  404fe4:	f7ff fdc6 	bl	404b74 <__lo0bits>
  404fe8:	2800      	cmp	r0, #0
  404fea:	d134      	bne.n	405056 <__d2b+0x9e>
  404fec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ff0:	f8c8 2014 	str.w	r2, [r8, #20]
  404ff4:	2b00      	cmp	r3, #0
  404ff6:	bf0c      	ite	eq
  404ff8:	2101      	moveq	r1, #1
  404ffa:	2102      	movne	r1, #2
  404ffc:	f8c8 3018 	str.w	r3, [r8, #24]
  405000:	f8c8 1010 	str.w	r1, [r8, #16]
  405004:	b9df      	cbnz	r7, 40503e <__d2b+0x86>
  405006:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40500a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40500e:	6030      	str	r0, [r6, #0]
  405010:	6918      	ldr	r0, [r3, #16]
  405012:	f7ff fd8f 	bl	404b34 <__hi0bits>
  405016:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405018:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40501c:	6018      	str	r0, [r3, #0]
  40501e:	4640      	mov	r0, r8
  405020:	b002      	add	sp, #8
  405022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405026:	a801      	add	r0, sp, #4
  405028:	f7ff fda4 	bl	404b74 <__lo0bits>
  40502c:	9b01      	ldr	r3, [sp, #4]
  40502e:	f8c8 3014 	str.w	r3, [r8, #20]
  405032:	2101      	movs	r1, #1
  405034:	3020      	adds	r0, #32
  405036:	f8c8 1010 	str.w	r1, [r8, #16]
  40503a:	2f00      	cmp	r7, #0
  40503c:	d0e3      	beq.n	405006 <__d2b+0x4e>
  40503e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405040:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405044:	4407      	add	r7, r0
  405046:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40504a:	6037      	str	r7, [r6, #0]
  40504c:	6018      	str	r0, [r3, #0]
  40504e:	4640      	mov	r0, r8
  405050:	b002      	add	sp, #8
  405052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405056:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40505a:	f1c0 0120 	rsb	r1, r0, #32
  40505e:	fa03 f101 	lsl.w	r1, r3, r1
  405062:	430a      	orrs	r2, r1
  405064:	40c3      	lsrs	r3, r0
  405066:	9301      	str	r3, [sp, #4]
  405068:	f8c8 2014 	str.w	r2, [r8, #20]
  40506c:	e7c2      	b.n	404ff4 <__d2b+0x3c>
  40506e:	bf00      	nop

00405070 <_realloc_r>:
  405070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405074:	4617      	mov	r7, r2
  405076:	b083      	sub	sp, #12
  405078:	2900      	cmp	r1, #0
  40507a:	f000 80c1 	beq.w	405200 <_realloc_r+0x190>
  40507e:	460e      	mov	r6, r1
  405080:	4681      	mov	r9, r0
  405082:	f107 050b 	add.w	r5, r7, #11
  405086:	f7ff fce1 	bl	404a4c <__malloc_lock>
  40508a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40508e:	2d16      	cmp	r5, #22
  405090:	f02e 0403 	bic.w	r4, lr, #3
  405094:	f1a6 0808 	sub.w	r8, r6, #8
  405098:	d840      	bhi.n	40511c <_realloc_r+0xac>
  40509a:	2210      	movs	r2, #16
  40509c:	4615      	mov	r5, r2
  40509e:	42af      	cmp	r7, r5
  4050a0:	d841      	bhi.n	405126 <_realloc_r+0xb6>
  4050a2:	4294      	cmp	r4, r2
  4050a4:	da75      	bge.n	405192 <_realloc_r+0x122>
  4050a6:	4bc9      	ldr	r3, [pc, #804]	; (4053cc <_realloc_r+0x35c>)
  4050a8:	6899      	ldr	r1, [r3, #8]
  4050aa:	eb08 0004 	add.w	r0, r8, r4
  4050ae:	4288      	cmp	r0, r1
  4050b0:	6841      	ldr	r1, [r0, #4]
  4050b2:	f000 80d9 	beq.w	405268 <_realloc_r+0x1f8>
  4050b6:	f021 0301 	bic.w	r3, r1, #1
  4050ba:	4403      	add	r3, r0
  4050bc:	685b      	ldr	r3, [r3, #4]
  4050be:	07db      	lsls	r3, r3, #31
  4050c0:	d57d      	bpl.n	4051be <_realloc_r+0x14e>
  4050c2:	f01e 0f01 	tst.w	lr, #1
  4050c6:	d035      	beq.n	405134 <_realloc_r+0xc4>
  4050c8:	4639      	mov	r1, r7
  4050ca:	4648      	mov	r0, r9
  4050cc:	f7ff f8b6 	bl	40423c <_malloc_r>
  4050d0:	4607      	mov	r7, r0
  4050d2:	b1e0      	cbz	r0, 40510e <_realloc_r+0x9e>
  4050d4:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4050d8:	f023 0301 	bic.w	r3, r3, #1
  4050dc:	4443      	add	r3, r8
  4050de:	f1a0 0208 	sub.w	r2, r0, #8
  4050e2:	429a      	cmp	r2, r3
  4050e4:	f000 8144 	beq.w	405370 <_realloc_r+0x300>
  4050e8:	1f22      	subs	r2, r4, #4
  4050ea:	2a24      	cmp	r2, #36	; 0x24
  4050ec:	f200 8131 	bhi.w	405352 <_realloc_r+0x2e2>
  4050f0:	2a13      	cmp	r2, #19
  4050f2:	f200 8104 	bhi.w	4052fe <_realloc_r+0x28e>
  4050f6:	4603      	mov	r3, r0
  4050f8:	4632      	mov	r2, r6
  4050fa:	6811      	ldr	r1, [r2, #0]
  4050fc:	6019      	str	r1, [r3, #0]
  4050fe:	6851      	ldr	r1, [r2, #4]
  405100:	6059      	str	r1, [r3, #4]
  405102:	6892      	ldr	r2, [r2, #8]
  405104:	609a      	str	r2, [r3, #8]
  405106:	4631      	mov	r1, r6
  405108:	4648      	mov	r0, r9
  40510a:	f7fe ff49 	bl	403fa0 <_free_r>
  40510e:	4648      	mov	r0, r9
  405110:	f7ff fc9e 	bl	404a50 <__malloc_unlock>
  405114:	4638      	mov	r0, r7
  405116:	b003      	add	sp, #12
  405118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40511c:	f025 0507 	bic.w	r5, r5, #7
  405120:	2d00      	cmp	r5, #0
  405122:	462a      	mov	r2, r5
  405124:	dabb      	bge.n	40509e <_realloc_r+0x2e>
  405126:	230c      	movs	r3, #12
  405128:	2000      	movs	r0, #0
  40512a:	f8c9 3000 	str.w	r3, [r9]
  40512e:	b003      	add	sp, #12
  405130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405134:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405138:	ebc3 0a08 	rsb	sl, r3, r8
  40513c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405140:	f023 0c03 	bic.w	ip, r3, #3
  405144:	eb04 030c 	add.w	r3, r4, ip
  405148:	4293      	cmp	r3, r2
  40514a:	dbbd      	blt.n	4050c8 <_realloc_r+0x58>
  40514c:	4657      	mov	r7, sl
  40514e:	f8da 100c 	ldr.w	r1, [sl, #12]
  405152:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405156:	1f22      	subs	r2, r4, #4
  405158:	2a24      	cmp	r2, #36	; 0x24
  40515a:	60c1      	str	r1, [r0, #12]
  40515c:	6088      	str	r0, [r1, #8]
  40515e:	f200 8117 	bhi.w	405390 <_realloc_r+0x320>
  405162:	2a13      	cmp	r2, #19
  405164:	f240 8112 	bls.w	40538c <_realloc_r+0x31c>
  405168:	6831      	ldr	r1, [r6, #0]
  40516a:	f8ca 1008 	str.w	r1, [sl, #8]
  40516e:	6871      	ldr	r1, [r6, #4]
  405170:	f8ca 100c 	str.w	r1, [sl, #12]
  405174:	2a1b      	cmp	r2, #27
  405176:	f200 812b 	bhi.w	4053d0 <_realloc_r+0x360>
  40517a:	3608      	adds	r6, #8
  40517c:	f10a 0210 	add.w	r2, sl, #16
  405180:	6831      	ldr	r1, [r6, #0]
  405182:	6011      	str	r1, [r2, #0]
  405184:	6871      	ldr	r1, [r6, #4]
  405186:	6051      	str	r1, [r2, #4]
  405188:	68b1      	ldr	r1, [r6, #8]
  40518a:	6091      	str	r1, [r2, #8]
  40518c:	463e      	mov	r6, r7
  40518e:	461c      	mov	r4, r3
  405190:	46d0      	mov	r8, sl
  405192:	1b63      	subs	r3, r4, r5
  405194:	2b0f      	cmp	r3, #15
  405196:	d81d      	bhi.n	4051d4 <_realloc_r+0x164>
  405198:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40519c:	f003 0301 	and.w	r3, r3, #1
  4051a0:	4323      	orrs	r3, r4
  4051a2:	4444      	add	r4, r8
  4051a4:	f8c8 3004 	str.w	r3, [r8, #4]
  4051a8:	6863      	ldr	r3, [r4, #4]
  4051aa:	f043 0301 	orr.w	r3, r3, #1
  4051ae:	6063      	str	r3, [r4, #4]
  4051b0:	4648      	mov	r0, r9
  4051b2:	f7ff fc4d 	bl	404a50 <__malloc_unlock>
  4051b6:	4630      	mov	r0, r6
  4051b8:	b003      	add	sp, #12
  4051ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051be:	f021 0103 	bic.w	r1, r1, #3
  4051c2:	4421      	add	r1, r4
  4051c4:	4291      	cmp	r1, r2
  4051c6:	db21      	blt.n	40520c <_realloc_r+0x19c>
  4051c8:	68c3      	ldr	r3, [r0, #12]
  4051ca:	6882      	ldr	r2, [r0, #8]
  4051cc:	460c      	mov	r4, r1
  4051ce:	60d3      	str	r3, [r2, #12]
  4051d0:	609a      	str	r2, [r3, #8]
  4051d2:	e7de      	b.n	405192 <_realloc_r+0x122>
  4051d4:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4051d8:	eb08 0105 	add.w	r1, r8, r5
  4051dc:	f002 0201 	and.w	r2, r2, #1
  4051e0:	4315      	orrs	r5, r2
  4051e2:	f043 0201 	orr.w	r2, r3, #1
  4051e6:	440b      	add	r3, r1
  4051e8:	f8c8 5004 	str.w	r5, [r8, #4]
  4051ec:	604a      	str	r2, [r1, #4]
  4051ee:	685a      	ldr	r2, [r3, #4]
  4051f0:	f042 0201 	orr.w	r2, r2, #1
  4051f4:	3108      	adds	r1, #8
  4051f6:	605a      	str	r2, [r3, #4]
  4051f8:	4648      	mov	r0, r9
  4051fa:	f7fe fed1 	bl	403fa0 <_free_r>
  4051fe:	e7d7      	b.n	4051b0 <_realloc_r+0x140>
  405200:	4611      	mov	r1, r2
  405202:	b003      	add	sp, #12
  405204:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405208:	f7ff b818 	b.w	40423c <_malloc_r>
  40520c:	f01e 0f01 	tst.w	lr, #1
  405210:	f47f af5a 	bne.w	4050c8 <_realloc_r+0x58>
  405214:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405218:	ebc3 0a08 	rsb	sl, r3, r8
  40521c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405220:	f023 0c03 	bic.w	ip, r3, #3
  405224:	eb01 0e0c 	add.w	lr, r1, ip
  405228:	4596      	cmp	lr, r2
  40522a:	db8b      	blt.n	405144 <_realloc_r+0xd4>
  40522c:	68c3      	ldr	r3, [r0, #12]
  40522e:	6882      	ldr	r2, [r0, #8]
  405230:	4657      	mov	r7, sl
  405232:	60d3      	str	r3, [r2, #12]
  405234:	609a      	str	r2, [r3, #8]
  405236:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40523a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40523e:	60cb      	str	r3, [r1, #12]
  405240:	1f22      	subs	r2, r4, #4
  405242:	2a24      	cmp	r2, #36	; 0x24
  405244:	6099      	str	r1, [r3, #8]
  405246:	f200 8099 	bhi.w	40537c <_realloc_r+0x30c>
  40524a:	2a13      	cmp	r2, #19
  40524c:	d962      	bls.n	405314 <_realloc_r+0x2a4>
  40524e:	6833      	ldr	r3, [r6, #0]
  405250:	f8ca 3008 	str.w	r3, [sl, #8]
  405254:	6873      	ldr	r3, [r6, #4]
  405256:	f8ca 300c 	str.w	r3, [sl, #12]
  40525a:	2a1b      	cmp	r2, #27
  40525c:	f200 80a0 	bhi.w	4053a0 <_realloc_r+0x330>
  405260:	3608      	adds	r6, #8
  405262:	f10a 0310 	add.w	r3, sl, #16
  405266:	e056      	b.n	405316 <_realloc_r+0x2a6>
  405268:	f021 0b03 	bic.w	fp, r1, #3
  40526c:	44a3      	add	fp, r4
  40526e:	f105 0010 	add.w	r0, r5, #16
  405272:	4583      	cmp	fp, r0
  405274:	da59      	bge.n	40532a <_realloc_r+0x2ba>
  405276:	f01e 0f01 	tst.w	lr, #1
  40527a:	f47f af25 	bne.w	4050c8 <_realloc_r+0x58>
  40527e:	f856 1c08 	ldr.w	r1, [r6, #-8]
  405282:	ebc1 0a08 	rsb	sl, r1, r8
  405286:	f8da 1004 	ldr.w	r1, [sl, #4]
  40528a:	f021 0c03 	bic.w	ip, r1, #3
  40528e:	44e3      	add	fp, ip
  405290:	4558      	cmp	r0, fp
  405292:	f73f af57 	bgt.w	405144 <_realloc_r+0xd4>
  405296:	4657      	mov	r7, sl
  405298:	f8da 100c 	ldr.w	r1, [sl, #12]
  40529c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4052a0:	1f22      	subs	r2, r4, #4
  4052a2:	2a24      	cmp	r2, #36	; 0x24
  4052a4:	60c1      	str	r1, [r0, #12]
  4052a6:	6088      	str	r0, [r1, #8]
  4052a8:	f200 80b4 	bhi.w	405414 <_realloc_r+0x3a4>
  4052ac:	2a13      	cmp	r2, #19
  4052ae:	f240 80a5 	bls.w	4053fc <_realloc_r+0x38c>
  4052b2:	6831      	ldr	r1, [r6, #0]
  4052b4:	f8ca 1008 	str.w	r1, [sl, #8]
  4052b8:	6871      	ldr	r1, [r6, #4]
  4052ba:	f8ca 100c 	str.w	r1, [sl, #12]
  4052be:	2a1b      	cmp	r2, #27
  4052c0:	f200 80af 	bhi.w	405422 <_realloc_r+0x3b2>
  4052c4:	3608      	adds	r6, #8
  4052c6:	f10a 0210 	add.w	r2, sl, #16
  4052ca:	6831      	ldr	r1, [r6, #0]
  4052cc:	6011      	str	r1, [r2, #0]
  4052ce:	6871      	ldr	r1, [r6, #4]
  4052d0:	6051      	str	r1, [r2, #4]
  4052d2:	68b1      	ldr	r1, [r6, #8]
  4052d4:	6091      	str	r1, [r2, #8]
  4052d6:	eb0a 0105 	add.w	r1, sl, r5
  4052da:	ebc5 020b 	rsb	r2, r5, fp
  4052de:	f042 0201 	orr.w	r2, r2, #1
  4052e2:	6099      	str	r1, [r3, #8]
  4052e4:	604a      	str	r2, [r1, #4]
  4052e6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4052ea:	f003 0301 	and.w	r3, r3, #1
  4052ee:	431d      	orrs	r5, r3
  4052f0:	4648      	mov	r0, r9
  4052f2:	f8ca 5004 	str.w	r5, [sl, #4]
  4052f6:	f7ff fbab 	bl	404a50 <__malloc_unlock>
  4052fa:	4638      	mov	r0, r7
  4052fc:	e75c      	b.n	4051b8 <_realloc_r+0x148>
  4052fe:	6833      	ldr	r3, [r6, #0]
  405300:	6003      	str	r3, [r0, #0]
  405302:	6873      	ldr	r3, [r6, #4]
  405304:	6043      	str	r3, [r0, #4]
  405306:	2a1b      	cmp	r2, #27
  405308:	d827      	bhi.n	40535a <_realloc_r+0x2ea>
  40530a:	f100 0308 	add.w	r3, r0, #8
  40530e:	f106 0208 	add.w	r2, r6, #8
  405312:	e6f2      	b.n	4050fa <_realloc_r+0x8a>
  405314:	463b      	mov	r3, r7
  405316:	6832      	ldr	r2, [r6, #0]
  405318:	601a      	str	r2, [r3, #0]
  40531a:	6872      	ldr	r2, [r6, #4]
  40531c:	605a      	str	r2, [r3, #4]
  40531e:	68b2      	ldr	r2, [r6, #8]
  405320:	609a      	str	r2, [r3, #8]
  405322:	463e      	mov	r6, r7
  405324:	4674      	mov	r4, lr
  405326:	46d0      	mov	r8, sl
  405328:	e733      	b.n	405192 <_realloc_r+0x122>
  40532a:	eb08 0105 	add.w	r1, r8, r5
  40532e:	ebc5 0b0b 	rsb	fp, r5, fp
  405332:	f04b 0201 	orr.w	r2, fp, #1
  405336:	6099      	str	r1, [r3, #8]
  405338:	604a      	str	r2, [r1, #4]
  40533a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40533e:	f003 0301 	and.w	r3, r3, #1
  405342:	431d      	orrs	r5, r3
  405344:	4648      	mov	r0, r9
  405346:	f846 5c04 	str.w	r5, [r6, #-4]
  40534a:	f7ff fb81 	bl	404a50 <__malloc_unlock>
  40534e:	4630      	mov	r0, r6
  405350:	e732      	b.n	4051b8 <_realloc_r+0x148>
  405352:	4631      	mov	r1, r6
  405354:	f7ff fb16 	bl	404984 <memmove>
  405358:	e6d5      	b.n	405106 <_realloc_r+0x96>
  40535a:	68b3      	ldr	r3, [r6, #8]
  40535c:	6083      	str	r3, [r0, #8]
  40535e:	68f3      	ldr	r3, [r6, #12]
  405360:	60c3      	str	r3, [r0, #12]
  405362:	2a24      	cmp	r2, #36	; 0x24
  405364:	d028      	beq.n	4053b8 <_realloc_r+0x348>
  405366:	f100 0310 	add.w	r3, r0, #16
  40536a:	f106 0210 	add.w	r2, r6, #16
  40536e:	e6c4      	b.n	4050fa <_realloc_r+0x8a>
  405370:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405374:	f023 0303 	bic.w	r3, r3, #3
  405378:	441c      	add	r4, r3
  40537a:	e70a      	b.n	405192 <_realloc_r+0x122>
  40537c:	4631      	mov	r1, r6
  40537e:	4638      	mov	r0, r7
  405380:	4674      	mov	r4, lr
  405382:	46d0      	mov	r8, sl
  405384:	f7ff fafe 	bl	404984 <memmove>
  405388:	463e      	mov	r6, r7
  40538a:	e702      	b.n	405192 <_realloc_r+0x122>
  40538c:	463a      	mov	r2, r7
  40538e:	e6f7      	b.n	405180 <_realloc_r+0x110>
  405390:	4631      	mov	r1, r6
  405392:	4638      	mov	r0, r7
  405394:	461c      	mov	r4, r3
  405396:	46d0      	mov	r8, sl
  405398:	f7ff faf4 	bl	404984 <memmove>
  40539c:	463e      	mov	r6, r7
  40539e:	e6f8      	b.n	405192 <_realloc_r+0x122>
  4053a0:	68b3      	ldr	r3, [r6, #8]
  4053a2:	f8ca 3010 	str.w	r3, [sl, #16]
  4053a6:	68f3      	ldr	r3, [r6, #12]
  4053a8:	f8ca 3014 	str.w	r3, [sl, #20]
  4053ac:	2a24      	cmp	r2, #36	; 0x24
  4053ae:	d01b      	beq.n	4053e8 <_realloc_r+0x378>
  4053b0:	3610      	adds	r6, #16
  4053b2:	f10a 0318 	add.w	r3, sl, #24
  4053b6:	e7ae      	b.n	405316 <_realloc_r+0x2a6>
  4053b8:	6933      	ldr	r3, [r6, #16]
  4053ba:	6103      	str	r3, [r0, #16]
  4053bc:	6973      	ldr	r3, [r6, #20]
  4053be:	6143      	str	r3, [r0, #20]
  4053c0:	f106 0218 	add.w	r2, r6, #24
  4053c4:	f100 0318 	add.w	r3, r0, #24
  4053c8:	e697      	b.n	4050fa <_realloc_r+0x8a>
  4053ca:	bf00      	nop
  4053cc:	2000047c 	.word	0x2000047c
  4053d0:	68b1      	ldr	r1, [r6, #8]
  4053d2:	f8ca 1010 	str.w	r1, [sl, #16]
  4053d6:	68f1      	ldr	r1, [r6, #12]
  4053d8:	f8ca 1014 	str.w	r1, [sl, #20]
  4053dc:	2a24      	cmp	r2, #36	; 0x24
  4053de:	d00f      	beq.n	405400 <_realloc_r+0x390>
  4053e0:	3610      	adds	r6, #16
  4053e2:	f10a 0218 	add.w	r2, sl, #24
  4053e6:	e6cb      	b.n	405180 <_realloc_r+0x110>
  4053e8:	6933      	ldr	r3, [r6, #16]
  4053ea:	f8ca 3018 	str.w	r3, [sl, #24]
  4053ee:	6973      	ldr	r3, [r6, #20]
  4053f0:	f8ca 301c 	str.w	r3, [sl, #28]
  4053f4:	3618      	adds	r6, #24
  4053f6:	f10a 0320 	add.w	r3, sl, #32
  4053fa:	e78c      	b.n	405316 <_realloc_r+0x2a6>
  4053fc:	463a      	mov	r2, r7
  4053fe:	e764      	b.n	4052ca <_realloc_r+0x25a>
  405400:	6932      	ldr	r2, [r6, #16]
  405402:	f8ca 2018 	str.w	r2, [sl, #24]
  405406:	6972      	ldr	r2, [r6, #20]
  405408:	f8ca 201c 	str.w	r2, [sl, #28]
  40540c:	3618      	adds	r6, #24
  40540e:	f10a 0220 	add.w	r2, sl, #32
  405412:	e6b5      	b.n	405180 <_realloc_r+0x110>
  405414:	4631      	mov	r1, r6
  405416:	4638      	mov	r0, r7
  405418:	9301      	str	r3, [sp, #4]
  40541a:	f7ff fab3 	bl	404984 <memmove>
  40541e:	9b01      	ldr	r3, [sp, #4]
  405420:	e759      	b.n	4052d6 <_realloc_r+0x266>
  405422:	68b1      	ldr	r1, [r6, #8]
  405424:	f8ca 1010 	str.w	r1, [sl, #16]
  405428:	68f1      	ldr	r1, [r6, #12]
  40542a:	f8ca 1014 	str.w	r1, [sl, #20]
  40542e:	2a24      	cmp	r2, #36	; 0x24
  405430:	d003      	beq.n	40543a <_realloc_r+0x3ca>
  405432:	3610      	adds	r6, #16
  405434:	f10a 0218 	add.w	r2, sl, #24
  405438:	e747      	b.n	4052ca <_realloc_r+0x25a>
  40543a:	6932      	ldr	r2, [r6, #16]
  40543c:	f8ca 2018 	str.w	r2, [sl, #24]
  405440:	6972      	ldr	r2, [r6, #20]
  405442:	f8ca 201c 	str.w	r2, [sl, #28]
  405446:	3618      	adds	r6, #24
  405448:	f10a 0220 	add.w	r2, sl, #32
  40544c:	e73d      	b.n	4052ca <_realloc_r+0x25a>
  40544e:	bf00      	nop

00405450 <_sbrk_r>:
  405450:	b538      	push	{r3, r4, r5, lr}
  405452:	4c07      	ldr	r4, [pc, #28]	; (405470 <_sbrk_r+0x20>)
  405454:	2300      	movs	r3, #0
  405456:	4605      	mov	r5, r0
  405458:	4608      	mov	r0, r1
  40545a:	6023      	str	r3, [r4, #0]
  40545c:	f7fb fce4 	bl	400e28 <_sbrk>
  405460:	1c43      	adds	r3, r0, #1
  405462:	d000      	beq.n	405466 <_sbrk_r+0x16>
  405464:	bd38      	pop	{r3, r4, r5, pc}
  405466:	6823      	ldr	r3, [r4, #0]
  405468:	2b00      	cmp	r3, #0
  40546a:	d0fb      	beq.n	405464 <_sbrk_r+0x14>
  40546c:	602b      	str	r3, [r5, #0]
  40546e:	bd38      	pop	{r3, r4, r5, pc}
  405470:	20000964 	.word	0x20000964

00405474 <__sread>:
  405474:	b510      	push	{r4, lr}
  405476:	460c      	mov	r4, r1
  405478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40547c:	f000 f9d4 	bl	405828 <_read_r>
  405480:	2800      	cmp	r0, #0
  405482:	db03      	blt.n	40548c <__sread+0x18>
  405484:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405486:	4403      	add	r3, r0
  405488:	6523      	str	r3, [r4, #80]	; 0x50
  40548a:	bd10      	pop	{r4, pc}
  40548c:	89a3      	ldrh	r3, [r4, #12]
  40548e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405492:	81a3      	strh	r3, [r4, #12]
  405494:	bd10      	pop	{r4, pc}
  405496:	bf00      	nop

00405498 <__swrite>:
  405498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40549c:	4616      	mov	r6, r2
  40549e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4054a2:	461f      	mov	r7, r3
  4054a4:	05d3      	lsls	r3, r2, #23
  4054a6:	460c      	mov	r4, r1
  4054a8:	4605      	mov	r5, r0
  4054aa:	d507      	bpl.n	4054bc <__swrite+0x24>
  4054ac:	2200      	movs	r2, #0
  4054ae:	2302      	movs	r3, #2
  4054b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054b4:	f000 f9a2 	bl	4057fc <_lseek_r>
  4054b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4054bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4054c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4054c4:	81a2      	strh	r2, [r4, #12]
  4054c6:	463b      	mov	r3, r7
  4054c8:	4632      	mov	r2, r6
  4054ca:	4628      	mov	r0, r5
  4054cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4054d0:	f000 b894 	b.w	4055fc <_write_r>

004054d4 <__sseek>:
  4054d4:	b510      	push	{r4, lr}
  4054d6:	460c      	mov	r4, r1
  4054d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054dc:	f000 f98e 	bl	4057fc <_lseek_r>
  4054e0:	89a3      	ldrh	r3, [r4, #12]
  4054e2:	1c42      	adds	r2, r0, #1
  4054e4:	bf0e      	itee	eq
  4054e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4054ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4054ee:	6520      	strne	r0, [r4, #80]	; 0x50
  4054f0:	81a3      	strh	r3, [r4, #12]
  4054f2:	bd10      	pop	{r4, pc}

004054f4 <__sclose>:
  4054f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054f8:	f000 b918 	b.w	40572c <_close_r>

004054fc <__ssprint_r>:
  4054fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405500:	6893      	ldr	r3, [r2, #8]
  405502:	b083      	sub	sp, #12
  405504:	4690      	mov	r8, r2
  405506:	2b00      	cmp	r3, #0
  405508:	d072      	beq.n	4055f0 <__ssprint_r+0xf4>
  40550a:	4683      	mov	fp, r0
  40550c:	f04f 0900 	mov.w	r9, #0
  405510:	6816      	ldr	r6, [r2, #0]
  405512:	6808      	ldr	r0, [r1, #0]
  405514:	688b      	ldr	r3, [r1, #8]
  405516:	460d      	mov	r5, r1
  405518:	464c      	mov	r4, r9
  40551a:	2c00      	cmp	r4, #0
  40551c:	d045      	beq.n	4055aa <__ssprint_r+0xae>
  40551e:	429c      	cmp	r4, r3
  405520:	461f      	mov	r7, r3
  405522:	469a      	mov	sl, r3
  405524:	d346      	bcc.n	4055b4 <__ssprint_r+0xb8>
  405526:	89ab      	ldrh	r3, [r5, #12]
  405528:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40552c:	d02d      	beq.n	40558a <__ssprint_r+0x8e>
  40552e:	696f      	ldr	r7, [r5, #20]
  405530:	6929      	ldr	r1, [r5, #16]
  405532:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  405536:	ebc1 0a00 	rsb	sl, r1, r0
  40553a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40553e:	1c60      	adds	r0, r4, #1
  405540:	107f      	asrs	r7, r7, #1
  405542:	4450      	add	r0, sl
  405544:	42b8      	cmp	r0, r7
  405546:	463a      	mov	r2, r7
  405548:	bf84      	itt	hi
  40554a:	4607      	movhi	r7, r0
  40554c:	463a      	movhi	r2, r7
  40554e:	055b      	lsls	r3, r3, #21
  405550:	d533      	bpl.n	4055ba <__ssprint_r+0xbe>
  405552:	4611      	mov	r1, r2
  405554:	4658      	mov	r0, fp
  405556:	f7fe fe71 	bl	40423c <_malloc_r>
  40555a:	2800      	cmp	r0, #0
  40555c:	d037      	beq.n	4055ce <__ssprint_r+0xd2>
  40555e:	4652      	mov	r2, sl
  405560:	6929      	ldr	r1, [r5, #16]
  405562:	9001      	str	r0, [sp, #4]
  405564:	f7ff f974 	bl	404850 <memcpy>
  405568:	89aa      	ldrh	r2, [r5, #12]
  40556a:	9b01      	ldr	r3, [sp, #4]
  40556c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405570:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405574:	81aa      	strh	r2, [r5, #12]
  405576:	ebca 0207 	rsb	r2, sl, r7
  40557a:	eb03 000a 	add.w	r0, r3, sl
  40557e:	616f      	str	r7, [r5, #20]
  405580:	612b      	str	r3, [r5, #16]
  405582:	6028      	str	r0, [r5, #0]
  405584:	60aa      	str	r2, [r5, #8]
  405586:	4627      	mov	r7, r4
  405588:	46a2      	mov	sl, r4
  40558a:	4652      	mov	r2, sl
  40558c:	4649      	mov	r1, r9
  40558e:	f7ff f9f9 	bl	404984 <memmove>
  405592:	f8d8 2008 	ldr.w	r2, [r8, #8]
  405596:	68ab      	ldr	r3, [r5, #8]
  405598:	6828      	ldr	r0, [r5, #0]
  40559a:	1bdb      	subs	r3, r3, r7
  40559c:	4450      	add	r0, sl
  40559e:	1b14      	subs	r4, r2, r4
  4055a0:	60ab      	str	r3, [r5, #8]
  4055a2:	6028      	str	r0, [r5, #0]
  4055a4:	f8c8 4008 	str.w	r4, [r8, #8]
  4055a8:	b314      	cbz	r4, 4055f0 <__ssprint_r+0xf4>
  4055aa:	f8d6 9000 	ldr.w	r9, [r6]
  4055ae:	6874      	ldr	r4, [r6, #4]
  4055b0:	3608      	adds	r6, #8
  4055b2:	e7b2      	b.n	40551a <__ssprint_r+0x1e>
  4055b4:	4627      	mov	r7, r4
  4055b6:	46a2      	mov	sl, r4
  4055b8:	e7e7      	b.n	40558a <__ssprint_r+0x8e>
  4055ba:	4658      	mov	r0, fp
  4055bc:	f7ff fd58 	bl	405070 <_realloc_r>
  4055c0:	4603      	mov	r3, r0
  4055c2:	2800      	cmp	r0, #0
  4055c4:	d1d7      	bne.n	405576 <__ssprint_r+0x7a>
  4055c6:	6929      	ldr	r1, [r5, #16]
  4055c8:	4658      	mov	r0, fp
  4055ca:	f7fe fce9 	bl	403fa0 <_free_r>
  4055ce:	230c      	movs	r3, #12
  4055d0:	f8cb 3000 	str.w	r3, [fp]
  4055d4:	89ab      	ldrh	r3, [r5, #12]
  4055d6:	2200      	movs	r2, #0
  4055d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055dc:	f04f 30ff 	mov.w	r0, #4294967295
  4055e0:	81ab      	strh	r3, [r5, #12]
  4055e2:	f8c8 2008 	str.w	r2, [r8, #8]
  4055e6:	f8c8 2004 	str.w	r2, [r8, #4]
  4055ea:	b003      	add	sp, #12
  4055ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055f0:	2000      	movs	r0, #0
  4055f2:	f8c8 0004 	str.w	r0, [r8, #4]
  4055f6:	b003      	add	sp, #12
  4055f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004055fc <_write_r>:
  4055fc:	b570      	push	{r4, r5, r6, lr}
  4055fe:	460d      	mov	r5, r1
  405600:	4c08      	ldr	r4, [pc, #32]	; (405624 <_write_r+0x28>)
  405602:	4611      	mov	r1, r2
  405604:	4606      	mov	r6, r0
  405606:	461a      	mov	r2, r3
  405608:	4628      	mov	r0, r5
  40560a:	2300      	movs	r3, #0
  40560c:	6023      	str	r3, [r4, #0]
  40560e:	f7fa fda9 	bl	400164 <_write>
  405612:	1c43      	adds	r3, r0, #1
  405614:	d000      	beq.n	405618 <_write_r+0x1c>
  405616:	bd70      	pop	{r4, r5, r6, pc}
  405618:	6823      	ldr	r3, [r4, #0]
  40561a:	2b00      	cmp	r3, #0
  40561c:	d0fb      	beq.n	405616 <_write_r+0x1a>
  40561e:	6033      	str	r3, [r6, #0]
  405620:	bd70      	pop	{r4, r5, r6, pc}
  405622:	bf00      	nop
  405624:	20000964 	.word	0x20000964

00405628 <__register_exitproc>:
  405628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40562c:	4c25      	ldr	r4, [pc, #148]	; (4056c4 <__register_exitproc+0x9c>)
  40562e:	6825      	ldr	r5, [r4, #0]
  405630:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405634:	4606      	mov	r6, r0
  405636:	4688      	mov	r8, r1
  405638:	4692      	mov	sl, r2
  40563a:	4699      	mov	r9, r3
  40563c:	b3c4      	cbz	r4, 4056b0 <__register_exitproc+0x88>
  40563e:	6860      	ldr	r0, [r4, #4]
  405640:	281f      	cmp	r0, #31
  405642:	dc17      	bgt.n	405674 <__register_exitproc+0x4c>
  405644:	1c43      	adds	r3, r0, #1
  405646:	b176      	cbz	r6, 405666 <__register_exitproc+0x3e>
  405648:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40564c:	2201      	movs	r2, #1
  40564e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405652:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405656:	4082      	lsls	r2, r0
  405658:	4311      	orrs	r1, r2
  40565a:	2e02      	cmp	r6, #2
  40565c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405660:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405664:	d01e      	beq.n	4056a4 <__register_exitproc+0x7c>
  405666:	3002      	adds	r0, #2
  405668:	6063      	str	r3, [r4, #4]
  40566a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40566e:	2000      	movs	r0, #0
  405670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405674:	4b14      	ldr	r3, [pc, #80]	; (4056c8 <__register_exitproc+0xa0>)
  405676:	b303      	cbz	r3, 4056ba <__register_exitproc+0x92>
  405678:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40567c:	f7fe fdd6 	bl	40422c <malloc>
  405680:	4604      	mov	r4, r0
  405682:	b1d0      	cbz	r0, 4056ba <__register_exitproc+0x92>
  405684:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405688:	2700      	movs	r7, #0
  40568a:	e880 0088 	stmia.w	r0, {r3, r7}
  40568e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405692:	4638      	mov	r0, r7
  405694:	2301      	movs	r3, #1
  405696:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40569a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40569e:	2e00      	cmp	r6, #0
  4056a0:	d0e1      	beq.n	405666 <__register_exitproc+0x3e>
  4056a2:	e7d1      	b.n	405648 <__register_exitproc+0x20>
  4056a4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4056a8:	430a      	orrs	r2, r1
  4056aa:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4056ae:	e7da      	b.n	405666 <__register_exitproc+0x3e>
  4056b0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4056b4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4056b8:	e7c1      	b.n	40563e <__register_exitproc+0x16>
  4056ba:	f04f 30ff 	mov.w	r0, #4294967295
  4056be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056c2:	bf00      	nop
  4056c4:	004064cc 	.word	0x004064cc
  4056c8:	0040422d 	.word	0x0040422d

004056cc <_calloc_r>:
  4056cc:	b510      	push	{r4, lr}
  4056ce:	fb02 f101 	mul.w	r1, r2, r1
  4056d2:	f7fe fdb3 	bl	40423c <_malloc_r>
  4056d6:	4604      	mov	r4, r0
  4056d8:	b1d8      	cbz	r0, 405712 <_calloc_r+0x46>
  4056da:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4056de:	f022 0203 	bic.w	r2, r2, #3
  4056e2:	3a04      	subs	r2, #4
  4056e4:	2a24      	cmp	r2, #36	; 0x24
  4056e6:	d818      	bhi.n	40571a <_calloc_r+0x4e>
  4056e8:	2a13      	cmp	r2, #19
  4056ea:	d914      	bls.n	405716 <_calloc_r+0x4a>
  4056ec:	2300      	movs	r3, #0
  4056ee:	2a1b      	cmp	r2, #27
  4056f0:	6003      	str	r3, [r0, #0]
  4056f2:	6043      	str	r3, [r0, #4]
  4056f4:	d916      	bls.n	405724 <_calloc_r+0x58>
  4056f6:	2a24      	cmp	r2, #36	; 0x24
  4056f8:	6083      	str	r3, [r0, #8]
  4056fa:	60c3      	str	r3, [r0, #12]
  4056fc:	bf11      	iteee	ne
  4056fe:	f100 0210 	addne.w	r2, r0, #16
  405702:	6103      	streq	r3, [r0, #16]
  405704:	6143      	streq	r3, [r0, #20]
  405706:	f100 0218 	addeq.w	r2, r0, #24
  40570a:	2300      	movs	r3, #0
  40570c:	6013      	str	r3, [r2, #0]
  40570e:	6053      	str	r3, [r2, #4]
  405710:	6093      	str	r3, [r2, #8]
  405712:	4620      	mov	r0, r4
  405714:	bd10      	pop	{r4, pc}
  405716:	4602      	mov	r2, r0
  405718:	e7f7      	b.n	40570a <_calloc_r+0x3e>
  40571a:	2100      	movs	r1, #0
  40571c:	f7fb fde0 	bl	4012e0 <memset>
  405720:	4620      	mov	r0, r4
  405722:	bd10      	pop	{r4, pc}
  405724:	f100 0208 	add.w	r2, r0, #8
  405728:	e7ef      	b.n	40570a <_calloc_r+0x3e>
  40572a:	bf00      	nop

0040572c <_close_r>:
  40572c:	b538      	push	{r3, r4, r5, lr}
  40572e:	4c07      	ldr	r4, [pc, #28]	; (40574c <_close_r+0x20>)
  405730:	2300      	movs	r3, #0
  405732:	4605      	mov	r5, r0
  405734:	4608      	mov	r0, r1
  405736:	6023      	str	r3, [r4, #0]
  405738:	f7fb fb90 	bl	400e5c <_close>
  40573c:	1c43      	adds	r3, r0, #1
  40573e:	d000      	beq.n	405742 <_close_r+0x16>
  405740:	bd38      	pop	{r3, r4, r5, pc}
  405742:	6823      	ldr	r3, [r4, #0]
  405744:	2b00      	cmp	r3, #0
  405746:	d0fb      	beq.n	405740 <_close_r+0x14>
  405748:	602b      	str	r3, [r5, #0]
  40574a:	bd38      	pop	{r3, r4, r5, pc}
  40574c:	20000964 	.word	0x20000964

00405750 <_fclose_r>:
  405750:	2900      	cmp	r1, #0
  405752:	d03d      	beq.n	4057d0 <_fclose_r+0x80>
  405754:	b570      	push	{r4, r5, r6, lr}
  405756:	4605      	mov	r5, r0
  405758:	460c      	mov	r4, r1
  40575a:	b108      	cbz	r0, 405760 <_fclose_r+0x10>
  40575c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40575e:	b37b      	cbz	r3, 4057c0 <_fclose_r+0x70>
  405760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405764:	b90b      	cbnz	r3, 40576a <_fclose_r+0x1a>
  405766:	2000      	movs	r0, #0
  405768:	bd70      	pop	{r4, r5, r6, pc}
  40576a:	4621      	mov	r1, r4
  40576c:	4628      	mov	r0, r5
  40576e:	f7fe fa73 	bl	403c58 <__sflush_r>
  405772:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405774:	4606      	mov	r6, r0
  405776:	b133      	cbz	r3, 405786 <_fclose_r+0x36>
  405778:	69e1      	ldr	r1, [r4, #28]
  40577a:	4628      	mov	r0, r5
  40577c:	4798      	blx	r3
  40577e:	2800      	cmp	r0, #0
  405780:	bfb8      	it	lt
  405782:	f04f 36ff 	movlt.w	r6, #4294967295
  405786:	89a3      	ldrh	r3, [r4, #12]
  405788:	061b      	lsls	r3, r3, #24
  40578a:	d41c      	bmi.n	4057c6 <_fclose_r+0x76>
  40578c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40578e:	b141      	cbz	r1, 4057a2 <_fclose_r+0x52>
  405790:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405794:	4299      	cmp	r1, r3
  405796:	d002      	beq.n	40579e <_fclose_r+0x4e>
  405798:	4628      	mov	r0, r5
  40579a:	f7fe fc01 	bl	403fa0 <_free_r>
  40579e:	2300      	movs	r3, #0
  4057a0:	6323      	str	r3, [r4, #48]	; 0x30
  4057a2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4057a4:	b121      	cbz	r1, 4057b0 <_fclose_r+0x60>
  4057a6:	4628      	mov	r0, r5
  4057a8:	f7fe fbfa 	bl	403fa0 <_free_r>
  4057ac:	2300      	movs	r3, #0
  4057ae:	6463      	str	r3, [r4, #68]	; 0x44
  4057b0:	f7fe fb90 	bl	403ed4 <__sfp_lock_acquire>
  4057b4:	2300      	movs	r3, #0
  4057b6:	81a3      	strh	r3, [r4, #12]
  4057b8:	f7fe fb8e 	bl	403ed8 <__sfp_lock_release>
  4057bc:	4630      	mov	r0, r6
  4057be:	bd70      	pop	{r4, r5, r6, pc}
  4057c0:	f7fe fb82 	bl	403ec8 <__sinit>
  4057c4:	e7cc      	b.n	405760 <_fclose_r+0x10>
  4057c6:	6921      	ldr	r1, [r4, #16]
  4057c8:	4628      	mov	r0, r5
  4057ca:	f7fe fbe9 	bl	403fa0 <_free_r>
  4057ce:	e7dd      	b.n	40578c <_fclose_r+0x3c>
  4057d0:	2000      	movs	r0, #0
  4057d2:	4770      	bx	lr

004057d4 <_fstat_r>:
  4057d4:	b538      	push	{r3, r4, r5, lr}
  4057d6:	460b      	mov	r3, r1
  4057d8:	4c07      	ldr	r4, [pc, #28]	; (4057f8 <_fstat_r+0x24>)
  4057da:	4605      	mov	r5, r0
  4057dc:	4611      	mov	r1, r2
  4057de:	4618      	mov	r0, r3
  4057e0:	2300      	movs	r3, #0
  4057e2:	6023      	str	r3, [r4, #0]
  4057e4:	f7fb fb3e 	bl	400e64 <_fstat>
  4057e8:	1c43      	adds	r3, r0, #1
  4057ea:	d000      	beq.n	4057ee <_fstat_r+0x1a>
  4057ec:	bd38      	pop	{r3, r4, r5, pc}
  4057ee:	6823      	ldr	r3, [r4, #0]
  4057f0:	2b00      	cmp	r3, #0
  4057f2:	d0fb      	beq.n	4057ec <_fstat_r+0x18>
  4057f4:	602b      	str	r3, [r5, #0]
  4057f6:	bd38      	pop	{r3, r4, r5, pc}
  4057f8:	20000964 	.word	0x20000964

004057fc <_lseek_r>:
  4057fc:	b570      	push	{r4, r5, r6, lr}
  4057fe:	460d      	mov	r5, r1
  405800:	4c08      	ldr	r4, [pc, #32]	; (405824 <_lseek_r+0x28>)
  405802:	4611      	mov	r1, r2
  405804:	4606      	mov	r6, r0
  405806:	461a      	mov	r2, r3
  405808:	4628      	mov	r0, r5
  40580a:	2300      	movs	r3, #0
  40580c:	6023      	str	r3, [r4, #0]
  40580e:	f7fb fb2f 	bl	400e70 <_lseek>
  405812:	1c43      	adds	r3, r0, #1
  405814:	d000      	beq.n	405818 <_lseek_r+0x1c>
  405816:	bd70      	pop	{r4, r5, r6, pc}
  405818:	6823      	ldr	r3, [r4, #0]
  40581a:	2b00      	cmp	r3, #0
  40581c:	d0fb      	beq.n	405816 <_lseek_r+0x1a>
  40581e:	6033      	str	r3, [r6, #0]
  405820:	bd70      	pop	{r4, r5, r6, pc}
  405822:	bf00      	nop
  405824:	20000964 	.word	0x20000964

00405828 <_read_r>:
  405828:	b570      	push	{r4, r5, r6, lr}
  40582a:	460d      	mov	r5, r1
  40582c:	4c08      	ldr	r4, [pc, #32]	; (405850 <_read_r+0x28>)
  40582e:	4611      	mov	r1, r2
  405830:	4606      	mov	r6, r0
  405832:	461a      	mov	r2, r3
  405834:	4628      	mov	r0, r5
  405836:	2300      	movs	r3, #0
  405838:	6023      	str	r3, [r4, #0]
  40583a:	f7fa fc75 	bl	400128 <_read>
  40583e:	1c43      	adds	r3, r0, #1
  405840:	d000      	beq.n	405844 <_read_r+0x1c>
  405842:	bd70      	pop	{r4, r5, r6, pc}
  405844:	6823      	ldr	r3, [r4, #0]
  405846:	2b00      	cmp	r3, #0
  405848:	d0fb      	beq.n	405842 <_read_r+0x1a>
  40584a:	6033      	str	r3, [r6, #0]
  40584c:	bd70      	pop	{r4, r5, r6, pc}
  40584e:	bf00      	nop
  405850:	20000964 	.word	0x20000964

00405854 <__aeabi_drsub>:
  405854:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405858:	e002      	b.n	405860 <__adddf3>
  40585a:	bf00      	nop

0040585c <__aeabi_dsub>:
  40585c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405860 <__adddf3>:
  405860:	b530      	push	{r4, r5, lr}
  405862:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405866:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40586a:	ea94 0f05 	teq	r4, r5
  40586e:	bf08      	it	eq
  405870:	ea90 0f02 	teqeq	r0, r2
  405874:	bf1f      	itttt	ne
  405876:	ea54 0c00 	orrsne.w	ip, r4, r0
  40587a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40587e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405882:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405886:	f000 80e2 	beq.w	405a4e <__adddf3+0x1ee>
  40588a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40588e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405892:	bfb8      	it	lt
  405894:	426d      	neglt	r5, r5
  405896:	dd0c      	ble.n	4058b2 <__adddf3+0x52>
  405898:	442c      	add	r4, r5
  40589a:	ea80 0202 	eor.w	r2, r0, r2
  40589e:	ea81 0303 	eor.w	r3, r1, r3
  4058a2:	ea82 0000 	eor.w	r0, r2, r0
  4058a6:	ea83 0101 	eor.w	r1, r3, r1
  4058aa:	ea80 0202 	eor.w	r2, r0, r2
  4058ae:	ea81 0303 	eor.w	r3, r1, r3
  4058b2:	2d36      	cmp	r5, #54	; 0x36
  4058b4:	bf88      	it	hi
  4058b6:	bd30      	pophi	{r4, r5, pc}
  4058b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4058bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4058c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4058c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4058c8:	d002      	beq.n	4058d0 <__adddf3+0x70>
  4058ca:	4240      	negs	r0, r0
  4058cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4058d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4058d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4058d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4058dc:	d002      	beq.n	4058e4 <__adddf3+0x84>
  4058de:	4252      	negs	r2, r2
  4058e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4058e4:	ea94 0f05 	teq	r4, r5
  4058e8:	f000 80a7 	beq.w	405a3a <__adddf3+0x1da>
  4058ec:	f1a4 0401 	sub.w	r4, r4, #1
  4058f0:	f1d5 0e20 	rsbs	lr, r5, #32
  4058f4:	db0d      	blt.n	405912 <__adddf3+0xb2>
  4058f6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4058fa:	fa22 f205 	lsr.w	r2, r2, r5
  4058fe:	1880      	adds	r0, r0, r2
  405900:	f141 0100 	adc.w	r1, r1, #0
  405904:	fa03 f20e 	lsl.w	r2, r3, lr
  405908:	1880      	adds	r0, r0, r2
  40590a:	fa43 f305 	asr.w	r3, r3, r5
  40590e:	4159      	adcs	r1, r3
  405910:	e00e      	b.n	405930 <__adddf3+0xd0>
  405912:	f1a5 0520 	sub.w	r5, r5, #32
  405916:	f10e 0e20 	add.w	lr, lr, #32
  40591a:	2a01      	cmp	r2, #1
  40591c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405920:	bf28      	it	cs
  405922:	f04c 0c02 	orrcs.w	ip, ip, #2
  405926:	fa43 f305 	asr.w	r3, r3, r5
  40592a:	18c0      	adds	r0, r0, r3
  40592c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405930:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405934:	d507      	bpl.n	405946 <__adddf3+0xe6>
  405936:	f04f 0e00 	mov.w	lr, #0
  40593a:	f1dc 0c00 	rsbs	ip, ip, #0
  40593e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405942:	eb6e 0101 	sbc.w	r1, lr, r1
  405946:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40594a:	d31b      	bcc.n	405984 <__adddf3+0x124>
  40594c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405950:	d30c      	bcc.n	40596c <__adddf3+0x10c>
  405952:	0849      	lsrs	r1, r1, #1
  405954:	ea5f 0030 	movs.w	r0, r0, rrx
  405958:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40595c:	f104 0401 	add.w	r4, r4, #1
  405960:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405964:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405968:	f080 809a 	bcs.w	405aa0 <__adddf3+0x240>
  40596c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405970:	bf08      	it	eq
  405972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405976:	f150 0000 	adcs.w	r0, r0, #0
  40597a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40597e:	ea41 0105 	orr.w	r1, r1, r5
  405982:	bd30      	pop	{r4, r5, pc}
  405984:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405988:	4140      	adcs	r0, r0
  40598a:	eb41 0101 	adc.w	r1, r1, r1
  40598e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405992:	f1a4 0401 	sub.w	r4, r4, #1
  405996:	d1e9      	bne.n	40596c <__adddf3+0x10c>
  405998:	f091 0f00 	teq	r1, #0
  40599c:	bf04      	itt	eq
  40599e:	4601      	moveq	r1, r0
  4059a0:	2000      	moveq	r0, #0
  4059a2:	fab1 f381 	clz	r3, r1
  4059a6:	bf08      	it	eq
  4059a8:	3320      	addeq	r3, #32
  4059aa:	f1a3 030b 	sub.w	r3, r3, #11
  4059ae:	f1b3 0220 	subs.w	r2, r3, #32
  4059b2:	da0c      	bge.n	4059ce <__adddf3+0x16e>
  4059b4:	320c      	adds	r2, #12
  4059b6:	dd08      	ble.n	4059ca <__adddf3+0x16a>
  4059b8:	f102 0c14 	add.w	ip, r2, #20
  4059bc:	f1c2 020c 	rsb	r2, r2, #12
  4059c0:	fa01 f00c 	lsl.w	r0, r1, ip
  4059c4:	fa21 f102 	lsr.w	r1, r1, r2
  4059c8:	e00c      	b.n	4059e4 <__adddf3+0x184>
  4059ca:	f102 0214 	add.w	r2, r2, #20
  4059ce:	bfd8      	it	le
  4059d0:	f1c2 0c20 	rsble	ip, r2, #32
  4059d4:	fa01 f102 	lsl.w	r1, r1, r2
  4059d8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4059dc:	bfdc      	itt	le
  4059de:	ea41 010c 	orrle.w	r1, r1, ip
  4059e2:	4090      	lslle	r0, r2
  4059e4:	1ae4      	subs	r4, r4, r3
  4059e6:	bfa2      	ittt	ge
  4059e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4059ec:	4329      	orrge	r1, r5
  4059ee:	bd30      	popge	{r4, r5, pc}
  4059f0:	ea6f 0404 	mvn.w	r4, r4
  4059f4:	3c1f      	subs	r4, #31
  4059f6:	da1c      	bge.n	405a32 <__adddf3+0x1d2>
  4059f8:	340c      	adds	r4, #12
  4059fa:	dc0e      	bgt.n	405a1a <__adddf3+0x1ba>
  4059fc:	f104 0414 	add.w	r4, r4, #20
  405a00:	f1c4 0220 	rsb	r2, r4, #32
  405a04:	fa20 f004 	lsr.w	r0, r0, r4
  405a08:	fa01 f302 	lsl.w	r3, r1, r2
  405a0c:	ea40 0003 	orr.w	r0, r0, r3
  405a10:	fa21 f304 	lsr.w	r3, r1, r4
  405a14:	ea45 0103 	orr.w	r1, r5, r3
  405a18:	bd30      	pop	{r4, r5, pc}
  405a1a:	f1c4 040c 	rsb	r4, r4, #12
  405a1e:	f1c4 0220 	rsb	r2, r4, #32
  405a22:	fa20 f002 	lsr.w	r0, r0, r2
  405a26:	fa01 f304 	lsl.w	r3, r1, r4
  405a2a:	ea40 0003 	orr.w	r0, r0, r3
  405a2e:	4629      	mov	r1, r5
  405a30:	bd30      	pop	{r4, r5, pc}
  405a32:	fa21 f004 	lsr.w	r0, r1, r4
  405a36:	4629      	mov	r1, r5
  405a38:	bd30      	pop	{r4, r5, pc}
  405a3a:	f094 0f00 	teq	r4, #0
  405a3e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405a42:	bf06      	itte	eq
  405a44:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405a48:	3401      	addeq	r4, #1
  405a4a:	3d01      	subne	r5, #1
  405a4c:	e74e      	b.n	4058ec <__adddf3+0x8c>
  405a4e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405a52:	bf18      	it	ne
  405a54:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405a58:	d029      	beq.n	405aae <__adddf3+0x24e>
  405a5a:	ea94 0f05 	teq	r4, r5
  405a5e:	bf08      	it	eq
  405a60:	ea90 0f02 	teqeq	r0, r2
  405a64:	d005      	beq.n	405a72 <__adddf3+0x212>
  405a66:	ea54 0c00 	orrs.w	ip, r4, r0
  405a6a:	bf04      	itt	eq
  405a6c:	4619      	moveq	r1, r3
  405a6e:	4610      	moveq	r0, r2
  405a70:	bd30      	pop	{r4, r5, pc}
  405a72:	ea91 0f03 	teq	r1, r3
  405a76:	bf1e      	ittt	ne
  405a78:	2100      	movne	r1, #0
  405a7a:	2000      	movne	r0, #0
  405a7c:	bd30      	popne	{r4, r5, pc}
  405a7e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405a82:	d105      	bne.n	405a90 <__adddf3+0x230>
  405a84:	0040      	lsls	r0, r0, #1
  405a86:	4149      	adcs	r1, r1
  405a88:	bf28      	it	cs
  405a8a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405a8e:	bd30      	pop	{r4, r5, pc}
  405a90:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405a94:	bf3c      	itt	cc
  405a96:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405a9a:	bd30      	popcc	{r4, r5, pc}
  405a9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405aa0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405aa4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405aa8:	f04f 0000 	mov.w	r0, #0
  405aac:	bd30      	pop	{r4, r5, pc}
  405aae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ab2:	bf1a      	itte	ne
  405ab4:	4619      	movne	r1, r3
  405ab6:	4610      	movne	r0, r2
  405ab8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405abc:	bf1c      	itt	ne
  405abe:	460b      	movne	r3, r1
  405ac0:	4602      	movne	r2, r0
  405ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405ac6:	bf06      	itte	eq
  405ac8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405acc:	ea91 0f03 	teqeq	r1, r3
  405ad0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405ad4:	bd30      	pop	{r4, r5, pc}
  405ad6:	bf00      	nop

00405ad8 <__aeabi_ui2d>:
  405ad8:	f090 0f00 	teq	r0, #0
  405adc:	bf04      	itt	eq
  405ade:	2100      	moveq	r1, #0
  405ae0:	4770      	bxeq	lr
  405ae2:	b530      	push	{r4, r5, lr}
  405ae4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ae8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405aec:	f04f 0500 	mov.w	r5, #0
  405af0:	f04f 0100 	mov.w	r1, #0
  405af4:	e750      	b.n	405998 <__adddf3+0x138>
  405af6:	bf00      	nop

00405af8 <__aeabi_i2d>:
  405af8:	f090 0f00 	teq	r0, #0
  405afc:	bf04      	itt	eq
  405afe:	2100      	moveq	r1, #0
  405b00:	4770      	bxeq	lr
  405b02:	b530      	push	{r4, r5, lr}
  405b04:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405b08:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405b0c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405b10:	bf48      	it	mi
  405b12:	4240      	negmi	r0, r0
  405b14:	f04f 0100 	mov.w	r1, #0
  405b18:	e73e      	b.n	405998 <__adddf3+0x138>
  405b1a:	bf00      	nop

00405b1c <__aeabi_f2d>:
  405b1c:	0042      	lsls	r2, r0, #1
  405b1e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405b22:	ea4f 0131 	mov.w	r1, r1, rrx
  405b26:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405b2a:	bf1f      	itttt	ne
  405b2c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405b30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405b34:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405b38:	4770      	bxne	lr
  405b3a:	f092 0f00 	teq	r2, #0
  405b3e:	bf14      	ite	ne
  405b40:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405b44:	4770      	bxeq	lr
  405b46:	b530      	push	{r4, r5, lr}
  405b48:	f44f 7460 	mov.w	r4, #896	; 0x380
  405b4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405b50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405b54:	e720      	b.n	405998 <__adddf3+0x138>
  405b56:	bf00      	nop

00405b58 <__aeabi_ul2d>:
  405b58:	ea50 0201 	orrs.w	r2, r0, r1
  405b5c:	bf08      	it	eq
  405b5e:	4770      	bxeq	lr
  405b60:	b530      	push	{r4, r5, lr}
  405b62:	f04f 0500 	mov.w	r5, #0
  405b66:	e00a      	b.n	405b7e <__aeabi_l2d+0x16>

00405b68 <__aeabi_l2d>:
  405b68:	ea50 0201 	orrs.w	r2, r0, r1
  405b6c:	bf08      	it	eq
  405b6e:	4770      	bxeq	lr
  405b70:	b530      	push	{r4, r5, lr}
  405b72:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405b76:	d502      	bpl.n	405b7e <__aeabi_l2d+0x16>
  405b78:	4240      	negs	r0, r0
  405b7a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405b7e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405b82:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405b86:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405b8a:	f43f aedc 	beq.w	405946 <__adddf3+0xe6>
  405b8e:	f04f 0203 	mov.w	r2, #3
  405b92:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405b96:	bf18      	it	ne
  405b98:	3203      	addne	r2, #3
  405b9a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405b9e:	bf18      	it	ne
  405ba0:	3203      	addne	r2, #3
  405ba2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405ba6:	f1c2 0320 	rsb	r3, r2, #32
  405baa:	fa00 fc03 	lsl.w	ip, r0, r3
  405bae:	fa20 f002 	lsr.w	r0, r0, r2
  405bb2:	fa01 fe03 	lsl.w	lr, r1, r3
  405bb6:	ea40 000e 	orr.w	r0, r0, lr
  405bba:	fa21 f102 	lsr.w	r1, r1, r2
  405bbe:	4414      	add	r4, r2
  405bc0:	e6c1      	b.n	405946 <__adddf3+0xe6>
  405bc2:	bf00      	nop

00405bc4 <__aeabi_dmul>:
  405bc4:	b570      	push	{r4, r5, r6, lr}
  405bc6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405bca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405bce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405bd2:	bf1d      	ittte	ne
  405bd4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405bd8:	ea94 0f0c 	teqne	r4, ip
  405bdc:	ea95 0f0c 	teqne	r5, ip
  405be0:	f000 f8de 	bleq	405da0 <__aeabi_dmul+0x1dc>
  405be4:	442c      	add	r4, r5
  405be6:	ea81 0603 	eor.w	r6, r1, r3
  405bea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405bee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405bf2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405bf6:	bf18      	it	ne
  405bf8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405bfc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405c04:	d038      	beq.n	405c78 <__aeabi_dmul+0xb4>
  405c06:	fba0 ce02 	umull	ip, lr, r0, r2
  405c0a:	f04f 0500 	mov.w	r5, #0
  405c0e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405c12:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405c16:	fbe0 e503 	umlal	lr, r5, r0, r3
  405c1a:	f04f 0600 	mov.w	r6, #0
  405c1e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405c22:	f09c 0f00 	teq	ip, #0
  405c26:	bf18      	it	ne
  405c28:	f04e 0e01 	orrne.w	lr, lr, #1
  405c2c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405c30:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405c34:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405c38:	d204      	bcs.n	405c44 <__aeabi_dmul+0x80>
  405c3a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405c3e:	416d      	adcs	r5, r5
  405c40:	eb46 0606 	adc.w	r6, r6, r6
  405c44:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405c48:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405c4c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405c50:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405c54:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405c58:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405c5c:	bf88      	it	hi
  405c5e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405c62:	d81e      	bhi.n	405ca2 <__aeabi_dmul+0xde>
  405c64:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405c68:	bf08      	it	eq
  405c6a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405c6e:	f150 0000 	adcs.w	r0, r0, #0
  405c72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405c76:	bd70      	pop	{r4, r5, r6, pc}
  405c78:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405c7c:	ea46 0101 	orr.w	r1, r6, r1
  405c80:	ea40 0002 	orr.w	r0, r0, r2
  405c84:	ea81 0103 	eor.w	r1, r1, r3
  405c88:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405c8c:	bfc2      	ittt	gt
  405c8e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405c92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405c96:	bd70      	popgt	{r4, r5, r6, pc}
  405c98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c9c:	f04f 0e00 	mov.w	lr, #0
  405ca0:	3c01      	subs	r4, #1
  405ca2:	f300 80ab 	bgt.w	405dfc <__aeabi_dmul+0x238>
  405ca6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405caa:	bfde      	ittt	le
  405cac:	2000      	movle	r0, #0
  405cae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405cb2:	bd70      	pople	{r4, r5, r6, pc}
  405cb4:	f1c4 0400 	rsb	r4, r4, #0
  405cb8:	3c20      	subs	r4, #32
  405cba:	da35      	bge.n	405d28 <__aeabi_dmul+0x164>
  405cbc:	340c      	adds	r4, #12
  405cbe:	dc1b      	bgt.n	405cf8 <__aeabi_dmul+0x134>
  405cc0:	f104 0414 	add.w	r4, r4, #20
  405cc4:	f1c4 0520 	rsb	r5, r4, #32
  405cc8:	fa00 f305 	lsl.w	r3, r0, r5
  405ccc:	fa20 f004 	lsr.w	r0, r0, r4
  405cd0:	fa01 f205 	lsl.w	r2, r1, r5
  405cd4:	ea40 0002 	orr.w	r0, r0, r2
  405cd8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405cdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405ce0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405ce4:	fa21 f604 	lsr.w	r6, r1, r4
  405ce8:	eb42 0106 	adc.w	r1, r2, r6
  405cec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405cf0:	bf08      	it	eq
  405cf2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405cf6:	bd70      	pop	{r4, r5, r6, pc}
  405cf8:	f1c4 040c 	rsb	r4, r4, #12
  405cfc:	f1c4 0520 	rsb	r5, r4, #32
  405d00:	fa00 f304 	lsl.w	r3, r0, r4
  405d04:	fa20 f005 	lsr.w	r0, r0, r5
  405d08:	fa01 f204 	lsl.w	r2, r1, r4
  405d0c:	ea40 0002 	orr.w	r0, r0, r2
  405d10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405d18:	f141 0100 	adc.w	r1, r1, #0
  405d1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d20:	bf08      	it	eq
  405d22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d26:	bd70      	pop	{r4, r5, r6, pc}
  405d28:	f1c4 0520 	rsb	r5, r4, #32
  405d2c:	fa00 f205 	lsl.w	r2, r0, r5
  405d30:	ea4e 0e02 	orr.w	lr, lr, r2
  405d34:	fa20 f304 	lsr.w	r3, r0, r4
  405d38:	fa01 f205 	lsl.w	r2, r1, r5
  405d3c:	ea43 0302 	orr.w	r3, r3, r2
  405d40:	fa21 f004 	lsr.w	r0, r1, r4
  405d44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d48:	fa21 f204 	lsr.w	r2, r1, r4
  405d4c:	ea20 0002 	bic.w	r0, r0, r2
  405d50:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405d54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405d58:	bf08      	it	eq
  405d5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405d5e:	bd70      	pop	{r4, r5, r6, pc}
  405d60:	f094 0f00 	teq	r4, #0
  405d64:	d10f      	bne.n	405d86 <__aeabi_dmul+0x1c2>
  405d66:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405d6a:	0040      	lsls	r0, r0, #1
  405d6c:	eb41 0101 	adc.w	r1, r1, r1
  405d70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d74:	bf08      	it	eq
  405d76:	3c01      	subeq	r4, #1
  405d78:	d0f7      	beq.n	405d6a <__aeabi_dmul+0x1a6>
  405d7a:	ea41 0106 	orr.w	r1, r1, r6
  405d7e:	f095 0f00 	teq	r5, #0
  405d82:	bf18      	it	ne
  405d84:	4770      	bxne	lr
  405d86:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405d8a:	0052      	lsls	r2, r2, #1
  405d8c:	eb43 0303 	adc.w	r3, r3, r3
  405d90:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405d94:	bf08      	it	eq
  405d96:	3d01      	subeq	r5, #1
  405d98:	d0f7      	beq.n	405d8a <__aeabi_dmul+0x1c6>
  405d9a:	ea43 0306 	orr.w	r3, r3, r6
  405d9e:	4770      	bx	lr
  405da0:	ea94 0f0c 	teq	r4, ip
  405da4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405da8:	bf18      	it	ne
  405daa:	ea95 0f0c 	teqne	r5, ip
  405dae:	d00c      	beq.n	405dca <__aeabi_dmul+0x206>
  405db0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405db4:	bf18      	it	ne
  405db6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405dba:	d1d1      	bne.n	405d60 <__aeabi_dmul+0x19c>
  405dbc:	ea81 0103 	eor.w	r1, r1, r3
  405dc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405dc4:	f04f 0000 	mov.w	r0, #0
  405dc8:	bd70      	pop	{r4, r5, r6, pc}
  405dca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405dce:	bf06      	itte	eq
  405dd0:	4610      	moveq	r0, r2
  405dd2:	4619      	moveq	r1, r3
  405dd4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405dd8:	d019      	beq.n	405e0e <__aeabi_dmul+0x24a>
  405dda:	ea94 0f0c 	teq	r4, ip
  405dde:	d102      	bne.n	405de6 <__aeabi_dmul+0x222>
  405de0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405de4:	d113      	bne.n	405e0e <__aeabi_dmul+0x24a>
  405de6:	ea95 0f0c 	teq	r5, ip
  405dea:	d105      	bne.n	405df8 <__aeabi_dmul+0x234>
  405dec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405df0:	bf1c      	itt	ne
  405df2:	4610      	movne	r0, r2
  405df4:	4619      	movne	r1, r3
  405df6:	d10a      	bne.n	405e0e <__aeabi_dmul+0x24a>
  405df8:	ea81 0103 	eor.w	r1, r1, r3
  405dfc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e00:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405e04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405e08:	f04f 0000 	mov.w	r0, #0
  405e0c:	bd70      	pop	{r4, r5, r6, pc}
  405e0e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405e12:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405e16:	bd70      	pop	{r4, r5, r6, pc}

00405e18 <__aeabi_ddiv>:
  405e18:	b570      	push	{r4, r5, r6, lr}
  405e1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405e1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405e22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405e26:	bf1d      	ittte	ne
  405e28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405e2c:	ea94 0f0c 	teqne	r4, ip
  405e30:	ea95 0f0c 	teqne	r5, ip
  405e34:	f000 f8a7 	bleq	405f86 <__aeabi_ddiv+0x16e>
  405e38:	eba4 0405 	sub.w	r4, r4, r5
  405e3c:	ea81 0e03 	eor.w	lr, r1, r3
  405e40:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405e44:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405e48:	f000 8088 	beq.w	405f5c <__aeabi_ddiv+0x144>
  405e4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405e50:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405e54:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405e58:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405e5c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405e60:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405e64:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405e68:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405e6c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405e70:	429d      	cmp	r5, r3
  405e72:	bf08      	it	eq
  405e74:	4296      	cmpeq	r6, r2
  405e76:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405e7a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405e7e:	d202      	bcs.n	405e86 <__aeabi_ddiv+0x6e>
  405e80:	085b      	lsrs	r3, r3, #1
  405e82:	ea4f 0232 	mov.w	r2, r2, rrx
  405e86:	1ab6      	subs	r6, r6, r2
  405e88:	eb65 0503 	sbc.w	r5, r5, r3
  405e8c:	085b      	lsrs	r3, r3, #1
  405e8e:	ea4f 0232 	mov.w	r2, r2, rrx
  405e92:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405e96:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405e9a:	ebb6 0e02 	subs.w	lr, r6, r2
  405e9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ea2:	bf22      	ittt	cs
  405ea4:	1ab6      	subcs	r6, r6, r2
  405ea6:	4675      	movcs	r5, lr
  405ea8:	ea40 000c 	orrcs.w	r0, r0, ip
  405eac:	085b      	lsrs	r3, r3, #1
  405eae:	ea4f 0232 	mov.w	r2, r2, rrx
  405eb2:	ebb6 0e02 	subs.w	lr, r6, r2
  405eb6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405eba:	bf22      	ittt	cs
  405ebc:	1ab6      	subcs	r6, r6, r2
  405ebe:	4675      	movcs	r5, lr
  405ec0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405ec4:	085b      	lsrs	r3, r3, #1
  405ec6:	ea4f 0232 	mov.w	r2, r2, rrx
  405eca:	ebb6 0e02 	subs.w	lr, r6, r2
  405ece:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ed2:	bf22      	ittt	cs
  405ed4:	1ab6      	subcs	r6, r6, r2
  405ed6:	4675      	movcs	r5, lr
  405ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405edc:	085b      	lsrs	r3, r3, #1
  405ede:	ea4f 0232 	mov.w	r2, r2, rrx
  405ee2:	ebb6 0e02 	subs.w	lr, r6, r2
  405ee6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405eea:	bf22      	ittt	cs
  405eec:	1ab6      	subcs	r6, r6, r2
  405eee:	4675      	movcs	r5, lr
  405ef0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405ef4:	ea55 0e06 	orrs.w	lr, r5, r6
  405ef8:	d018      	beq.n	405f2c <__aeabi_ddiv+0x114>
  405efa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405efe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405f02:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405f06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405f0a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405f0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405f12:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405f16:	d1c0      	bne.n	405e9a <__aeabi_ddiv+0x82>
  405f18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f1c:	d10b      	bne.n	405f36 <__aeabi_ddiv+0x11e>
  405f1e:	ea41 0100 	orr.w	r1, r1, r0
  405f22:	f04f 0000 	mov.w	r0, #0
  405f26:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405f2a:	e7b6      	b.n	405e9a <__aeabi_ddiv+0x82>
  405f2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f30:	bf04      	itt	eq
  405f32:	4301      	orreq	r1, r0
  405f34:	2000      	moveq	r0, #0
  405f36:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405f3a:	bf88      	it	hi
  405f3c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405f40:	f63f aeaf 	bhi.w	405ca2 <__aeabi_dmul+0xde>
  405f44:	ebb5 0c03 	subs.w	ip, r5, r3
  405f48:	bf04      	itt	eq
  405f4a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405f4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405f52:	f150 0000 	adcs.w	r0, r0, #0
  405f56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405f5a:	bd70      	pop	{r4, r5, r6, pc}
  405f5c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405f60:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405f64:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405f68:	bfc2      	ittt	gt
  405f6a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405f6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405f72:	bd70      	popgt	{r4, r5, r6, pc}
  405f74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405f78:	f04f 0e00 	mov.w	lr, #0
  405f7c:	3c01      	subs	r4, #1
  405f7e:	e690      	b.n	405ca2 <__aeabi_dmul+0xde>
  405f80:	ea45 0e06 	orr.w	lr, r5, r6
  405f84:	e68d      	b.n	405ca2 <__aeabi_dmul+0xde>
  405f86:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405f8a:	ea94 0f0c 	teq	r4, ip
  405f8e:	bf08      	it	eq
  405f90:	ea95 0f0c 	teqeq	r5, ip
  405f94:	f43f af3b 	beq.w	405e0e <__aeabi_dmul+0x24a>
  405f98:	ea94 0f0c 	teq	r4, ip
  405f9c:	d10a      	bne.n	405fb4 <__aeabi_ddiv+0x19c>
  405f9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405fa2:	f47f af34 	bne.w	405e0e <__aeabi_dmul+0x24a>
  405fa6:	ea95 0f0c 	teq	r5, ip
  405faa:	f47f af25 	bne.w	405df8 <__aeabi_dmul+0x234>
  405fae:	4610      	mov	r0, r2
  405fb0:	4619      	mov	r1, r3
  405fb2:	e72c      	b.n	405e0e <__aeabi_dmul+0x24a>
  405fb4:	ea95 0f0c 	teq	r5, ip
  405fb8:	d106      	bne.n	405fc8 <__aeabi_ddiv+0x1b0>
  405fba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405fbe:	f43f aefd 	beq.w	405dbc <__aeabi_dmul+0x1f8>
  405fc2:	4610      	mov	r0, r2
  405fc4:	4619      	mov	r1, r3
  405fc6:	e722      	b.n	405e0e <__aeabi_dmul+0x24a>
  405fc8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405fcc:	bf18      	it	ne
  405fce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405fd2:	f47f aec5 	bne.w	405d60 <__aeabi_dmul+0x19c>
  405fd6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405fda:	f47f af0d 	bne.w	405df8 <__aeabi_dmul+0x234>
  405fde:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405fe2:	f47f aeeb 	bne.w	405dbc <__aeabi_dmul+0x1f8>
  405fe6:	e712      	b.n	405e0e <__aeabi_dmul+0x24a>

00405fe8 <__gedf2>:
  405fe8:	f04f 3cff 	mov.w	ip, #4294967295
  405fec:	e006      	b.n	405ffc <__cmpdf2+0x4>
  405fee:	bf00      	nop

00405ff0 <__ledf2>:
  405ff0:	f04f 0c01 	mov.w	ip, #1
  405ff4:	e002      	b.n	405ffc <__cmpdf2+0x4>
  405ff6:	bf00      	nop

00405ff8 <__cmpdf2>:
  405ff8:	f04f 0c01 	mov.w	ip, #1
  405ffc:	f84d cd04 	str.w	ip, [sp, #-4]!
  406000:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406004:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406008:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40600c:	bf18      	it	ne
  40600e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406012:	d01b      	beq.n	40604c <__cmpdf2+0x54>
  406014:	b001      	add	sp, #4
  406016:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40601a:	bf0c      	ite	eq
  40601c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406020:	ea91 0f03 	teqne	r1, r3
  406024:	bf02      	ittt	eq
  406026:	ea90 0f02 	teqeq	r0, r2
  40602a:	2000      	moveq	r0, #0
  40602c:	4770      	bxeq	lr
  40602e:	f110 0f00 	cmn.w	r0, #0
  406032:	ea91 0f03 	teq	r1, r3
  406036:	bf58      	it	pl
  406038:	4299      	cmppl	r1, r3
  40603a:	bf08      	it	eq
  40603c:	4290      	cmpeq	r0, r2
  40603e:	bf2c      	ite	cs
  406040:	17d8      	asrcs	r0, r3, #31
  406042:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406046:	f040 0001 	orr.w	r0, r0, #1
  40604a:	4770      	bx	lr
  40604c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406050:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406054:	d102      	bne.n	40605c <__cmpdf2+0x64>
  406056:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40605a:	d107      	bne.n	40606c <__cmpdf2+0x74>
  40605c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406060:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406064:	d1d6      	bne.n	406014 <__cmpdf2+0x1c>
  406066:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40606a:	d0d3      	beq.n	406014 <__cmpdf2+0x1c>
  40606c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406070:	4770      	bx	lr
  406072:	bf00      	nop

00406074 <__aeabi_cdrcmple>:
  406074:	4684      	mov	ip, r0
  406076:	4610      	mov	r0, r2
  406078:	4662      	mov	r2, ip
  40607a:	468c      	mov	ip, r1
  40607c:	4619      	mov	r1, r3
  40607e:	4663      	mov	r3, ip
  406080:	e000      	b.n	406084 <__aeabi_cdcmpeq>
  406082:	bf00      	nop

00406084 <__aeabi_cdcmpeq>:
  406084:	b501      	push	{r0, lr}
  406086:	f7ff ffb7 	bl	405ff8 <__cmpdf2>
  40608a:	2800      	cmp	r0, #0
  40608c:	bf48      	it	mi
  40608e:	f110 0f00 	cmnmi.w	r0, #0
  406092:	bd01      	pop	{r0, pc}

00406094 <__aeabi_dcmpeq>:
  406094:	f84d ed08 	str.w	lr, [sp, #-8]!
  406098:	f7ff fff4 	bl	406084 <__aeabi_cdcmpeq>
  40609c:	bf0c      	ite	eq
  40609e:	2001      	moveq	r0, #1
  4060a0:	2000      	movne	r0, #0
  4060a2:	f85d fb08 	ldr.w	pc, [sp], #8
  4060a6:	bf00      	nop

004060a8 <__aeabi_dcmplt>:
  4060a8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060ac:	f7ff ffea 	bl	406084 <__aeabi_cdcmpeq>
  4060b0:	bf34      	ite	cc
  4060b2:	2001      	movcc	r0, #1
  4060b4:	2000      	movcs	r0, #0
  4060b6:	f85d fb08 	ldr.w	pc, [sp], #8
  4060ba:	bf00      	nop

004060bc <__aeabi_dcmple>:
  4060bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060c0:	f7ff ffe0 	bl	406084 <__aeabi_cdcmpeq>
  4060c4:	bf94      	ite	ls
  4060c6:	2001      	movls	r0, #1
  4060c8:	2000      	movhi	r0, #0
  4060ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4060ce:	bf00      	nop

004060d0 <__aeabi_dcmpge>:
  4060d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060d4:	f7ff ffce 	bl	406074 <__aeabi_cdrcmple>
  4060d8:	bf94      	ite	ls
  4060da:	2001      	movls	r0, #1
  4060dc:	2000      	movhi	r0, #0
  4060de:	f85d fb08 	ldr.w	pc, [sp], #8
  4060e2:	bf00      	nop

004060e4 <__aeabi_dcmpgt>:
  4060e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060e8:	f7ff ffc4 	bl	406074 <__aeabi_cdrcmple>
  4060ec:	bf34      	ite	cc
  4060ee:	2001      	movcc	r0, #1
  4060f0:	2000      	movcs	r0, #0
  4060f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4060f6:	bf00      	nop

004060f8 <__aeabi_dcmpun>:
  4060f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4060fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406100:	d102      	bne.n	406108 <__aeabi_dcmpun+0x10>
  406102:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406106:	d10a      	bne.n	40611e <__aeabi_dcmpun+0x26>
  406108:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40610c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406110:	d102      	bne.n	406118 <__aeabi_dcmpun+0x20>
  406112:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406116:	d102      	bne.n	40611e <__aeabi_dcmpun+0x26>
  406118:	f04f 0000 	mov.w	r0, #0
  40611c:	4770      	bx	lr
  40611e:	f04f 0001 	mov.w	r0, #1
  406122:	4770      	bx	lr

00406124 <__aeabi_d2iz>:
  406124:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406128:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40612c:	d215      	bcs.n	40615a <__aeabi_d2iz+0x36>
  40612e:	d511      	bpl.n	406154 <__aeabi_d2iz+0x30>
  406130:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406134:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406138:	d912      	bls.n	406160 <__aeabi_d2iz+0x3c>
  40613a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40613e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406142:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406146:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40614a:	fa23 f002 	lsr.w	r0, r3, r2
  40614e:	bf18      	it	ne
  406150:	4240      	negne	r0, r0
  406152:	4770      	bx	lr
  406154:	f04f 0000 	mov.w	r0, #0
  406158:	4770      	bx	lr
  40615a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40615e:	d105      	bne.n	40616c <__aeabi_d2iz+0x48>
  406160:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406164:	bf08      	it	eq
  406166:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40616a:	4770      	bx	lr
  40616c:	f04f 0000 	mov.w	r0, #0
  406170:	4770      	bx	lr
  406172:	bf00      	nop

00406174 <__aeabi_uldivmod>:
  406174:	b953      	cbnz	r3, 40618c <__aeabi_uldivmod+0x18>
  406176:	b94a      	cbnz	r2, 40618c <__aeabi_uldivmod+0x18>
  406178:	2900      	cmp	r1, #0
  40617a:	bf08      	it	eq
  40617c:	2800      	cmpeq	r0, #0
  40617e:	bf1c      	itt	ne
  406180:	f04f 31ff 	movne.w	r1, #4294967295
  406184:	f04f 30ff 	movne.w	r0, #4294967295
  406188:	f000 b97e 	b.w	406488 <__aeabi_idiv0>
  40618c:	f1ad 0c08 	sub.w	ip, sp, #8
  406190:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406194:	f000 f806 	bl	4061a4 <__udivmoddi4>
  406198:	f8dd e004 	ldr.w	lr, [sp, #4]
  40619c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4061a0:	b004      	add	sp, #16
  4061a2:	4770      	bx	lr

004061a4 <__udivmoddi4>:
  4061a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4061a8:	468c      	mov	ip, r1
  4061aa:	460e      	mov	r6, r1
  4061ac:	4604      	mov	r4, r0
  4061ae:	9d08      	ldr	r5, [sp, #32]
  4061b0:	2b00      	cmp	r3, #0
  4061b2:	d150      	bne.n	406256 <__udivmoddi4+0xb2>
  4061b4:	428a      	cmp	r2, r1
  4061b6:	4617      	mov	r7, r2
  4061b8:	d96c      	bls.n	406294 <__udivmoddi4+0xf0>
  4061ba:	fab2 fe82 	clz	lr, r2
  4061be:	f1be 0f00 	cmp.w	lr, #0
  4061c2:	d00b      	beq.n	4061dc <__udivmoddi4+0x38>
  4061c4:	f1ce 0420 	rsb	r4, lr, #32
  4061c8:	fa20 f404 	lsr.w	r4, r0, r4
  4061cc:	fa01 f60e 	lsl.w	r6, r1, lr
  4061d0:	ea44 0c06 	orr.w	ip, r4, r6
  4061d4:	fa02 f70e 	lsl.w	r7, r2, lr
  4061d8:	fa00 f40e 	lsl.w	r4, r0, lr
  4061dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4061e0:	0c22      	lsrs	r2, r4, #16
  4061e2:	fbbc f0f9 	udiv	r0, ip, r9
  4061e6:	fa1f f887 	uxth.w	r8, r7
  4061ea:	fb09 c610 	mls	r6, r9, r0, ip
  4061ee:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4061f2:	fb00 f308 	mul.w	r3, r0, r8
  4061f6:	42b3      	cmp	r3, r6
  4061f8:	d909      	bls.n	40620e <__udivmoddi4+0x6a>
  4061fa:	19f6      	adds	r6, r6, r7
  4061fc:	f100 32ff 	add.w	r2, r0, #4294967295
  406200:	f080 8122 	bcs.w	406448 <__udivmoddi4+0x2a4>
  406204:	42b3      	cmp	r3, r6
  406206:	f240 811f 	bls.w	406448 <__udivmoddi4+0x2a4>
  40620a:	3802      	subs	r0, #2
  40620c:	443e      	add	r6, r7
  40620e:	1af6      	subs	r6, r6, r3
  406210:	b2a2      	uxth	r2, r4
  406212:	fbb6 f3f9 	udiv	r3, r6, r9
  406216:	fb09 6613 	mls	r6, r9, r3, r6
  40621a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40621e:	fb03 f808 	mul.w	r8, r3, r8
  406222:	45a0      	cmp	r8, r4
  406224:	d909      	bls.n	40623a <__udivmoddi4+0x96>
  406226:	19e4      	adds	r4, r4, r7
  406228:	f103 32ff 	add.w	r2, r3, #4294967295
  40622c:	f080 810a 	bcs.w	406444 <__udivmoddi4+0x2a0>
  406230:	45a0      	cmp	r8, r4
  406232:	f240 8107 	bls.w	406444 <__udivmoddi4+0x2a0>
  406236:	3b02      	subs	r3, #2
  406238:	443c      	add	r4, r7
  40623a:	ebc8 0404 	rsb	r4, r8, r4
  40623e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406242:	2100      	movs	r1, #0
  406244:	2d00      	cmp	r5, #0
  406246:	d062      	beq.n	40630e <__udivmoddi4+0x16a>
  406248:	fa24 f40e 	lsr.w	r4, r4, lr
  40624c:	2300      	movs	r3, #0
  40624e:	602c      	str	r4, [r5, #0]
  406250:	606b      	str	r3, [r5, #4]
  406252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406256:	428b      	cmp	r3, r1
  406258:	d907      	bls.n	40626a <__udivmoddi4+0xc6>
  40625a:	2d00      	cmp	r5, #0
  40625c:	d055      	beq.n	40630a <__udivmoddi4+0x166>
  40625e:	2100      	movs	r1, #0
  406260:	e885 0041 	stmia.w	r5, {r0, r6}
  406264:	4608      	mov	r0, r1
  406266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40626a:	fab3 f183 	clz	r1, r3
  40626e:	2900      	cmp	r1, #0
  406270:	f040 8090 	bne.w	406394 <__udivmoddi4+0x1f0>
  406274:	42b3      	cmp	r3, r6
  406276:	d302      	bcc.n	40627e <__udivmoddi4+0xda>
  406278:	4282      	cmp	r2, r0
  40627a:	f200 80f8 	bhi.w	40646e <__udivmoddi4+0x2ca>
  40627e:	1a84      	subs	r4, r0, r2
  406280:	eb66 0603 	sbc.w	r6, r6, r3
  406284:	2001      	movs	r0, #1
  406286:	46b4      	mov	ip, r6
  406288:	2d00      	cmp	r5, #0
  40628a:	d040      	beq.n	40630e <__udivmoddi4+0x16a>
  40628c:	e885 1010 	stmia.w	r5, {r4, ip}
  406290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406294:	b912      	cbnz	r2, 40629c <__udivmoddi4+0xf8>
  406296:	2701      	movs	r7, #1
  406298:	fbb7 f7f2 	udiv	r7, r7, r2
  40629c:	fab7 fe87 	clz	lr, r7
  4062a0:	f1be 0f00 	cmp.w	lr, #0
  4062a4:	d135      	bne.n	406312 <__udivmoddi4+0x16e>
  4062a6:	1bf3      	subs	r3, r6, r7
  4062a8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4062ac:	fa1f fc87 	uxth.w	ip, r7
  4062b0:	2101      	movs	r1, #1
  4062b2:	fbb3 f0f8 	udiv	r0, r3, r8
  4062b6:	0c22      	lsrs	r2, r4, #16
  4062b8:	fb08 3610 	mls	r6, r8, r0, r3
  4062bc:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4062c0:	fb0c f300 	mul.w	r3, ip, r0
  4062c4:	42b3      	cmp	r3, r6
  4062c6:	d907      	bls.n	4062d8 <__udivmoddi4+0x134>
  4062c8:	19f6      	adds	r6, r6, r7
  4062ca:	f100 32ff 	add.w	r2, r0, #4294967295
  4062ce:	d202      	bcs.n	4062d6 <__udivmoddi4+0x132>
  4062d0:	42b3      	cmp	r3, r6
  4062d2:	f200 80ce 	bhi.w	406472 <__udivmoddi4+0x2ce>
  4062d6:	4610      	mov	r0, r2
  4062d8:	1af6      	subs	r6, r6, r3
  4062da:	b2a2      	uxth	r2, r4
  4062dc:	fbb6 f3f8 	udiv	r3, r6, r8
  4062e0:	fb08 6613 	mls	r6, r8, r3, r6
  4062e4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4062e8:	fb0c fc03 	mul.w	ip, ip, r3
  4062ec:	45a4      	cmp	ip, r4
  4062ee:	d907      	bls.n	406300 <__udivmoddi4+0x15c>
  4062f0:	19e4      	adds	r4, r4, r7
  4062f2:	f103 32ff 	add.w	r2, r3, #4294967295
  4062f6:	d202      	bcs.n	4062fe <__udivmoddi4+0x15a>
  4062f8:	45a4      	cmp	ip, r4
  4062fa:	f200 80b5 	bhi.w	406468 <__udivmoddi4+0x2c4>
  4062fe:	4613      	mov	r3, r2
  406300:	ebcc 0404 	rsb	r4, ip, r4
  406304:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406308:	e79c      	b.n	406244 <__udivmoddi4+0xa0>
  40630a:	4629      	mov	r1, r5
  40630c:	4628      	mov	r0, r5
  40630e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406312:	f1ce 0120 	rsb	r1, lr, #32
  406316:	fa06 f30e 	lsl.w	r3, r6, lr
  40631a:	fa07 f70e 	lsl.w	r7, r7, lr
  40631e:	fa20 f901 	lsr.w	r9, r0, r1
  406322:	ea4f 4817 	mov.w	r8, r7, lsr #16
  406326:	40ce      	lsrs	r6, r1
  406328:	ea49 0903 	orr.w	r9, r9, r3
  40632c:	fbb6 faf8 	udiv	sl, r6, r8
  406330:	ea4f 4419 	mov.w	r4, r9, lsr #16
  406334:	fb08 661a 	mls	r6, r8, sl, r6
  406338:	fa1f fc87 	uxth.w	ip, r7
  40633c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  406340:	fb0a f20c 	mul.w	r2, sl, ip
  406344:	429a      	cmp	r2, r3
  406346:	fa00 f40e 	lsl.w	r4, r0, lr
  40634a:	d90a      	bls.n	406362 <__udivmoddi4+0x1be>
  40634c:	19db      	adds	r3, r3, r7
  40634e:	f10a 31ff 	add.w	r1, sl, #4294967295
  406352:	f080 8087 	bcs.w	406464 <__udivmoddi4+0x2c0>
  406356:	429a      	cmp	r2, r3
  406358:	f240 8084 	bls.w	406464 <__udivmoddi4+0x2c0>
  40635c:	f1aa 0a02 	sub.w	sl, sl, #2
  406360:	443b      	add	r3, r7
  406362:	1a9b      	subs	r3, r3, r2
  406364:	fa1f f989 	uxth.w	r9, r9
  406368:	fbb3 f1f8 	udiv	r1, r3, r8
  40636c:	fb08 3311 	mls	r3, r8, r1, r3
  406370:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  406374:	fb01 f60c 	mul.w	r6, r1, ip
  406378:	429e      	cmp	r6, r3
  40637a:	d907      	bls.n	40638c <__udivmoddi4+0x1e8>
  40637c:	19db      	adds	r3, r3, r7
  40637e:	f101 32ff 	add.w	r2, r1, #4294967295
  406382:	d26b      	bcs.n	40645c <__udivmoddi4+0x2b8>
  406384:	429e      	cmp	r6, r3
  406386:	d969      	bls.n	40645c <__udivmoddi4+0x2b8>
  406388:	3902      	subs	r1, #2
  40638a:	443b      	add	r3, r7
  40638c:	1b9b      	subs	r3, r3, r6
  40638e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  406392:	e78e      	b.n	4062b2 <__udivmoddi4+0x10e>
  406394:	f1c1 0e20 	rsb	lr, r1, #32
  406398:	fa22 f40e 	lsr.w	r4, r2, lr
  40639c:	408b      	lsls	r3, r1
  40639e:	4323      	orrs	r3, r4
  4063a0:	fa20 f70e 	lsr.w	r7, r0, lr
  4063a4:	fa06 f401 	lsl.w	r4, r6, r1
  4063a8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4063ac:	fa26 f60e 	lsr.w	r6, r6, lr
  4063b0:	433c      	orrs	r4, r7
  4063b2:	fbb6 f9fc 	udiv	r9, r6, ip
  4063b6:	0c27      	lsrs	r7, r4, #16
  4063b8:	fb0c 6619 	mls	r6, ip, r9, r6
  4063bc:	fa1f f883 	uxth.w	r8, r3
  4063c0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4063c4:	fb09 f708 	mul.w	r7, r9, r8
  4063c8:	42b7      	cmp	r7, r6
  4063ca:	fa02 f201 	lsl.w	r2, r2, r1
  4063ce:	fa00 fa01 	lsl.w	sl, r0, r1
  4063d2:	d908      	bls.n	4063e6 <__udivmoddi4+0x242>
  4063d4:	18f6      	adds	r6, r6, r3
  4063d6:	f109 30ff 	add.w	r0, r9, #4294967295
  4063da:	d241      	bcs.n	406460 <__udivmoddi4+0x2bc>
  4063dc:	42b7      	cmp	r7, r6
  4063de:	d93f      	bls.n	406460 <__udivmoddi4+0x2bc>
  4063e0:	f1a9 0902 	sub.w	r9, r9, #2
  4063e4:	441e      	add	r6, r3
  4063e6:	1bf6      	subs	r6, r6, r7
  4063e8:	b2a0      	uxth	r0, r4
  4063ea:	fbb6 f4fc 	udiv	r4, r6, ip
  4063ee:	fb0c 6614 	mls	r6, ip, r4, r6
  4063f2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4063f6:	fb04 f808 	mul.w	r8, r4, r8
  4063fa:	45b8      	cmp	r8, r7
  4063fc:	d907      	bls.n	40640e <__udivmoddi4+0x26a>
  4063fe:	18ff      	adds	r7, r7, r3
  406400:	f104 30ff 	add.w	r0, r4, #4294967295
  406404:	d228      	bcs.n	406458 <__udivmoddi4+0x2b4>
  406406:	45b8      	cmp	r8, r7
  406408:	d926      	bls.n	406458 <__udivmoddi4+0x2b4>
  40640a:	3c02      	subs	r4, #2
  40640c:	441f      	add	r7, r3
  40640e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  406412:	ebc8 0707 	rsb	r7, r8, r7
  406416:	fba0 8902 	umull	r8, r9, r0, r2
  40641a:	454f      	cmp	r7, r9
  40641c:	4644      	mov	r4, r8
  40641e:	464e      	mov	r6, r9
  406420:	d314      	bcc.n	40644c <__udivmoddi4+0x2a8>
  406422:	d029      	beq.n	406478 <__udivmoddi4+0x2d4>
  406424:	b365      	cbz	r5, 406480 <__udivmoddi4+0x2dc>
  406426:	ebba 0304 	subs.w	r3, sl, r4
  40642a:	eb67 0706 	sbc.w	r7, r7, r6
  40642e:	fa07 fe0e 	lsl.w	lr, r7, lr
  406432:	40cb      	lsrs	r3, r1
  406434:	40cf      	lsrs	r7, r1
  406436:	ea4e 0303 	orr.w	r3, lr, r3
  40643a:	e885 0088 	stmia.w	r5, {r3, r7}
  40643e:	2100      	movs	r1, #0
  406440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406444:	4613      	mov	r3, r2
  406446:	e6f8      	b.n	40623a <__udivmoddi4+0x96>
  406448:	4610      	mov	r0, r2
  40644a:	e6e0      	b.n	40620e <__udivmoddi4+0x6a>
  40644c:	ebb8 0402 	subs.w	r4, r8, r2
  406450:	eb69 0603 	sbc.w	r6, r9, r3
  406454:	3801      	subs	r0, #1
  406456:	e7e5      	b.n	406424 <__udivmoddi4+0x280>
  406458:	4604      	mov	r4, r0
  40645a:	e7d8      	b.n	40640e <__udivmoddi4+0x26a>
  40645c:	4611      	mov	r1, r2
  40645e:	e795      	b.n	40638c <__udivmoddi4+0x1e8>
  406460:	4681      	mov	r9, r0
  406462:	e7c0      	b.n	4063e6 <__udivmoddi4+0x242>
  406464:	468a      	mov	sl, r1
  406466:	e77c      	b.n	406362 <__udivmoddi4+0x1be>
  406468:	3b02      	subs	r3, #2
  40646a:	443c      	add	r4, r7
  40646c:	e748      	b.n	406300 <__udivmoddi4+0x15c>
  40646e:	4608      	mov	r0, r1
  406470:	e70a      	b.n	406288 <__udivmoddi4+0xe4>
  406472:	3802      	subs	r0, #2
  406474:	443e      	add	r6, r7
  406476:	e72f      	b.n	4062d8 <__udivmoddi4+0x134>
  406478:	45c2      	cmp	sl, r8
  40647a:	d3e7      	bcc.n	40644c <__udivmoddi4+0x2a8>
  40647c:	463e      	mov	r6, r7
  40647e:	e7d1      	b.n	406424 <__udivmoddi4+0x280>
  406480:	4629      	mov	r1, r5
  406482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406486:	bf00      	nop

00406488 <__aeabi_idiv0>:
  406488:	4770      	bx	lr
  40648a:	bf00      	nop
  40648c:	00000001 	.word	0x00000001
  406490:	00000002 	.word	0x00000002
  406494:	00000004 	.word	0x00000004
  406498:	00000008 	.word	0x00000008
  40649c:	00000010 	.word	0x00000010
  4064a0:	00000020 	.word	0x00000020
  4064a4:	00000040 	.word	0x00000040
  4064a8:	00000080 	.word	0x00000080
  4064ac:	00000100 	.word	0x00000100
  4064b0:	00000200 	.word	0x00000200
  4064b4:	00000400 	.word	0x00000400
  4064b8:	00989680 	.word	0x00989680
  4064bc:	00000000 	.word	0x00000000
  4064c0:	02dc6c00 	.word	0x02dc6c00
  4064c4:	00006425 	.word	0x00006425
  4064c8:	00000043 	.word	0x00000043

004064cc <_global_impure_ptr>:
  4064cc:	20000018                                ... 

004064d0 <zeroes.7035>:
  4064d0:	30303030 30303030 30303030 30303030     0000000000000000
  4064e0:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4064f0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  406500:	00000000 33323130 37363534 62613938     ....0123456789ab
  406510:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  406520:	00000030                                0...

00406524 <blanks.7034>:
  406524:	20202020 20202020 20202020 20202020                     
  406534:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  406544:	49534f50 00000058 0000002e              POSIX.......

00406550 <__mprec_tens>:
  406550:	00000000 3ff00000 00000000 40240000     .......?......$@
  406560:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406570:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406580:	00000000 412e8480 00000000 416312d0     .......A......cA
  406590:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4065a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4065b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4065c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4065d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4065e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4065f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406600:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406610:	79d99db4 44ea7843                       ...yCx.D

00406618 <__mprec_bigtens>:
  406618:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406628:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406638:	7f73bf3c 75154fdd                       <.s..O.u

00406640 <p05.5373>:
  406640:	00000005 00000019 0000007d              ........}...

0040664c <_init>:
  40664c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40664e:	bf00      	nop
  406650:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406652:	bc08      	pop	{r3}
  406654:	469e      	mov	lr, r3
  406656:	4770      	bx	lr

00406658 <__init_array_start>:
  406658:	00402cb9 	.word	0x00402cb9

0040665c <__frame_dummy_init_array_entry>:
  40665c:	004000f1                                ..@.

00406660 <_fini>:
  406660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406662:	bf00      	nop
  406664:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406666:	bc08      	pop	{r3}
  406668:	469e      	mov	lr, r3
  40666a:	4770      	bx	lr

0040666c <__fini_array_start>:
  40666c:	004000cd 	.word	0x004000cd
