{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489008363546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489008363551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 13:26:03 2017 " "Processing started: Wed Mar 08 13:26:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489008363551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008363551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008363551 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1489008364146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers " "Found entity 1: nios_system_checkers" {  } { { "cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_irq_mapper " "Found entity 1: nios_system_checkers_irq_mapper" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0 " "Found entity 1: nios_system_checkers_mm_interconnect_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373755 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_mux_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_mux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_demux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_mux_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_mux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_demux_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_demux" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_003_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373765 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router_003 " "Found entity 2: nios_system_checkers_mm_interconnect_0_router_003" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_002_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router_002 " "Found entity 2: nios_system_checkers_mm_interconnect_0_router_002" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_001_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router_001 " "Found entity 2: nios_system_checkers_mm_interconnect_0_router_001" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkers_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkers_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_checkers_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_checkers_mm_interconnect_0_router_default_decode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_mm_interconnect_0_router " "Found entity 2: nios_system_checkers_mm_interconnect_0_router" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_row8 " "Found entity 1: nios_system_checkers_row8" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receivestate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receivestate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_receiveState " "Found entity 1: nios_system_checkers_receiveState" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receiveState.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receiveState.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendstate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_sendState " "Found entity 1: nios_system_checkers_sendState" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendState.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendState.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_onchip_memory2_0 " "Found entity 1: nios_system_checkers_onchip_memory2_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_system_checkers_nios2_qsys_0_register_bank_a_module" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_system_checkers_nios2_qsys_0_register_bank_b_module" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkers_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_system_checkers_nios2_qsys_0_nios2_oci_debug" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkers_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_system_checkers_nios2_qsys_0_ociram_sp_ram_module" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkers_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_system_checkers_nios2_qsys_0_nios2_ocimem" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_checkers_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_system_checkers_nios2_qsys_0_nios2_avalon_reg" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_checkers_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_system_checkers_nios2_qsys_0_nios2_oci_break" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_checkers_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_system_checkers_nios2_qsys_0_nios2_oci_xbrk" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_checkers_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_system_checkers_nios2_qsys_0_nios2_oci_dbrk" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_checkers_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_system_checkers_nios2_qsys_0_nios2_oci_itrace" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_checkers_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_system_checkers_nios2_qsys_0_nios2_oci_td_mode" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_checkers_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_system_checkers_nios2_qsys_0_nios2_oci_dtrace" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_checkers_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_checkers_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_checkers_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_checkers_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_system_checkers_nios2_qsys_0_nios2_oci_pib" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_checkers_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_system_checkers_nios2_qsys_0_nios2_oci_im" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_checkers_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_system_checkers_nios2_qsys_0_nios2_performance_monitors" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_checkers_nios2_qsys_0_nios2_oci " "Found entity 20: nios_system_checkers_nios2_qsys_0_nios2_oci" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_checkers_nios2_qsys_0 " "Found entity 21: nios_system_checkers_nios2_qsys_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_system_checkers_nios2_qsys_0_oci_test_bench" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_nios2_qsys_0_test_bench " "Found entity 1: nios_system_checkers_nios2_qsys_0_test_bench" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkers_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_checkers_jtag_uart_0_sim_scfifo_w" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkers_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_checkers_jtag_uart_0_scfifo_w" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkers_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_checkers_jtag_uart_0_sim_scfifo_r" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkers_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_checkers_jtag_uart_0_scfifo_r" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkers_jtag_uart_0 " "Found entity 5: nios_system_checkers_jtag_uart_0" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373825 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489008373825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DFlipFlop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comms.v 2 2 " "Found 2 design units, including 2 entities, in source file comms.v" { { "Info" "ISGN_ENTITY_NAME" "1 comms " "Found entity 1: comms" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""} { "Info" "ISGN_ENTITY_NAME" "2 commsTestBench " "Found entity 2: commsTestBench" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5TopLevel.v(130) " "Verilog HDL information at lab5TopLevel.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1489008373835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5TopLevel " "Found entity 1: lab5TopLevel" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 2 2 " "Found 2 design units, including 2 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373835 ""} { "Info" "ISGN_ENTITY_NAME" "2 boardTestBench " "Found entity 2: boardTestBench" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008373835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008373835 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1489008373845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1489008373845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1489008373845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_checkers_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1489008373845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5TopLevel " "Elaborating entity \"lab5TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489008373915 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..3\] lab5TopLevel.v(8) " "Output port \"LEDR\[4..3\]\" at lab5TopLevel.v(8) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489008373925 "|lab5TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "lab5TopLevel.v" "cdiv" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008373925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comms comms:com " "Elaborating entity \"comms\" for hierarchy \"comms:com\"" {  } { { "lab5TopLevel.v" "com" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008373925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:vga " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:vga\"" {  } { { "lab5TopLevel.v" "vga" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008373925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:vga\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:vga\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008373925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:boardGen " "Elaborating entity \"board\" for hierarchy \"board:boardGen\"" {  } { { "lab5TopLevel.v" "boardGen" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xAdjusted board.v(10) " "Verilog HDL warning at board.v(10): object xAdjusted used but never assigned" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xPre board.v(11) " "Verilog HDL or VHDL warning at board.v(11): object \"xPre\" assigned a value but never read" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 board.v(22) " "Verilog HDL assignment warning at board.v(22): truncated value with size 32 to match size of target (6)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 board.v(23) " "Verilog HDL assignment warning at board.v(23): truncated value with size 32 to match size of target (6)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 board.v(24) " "Verilog HDL assignment warning at board.v(24): truncated value with size 32 to match size of target (3)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 board.v(25) " "Verilog HDL assignment warning at board.v(25): truncated value with size 32 to match size of target (3)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 board.v(26) " "Verilog HDL assignment warning at board.v(26): truncated value with size 32 to match size of target (1)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 board.v(39) " "Verilog HDL assignment warning at board.v(39): truncated value with size 32 to match size of target (8)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xAdjusted 0 board.v(10) " "Net \"xAdjusted\" at board.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1489008373935 "|lab5TopLevel|board:boardGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:h0\"" {  } { { "lab5TopLevel.v" "h0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008373955 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div0\"" {  } { { "board.v" "Div0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008374635 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div1\"" {  } { { "board.v" "Div1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008374635 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Mod0\"" {  } { { "board.v" "Mod0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008374635 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489008374635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008374675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374675 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489008374675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div1\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008374745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div1 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374745 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489008374745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Mod0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008374805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Mod0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489008374805 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489008374805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_b2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489008374845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008374845 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489008375045 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1489008375045 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489008375045 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1489008375045 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "comms:com\|transfer comms:com\|transfer~_emulated comms:com\|transfer~1 " "Register \"comms:com\|transfer\" is converted into an equivalent circuit using register \"comms:com\|transfer~_emulated\" and latch \"comms:com\|transfer~1\"" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489008375045 "|lab5TopLevel|comms:com|transfer"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1489008375045 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008375275 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008375275 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008375275 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1489008375275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489008375275 "|lab5TopLevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1489008375275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489008375375 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO_0\[2\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO_0\[2\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489008375525 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO_0\[4\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO_0\[4\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489008375535 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO_0\[5\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO_0\[5\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489008375535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489008375695 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 24 " "Ignored 24 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 65 " "Ignored 65 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 52 " "Ignored 52 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 36 " "Ignored 36 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers 18 " "Ignored 18 assignments for entity \"nios_system_checkers\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_system_checkers_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_jtag_uart_0 23 " "Ignored 23 assignments for entity \"nios_system_checkers_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_system_checkers_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_mux 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_mux_001 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_001 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_002 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_003 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_mux 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_mux_001 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_nios2_qsys_0 99 " "Ignored 99 assignments for entity \"nios_system_checkers_nios2_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_onchip_memory2_0 30 " "Ignored 30 assignments for entity \"nios_system_checkers_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_receiveState 23 " "Ignored 23 assignments for entity \"nios_system_checkers_receiveState\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_row8 25 " "Ignored 25 assignments for entity \"nios_system_checkers_row8\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_sendState 22 " "Ignored 22 assignments for entity \"nios_system_checkers_sendState\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1489008375715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008375755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489008376673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489008376673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489008376803 "|lab5TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1489008376803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489008376803 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489008376803 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489008376803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489008376803 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1489008376803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489008376803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489008376843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 13:26:16 2017 " "Processing ended: Wed Mar 08 13:26:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489008376843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489008376843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489008376843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489008376843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1489008378118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489008378128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 13:26:17 2017 " "Processing started: Wed Mar 08 13:26:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489008378128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489008378128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489008378128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489008378228 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1489008378228 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1489008378228 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1489008378378 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489008378420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489008378462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489008378462 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489008378932 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1489008379072 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489008391154 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_0\[5\]~inputCLKENA0 34 global CLKCTRL_G6 " "GPIO_0\[5\]~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489008391448 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489008391448 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 20 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 20 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489008391448 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489008391448 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_0\[5\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_0\[5\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_0\[5\] PIN_AK18 " "Refclk input I/O pad GPIO_0\[5\] is placed onto PIN_AK18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1489008391448 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1489008391448 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1489008391448 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489008391448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489008391458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489008391458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489008391468 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489008391468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489008391468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489008391468 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1489008392338 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489008392338 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 46 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_break:the_nios_system_checkers_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(46): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_break:the_nios_system_checkers_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 46 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(46): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 47 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(47): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 47 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(47): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 48 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(48): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 48 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(48): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 49 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(49): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 49 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(49): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 50 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_ocimem:the_nios_system_checkers_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(50): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_ocimem:the_nios_system_checkers_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 51 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(51): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 51 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(51): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_system_checkers_nios2_qsys_0_jtag_sr*    -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_system_checkers_nios2_qsys_0_jtag_sr*    -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 52 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(52): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 53 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(53): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392348 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392358 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1489008392368 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489008392368 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataInCounter\[1\] GPIO_0\[5\] " "Register comms:com\|dataInCounter\[1\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489008392368 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[1\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[1\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489008392368 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[20\] " "Node: clock_divider:cdiv\|divided_clocks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|clkOut clock_divider:cdiv\|divided_clocks\[20\] " "Register comms:com\|clkOut is being clocked by clock_divider:cdiv\|divided_clocks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489008392368 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489008392368 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[2\] " "Node: SW\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 SW\[2\] " "Latch comms:com\|transfer~1 is being clocked by SW\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1489008392368 "|lab5TopLevel|SW[2]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489008392368 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489008392368 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489008392368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489008392368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489008392368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489008392368 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489008392368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489008392398 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1489008392398 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489008392398 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1489008392528 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1489008392528 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489008392538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489008398177 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1489008398728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489008399788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489008402554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489008403004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489008403004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489008404684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1489008409782 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489008409782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1489008410223 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1489008410223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489008410223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489008410232 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1489008412768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489008412808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489008413604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489008413604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489008414375 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489008418624 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1489008419004 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 100 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 103 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 105 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 106 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 107 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 108 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 109 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 110 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 111 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 112 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 113 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 114 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 115 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 117 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 118 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 119 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 120 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 121 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 122 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 123 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 124 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 125 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 126 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 127 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 99 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 102 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sleisle/Desktop/ee371_winter17/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1489008419034 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1489008419034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489008419158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2748 " "Peak virtual memory: 2748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489008419902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 13:26:59 2017 " "Processing ended: Wed Mar 08 13:26:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489008419902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489008419902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489008419902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489008419902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489008421064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489008421074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 13:27:00 2017 " "Processing started: Wed Mar 08 13:27:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489008421074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489008421074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489008421074 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489008427378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489008427798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 13:27:07 2017 " "Processing ended: Wed Mar 08 13:27:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489008427798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489008427798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489008427798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489008427798 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489008428448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489008429068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489008429068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 13:27:08 2017 " "Processing started: Wed Mar 08 13:27:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489008429068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429068 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1489008429178 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 24 " "Ignored 24 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 65 " "Ignored 65 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 52 " "Ignored 52 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 36 " "Ignored 36 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers 18 " "Ignored 18 assignments for entity \"nios_system_checkers\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_system_checkers_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_jtag_uart_0 23 " "Ignored 23 assignments for entity \"nios_system_checkers_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_system_checkers_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_mux 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_cmd_mux_001 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_001 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_002 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_router_003 37 " "Ignored 37 assignments for entity \"nios_system_checkers_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_mux 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_mm_interconnect_0_rsp_mux_001 21 " "Ignored 21 assignments for entity \"nios_system_checkers_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_nios2_qsys_0 99 " "Ignored 99 assignments for entity \"nios_system_checkers_nios2_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_onchip_memory2_0 30 " "Ignored 30 assignments for entity \"nios_system_checkers_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_receiveState 23 " "Ignored 23 assignments for entity \"nios_system_checkers_receiveState\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_row8 25 " "Ignored 25 assignments for entity \"nios_system_checkers_row8\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_checkers_sendState 22 " "Ignored 22 assignments for entity \"nios_system_checkers_sendState\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008429854 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430054 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430624 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430664 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc " "Reading SDC File: 'cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 46 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_break:the_nios_system_checkers_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(46): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_break:the_nios_system_checkers_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 46 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(46): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430674 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 47 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(47): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 47 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(47): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430674 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 48 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(48): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 48 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(48): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430674 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 49 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(49): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 49 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(49): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430674 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 50 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_ocimem:the_nios_system_checkers_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(50): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_ocimem:the_nios_system_checkers_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_checkers_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_checkers_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430674 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 51 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(51): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 51 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(51): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_system_checkers_nios2_qsys_0_jtag_sr*    -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_system_checkers_nios2_qsys_0_jtag_sr*    -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 52 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(52): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_checkers_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_checkers_nios2_qsys_0.sdc 53 *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_checkers_nios2_qsys_0.sdc(53): *nios_system_checkers_nios2_qsys_0:*\|nios_system_checkers_nios2_qsys_0_nios2_oci:the_nios_system_checkers_nios2_qsys_0_nios2_oci\|nios_system_checkers_nios2_qsys_0_nios2_oci_debug:the_nios_system_checkers_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_checkers_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_checkers_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_checkers_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430684 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489008430694 ""}  } { { "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430694 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008430704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataInCounter\[0\] GPIO_0\[5\] " "Register comms:com\|dataInCounter\[0\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008430704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[7\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[7\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008430704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[20\] " "Node: clock_divider:cdiv\|divided_clocks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|clkOut clock_divider:cdiv\|divided_clocks\[20\] " "Register comms:com\|clkOut is being clocked by clock_divider:cdiv\|divided_clocks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008430704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008430704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[2\] " "Node: SW\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 SW\[2\] " "Latch comms:com\|transfer~1 is being clocked by SW\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008430704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 "|lab5TopLevel|SW[2]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430704 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1489008430704 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489008430724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.411 " "Worst-case setup slack is 15.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.411               0.000 CLOCK_50  " "   15.411               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLOCK_50  " "    0.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.375 " "Worst-case minimum pulse width slack is 8.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.375               0.000 CLOCK_50  " "    8.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008430754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430754 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489008430774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008430814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008432184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataInCounter\[0\] GPIO_0\[5\] " "Register comms:com\|dataInCounter\[0\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008432184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[7\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[7\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008432184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[20\] " "Node: clock_divider:cdiv\|divided_clocks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|clkOut clock_divider:cdiv\|divided_clocks\[20\] " "Register comms:com\|clkOut is being clocked by clock_divider:cdiv\|divided_clocks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008432184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008432184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[2\] " "Node: SW\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 SW\[2\] " "Latch comms:com\|transfer~1 is being clocked by SW\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008432184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 "|lab5TopLevel|SW[2]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.306 " "Worst-case setup slack is 15.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.306               0.000 CLOCK_50  " "   15.306               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK_50  " "    0.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.341 " "Worst-case minimum pulse width slack is 8.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.341               0.000 CLOCK_50  " "    8.341               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008432234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432234 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489008432244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008432405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataInCounter\[0\] GPIO_0\[5\] " "Register comms:com\|dataInCounter\[0\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[7\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[7\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[20\] " "Node: clock_divider:cdiv\|divided_clocks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|clkOut clock_divider:cdiv\|divided_clocks\[20\] " "Register comms:com\|clkOut is being clocked by clock_divider:cdiv\|divided_clocks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[2\] " "Node: SW\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 SW\[2\] " "Latch comms:com\|transfer~1 is being clocked by SW\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 "|lab5TopLevel|SW[2]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.044 " "Worst-case setup slack is 17.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.044               0.000 CLOCK_50  " "   17.044               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 CLOCK_50  " "    0.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.414 " "Worst-case minimum pulse width slack is 8.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.414               0.000 CLOCK_50  " "    8.414               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433668 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489008433698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:vga\|CLOCK_25 " "Node: video_driver:vga\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse video_driver:vga\|CLOCK_25 " "Register video_driver:vga\|altera_up_avalon_video_vga_timing:video\|blanking_pulse is being clocked by video_driver:vga\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 "|lab5TopLevel|video_driver:vga|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[5\] " "Node: GPIO_0\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataInCounter\[0\] GPIO_0\[5\] " "Register comms:com\|dataInCounter\[0\] is being clocked by GPIO_0\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 "|lab5TopLevel|GPIO_0[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|clkOut " "Node: comms:com\|clkOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|dataBitCounter\[7\] comms:com\|clkOut " "Register comms:com\|dataBitCounter\[7\] is being clocked by comms:com\|clkOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 "|lab5TopLevel|comms:com|clkOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv\|divided_clocks\[20\] " "Node: clock_divider:cdiv\|divided_clocks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|clkOut clock_divider:cdiv\|divided_clocks\[20\] " "Register comms:com\|clkOut is being clocked by clock_divider:cdiv\|divided_clocks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 "|lab5TopLevel|clock_divider:cdiv|divided_clocks[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "comms:com\|dataBitCounter\[8\] " "Node: comms:com\|dataBitCounter\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comms:com\|transfer~_emulated comms:com\|dataBitCounter\[8\] " "Register comms:com\|transfer~_emulated is being clocked by comms:com\|dataBitCounter\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 "|lab5TopLevel|comms:com|dataBitCounter[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[2\] " "Node: SW\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch comms:com\|transfer~1 SW\[2\] " "Latch comms:com\|transfer~1 is being clocked by SW\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489008433878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 "|lab5TopLevel|SW[2]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.176 " "Worst-case setup slack is 17.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.176               0.000 CLOCK_50  " "   17.176               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.403 " "Worst-case minimum pulse width slack is 8.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.403               0.000 CLOCK_50  " "    8.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489008433908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008433908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008436318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008436328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008436404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489008436464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 13:27:16 2017 " "Processing ended: Wed Mar 08 13:27:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489008436464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489008436464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489008436464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008436464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489008437620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489008437629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 13:27:17 2017 " "Processing started: Wed Mar 08 13:27:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489008437629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489008437629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489008437629 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 1 0 "EDA Netlist Writer" 0 -1 1489008438721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/Users/sleisle/Desktop/ee371_winter17/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/Users/sleisle/Desktop/ee371_winter17/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489008439001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489008439101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 13:27:19 2017 " "Processing ended: Wed Mar 08 13:27:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489008439101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489008439101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489008439101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489008439101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489008439765 ""}
