Analysis & Synthesis report for thangmay
Tue Jun 12 09:25:29 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Top|ElevatorController:EC|control_unit:CU|flag_dir
  9. State Machine - |Top|ElevatorController:EC|control_unit:CU|state
 10. State Machine - |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit|state_reg
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: ElevatorController:EC
 16. Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT
 17. Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|UpdateRequest:UR
 18. Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|MoveFloor:MF
 19. Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|ProcessingRequest:PR
 20. Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d0
 21. Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d2
 22. Parameter Settings for User Entity Instance: ElevatorController:EC|Display:DP
 23. Port Connectivity Checks: "ElevatorController:EC|control_unit:CU"
 24. Port Connectivity Checks: "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit"
 25. Port Connectivity Checks: "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1"
 26. Port Connectivity Checks: "ElevatorController:EC|Datapath:DT"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 12 09:25:29 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; thangmay                                        ;
; Top-level Entity Name              ; Top                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 203                                             ;
;     Total combinational functions  ; 175                                             ;
;     Dedicated logic registers      ; 120                                             ;
; Total registers                    ; 120                                             ;
; Total pins                         ; 40                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Top                ; thangmay           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+
; Top.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Nguyendat/Desktop/BTL_IC/Top.v                ;         ;
; elevatorcontroller.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v ;         ;
; datapath.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v           ;         ;
; updaterequest.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/updaterequest.v      ;         ;
; movefloor.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/movefloor.v          ;         ;
; processingrequest.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/processingrequest.v  ;         ;
; receiveinput.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/receiveinput.v       ;         ;
; scan_kbcode.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/scan_kbcode.v        ;         ;
; ps2_rx.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/ps2_rx.v             ;         ;
; memory.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/memory.v             ;         ;
; dff_behav.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/dff_behav.v          ;         ;
; delay.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/delay.v              ;         ;
; delay_5s.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/delay_5s.v           ;         ;
; delay_3s.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/delay_3s.v           ;         ;
; control_unit.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v       ;         ;
; display.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/display.v            ;         ;
; onehottobin.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/onehottobin.v        ;         ;
; bcdtohex.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Nguyendat/Desktop/BTL_IC/bcdtohex.v           ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 203    ;
;                                             ;        ;
; Total combinational functions               ; 175    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 68     ;
;     -- 3 input functions                    ; 35     ;
;     -- <=2 input functions                  ; 72     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 121    ;
;     -- arithmetic mode                      ; 54     ;
;                                             ;        ;
; Total registers                             ; 120    ;
;     -- Dedicated logic registers            ; 120    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 40     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; KEY[1] ;
; Maximum fan-out                             ; 120    ;
; Total fan-out                               ; 997    ;
; Average fan-out                             ; 2.98   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |Top                                    ; 175 (1)           ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |Top                                                                                                    ; work         ;
;    |ElevatorController:EC|              ; 174 (0)           ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC                                                                              ; work         ;
;       |Datapath:DT|                     ; 129 (0)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT                                                                  ; work         ;
;          |ProcessingRequest:PR|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ProcessingRequest:PR                                             ; work         ;
;          |ReceiveInput:RI|              ; 28 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI                                                  ; work         ;
;             |scan_kbcode:scan_kbcode_1| ; 28 (4)            ; 36 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1                        ; work         ;
;                |memory:r1|              ; 1 (1)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1              ; work         ;
;                   |dff_behav:d0|        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d0 ; work         ;
;                   |dff_behav:d2|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d2 ; work         ;
;                |ps2_rx:ps2_unit|        ; 23 (23)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit        ; work         ;
;          |UpdateRequest:UR|             ; 26 (26)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|UpdateRequest:UR                                                 ; work         ;
;          |delay:delay_1|                ; 74 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|delay:delay_1                                                    ; work         ;
;             |delay_3s:delay_3s_|        ; 37 (37)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|delay:delay_1|delay_3s:delay_3s_                                 ; work         ;
;             |delay_5s:delay_5s_|        ; 37 (37)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|Datapath:DT|delay:delay_1|delay_5s:delay_5s_                                 ; work         ;
;       |control_unit:CU|                 ; 45 (45)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ElevatorController:EC|control_unit:CU                                                              ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Top|ElevatorController:EC|control_unit:CU|flag_dir ;
+-------------+-------------+-------------+---------------------------+
; Name        ; flag_dir.00 ; flag_dir.10 ; flag_dir.01               ;
+-------------+-------------+-------------+---------------------------+
; flag_dir.00 ; 0           ; 0           ; 0                         ;
; flag_dir.01 ; 1           ; 0           ; 1                         ;
; flag_dir.10 ; 1           ; 1           ; 0                         ;
+-------------+-------------+-------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top|ElevatorController:EC|control_unit:CU|state                                                                                                                                                        ;
+------------------------+-------------------+------------------+------------------------+---------------------+----------------------+-------------------+------------+----------+------------+------------+-------------+
; Name                   ; state.checkdirect ; state.checkdelay ; state.checkrequestdown ; state.checkmovedown ; state.checkrequestup ; state.checkmoveup ; state.down ; state.up ; state.open ; state.stop ; state.start ;
+------------------------+-------------------+------------------+------------------------+---------------------+----------------------+-------------------+------------+----------+------------+------------+-------------+
; state.start            ; 0                 ; 0                ; 0                      ; 0                   ; 0                    ; 0                 ; 0          ; 0        ; 0          ; 0          ; 0           ;
; state.stop             ; 0                 ; 0                ; 0                      ; 0                   ; 0                    ; 0                 ; 0          ; 0        ; 0          ; 1          ; 1           ;
; state.open             ; 0                 ; 0                ; 0                      ; 0                   ; 0                    ; 0                 ; 0          ; 0        ; 1          ; 0          ; 1           ;
; state.up               ; 0                 ; 0                ; 0                      ; 0                   ; 0                    ; 0                 ; 0          ; 1        ; 0          ; 0          ; 1           ;
; state.down             ; 0                 ; 0                ; 0                      ; 0                   ; 0                    ; 0                 ; 1          ; 0        ; 0          ; 0          ; 1           ;
; state.checkmoveup      ; 0                 ; 0                ; 0                      ; 0                   ; 0                    ; 1                 ; 0          ; 0        ; 0          ; 0          ; 1           ;
; state.checkrequestup   ; 0                 ; 0                ; 0                      ; 0                   ; 1                    ; 0                 ; 0          ; 0        ; 0          ; 0          ; 1           ;
; state.checkmovedown    ; 0                 ; 0                ; 0                      ; 1                   ; 0                    ; 0                 ; 0          ; 0        ; 0          ; 0          ; 1           ;
; state.checkrequestdown ; 0                 ; 0                ; 1                      ; 0                   ; 0                    ; 0                 ; 0          ; 0        ; 0          ; 0          ; 1           ;
; state.checkdelay       ; 0                 ; 1                ; 0                      ; 0                   ; 0                    ; 0                 ; 0          ; 0        ; 0          ; 0          ; 1           ;
; state.checkdirect      ; 1                 ; 0                ; 0                      ; 0                   ; 0                    ; 0                 ; 0          ; 0        ; 0          ; 0          ; 1           ;
+------------------------+-------------------+------------------+------------------------+---------------------+----------------------+-------------------+------------+----------+------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit|state_reg ;
+----------------+----------------+----------------+-------------------------------------------------------------------------+
; Name           ; state_reg.idle ; state_reg.load ; state_reg.dps                                                           ;
+----------------+----------------+----------------+-------------------------------------------------------------------------+
; state_reg.idle ; 0              ; 0              ; 0                                                                       ;
; state_reg.dps  ; 1              ; 0              ; 1                                                                       ;
; state_reg.load ; 1              ; 1              ; 0                                                                       ;
+----------------+----------------+----------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                                                                            ; Latch Enable Signal                               ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------+
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[0] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[1] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[2] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[3] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[4] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[5] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[6] ; VCC                                               ; yes                    ;
; ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|memory_array[7] ; VCC                                               ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_dir[0]                                                        ; ElevatorController:EC|control_unit:CU|Selector2   ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_dir[1]                                                        ; ElevatorController:EC|control_unit:CU|Selector2   ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.checkrequestup_464                                   ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.stop_509                                             ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.checkrequestdown_446                                 ; GND                                               ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.checkmoveup_473                                      ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.checkmovedown_455                                    ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_flag_dir.00_422                                               ; ElevatorController:EC|control_unit:CU|state.start ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.checkdirect_431                                      ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_delay_3s                                                      ; ElevatorController:EC|control_unit:CU|Selector30  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.up_491                                               ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.down_482                                             ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.checkdelay_440                                       ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|next_state.open_500                                             ; ElevatorController:EC|control_unit:CU|Selector11  ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_delay_5s                                                      ; ElevatorController:EC|control_unit:CU|Selector1   ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_flag_dir.01_416                                               ; ElevatorController:EC|control_unit:CU|state.start ; yes                    ;
; ElevatorController:EC|control_unit:CU|n_flag_dir.10_410                                               ; ElevatorController:EC|control_unit:CU|state.start ; yes                    ;
; Number of user-specified and inferred latches = 25                                                    ;                                                   ;                        ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+----------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                      ;
+----------------------------------------------------------------+-------------------------------------------------------------------------+
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|down[0]     ; Stuck at GND due to stuck port data_in                                  ;
; ElevatorController:EC|Datapath:DT|MoveFloor:MF|cur_floor[1..4] ; Merged with ElevatorController:EC|Datapath:DT|MoveFloor:MF|cur_floor[5] ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|req_in[5]   ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[5]    ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|req_in[4]   ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[4]    ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|req_in[3]   ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[3]    ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|req_in[2]   ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[2]    ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|req_in[1]   ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[1]    ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|req_in[0]   ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[0]    ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[1..4]    ; Merged with ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[5]    ;
; ElevatorController:EC|Datapath:DT|MoveFloor:MF|cur_floor[0]    ; Stuck at VCC due to stuck port data_in                                  ;
; ElevatorController:EC|Datapath:DT|MoveFloor:MF|cur_floor[5]    ; Stuck at GND due to stuck port data_in                                  ;
; ElevatorController:EC|Datapath:DT|UpdateRequest:UR|up[0,5]     ; Stuck at GND due to stuck port data_in                                  ;
; ElevatorController:EC|control_unit:CU|state~4                  ; Lost fanout                                                             ;
; ElevatorController:EC|control_unit:CU|state~5                  ; Lost fanout                                                             ;
; ElevatorController:EC|control_unit:CU|state~6                  ; Lost fanout                                                             ;
; ElevatorController:EC|control_unit:CU|state~7                  ; Lost fanout                                                             ;
; Total Number of Removed Registers = 23                         ;                                                                         ;
+----------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 120   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 109   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit|b_reg[5]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Top|ElevatorController:EC|Datapath:DT|delay:delay_1|delay_3s:delay_3s_|cnt[7]                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Top|ElevatorController:EC|Datapath:DT|delay:delay_1|delay_5s:delay_5s_|cnt[4]                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit|n_reg[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Top|ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit|state_next ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 6     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|UpdateRequest:UR ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|MoveFloor:MF ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|ProcessingRequest:PR ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ElevatorController:EC|Display:DP ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ElevatorController:EC|control_unit:CU"                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_door ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clear_stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------+
; rx_en ; Input ; Info     ; Stuck at VCC                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1" ;
+-------+-------+----------+------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------+
; rd_en ; Input ; Info     ; Stuck at VCC                                                                 ;
+-------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ElevatorController:EC|Datapath:DT"                                                                                                                                                ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cur_floor_output ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (6 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; req_up_cur       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; req_down_cur     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; clear_door       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; clear_stop       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 12 09:25:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off thangmay -c thangmay
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file ElevantorController.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: Top
Warning (10275): Verilog HDL Module Instantiation warning at test.v(19): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file floor2hex.v
    Info (12023): Found entity 1: floor2hex
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(49): instance has no name
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (10034): Output port "LEDG[7..6]" at Top.v(8) has no driver
Warning (10034): Output port "LEDG[3]" at Top.v(8) has no driver
Warning (12125): Using design file elevatorcontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ElevatorController
Info (12128): Elaborating entity "ElevatorController" for hierarchy "ElevatorController:EC"
Warning (10275): Verilog HDL Module Instantiation warning at datapath.v(75): ignored dangling comma in List of Port Connections
Warning (12125): Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Datapath
Info (12128): Elaborating entity "Datapath" for hierarchy "ElevatorController:EC|Datapath:DT"
Warning (10230): Verilog HDL assignment warning at datapath.v(89): truncated value with size 6 to match size of target (1)
Warning (12125): Using design file updaterequest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UpdateRequest
Info (12128): Elaborating entity "UpdateRequest" for hierarchy "ElevatorController:EC|Datapath:DT|UpdateRequest:UR"
Warning (12125): Using design file movefloor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MoveFloor
Info (12128): Elaborating entity "MoveFloor" for hierarchy "ElevatorController:EC|Datapath:DT|MoveFloor:MF"
Warning (12125): Using design file processingrequest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ProcessingRequest
Info (12128): Elaborating entity "ProcessingRequest" for hierarchy "ElevatorController:EC|Datapath:DT|ProcessingRequest:PR"
Warning (12125): Using design file receiveinput.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ReceiveInput
Info (12128): Elaborating entity "ReceiveInput" for hierarchy "ElevatorController:EC|Datapath:DT|ReceiveInput:RI"
Warning (12125): Using design file scan_kbcode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scan_kbcode
Info (12128): Elaborating entity "scan_kbcode" for hierarchy "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1"
Warning (12125): Using design file ps2_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ps2_rx
Info (12128): Elaborating entity "ps2_rx" for hierarchy "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|ps2_rx:ps2_unit"
Warning (12125): Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory
Info (12128): Elaborating entity "memory" for hierarchy "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"
Warning (10240): Verilog HDL Always Construct warning at memory.v(16): inferring latch(es) for variable "memory_array", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "memory_array[0]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[1]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[2]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[3]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[4]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[5]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[6]" at memory.v(16)
Info (10041): Inferred latch for "memory_array[7]" at memory.v(16)
Warning (12125): Using design file dff_behav.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dff_behav
Info (12128): Elaborating entity "dff_behav" for hierarchy "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d0"
Info (12128): Elaborating entity "dff_behav" for hierarchy "ElevatorController:EC|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1|dff_behav:d2"
Warning (12125): Using design file delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: delay
Info (12128): Elaborating entity "delay" for hierarchy "ElevatorController:EC|Datapath:DT|delay:delay_1"
Warning (12125): Using design file delay_5s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: delay_5s
Info (12128): Elaborating entity "delay_5s" for hierarchy "ElevatorController:EC|Datapath:DT|delay:delay_1|delay_5s:delay_5s_"
Warning (12125): Using design file delay_3s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: delay_3s
Info (12128): Elaborating entity "delay_3s" for hierarchy "ElevatorController:EC|Datapath:DT|delay:delay_1|delay_3s:delay_3s_"
Warning (12125): Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: control_unit
Info (12128): Elaborating entity "control_unit" for hierarchy "ElevatorController:EC|control_unit:CU"
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(55): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(64): variable "delay_3s" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(65): variable "delay_5s" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(67): variable "flag_dir" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(68): variable "dir" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(80): variable "req_up_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(86): variable "req_down_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(92): variable "req_up_out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(98): variable "req_down_out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(113): variable "delay_3s_done" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(122): variable "req_up_max" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(150): variable "delay_3s_done" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(159): variable "req_down_min" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(188): variable "delay_5s_done" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(190): variable "open_button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(203): variable "close_button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(209): variable "open_button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(220): variable "flag_dir" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "clear_all_down", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "clear_all_up", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "clear_stop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "count_down", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "count_up", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "clear_door", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "n_delay_3s", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "n_delay_5s", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "n_flag_dir", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "n_dir", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "n_sign_open", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "clear_up", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable "clear_down", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "clear_down" at control_unit.v(53)
Info (10041): Inferred latch for "clear_up" at control_unit.v(53)
Info (10041): Inferred latch for "n_sign_open" at control_unit.v(53)
Info (10041): Inferred latch for "n_dir[0]" at control_unit.v(53)
Info (10041): Inferred latch for "n_dir[1]" at control_unit.v(53)
Info (10041): Inferred latch for "n_flag_dir.10" at control_unit.v(53)
Info (10041): Inferred latch for "n_flag_dir.01" at control_unit.v(53)
Info (10041): Inferred latch for "n_flag_dir.00" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.checkdirect" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.checkdelay" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.checkrequestdown" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.checkmovedown" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.checkrequestup" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.checkmoveup" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.down" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.up" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.open" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.stop" at control_unit.v(53)
Info (10041): Inferred latch for "next_state.start" at control_unit.v(53)
Info (10041): Inferred latch for "n_delay_5s" at control_unit.v(53)
Info (10041): Inferred latch for "n_delay_3s" at control_unit.v(53)
Info (10041): Inferred latch for "clear_door" at control_unit.v(53)
Info (10041): Inferred latch for "count_up" at control_unit.v(53)
Info (10041): Inferred latch for "count_down" at control_unit.v(53)
Info (10041): Inferred latch for "clear_stop" at control_unit.v(53)
Info (10041): Inferred latch for "clear_all_up" at control_unit.v(53)
Info (10041): Inferred latch for "clear_all_down" at control_unit.v(53)
Warning (12125): Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Display
Info (12128): Elaborating entity "Display" for hierarchy "ElevatorController:EC|Display:DP"
Warning (12125): Using design file onehottobin.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: OnehotToBin
Info (12128): Elaborating entity "OnehotToBin" for hierarchy "ElevatorController:EC|Display:DP|OnehotToBin:OTB"
Info (10264): Verilog HDL Case Statement information at onehottobin.v(8): all case item expressions in this case statement are onehot
Warning (12125): Using design file bcdtohex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BCDToHex
Info (12128): Elaborating entity "BCDToHex" for hierarchy "ElevatorController:EC|Display:DP|BCDToHex:B_1"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ElevatorController:EC|cur_floor_w[5]" is missing source, defaulting to GND
    Warning (12110): Net "ElevatorController:EC|cur_floor_w[4]" is missing source, defaulting to GND
    Warning (12110): Net "ElevatorController:EC|cur_floor_w[3]" is missing source, defaulting to GND
    Warning (12110): Net "ElevatorController:EC|cur_floor_w[2]" is missing source, defaulting to GND
    Warning (12110): Net "ElevatorController:EC|cur_floor_w[1]" is missing source, defaulting to GND
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ElevatorController:EC|control_unit:CU|n_dir[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ElevatorController:EC|Datapath:DT|UpdateRequest:UR|open_button
Warning (13012): Latch ElevatorController:EC|control_unit:CU|n_dir[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ElevatorController:EC|Datapath:DT|UpdateRequest:UR|open_button
Warning (13012): Latch ElevatorController:EC|control_unit:CU|next_state.checkrequestup_464 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ElevatorController:EC|Datapath:DT|delay:delay_1|delay_3s:delay_3s_|delay_3s_done
Warning (13012): Latch ElevatorController:EC|control_unit:CU|next_state.checkmoveup_473 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ElevatorController:EC|Datapath:DT|delay:delay_1|delay_3s:delay_3s_|delay_3s_done
Warning (13012): Latch ElevatorController:EC|control_unit:CU|n_delay_3s has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ElevatorController:EC|control_unit:CU|WideOr4
Warning (13012): Latch ElevatorController:EC|control_unit:CU|n_delay_5s has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ElevatorController:EC|control_unit:CU|state.open
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Nguyendat/Desktop/BTL_IC/output_files/thangmay.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 259 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 219 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Tue Jun 12 09:25:29 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Nguyendat/Desktop/BTL_IC/output_files/thangmay.map.smsg.


