

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_335_1'
================================================================
* Date:           Wed Jul 27 16:07:27 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  93.690 ns|  93.690 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_1  |        7|        7|         5|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1699|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     853|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     853|   1883|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_36_1_1_U318  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln335_fu_194_p2         |         +|   0|  0|   11|           3|           1|
    |add_ln961_fu_380_p2         |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_467_p2         |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_286_p2         |         +|   0|  0|   39|          32|           7|
    |m_3_fu_428_p2               |         +|   0|  0|   71|          64|          64|
    |sub_ln947_fu_280_p2         |         -|   0|  0|   39|           6|          32|
    |sub_ln950_fu_312_p2         |         -|   0|  0|   14|           5|           6|
    |sub_ln962_fu_395_p2         |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_462_p2         |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_232_p2             |         -|   0|  0|   43|           1|          36|
    |and_ln949_fu_356_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_2_fu_328_p2        |       and|   0|  0|   36|          36|          36|
    |tobool31_i_i_i11_fu_410_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln335_fu_188_p2        |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln336_1_fu_527_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln336_2_fu_540_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln336_fu_515_p2        |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln938_fu_218_p2        |      icmp|   0|  0|   19|          36|           1|
    |icmp_ln949_fu_302_p2        |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_333_p2        |      icmp|   0|  0|   19|          36|           1|
    |icmp_ln961_fu_375_p2        |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln950_fu_322_p2        |      lshr|   0|  0|  116|           2|          36|
    |lshr_ln961_fu_389_p2        |      lshr|   0|  0|  182|          64|          64|
    |a_fu_366_p2                 |        or|   0|  0|    2|           1|           1|
    |m_1_fu_416_p3               |    select|   0|  0|   64|           1|          64|
    |m_3_13_fu_532_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_14_fu_545_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_15_fu_553_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_16_fu_560_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_17_fu_568_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_18_fu_576_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_19_fu_583_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_20_fu_591_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_21_fu_496_p3            |    select|   0|  0|   64|           1|           1|
    |m_3_35_fu_520_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln946_fu_455_p3      |    select|   0|  0|   10|           1|          10|
    |tmp_V_2_fu_238_p3           |    select|   0|  0|   36|           1|          36|
    |shl_ln962_fu_404_p2         |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_350_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1699|         493|        1114|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |i_fu_108                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_fu_108                           |   3|   0|    3|          0|
    |icmp_ln335_reg_669                 |   1|   0|    1|          0|
    |icmp_ln938_reg_680                 |   1|   0|    1|          0|
    |icmp_ln949_reg_715                 |   1|   0|    1|          0|
    |icmp_ln950_reg_720                 |   1|   0|    1|          0|
    |lsb_index_reg_708                  |  32|   0|   32|          0|
    |m_3_04_fu_124                      |  64|   0|   64|          0|
    |m_3_10_fu_120                      |  64|   0|   64|          0|
    |m_3_1_fu_112                       |  64|   0|   64|          0|
    |m_3_21_reg_740                     |  64|   0|   64|          0|
    |m_3_7_fu_116                       |  64|   0|   64|          0|
    |m_reg_730                          |  63|   0|   63|          0|
    |p_Result_4_reg_735                 |   1|   0|    1|          0|
    |p_Result_6_reg_685                 |   1|   0|    1|          0|
    |p_Result_s_reg_697                 |  36|   0|   36|          0|
    |sub_ln947_reg_702                  |  32|   0|   32|          0|
    |tmp_V_2_reg_690                    |  36|   0|   36|          0|
    |tmp_V_2_reg_690_pp0_iter1_reg      |  36|   0|   36|          0|
    |trunc_ln938_reg_673                |   2|   0|    2|          0|
    |trunc_ln946_reg_725                |  11|   0|   11|          0|
    |trunc_ln946_reg_725_pp0_iter2_reg  |  11|   0|   11|          0|
    |icmp_ln335_reg_669                 |  64|  32|    1|          0|
    |icmp_ln938_reg_680                 |  64|  32|    1|          0|
    |p_Result_6_reg_685                 |  64|  32|    1|          0|
    |trunc_ln938_reg_673                |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 853| 128|  602|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_335_1|  return value|
|den2_V_0_0_05      |   in|   36|     ap_none|                         den2_V_0_0_05|        scalar|
|den2_V_0_1_06      |   in|   36|     ap_none|                         den2_V_0_1_06|        scalar|
|den2_V_0_2_07      |   in|   36|     ap_none|                         den2_V_0_2_07|        scalar|
|den2_V_0_3_08      |   in|   36|     ap_none|                         den2_V_0_3_08|        scalar|
|m_3_04_out         |  out|   64|      ap_vld|                            m_3_04_out|       pointer|
|m_3_04_out_ap_vld  |  out|    1|      ap_vld|                            m_3_04_out|       pointer|
|m_2_03_out         |  out|   64|      ap_vld|                            m_2_03_out|       pointer|
|m_2_03_out_ap_vld  |  out|    1|      ap_vld|                            m_2_03_out|       pointer|
|m_3_7_out          |  out|   64|      ap_vld|                             m_3_7_out|       pointer|
|m_3_7_out_ap_vld   |  out|    1|      ap_vld|                             m_3_7_out|       pointer|
|m_3_10_out         |  out|   64|      ap_vld|                            m_3_10_out|       pointer|
|m_3_10_out_ap_vld  |  out|    1|      ap_vld|                            m_3_10_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

