// Seed: 143646363
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output supply0 id_3
);
  assign id_2 = id_0 > id_1;
  assign module_1.id_2 = 0;
  assign id_2 = -1;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output supply1 id_2
);
  always_comb id_2 = -1;
  tri id_4, id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_2
  );
  wire id_7;
  assign id_5 = 1'b0;
endmodule
macromodule module_2 (
    inout tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input tri id_5,
    id_20,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output wand id_16,
    input tri id_17,
    input tri id_18
);
  module_0 modCall_1 (
      id_15,
      id_1,
      id_0,
      id_0
  );
endmodule
