{
  "Top": "msm_arr",
  "RtlTop": "msm_arr",
  "RtlPrefix": "",
  "RtlSubPrefix": "msm_arr_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "P_arr_x": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<13>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "P_arr_x_address0",
          "name": "P_arr_x_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "P_arr_x_ce0",
          "name": "P_arr_x_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "P_arr_x_q0",
          "name": "P_arr_x_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "P_arr_y": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<13>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "P_arr_y_address0",
          "name": "P_arr_y_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "P_arr_y_ce0",
          "name": "P_arr_y_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "P_arr_y_q0",
          "name": "P_arr_y_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "P_arr_z": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<13>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "P_arr_z_address0",
          "name": "P_arr_z_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "P_arr_z_ce0",
          "name": "P_arr_z_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "P_arr_z_q0",
          "name": "P_arr_z_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "K_arr": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<13>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "K_arr_address0",
          "name": "K_arr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "K_arr_ce0",
          "name": "K_arr_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "K_arr_q0",
          "name": "K_arr_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B_i": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_i_address0",
          "name": "B_i_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_ce0",
          "name": "B_i_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_we0",
          "name": "B_i_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_d0",
          "name": "B_i_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_address1",
          "name": "B_i_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_ce1",
          "name": "B_i_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_we1",
          "name": "B_i_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_i_d1",
          "name": "B_i_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -pipeline_style=frp"
    ],
    "DirectiveTcl": [
      "set_directive_top msm_arr -name msm_arr",
      "set_directive_top msm_arr -name msm_arr",
      "set_directive_top msm_arr -name msm_arr",
      "set_directive_top msm_arr -name msm_arr"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "msm_arr"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "msm_arr",
    "Version": "1.0",
    "DisplayName": "Msm_arr",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_msm_arr_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/bn128.cpp",
      "..\/..\/src\/field.cpp",
      "..\/..\/src\/bucket.cpp",
      "..\/..\/src\/msm.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V.vhd",
      "impl\/vhdl\/msm_arr_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.vhd",
      "impl\/vhdl\/msm_arr_count_B_V.vhd",
      "impl\/vhdl\/msm_arr_fifo_w13_d2_S.vhd",
      "impl\/vhdl\/msm_arr_fifo_w43_d15_S.vhd",
      "impl\/vhdl\/msm_arr_fifo_w43_d128_A.vhd",
      "impl\/vhdl\/msm_arr_fifo_w82_d48_A.vhd",
      "impl\/vhdl\/msm_arr_GBUFF_K_V.vhd",
      "impl\/vhdl\/msm_arr_GBUFF_P_V.vhd",
      "impl\/vhdl\/msm_arr_mul_mul_13ns_13ns_26_4_1.vhd",
      "impl\/vhdl\/msm_arr_padd.vhd",
      "impl\/vhdl\/msm_arr_pdouble.vhd",
      "impl\/vhdl\/msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0.vhd",
      "impl\/vhdl\/msm_arr.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_0.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_B_V_1.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_bcount.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_fill_count.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Block_split30_proc9_padd_count_V.v",
      "impl\/verilog\/msm_arr_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10.v",
      "impl\/verilog\/msm_arr_count_B_V.v",
      "impl\/verilog\/msm_arr_fifo_w13_d2_S.v",
      "impl\/verilog\/msm_arr_fifo_w43_d15_S.v",
      "impl\/verilog\/msm_arr_fifo_w43_d128_A.v",
      "impl\/verilog\/msm_arr_fifo_w82_d48_A.v",
      "impl\/verilog\/msm_arr_GBUFF_K_V.v",
      "impl\/verilog\/msm_arr_GBUFF_P_V.v",
      "impl\/verilog\/msm_arr_mul_mul_13ns_13ns_26_4_1.v",
      "impl\/verilog\/msm_arr_padd.v",
      "impl\/verilog\/msm_arr_pdouble.v",
      "impl\/verilog\/msm_arr_start_for_bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0.v",
      "impl\/verilog\/msm_arr.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/msm_arr.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/51202.iskumar789.gmail.com\/msm\/zprize_msm_cloud_sync\/hls_msm_32w_13bit\/hls_msm_32w_13bit\/solution1\/.debug\/msm_arr.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "B_i_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"B_i_address0": "DATA"},
      "ports": ["B_i_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B_i"
        }]
    },
    "B_i_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"B_i_address1": "DATA"},
      "ports": ["B_i_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B_i"
        }]
    },
    "B_i_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"B_i_d0": "DATA"},
      "ports": ["B_i_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B_i"
        }]
    },
    "B_i_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"B_i_d1": "DATA"},
      "ports": ["B_i_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B_i"
        }]
    },
    "K_arr_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"K_arr_address0": "DATA"},
      "ports": ["K_arr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "K_arr"
        }]
    },
    "K_arr_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"K_arr_q0": "DATA"},
      "ports": ["K_arr_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "K_arr"
        }]
    },
    "P_arr_x_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"P_arr_x_address0": "DATA"},
      "ports": ["P_arr_x_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "P_arr_x"
        }]
    },
    "P_arr_x_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"P_arr_x_q0": "DATA"},
      "ports": ["P_arr_x_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "P_arr_x"
        }]
    },
    "P_arr_y_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"P_arr_y_address0": "DATA"},
      "ports": ["P_arr_y_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "P_arr_y"
        }]
    },
    "P_arr_y_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"P_arr_y_q0": "DATA"},
      "ports": ["P_arr_y_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "P_arr_y"
        }]
    },
    "P_arr_z_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"P_arr_z_address0": "DATA"},
      "ports": ["P_arr_z_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "P_arr_z"
        }]
    },
    "P_arr_z_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"P_arr_z_q0": "DATA"},
      "ports": ["P_arr_z_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "P_arr_z"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "P_arr_x_address0": {
      "dir": "out",
      "width": "7"
    },
    "P_arr_x_ce0": {
      "dir": "out",
      "width": "1"
    },
    "P_arr_x_q0": {
      "dir": "in",
      "width": "16"
    },
    "P_arr_y_address0": {
      "dir": "out",
      "width": "7"
    },
    "P_arr_y_ce0": {
      "dir": "out",
      "width": "1"
    },
    "P_arr_y_q0": {
      "dir": "in",
      "width": "16"
    },
    "P_arr_z_address0": {
      "dir": "out",
      "width": "7"
    },
    "P_arr_z_ce0": {
      "dir": "out",
      "width": "1"
    },
    "P_arr_z_q0": {
      "dir": "in",
      "width": "16"
    },
    "K_arr_address0": {
      "dir": "out",
      "width": "7"
    },
    "K_arr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "K_arr_q0": {
      "dir": "in",
      "width": "16"
    },
    "B_i_address0": {
      "dir": "out",
      "width": "5"
    },
    "B_i_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_i_we0": {
      "dir": "out",
      "width": "1"
    },
    "B_i_d0": {
      "dir": "out",
      "width": "32"
    },
    "B_i_address1": {
      "dir": "out",
      "width": "5"
    },
    "B_i_ce1": {
      "dir": "out",
      "width": "1"
    },
    "B_i_we1": {
      "dir": "out",
      "width": "1"
    },
    "B_i_d1": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "msm_arr",
      "Instances": [{
          "ModuleName": "bucket_unit_csim_sr",
          "InstanceName": "grp_bucket_unit_csim_sr_fu_430",
          "Instances": [
            {
              "ModuleName": "bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10",
              "InstanceName": "bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10_U0",
              "Instances": [{
                  "ModuleName": "padd",
                  "InstanceName": "grp_padd_fu_110",
                  "Instances": [{
                      "ModuleName": "pdouble",
                      "InstanceName": "grp_pdouble_fu_102"
                    }]
                }]
            },
            {
              "ModuleName": "bucket_unit_csim_sr_Block_split30_proc9",
              "InstanceName": "bucket_unit_csim_sr_Block_split30_proc9_U0"
            }
          ]
        }]
    },
    "Info": {
      "bucket_unit_csim_sr_Block_split30_proc9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pdouble": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "padd": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bucket_unit_csim_sr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "msm_arr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bucket_unit_csim_sr_Block_split30_proc9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.127"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_142_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "20",
            "PipelineDepth": "22"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "911",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1923",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pdouble": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "1",
          "PipelineDepth": "23",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.814"
        },
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1217",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3069",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "padd": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "31",
          "LatencyWorst": "31",
          "PipelineII": "1",
          "PipelineDepth": "32",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.833"
        },
        "Area": {
          "DSP": "23",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "4648",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "10174",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "8226",
          "PipelineIIMin": "2",
          "PipelineIIMax": "8226",
          "PipelineII": "2 ~ 8226",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.833"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_226_5",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8224",
            "Latency": "0 ~ 8224",
            "PipelineII": "1",
            "PipelineDepth": "35"
          }],
        "Area": {
          "DSP": "23",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "4885",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "10365",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bucket_unit_csim_sr": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.127"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "23",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "6245",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "12672",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "msm_arr": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.127"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_98_1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_108_2",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_117_3",
            "TripCount": "15",
            "Latency": "15",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "23",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "6583",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "13359",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-27 12:00:39 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
