{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702200821423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702200821424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 12:33:41 2023 " "Processing started: Sun Dec 10 12:33:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702200821424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200821424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb_top -c tb_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb_top -c tb_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200821424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702200821818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702200821818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys " "Found entity 1: hdmi_qsys" {  } { { "hdmi_qsys/synthesis/hdmi_qsys.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/hdmi_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0 " "Found entity 1: hdmi_qsys_mm_interconnect_0" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hdmi_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: hdmi_qsys_mm_interconnect_0_rsp_mux" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830901 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: hdmi_qsys_mm_interconnect_0_cmd_mux" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: hdmi_qsys_mm_interconnect_0_cmd_demux" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hdmi_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at hdmi_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702200830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hdmi_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at hdmi_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702200830903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: hdmi_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830903 ""} { "Info" "ISGN_ENTITY_NAME" "2 hdmi_qsys_mm_interconnect_0_router_001 " "Found entity 2: hdmi_qsys_mm_interconnect_0_router_001" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hdmi_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hdmi_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702200830904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hdmi_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hdmi_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702200830904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: hdmi_qsys_mm_interconnect_0_router_default_decode" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830904 ""} { "Info" "ISGN_ENTITY_NAME" "2 hdmi_qsys_mm_interconnect_0_router " "Found entity 2: hdmi_qsys_mm_interconnect_0_router" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdmi_qsys/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (hdmi_qsys) " "Found design unit 1: verbosity_pkg (SystemVerilog) (hdmi_qsys)" {  } { { "hdmi_qsys/synthesis/submodules/verbosity_pkg.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/avalon_mm_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdmi_qsys/synthesis/submodules/avalon_mm_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_mm_pkg (SystemVerilog) (hdmi_qsys) " "Found design unit 1: avalon_mm_pkg (SystemVerilog) (hdmi_qsys)" {  } { { "hdmi_qsys/synthesis/submodules/avalon_mm_pkg.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/avalon_mm_pkg.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/avalon_utilities_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdmi_qsys/synthesis/submodules/avalon_utilities_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_utilities_pkg (SystemVerilog) (hdmi_qsys) " "Found design unit 1: avalon_utilities_pkg (SystemVerilog) (hdmi_qsys)" {  } { { "hdmi_qsys/synthesis/submodules/avalon_utilities_pkg.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/avalon_utilities_pkg.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_master_bfm " "Found entity 1: altera_avalon_mm_master_bfm" {  } { { "hdmi_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_mm " "Found entity 1: hdmi_mm" {  } { { "hdmi_qsys/synthesis/submodules/hdmi_mm.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/hdmi_qsys/synthesis/submodules/hdmi_mm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "tb_top.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/tb_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702200830938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200830938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_top " "Elaborating entity \"tb_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702200831049 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "tb_top " "Entity \"tb_top\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1702200831052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_mm_master_bfm 52 " "Ignored 52 assignments for entity \"altera_avalon_mm_master_bfm\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys 22 " "Ignored 22 assignments for entity \"hdmi_qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"hdmi_qsys_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"hdmi_qsys_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"hdmi_qsys_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"hdmi_qsys_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"hdmi_qsys_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"hdmi_qsys_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hdmi_qsys_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"hdmi_qsys_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1702200831891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/output_files/tb_top.map.smsg " "Generated suppressed messages file /home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/output_files/tb_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200831923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702200832113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702200832113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "tb_top.sv" "" { Text "/home/user/Projects/max10/hdmi/avalon_mm/testbench_ip/tb_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702200832628 "|tb_top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702200832628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702200832638 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702200832638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702200832638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702200832657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 12:33:52 2023 " "Processing ended: Sun Dec 10 12:33:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702200832657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702200832657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702200832657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702200832657 ""}
