
*** Running vivado
    with args -log M_P.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source M_P.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source M_P.tcl -notrace
Command: synth_design -top M_P -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 81936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 359.457 ; gain = 100.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'M_P' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:46]
INFO: [Synth 8-3491] module 'Inst_Decoder' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Inst_Decoder.vhd:34' bound to instance 'Instruction_Decoder' of component 'Inst_Decoder' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Inst_Decoder' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Inst_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Inst_Decoder' (1#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Inst_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'REGISTER_BANK' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:34' bound to instance 'Reg_bank' of component 'REGISTER_BANK' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:181]
INFO: [Synth 8-638] synthesizing module 'REGISTER_BANK' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:49]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG0' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:45]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'FF0' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'FF1' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'FF2' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:71]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'FF3' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Reg_D_FF' (3#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:45]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG1' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:89]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG2' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:98]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG3' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:107]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG4' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:116]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG5' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:125]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG6' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:134]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd:35' bound to instance 'REG7' of component 'Reg_D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:143]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd:34' bound to instance 'DECODER' of component 'Decoder_3_to_8' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd:42]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (4#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (5#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'REGISTER_BANK' (6#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd:49]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd:34' bound to instance 'Program_Counter' of component 'PC' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:196]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd:72]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd:79]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'PC' (7#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd:34' bound to instance 'BIT_3_Adder' of component 'Adder_3_bit' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:44]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (10#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd:39]
INFO: [Synth 8-3491] module 'Seven_Seg' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Seven_Seg.vhd:34' bound to instance 'Seven_Segment' of component 'Seven_Seg' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Seven_Seg' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Seven_Seg.vhd:44]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Seven_Seg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (11#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Seven_Seg' (12#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Seven_Seg.vhd:44]
INFO: [Synth 8-3491] module 'Mux_8_way_4' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:34' bound to instance 'Mux8_way_4bit_1' of component 'Mux_8_way_4' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:34' bound to instance 'MUX8_0' of component 'Mux_8_to_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd:34' bound to instance 'DECORDER' of component 'Decoder_3_to_8' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (13#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:34' bound to instance 'MUX8_1' of component 'Mux_8_to_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:69]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:34' bound to instance 'MUX8_2' of component 'Mux_8_to_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:83]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd:34' bound to instance 'MUX8_3' of component 'Mux_8_to_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4' (14#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_way_4' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd:34' bound to instance 'Mux8_way_4bit_2' of component 'Mux_8_way_4' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:234]
INFO: [Synth 8-3491] module 'ROM' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/ROM.vhd:35' bound to instance 'ROM_1' of component 'ROM' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:248]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (15#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/ROM.vhd:40]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Slow_Clk.vhd:34' bound to instance 'Slow_Clock' of component 'Slow_Clk' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (16#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4_BIT' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:34' bound to instance 'MUX_2_4' of component 'MUX_2_WAY_4_BIT' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:260]
INFO: [Synth 8-638] synthesizing module 'MUX_2_WAY_4_BIT' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_0' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:50]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1' (17#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:40]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_1' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:56]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_2' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:62]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_3' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_WAY_4_BIT' (18#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd:41]
INFO: [Synth 8-3491] module 'AddSub' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:34' bound to instance 'adder_subs' of component 'AddSub' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:267]
INFO: [Synth 8-638] synthesizing module 'AddSub' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:83]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:91]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:99]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'AddSub' (19#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd:55]
INFO: [Synth 8-3491] module 'MUX_2_WAY_3_Bit' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd:34' bound to instance 'MUX_2_3_Bit' of component 'MUX_2_WAY_3_Bit' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:289]
INFO: [Synth 8-638] synthesizing module 'MUX_2_WAY_3_Bit' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_0' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd:51]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_1' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd:57]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd:34' bound to instance 'MUX_2_1_2' of component 'MUX_2_1' [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_WAY_3_Bit' (20#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'M_P' (21#1) [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd:46]
WARNING: [Synth 8-3331] design Reg_D_FF has unconnected port Qbar[2]
WARNING: [Synth 8-3331] design Reg_D_FF has unconnected port Qbar[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 415.352 ; gain = 156.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 415.352 ; gain = 156.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 415.352 ; gain = 156.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc]
Finished Parsing XDC File [C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/M_P_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/M_P_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 745.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 745.816 ; gain = 486.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 745.816 ; gain = 486.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 745.816 ; gain = 486.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 745.816 ; gain = 486.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AddSub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG0/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG1/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG2/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG3/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG4/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG5/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG6/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reg_bank/REG7/FF3/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D_FF0/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D_FF1/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D_FF2/Qbar_reg was removed.  [E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd:50]
INFO: [Synth 8-5545] ROM "Slow_Clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design M_P has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design M_P has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design M_P has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design M_P has port anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG6/FF3/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG4/FF3/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG3/FF3/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG1/FF3/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG6/FF2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG4/FF2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG3/FF2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG1/FF2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG6/FF1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG4/FF1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG3/FF1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG1/FF1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG6/FF0/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG4/FF0/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG3/FF0/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank/REG1/FF0/Q_reg )
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG2/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG2/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG2/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG7/FF0/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG7/FF1/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG7/FF2/Qbar_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF0/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF0/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF0/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF0/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF0/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF1/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF1/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF1/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF1/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF1/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF2/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF2/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF2/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF2/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF2/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG0/FF3/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG1/FF3/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG3/FF3/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG4/FF3/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG6/FF3/Q_reg) is unused and will be removed from module M_P.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 745.816 ; gain = 486.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 745.816 ; gain = 486.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF0/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF1/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF2/Q_reg) is unused and will be removed from module M_P.
WARNING: [Synth 8-3332] Sequential element (Reg_bank/REG5/FF3/Q_reg) is unused and will be removed from module M_P.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    19|
|6     |LUT5   |    17|
|7     |LUT6   |    12|
|8     |FDRE   |    45|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   129|
|2     |  Program_Counter |PC            |    39|
|3     |    D_FF0         |D_FF_8        |    10|
|4     |    D_FF1         |D_FF_9        |     8|
|5     |    D_FF2         |D_FF_10       |    21|
|6     |  Reg_bank        |REGISTER_BANK |    16|
|7     |    REG2          |Reg_D_FF      |     5|
|8     |      FF0         |D_FF_4        |     2|
|9     |      FF1         |D_FF_5        |     1|
|10    |      FF2         |D_FF_6        |     1|
|11    |      FF3         |D_FF_7        |     1|
|12    |    REG7          |Reg_D_FF_0    |    11|
|13    |      FF0         |D_FF          |     1|
|14    |      FF1         |D_FF_1        |     1|
|15    |      FF2         |D_FF_2        |     1|
|16    |      FF3         |D_FF_3        |     8|
|17    |  Slow_Clock      |Slow_Clk      |    54|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 756.684 ; gain = 167.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 756.684 ; gain = 497.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 757.031 ; gain = 510.867
INFO: [Common 17-1381] The checkpoint 'E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1/M_P.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file M_P_utilization_synth.rpt -pb M_P_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 757.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May  4 23:28:08 2024...
