{"top":"global.fifo_mem",
"namespaces":{
  "global":{
    "modules":{
      "fifo_mem":{
        "genref":"global.fifo_mem",
        "genargs":{"depth":["Int",8], "width":["Int",8]},
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst","BitIn"],
          ["push","BitIn"],
          ["pop","BitIn"],
          ["data_in",["Array",8,"BitIn"]],
          ["full","Bit"],
          ["empty","Bit"],
          ["data_out",["Array",8,"Bit"]]
        ]],
        "instances":{
          "emptyEq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          },
          "fullCalc":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",1]}
          },
          "fullEq_1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "fullEq_2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",8], "has_init":["Bool",false], "width":["Int",8]}
          },
          "notfullEq_1":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",1]}
          },
          "one":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h1"]}
          },
          "rdPtr":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",3]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",3],"3'hx"]}
          },
          "rdPtrEn":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",3]}
          },
          "rdPtrRst":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",3]}
          },
          "rdPtrSlice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",2], "lo":["Int",0], "width":["Int",3]}
          },
          "rdPtrp1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          },
          "wrPtr":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",3]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",3],"3'hx"]}
          },
          "wrPtrEn":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",3]}
          },
          "wrPtrRst":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",3]}
          },
          "wrPtrSlice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",2], "lo":["Int",0], "width":["Int",3]}
          },
          "wrPtrp1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          },
          "zero":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h0"]}
          }
        },
        "connections":[
          ["emptyEq.in0","rdPtr.out"],
          ["emptyEq.in1","wrPtr.out"],
          ["emptyEq.out","self.empty"],
          ["fullCalc.in0","notfullEq_1.out"],
          ["fullEq_1.out","notfullEq_1.in.0"],
          ["fullEq_2.in0","rdPtrSlice.out"],
          ["fullEq_2.in1","wrPtrSlice.out"],
          ["fullEq_2.out","fullCalc.in1.0"],
          ["mem.clk","self.clk"],
          ["mem.raddr","rdPtr.out"],
          ["mem.rdata","self.data_out"],
          ["mem.waddr","wrPtr.out"],
          ["mem.wdata","self.data_in"],
          ["mem.wen","self.push"],
          ["one.out","rdPtrp1.in0"],
          ["one.out","wrPtrp1.in0"],
          ["rdPtr.clk","self.clk"],
          ["rdPtr.in","rdPtrRst.out"],
          ["rdPtr.out","rdPtrEn.in0"],
          ["rdPtr.out","rdPtrSlice.in"],
          ["rdPtr.out","rdPtrp1.in1"],
          ["rdPtrEn.in1","rdPtrp1.out"],
          ["rdPtrEn.out","rdPtrRst.in0"],
          ["rdPtrEn.sel","self.pop"],
          ["rdPtrRst.in1","zero.out"],
          ["rdPtrRst.sel","self.rst"],
          ["self.clk","wrPtr.clk"],
          ["self.full","fullCalc.out.0"],
          ["self.push","wrPtrEn.sel"],
          ["self.rst","wrPtrRst.sel"],
          ["wrPtr.in","wrPtrRst.out"],
          ["wrPtr.out","wrPtrEn.in0"],
          ["wrPtr.out","wrPtrSlice.in"],
          ["wrPtr.out","wrPtrp1.in1"],
          ["wrPtrEn.in1","wrPtrp1.out"],
          ["wrPtrEn.out","wrPtrRst.in0"],
          ["wrPtrRst.in1","zero.out"],
          ["fullEq_1.in0.0","rdPtr.out.2"],
          ["fullEq_1.in1.0","wrPtr.out.2"]
        ]
      }
    }
  }
}
}
