Protel Design System Design Rule Check
PCB File : D:\HOC_TAP\02_PIF\PIF_Projects\LPM\PCB_LPM\r3\LPM_CLK.PcbDoc
Date     : 2/3/2024
Time     : 6:35:14 PM

Processing Rule : Clearance Constraint (Gap=0.203mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.762mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad C8-2(79.362mm,35.535mm) on Top Layer And Via (80.277mm,36.817mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad J1-(64.875mm,32.434mm) on Top Layer And Pad J1-1(66.325mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad J1-(72.275mm,32.434mm) on Top Layer And Pad J1-10(70.825mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-1(66.325mm,34.834mm) on Top Layer And Pad J1-2(66.825mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-10(70.825mm,34.834mm) on Top Layer And Pad J1-9(70.325mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-2(66.825mm,34.834mm) on Top Layer And Pad J1-3(67.325mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-3(67.325mm,34.834mm) on Top Layer And Pad J1-4(67.825mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-4(67.825mm,34.834mm) on Top Layer And Pad J1-5(68.325mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-5(68.325mm,34.834mm) on Top Layer And Pad J1-6(68.825mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-6(68.825mm,34.834mm) on Top Layer And Pad J1-7(69.325mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-7(69.325mm,34.834mm) on Top Layer And Pad J1-8(69.825mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-8(69.825mm,34.834mm) on Top Layer And Pad J1-9(70.325mm,34.834mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad SW1-A1(94.85mm,43.264mm) on Bottom Layer And Via (95.669mm,45.072mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(72.699mm,45.377mm) on Bottom Layer And Pad U1-2(72.199mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(68.199mm,45.377mm) on Bottom Layer And Pad U1-11(67.699mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(68.199mm,45.377mm) on Bottom Layer And Pad U1-9(68.699mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(67.699mm,45.377mm) on Bottom Layer And Pad U1-12(67.199mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(65.769mm,46.807mm) on Bottom Layer And Pad U1-14(65.769mm,47.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(65.769mm,47.307mm) on Bottom Layer And Pad U1-15(65.769mm,47.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(65.769mm,47.807mm) on Bottom Layer And Pad U1-16(65.769mm,48.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-16(65.769mm,48.307mm) on Bottom Layer And Pad U1-17(65.769mm,48.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(65.769mm,48.807mm) on Bottom Layer And Pad U1-18(65.769mm,49.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-18(65.769mm,49.307mm) on Bottom Layer And Pad U1-19(65.769mm,49.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(65.769mm,49.807mm) on Bottom Layer And Pad U1-20(65.769mm,50.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(72.199mm,45.377mm) on Bottom Layer And Pad U1-3(71.699mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(65.769mm,50.307mm) on Bottom Layer And Pad U1-21(65.769mm,50.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(65.769mm,50.807mm) on Bottom Layer And Pad U1-22(65.769mm,51.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(65.769mm,51.307mm) on Bottom Layer And Pad U1-23(65.769mm,51.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(65.769mm,51.807mm) on Bottom Layer And Pad U1-24(65.769mm,52.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-25(67.199mm,53.737mm) on Bottom Layer And Pad U1-26(67.699mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(67.699mm,53.737mm) on Bottom Layer And Pad U1-27(68.199mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-27(68.199mm,53.737mm) on Bottom Layer And Pad U1-28(68.699mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(68.699mm,53.737mm) on Bottom Layer And Pad U1-29(69.199mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(69.199mm,53.737mm) on Bottom Layer And Pad U1-30(69.699mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(71.699mm,45.377mm) on Bottom Layer And Pad U1-4(71.199mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-30(69.699mm,53.737mm) on Bottom Layer And Pad U1-31(70.199mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(70.199mm,53.737mm) on Bottom Layer And Pad U1-32(70.699mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-32(70.699mm,53.737mm) on Bottom Layer And Pad U1-33(71.199mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(71.199mm,53.737mm) on Bottom Layer And Pad U1-34(71.699mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(71.699mm,53.737mm) on Bottom Layer And Pad U1-35(72.199mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(72.199mm,53.737mm) on Bottom Layer And Pad U1-36(72.699mm,53.737mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(74.129mm,52.307mm) on Bottom Layer And Pad U1-38(74.129mm,51.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(74.129mm,51.807mm) on Bottom Layer And Pad U1-39(74.129mm,51.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(74.129mm,51.307mm) on Bottom Layer And Pad U1-40(74.129mm,50.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(71.199mm,45.377mm) on Bottom Layer And Pad U1-5(70.699mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(74.129mm,50.807mm) on Bottom Layer And Pad U1-41(74.129mm,50.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(74.129mm,50.307mm) on Bottom Layer And Pad U1-42(74.129mm,49.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(74.129mm,49.807mm) on Bottom Layer And Pad U1-43(74.129mm,49.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(74.129mm,49.307mm) on Bottom Layer And Pad U1-44(74.129mm,48.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(74.129mm,48.807mm) on Bottom Layer And Pad U1-45(74.129mm,48.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(74.129mm,48.307mm) on Bottom Layer And Pad U1-46(74.129mm,47.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(74.129mm,47.807mm) on Bottom Layer And Pad U1-47(74.129mm,47.307mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(74.129mm,47.307mm) on Bottom Layer And Pad U1-48(74.129mm,46.807mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(70.699mm,45.377mm) on Bottom Layer And Pad U1-6(70.199mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-6(70.199mm,45.377mm) on Bottom Layer And Pad U1-7(69.699mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(69.699mm,45.377mm) on Bottom Layer And Pad U1-8(69.199mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(69.199mm,45.377mm) on Bottom Layer And Pad U1-9(68.699mm,45.377mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (60.395mm,46.588mm) from Top Layer to Bottom Layer And Via (60.465mm,45.491mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
Rule Violations :58

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (59.879mm,35.776mm) on Top Overlay And Pad Q1-1(59.83mm,36.767mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-N1(68.714mm,51.181mm) on Top Layer And Text "C1" (66.497mm,41.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-N1(68.714mm,51.181mm) on Top Layer And Text "C5" (71.704mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-1(46.901mm,43.294mm) on Top Layer And Track (43.828mm,42.456mm)(47.714mm,42.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-1(46.901mm,43.294mm) on Top Layer And Track (43.828mm,44.158mm)(47.714mm,44.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C10-1(46.901mm,43.294mm) on Top Layer And Track (45.326mm,42.659mm)(46.19mm,42.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C10-1(46.901mm,43.294mm) on Top Layer And Track (45.326mm,43.929mm)(46.19mm,43.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C10-1(46.901mm,43.294mm) on Top Layer And Track (47.714mm,42.456mm)(47.714mm,44.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C10-2(44.615mm,43.294mm) on Top Layer And Track (43.828mm,42.456mm)(43.828mm,44.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(44.615mm,43.294mm) on Top Layer And Track (43.828mm,42.456mm)(47.714mm,42.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-2(44.615mm,43.294mm) on Top Layer And Track (43.828mm,44.158mm)(47.714mm,44.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C10-2(44.615mm,43.294mm) on Top Layer And Track (45.326mm,42.659mm)(46.19mm,42.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C10-2(44.615mm,43.294mm) on Top Layer And Track (45.326mm,43.929mm)(46.19mm,43.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C1-1(67.107mm,39.662mm) on Top Layer And Track (66.294mm,38.798mm)(66.294mm,40.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-1(67.107mm,39.662mm) on Top Layer And Track (66.294mm,38.798mm)(70.18mm,38.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-1(67.107mm,39.662mm) on Top Layer And Track (66.294mm,40.5mm)(70.18mm,40.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-1(67.107mm,39.662mm) on Top Layer And Track (67.818mm,39.027mm)(68.682mm,39.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-1(67.107mm,39.662mm) on Top Layer And Track (67.818mm,40.297mm)(68.682mm,40.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C11-1(95.841mm,49.384mm) on Top Layer And Track (95.028mm,48.52mm)(95.028mm,50.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C11-1(95.841mm,49.384mm) on Top Layer And Track (95.028mm,48.52mm)(98.914mm,48.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-1(95.841mm,49.384mm) on Top Layer And Track (95.028mm,50.222mm)(98.914mm,50.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C11-1(95.841mm,49.384mm) on Top Layer And Track (96.552mm,48.749mm)(97.415mm,48.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C11-1(95.841mm,49.384mm) on Top Layer And Track (96.552mm,50.019mm)(97.415mm,50.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C11-2(98.127mm,49.384mm) on Top Layer And Track (95.028mm,48.52mm)(98.914mm,48.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-2(98.127mm,49.384mm) on Top Layer And Track (95.028mm,50.222mm)(98.914mm,50.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C11-2(98.127mm,49.384mm) on Top Layer And Track (96.552mm,48.749mm)(97.415mm,48.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C11-2(98.127mm,49.384mm) on Top Layer And Track (96.552mm,50.019mm)(97.415mm,50.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C11-2(98.127mm,49.384mm) on Top Layer And Track (98.914mm,48.52mm)(98.914mm,50.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-2(69.393mm,39.662mm) on Top Layer And Track (66.294mm,38.798mm)(70.18mm,38.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-2(69.393mm,39.662mm) on Top Layer And Track (66.294mm,40.5mm)(70.18mm,40.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-2(69.393mm,39.662mm) on Top Layer And Track (67.818mm,39.027mm)(68.682mm,39.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-2(69.393mm,39.662mm) on Top Layer And Track (67.818mm,40.297mm)(68.682mm,40.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C1-2(69.393mm,39.662mm) on Top Layer And Track (70.18mm,38.798mm)(70.18mm,40.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C12-1(71.552mm,41.377mm) on Bottom Layer And Track (68.478mm,40.513mm)(72.365mm,40.513mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C12-1(71.552mm,41.377mm) on Bottom Layer And Track (68.478mm,42.215mm)(72.365mm,42.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C12-1(71.552mm,41.377mm) on Bottom Layer And Track (69.977mm,40.742mm)(70.841mm,40.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C12-1(71.552mm,41.377mm) on Bottom Layer And Track (69.977mm,42.012mm)(70.841mm,42.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C12-1(71.552mm,41.377mm) on Bottom Layer And Track (72.365mm,40.513mm)(72.365mm,42.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C12-2(69.266mm,41.377mm) on Bottom Layer And Track (68.478mm,40.513mm)(68.478mm,42.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C12-2(69.266mm,41.377mm) on Bottom Layer And Track (68.478mm,40.513mm)(72.365mm,40.513mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C12-2(69.266mm,41.377mm) on Bottom Layer And Track (68.478mm,42.215mm)(72.365mm,42.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C12-2(69.266mm,41.377mm) on Bottom Layer And Track (69.977mm,40.742mm)(70.841mm,40.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C12-2(69.266mm,41.377mm) on Bottom Layer And Track (69.977mm,42.012mm)(70.841mm,42.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C13-1(61.011mm,54.216mm) on Bottom Layer And Track (60.173mm,51.143mm)(60.173mm,55.029mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C13-1(61.011mm,54.216mm) on Bottom Layer And Track (60.173mm,55.029mm)(61.874mm,55.029mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-1(61.011mm,54.216mm) on Bottom Layer And Track (60.376mm,52.642mm)(60.376mm,53.505mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-1(61.011mm,54.216mm) on Bottom Layer And Track (61.646mm,52.642mm)(61.646mm,53.505mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C13-1(61.011mm,54.216mm) on Bottom Layer And Track (61.874mm,51.143mm)(61.874mm,55.029mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C13-2(61.011mm,51.93mm) on Bottom Layer And Track (60.173mm,51.143mm)(60.173mm,55.029mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C13-2(61.011mm,51.93mm) on Bottom Layer And Track (60.173mm,51.143mm)(61.874mm,51.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-2(61.011mm,51.93mm) on Bottom Layer And Track (60.376mm,52.642mm)(60.376mm,53.505mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-2(61.011mm,51.93mm) on Bottom Layer And Track (61.646mm,52.642mm)(61.646mm,53.505mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C13-2(61.011mm,51.93mm) on Bottom Layer And Track (61.874mm,51.143mm)(61.874mm,55.029mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C14-1(76.937mm,54.508mm) on Bottom Layer And Track (76.098mm,51.435mm)(76.098mm,55.321mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C14-1(76.937mm,54.508mm) on Bottom Layer And Track (76.098mm,55.321mm)(77.8mm,55.321mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C14-1(76.937mm,54.508mm) on Bottom Layer And Track (76.302mm,52.934mm)(76.302mm,53.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C14-1(76.937mm,54.508mm) on Bottom Layer And Track (77.572mm,52.934mm)(77.572mm,53.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C14-1(76.937mm,54.508mm) on Bottom Layer And Track (77.8mm,51.435mm)(77.8mm,55.321mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad C14-2(76.937mm,52.222mm) on Bottom Layer And Text "C14" (81.711mm,50.749mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C14-2(76.937mm,52.222mm) on Bottom Layer And Track (76.098mm,51.435mm)(76.098mm,55.321mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C14-2(76.937mm,52.222mm) on Bottom Layer And Track (76.098mm,51.435mm)(77.8mm,51.435mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C14-2(76.937mm,52.222mm) on Bottom Layer And Track (76.302mm,52.934mm)(76.302mm,53.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C14-2(76.937mm,52.222mm) on Bottom Layer And Track (77.572mm,52.934mm)(77.572mm,53.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C14-2(76.937mm,52.222mm) on Bottom Layer And Track (77.8mm,51.435mm)(77.8mm,55.321mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-1(78.057mm,44.916mm) on Bottom Layer And Text "C16" (78.715mm,44.298mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C15-1(78.057mm,44.916mm) on Bottom Layer And Track (74.983mm,44.052mm)(78.869mm,44.052mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-1(78.057mm,44.916mm) on Bottom Layer And Track (74.983mm,45.754mm)(78.869mm,45.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-1(78.057mm,44.916mm) on Bottom Layer And Track (76.482mm,44.281mm)(77.345mm,44.281mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-1(78.057mm,44.916mm) on Bottom Layer And Track (76.482mm,45.551mm)(77.345mm,45.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C15-1(78.057mm,44.916mm) on Bottom Layer And Track (78.869mm,44.052mm)(78.869mm,45.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-2(75.771mm,44.916mm) on Bottom Layer And Text "C16" (78.715mm,44.298mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C15-2(75.771mm,44.916mm) on Bottom Layer And Track (74.983mm,44.052mm)(74.983mm,45.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C15-2(75.771mm,44.916mm) on Bottom Layer And Track (74.983mm,44.052mm)(78.869mm,44.052mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-2(75.771mm,44.916mm) on Bottom Layer And Track (74.983mm,45.754mm)(78.869mm,45.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-2(75.771mm,44.916mm) on Bottom Layer And Track (76.482mm,44.281mm)(77.345mm,44.281mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-2(75.771mm,44.916mm) on Bottom Layer And Track (76.482mm,45.551mm)(77.345mm,45.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(78.082mm,42.642mm) on Bottom Layer And Text "C15" (79.046mm,41.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-1(78.082mm,42.642mm) on Bottom Layer And Track (75.009mm,41.779mm)(78.895mm,41.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-1(78.082mm,42.642mm) on Bottom Layer And Track (75.009mm,43.48mm)(78.895mm,43.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-1(78.082mm,42.642mm) on Bottom Layer And Track (76.507mm,42.007mm)(77.371mm,42.007mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-1(78.082mm,42.642mm) on Bottom Layer And Track (76.507mm,43.277mm)(77.371mm,43.277mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C16-1(78.082mm,42.642mm) on Bottom Layer And Track (78.895mm,41.779mm)(78.895mm,43.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(75.796mm,42.642mm) on Bottom Layer And Text "C15" (79.046mm,41.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C16-2(75.796mm,42.642mm) on Bottom Layer And Track (75.009mm,41.779mm)(75.009mm,43.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-2(75.796mm,42.642mm) on Bottom Layer And Track (75.009mm,41.779mm)(78.895mm,41.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-2(75.796mm,42.642mm) on Bottom Layer And Track (75.009mm,43.48mm)(78.895mm,43.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-2(75.796mm,42.642mm) on Bottom Layer And Track (76.507mm,42.007mm)(77.371mm,42.007mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-2(75.796mm,42.642mm) on Bottom Layer And Track (76.507mm,43.277mm)(77.371mm,43.277mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-1(88.024mm,43.294mm) on Top Layer And Track (87.16mm,40.221mm)(87.16mm,44.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C2-1(88.024mm,43.294mm) on Top Layer And Track (87.16mm,44.107mm)(88.862mm,44.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-1(88.024mm,43.294mm) on Top Layer And Track (87.389mm,41.719mm)(87.389mm,42.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-1(88.024mm,43.294mm) on Top Layer And Track (88.659mm,41.719mm)(88.659mm,42.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-1(88.024mm,43.294mm) on Top Layer And Track (88.862mm,40.221mm)(88.862mm,44.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-2(88.024mm,41.008mm) on Top Layer And Track (87.16mm,40.221mm)(87.16mm,44.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C2-2(88.024mm,41.008mm) on Top Layer And Track (87.16mm,40.221mm)(88.862mm,40.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-2(88.024mm,41.008mm) on Top Layer And Track (87.389mm,41.719mm)(87.389mm,42.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-2(88.024mm,41.008mm) on Top Layer And Track (88.659mm,41.719mm)(88.659mm,42.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-2(88.024mm,41.008mm) on Top Layer And Track (88.862mm,40.221mm)(88.862mm,44.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C3-1(91.059mm,39.865mm) on Top Layer And Track (90.068mm,38.087mm)(90.068mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C3-1(91.059mm,39.865mm) on Top Layer And Track (90.119mm,38.595mm)(91.999mm,38.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C3-1(91.059mm,39.865mm) on Top Layer And Track (92.05mm,38.087mm)(92.05mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C3-2(91.059mm,43.142mm) on Top Layer And Track (90.068mm,42.304mm)(90.068mm,44.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad C3-2(91.059mm,43.142mm) on Top Layer And Track (90.068mm,44.346mm)(92.07mm,44.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C3-2(91.059mm,43.142mm) on Top Layer And Track (92.07mm,42.304mm)(92.07mm,44.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C4-1(88.786mm,46.177mm) on Top Layer And Track (87.973mm,45.314mm)(87.973mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-1(88.786mm,46.177mm) on Top Layer And Track (87.973mm,45.314mm)(91.859mm,45.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-1(88.786mm,46.177mm) on Top Layer And Track (87.973mm,47.015mm)(91.859mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-1(88.786mm,46.177mm) on Top Layer And Track (89.497mm,45.542mm)(90.361mm,45.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-1(88.786mm,46.177mm) on Top Layer And Track (89.497mm,46.812mm)(90.361mm,46.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(91.072mm,46.177mm) on Top Layer And Text "C3" (90.195mm,45.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-2(91.072mm,46.177mm) on Top Layer And Track (87.973mm,45.314mm)(91.859mm,45.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-2(91.072mm,46.177mm) on Top Layer And Track (87.973mm,47.015mm)(91.859mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-2(91.072mm,46.177mm) on Top Layer And Track (89.497mm,45.542mm)(90.361mm,45.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-2(91.072mm,46.177mm) on Top Layer And Track (89.497mm,46.812mm)(90.361mm,46.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C4-2(91.072mm,46.177mm) on Top Layer And Track (91.859mm,45.314mm)(91.859mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(72.322mm,39.609mm) on Top Layer And Text "R1" (71.933mm,39.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C5-1(72.322mm,39.609mm) on Top Layer And Track (71.509mm,38.745mm)(71.509mm,40.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-1(72.322mm,39.609mm) on Top Layer And Track (71.509mm,38.745mm)(75.396mm,38.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-1(72.322mm,39.609mm) on Top Layer And Track (71.509mm,40.447mm)(75.396mm,40.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-1(72.322mm,39.609mm) on Top Layer And Track (73.033mm,38.974mm)(73.897mm,38.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-1(72.322mm,39.609mm) on Top Layer And Track (73.033mm,40.244mm)(73.897mm,40.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(74.608mm,39.609mm) on Top Layer And Text "R1" (71.933mm,39.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-2(74.608mm,39.609mm) on Top Layer And Track (71.509mm,38.745mm)(75.396mm,38.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-2(74.608mm,39.609mm) on Top Layer And Track (71.509mm,40.447mm)(75.396mm,40.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-2(74.608mm,39.609mm) on Top Layer And Track (73.033mm,38.974mm)(73.897mm,38.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-2(74.608mm,39.609mm) on Top Layer And Track (73.033mm,40.244mm)(73.897mm,40.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-2(74.608mm,39.609mm) on Top Layer And Track (75.396mm,38.745mm)(75.396mm,40.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C6-1(53.15mm,53.937mm) on Bottom Layer And Track (50.076mm,53.073mm)(53.962mm,53.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-1(53.15mm,53.937mm) on Bottom Layer And Track (50.076mm,54.775mm)(53.962mm,54.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-1(53.15mm,53.937mm) on Bottom Layer And Track (51.575mm,53.302mm)(52.438mm,53.302mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-1(53.15mm,53.937mm) on Bottom Layer And Track (51.575mm,54.572mm)(52.438mm,54.572mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C6-1(53.15mm,53.937mm) on Bottom Layer And Track (53.962mm,53.073mm)(53.962mm,54.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-2(50.864mm,53.937mm) on Bottom Layer And Track (50.076mm,53.073mm)(50.076mm,54.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C6-2(50.864mm,53.937mm) on Bottom Layer And Track (50.076mm,53.073mm)(53.962mm,53.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-2(50.864mm,53.937mm) on Bottom Layer And Track (50.076mm,54.775mm)(53.962mm,54.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-2(50.864mm,53.937mm) on Bottom Layer And Track (51.575mm,53.302mm)(52.438mm,53.302mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-2(50.864mm,53.937mm) on Bottom Layer And Track (51.575mm,54.572mm)(52.438mm,54.572mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C7-1(95.707mm,43.218mm) on Top Layer And Track (94.894mm,42.355mm)(94.894mm,44.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-1(95.707mm,43.218mm) on Top Layer And Track (94.894mm,42.355mm)(98.781mm,42.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-1(95.707mm,43.218mm) on Top Layer And Track (94.894mm,44.056mm)(98.781mm,44.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C7-1(95.707mm,43.218mm) on Top Layer And Track (96.418mm,42.583mm)(97.282mm,42.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C7-1(95.707mm,43.218mm) on Top Layer And Track (96.418mm,43.853mm)(97.282mm,43.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-2(97.993mm,43.218mm) on Top Layer And Track (94.894mm,42.355mm)(98.781mm,42.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-2(97.993mm,43.218mm) on Top Layer And Track (94.894mm,44.056mm)(98.781mm,44.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C7-2(97.993mm,43.218mm) on Top Layer And Track (96.418mm,42.583mm)(97.282mm,42.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C7-2(97.993mm,43.218mm) on Top Layer And Track (96.418mm,43.853mm)(97.282mm,43.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C7-2(97.993mm,43.218mm) on Top Layer And Track (98.781mm,42.355mm)(98.781mm,44.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-1(79.362mm,33.249mm) on Top Layer And Track (78.524mm,32.436mm)(78.524mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C8-1(79.362mm,33.249mm) on Top Layer And Track (78.524mm,32.436mm)(80.226mm,32.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-1(79.362mm,33.249mm) on Top Layer And Track (78.727mm,33.96mm)(78.727mm,34.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-1(79.362mm,33.249mm) on Top Layer And Track (79.997mm,33.96mm)(79.997mm,34.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-1(79.362mm,33.249mm) on Top Layer And Track (80.226mm,32.436mm)(80.226mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-2(79.362mm,35.535mm) on Top Layer And Track (78.524mm,32.436mm)(78.524mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C8-2(79.362mm,35.535mm) on Top Layer And Track (78.524mm,36.322mm)(80.226mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-2(79.362mm,35.535mm) on Top Layer And Track (78.727mm,33.96mm)(78.727mm,34.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-2(79.362mm,35.535mm) on Top Layer And Track (79.997mm,33.96mm)(79.997mm,34.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-2(79.362mm,35.535mm) on Top Layer And Track (80.226mm,32.436mm)(80.226mm,36.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-1(47.015mm,49.301mm) on Top Layer And Track (43.942mm,48.463mm)(47.828mm,48.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C9-1(47.015mm,49.301mm) on Top Layer And Track (43.942mm,50.165mm)(47.828mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C9-1(47.015mm,49.301mm) on Top Layer And Track (45.441mm,48.666mm)(46.304mm,48.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C9-1(47.015mm,49.301mm) on Top Layer And Track (45.441mm,49.936mm)(46.304mm,49.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C9-1(47.015mm,49.301mm) on Top Layer And Track (47.828mm,48.463mm)(47.828mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C9-2(44.729mm,49.301mm) on Top Layer And Track (43.942mm,48.463mm)(43.942mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-2(44.729mm,49.301mm) on Top Layer And Track (43.942mm,48.463mm)(47.828mm,48.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C9-2(44.729mm,49.301mm) on Top Layer And Track (43.942mm,50.165mm)(47.828mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C9-2(44.729mm,49.301mm) on Top Layer And Track (45.441mm,48.666mm)(46.304mm,48.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C9-2(44.729mm,49.301mm) on Top Layer And Track (45.441mm,49.936mm)(46.304mm,49.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(84.366mm,38.623mm) on Top Layer And Text "SW2" (81.28mm,37.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D2-1(92.558mm,35.369mm) on Top Layer And Track (91.834mm,34.734mm)(92.977mm,34.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D2-1(92.558mm,35.369mm) on Top Layer And Track (91.834mm,36.004mm)(92.977mm,36.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D2-2(94.158mm,35.369mm) on Top Layer And Track (93.739mm,34.734mm)(94.755mm,34.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D2-2(94.158mm,35.369mm) on Top Layer And Track (93.739mm,36.004mm)(94.755mm,36.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D2-2(94.158mm,35.369mm) on Top Layer And Track (94.755mm,34.734mm)(95.009mm,34.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D2-2(94.158mm,35.369mm) on Top Layer And Track (94.755mm,36.004mm)(95.009mm,35.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(66.325mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-10(70.825mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-2(66.825mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-3(67.325mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-4(67.825mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-5(68.325mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-6(68.825mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-7(69.325mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-8(69.825mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-9(70.325mm,34.834mm) on Top Layer And Track (62.835mm,34.885mm)(74.341mm,34.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K1-0(50.806mm,56.706mm) on Multi-Layer And Track (49.771mm,55.613mm)(49.771mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad K1-1(53.251mm,56.706mm) on Multi-Layer And Track (54.242mm,55.613mm)(54.242mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LS1-2(57.114mm,32.587mm) on Top Layer And Text "D1" (57.125mm,30.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad LS1-N(50.963mm,32.587mm) on Top Layer And Text "-" (49.324mm,33.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-1(83.591mm,49.543mm) on Multi-Layer And Track (82.321mm,48.273mm)(92.481mm,48.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-1(83.591mm,49.543mm) on Multi-Layer And Track (82.321mm,50.813mm)(92.481mm,50.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-1(83.591mm,49.543mm) on Multi-Layer And Track (84.734mm,48.273mm)(84.734mm,50.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-2(86.157mm,49.543mm) on Multi-Layer And Track (82.321mm,48.273mm)(92.481mm,48.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-2(86.157mm,49.543mm) on Multi-Layer And Track (82.321mm,50.813mm)(92.481mm,50.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-3(88.646mm,49.543mm) on Multi-Layer And Text "C4" (90.614mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-3(88.646mm,49.543mm) on Multi-Layer And Track (82.321mm,48.273mm)(92.481mm,48.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-3(88.646mm,49.543mm) on Multi-Layer And Track (82.321mm,50.813mm)(92.481mm,50.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-4(91.211mm,49.543mm) on Multi-Layer And Text "C4" (90.614mm,49.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-4(91.211mm,49.543mm) on Multi-Layer And Track (82.321mm,48.273mm)(92.481mm,48.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad P1-4(91.211mm,49.543mm) on Multi-Layer And Track (82.321mm,50.813mm)(92.481mm,50.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(59.83mm,36.767mm) on Top Layer And Text "R7" (62.242mm,37.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-2(60.77mm,34.272mm) on Top Layer And Text "R6" (59.371mm,33.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(61.72mm,36.772mm) on Top Layer And Text "R7" (62.242mm,37.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad R10-1(95.796mm,53.775mm) on Top Layer And Text "R10" (97.345mm,55.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-1(95.796mm,53.775mm) on Top Layer And Track (95.034mm,51.729mm)(95.034mm,54.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R10-1(95.796mm,53.775mm) on Top Layer And Track (95.034mm,54.396mm)(96.558mm,54.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-1(95.796mm,53.775mm) on Top Layer And Track (95.415mm,52.872mm)(95.415mm,53.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-1(95.796mm,53.775mm) on Top Layer And Track (96.177mm,52.872mm)(96.177mm,53.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-1(95.796mm,53.775mm) on Top Layer And Track (96.558mm,51.729mm)(96.558mm,54.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(95.796mm,52.375mm) on Top Layer And Text "C11" (95.225mm,51.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-2(95.796mm,52.375mm) on Top Layer And Track (95.034mm,51.729mm)(95.034mm,54.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R10-2(95.796mm,52.375mm) on Top Layer And Track (95.034mm,51.729mm)(96.558mm,51.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R10-2(95.796mm,52.375mm) on Top Layer And Track (95.415mm,52.872mm)(95.415mm,53.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R10-2(95.796mm,52.375mm) on Top Layer And Track (96.177mm,52.872mm)(96.177mm,53.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R10-2(95.796mm,52.375mm) on Top Layer And Track (96.558mm,51.729mm)(96.558mm,54.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R1-1(73.798mm,37.501mm) on Top Layer And Track (71.752mm,36.739mm)(74.419mm,36.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R1-1(73.798mm,37.501mm) on Top Layer And Track (71.752mm,38.263mm)(74.419mm,38.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R1-1(73.798mm,37.501mm) on Top Layer And Track (72.895mm,37.12mm)(73.276mm,37.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R1-1(73.798mm,37.501mm) on Top Layer And Track (72.895mm,37.882mm)(73.276mm,37.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R1-1(73.798mm,37.501mm) on Top Layer And Track (74.419mm,36.739mm)(74.419mm,38.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R1-2(72.398mm,37.501mm) on Top Layer And Track (71.752mm,36.739mm)(71.752mm,38.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R1-2(72.398mm,37.501mm) on Top Layer And Track (71.752mm,36.739mm)(74.419mm,36.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R1-2(72.398mm,37.501mm) on Top Layer And Track (71.752mm,38.263mm)(74.419mm,38.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R1-2(72.398mm,37.501mm) on Top Layer And Track (72.895mm,37.12mm)(73.276mm,37.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R1-2(72.398mm,37.501mm) on Top Layer And Track (72.895mm,37.882mm)(73.276mm,37.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-1(78.067mm,46.734mm) on Bottom Layer And Track (77.305mm,46.114mm)(77.305mm,48.781mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R2-1(78.067mm,46.734mm) on Bottom Layer And Track (77.305mm,46.114mm)(78.829mm,46.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-1(78.067mm,46.734mm) on Bottom Layer And Track (77.686mm,47.257mm)(77.686mm,47.638mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-1(78.067mm,46.734mm) on Bottom Layer And Track (78.448mm,47.257mm)(78.448mm,47.638mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-1(78.067mm,46.734mm) on Bottom Layer And Track (78.829mm,46.114mm)(78.829mm,48.781mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-2(78.067mm,48.134mm) on Bottom Layer And Track (77.305mm,46.114mm)(77.305mm,48.781mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R2-2(78.067mm,48.134mm) on Bottom Layer And Track (77.305mm,48.781mm)(78.829mm,48.781mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R2-2(78.067mm,48.134mm) on Bottom Layer And Track (77.686mm,47.257mm)(77.686mm,47.638mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R2-2(78.067mm,48.134mm) on Bottom Layer And Track (78.448mm,47.257mm)(78.448mm,47.638mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R2-2(78.067mm,48.134mm) on Bottom Layer And Track (78.829mm,46.114mm)(78.829mm,48.781mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R3-1(76.619mm,35.46mm) on Top Layer And Track (75.857mm,33.414mm)(75.857mm,36.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R3-1(76.619mm,35.46mm) on Top Layer And Track (75.857mm,36.081mm)(77.381mm,36.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R3-1(76.619mm,35.46mm) on Top Layer And Track (76.238mm,34.557mm)(76.238mm,34.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R3-1(76.619mm,35.46mm) on Top Layer And Track (77.381mm,33.414mm)(77.381mm,36.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R3-1(76.619mm,35.46mm) on Top Layer And Track (77mm,34.557mm)(77mm,34.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R3-2(76.619mm,34.06mm) on Top Layer And Track (75.857mm,33.414mm)(75.857mm,36.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R3-2(76.619mm,34.06mm) on Top Layer And Track (75.857mm,33.414mm)(77.381mm,33.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R3-2(76.619mm,34.06mm) on Top Layer And Track (76.238mm,34.557mm)(76.238mm,34.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R3-2(76.619mm,34.06mm) on Top Layer And Track (77.381mm,33.414mm)(77.381mm,36.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R3-2(76.619mm,34.06mm) on Top Layer And Track (77mm,34.557mm)(77mm,34.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-1(94.109mm,33.172mm) on Top Layer And Track (92.062mm,32.41mm)(94.729mm,32.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-1(94.109mm,33.172mm) on Top Layer And Track (92.062mm,33.934mm)(94.729mm,33.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-1(94.109mm,33.172mm) on Top Layer And Track (93.205mm,32.791mm)(93.586mm,32.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-1(94.109mm,33.172mm) on Top Layer And Track (93.205mm,33.553mm)(93.586mm,33.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R4-1(94.109mm,33.172mm) on Top Layer And Track (94.729mm,32.41mm)(94.729mm,33.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R4-2(92.709mm,33.172mm) on Top Layer And Track (92.062mm,32.41mm)(92.062mm,33.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(92.709mm,33.172mm) on Top Layer And Track (92.062mm,32.41mm)(94.729mm,32.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(92.709mm,33.172mm) on Top Layer And Track (92.062mm,33.934mm)(94.729mm,33.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R4-2(92.709mm,33.172mm) on Top Layer And Track (93.205mm,32.791mm)(93.586mm,32.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R4-2(92.709mm,33.172mm) on Top Layer And Track (93.205mm,33.553mm)(93.586mm,33.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R5-1(95.695mm,39.47mm) on Top Layer And Track (94.933mm,38.849mm)(94.933mm,41.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R5-1(95.695mm,39.47mm) on Top Layer And Track (94.933mm,38.849mm)(96.457mm,38.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R5-1(95.695mm,39.47mm) on Top Layer And Track (95.314mm,39.992mm)(95.314mm,40.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R5-1(95.695mm,39.47mm) on Top Layer And Track (96.076mm,39.992mm)(96.076mm,40.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R5-1(95.695mm,39.47mm) on Top Layer And Track (96.457mm,38.849mm)(96.457mm,41.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R5-2(95.695mm,40.87mm) on Top Layer And Track (94.933mm,38.849mm)(94.933mm,41.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R5-2(95.695mm,40.87mm) on Top Layer And Track (94.933mm,41.516mm)(96.457mm,41.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R5-2(95.695mm,40.87mm) on Top Layer And Track (95.314mm,39.992mm)(95.314mm,40.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R5-2(95.695mm,40.87mm) on Top Layer And Track (96.076mm,39.992mm)(96.076mm,40.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R5-2(95.695mm,40.87mm) on Top Layer And Track (96.457mm,38.849mm)(96.457mm,41.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-1(61.558mm,32.068mm) on Top Layer And Track (59.512mm,31.305mm)(62.179mm,31.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-1(61.558mm,32.068mm) on Top Layer And Track (59.512mm,32.83mm)(62.179mm,32.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-1(61.558mm,32.068mm) on Top Layer And Track (60.655mm,31.686mm)(61.036mm,31.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-1(61.558mm,32.068mm) on Top Layer And Track (60.655mm,32.449mm)(61.036mm,32.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R6-1(61.558mm,32.068mm) on Top Layer And Track (62.179mm,31.305mm)(62.179mm,32.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R6-2(60.158mm,32.068mm) on Top Layer And Track (59.512mm,31.305mm)(59.512mm,32.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-2(60.158mm,32.068mm) on Top Layer And Track (59.512mm,31.305mm)(62.179mm,31.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R6-2(60.158mm,32.068mm) on Top Layer And Track (59.512mm,32.83mm)(62.179mm,32.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R6-2(60.158mm,32.068mm) on Top Layer And Track (60.655mm,31.686mm)(61.036mm,31.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R6-2(60.158mm,32.068mm) on Top Layer And Track (60.655mm,32.449mm)(61.036mm,32.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R7-1(60.259mm,38.76mm) on Top Layer And Track (59.638mm,37.998mm)(59.638mm,39.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-1(60.259mm,38.76mm) on Top Layer And Track (59.638mm,37.998mm)(62.305mm,37.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-1(60.259mm,38.76mm) on Top Layer And Track (59.638mm,39.522mm)(62.305mm,39.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-1(60.259mm,38.76mm) on Top Layer And Track (60.781mm,38.379mm)(61.162mm,38.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-1(60.259mm,38.76mm) on Top Layer And Track (60.781mm,39.141mm)(61.162mm,39.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-2(61.658mm,38.76mm) on Top Layer And Track (59.638mm,37.998mm)(62.305mm,37.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-2(61.658mm,38.76mm) on Top Layer And Track (59.638mm,39.522mm)(62.305mm,39.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R7-2(61.658mm,38.76mm) on Top Layer And Track (60.781mm,38.379mm)(61.162mm,38.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R7-2(61.658mm,38.76mm) on Top Layer And Track (60.781mm,39.141mm)(61.162mm,39.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R7-2(61.658mm,38.76mm) on Top Layer And Track (62.305mm,37.998mm)(62.305mm,39.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R8-1(47.219mm,53.8mm) on Top Layer And Text "R8" (48.31mm,56.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R8-1(47.219mm,53.8mm) on Top Layer And Track (46.457mm,51.754mm)(46.457mm,54.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R8-1(47.219mm,53.8mm) on Top Layer And Track (46.457mm,54.421mm)(47.981mm,54.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-1(47.219mm,53.8mm) on Top Layer And Track (46.838mm,52.897mm)(46.838mm,53.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-1(47.219mm,53.8mm) on Top Layer And Track (47.6mm,52.897mm)(47.6mm,53.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R8-1(47.219mm,53.8mm) on Top Layer And Track (47.981mm,51.754mm)(47.981mm,54.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R8-2(47.219mm,52.4mm) on Top Layer And Track (46.457mm,51.754mm)(46.457mm,54.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R8-2(47.219mm,52.4mm) on Top Layer And Track (46.457mm,51.754mm)(47.981mm,51.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R8-2(47.219mm,52.4mm) on Top Layer And Track (46.838mm,52.897mm)(46.838mm,53.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R8-2(47.219mm,52.4mm) on Top Layer And Track (47.6mm,52.897mm)(47.6mm,53.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R8-2(47.219mm,52.4mm) on Top Layer And Track (47.981mm,51.754mm)(47.981mm,54.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-1(46.914mm,39.253mm) on Top Layer And Track (46.152mm,38.632mm)(46.152mm,41.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad R9-1(46.914mm,39.253mm) on Top Layer And Track (46.152mm,38.632mm)(47.676mm,38.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-1(46.914mm,39.253mm) on Top Layer And Track (46.533mm,39.775mm)(46.533mm,40.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-1(46.914mm,39.253mm) on Top Layer And Track (47.295mm,39.775mm)(47.295mm,40.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-1(46.914mm,39.253mm) on Top Layer And Track (47.676mm,38.632mm)(47.676mm,41.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-2(46.914mm,40.653mm) on Top Layer And Track (46.152mm,38.632mm)(46.152mm,41.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad R9-2(46.914mm,40.653mm) on Top Layer And Track (46.152mm,41.299mm)(47.676mm,41.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R9-2(46.914mm,40.653mm) on Top Layer And Track (46.533mm,39.775mm)(46.533mm,40.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R9-2(46.914mm,40.653mm) on Top Layer And Track (47.295mm,39.775mm)(47.295mm,40.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R9-2(46.914mm,40.653mm) on Top Layer And Track (47.676mm,38.632mm)(47.676mm,41.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-A1(94.85mm,43.264mm) on Bottom Layer And Track (93.65mm,42.964mm)(93.85mm,42.964mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-A1(94.85mm,43.264mm) on Bottom Layer And Track (95.85mm,42.964mm)(97.85mm,42.964mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-A2(94.85mm,36.264mm) on Bottom Layer And Track (93.65mm,36.564mm)(93.85mm,36.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-A2(94.85mm,36.264mm) on Bottom Layer And Track (95.85mm,36.564mm)(97.85mm,36.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-B1(98.85mm,43.264mm) on Bottom Layer And Track (95.85mm,42.964mm)(97.85mm,42.964mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-B1(98.85mm,43.264mm) on Bottom Layer And Track (99.85mm,42.964mm)(100.05mm,42.964mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-B2(98.85mm,36.264mm) on Bottom Layer And Track (95.85mm,36.564mm)(97.85mm,36.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-B2(98.85mm,36.264mm) on Bottom Layer And Track (99.85mm,36.564mm)(100.05mm,36.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-A1(89.258mm,31.471mm) on Top Layer And Track (88.958mm,30.271mm)(88.958mm,30.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-A1(89.258mm,31.471mm) on Top Layer And Track (88.958mm,32.471mm)(88.958mm,34.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-A2(82.258mm,31.471mm) on Top Layer And Text "C8" (80.582mm,33.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-A2(82.258mm,31.471mm) on Top Layer And Track (82.558mm,30.271mm)(82.558mm,30.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-A2(82.258mm,31.471mm) on Top Layer And Track (82.558mm,32.471mm)(82.558mm,34.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-B1(89.258mm,35.471mm) on Top Layer And Text "R4" (91.715mm,32.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-B1(89.258mm,35.471mm) on Top Layer And Track (88.958mm,32.471mm)(88.958mm,34.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-B1(89.258mm,35.471mm) on Top Layer And Track (88.958mm,36.471mm)(88.958mm,36.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-B2(82.258mm,35.471mm) on Top Layer And Track (82.558mm,32.471mm)(82.558mm,34.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-B2(82.258mm,35.471mm) on Top Layer And Track (82.558mm,36.471mm)(82.558mm,36.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-A1(47.834mm,36.513mm) on Bottom Layer And Track (44.834mm,36.812mm)(46.834mm,36.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-A1(47.834mm,36.513mm) on Bottom Layer And Track (48.834mm,36.812mm)(49.034mm,36.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-A2(47.834mm,43.513mm) on Bottom Layer And Track (44.834mm,43.213mm)(46.834mm,43.213mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-A2(47.834mm,43.513mm) on Bottom Layer And Track (48.834mm,43.213mm)(49.034mm,43.213mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-B1(43.834mm,36.513mm) on Bottom Layer And Track (42.634mm,36.812mm)(42.834mm,36.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-B1(43.834mm,36.513mm) on Bottom Layer And Track (44.834mm,36.812mm)(46.834mm,36.812mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-B2(43.834mm,43.513mm) on Bottom Layer And Track (42.634mm,43.213mm)(42.834mm,43.213mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW3-B2(43.834mm,43.513mm) on Bottom Layer And Track (44.834mm,43.213mm)(46.834mm,43.213mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-A1(95.003mm,56.51mm) on Bottom Layer And Track (93.803mm,56.21mm)(94.003mm,56.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-A1(95.003mm,56.51mm) on Bottom Layer And Track (96.003mm,56.21mm)(98.003mm,56.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-A2(95.003mm,49.51mm) on Bottom Layer And Track (93.803mm,49.81mm)(94.003mm,49.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-A2(95.003mm,49.51mm) on Bottom Layer And Track (96.003mm,49.81mm)(98.003mm,49.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-B1(99.003mm,56.51mm) on Bottom Layer And Track (100.003mm,56.21mm)(100.203mm,56.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-B1(99.003mm,56.51mm) on Bottom Layer And Track (96.003mm,56.21mm)(98.003mm,56.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-B2(99.003mm,49.51mm) on Bottom Layer And Track (100.003mm,49.81mm)(100.203mm,49.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW4-B2(99.003mm,49.51mm) on Bottom Layer And Track (96.003mm,49.81mm)(98.003mm,49.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-A1(47.745mm,49.395mm) on Bottom Layer And Track (44.745mm,49.695mm)(46.745mm,49.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-A1(47.745mm,49.395mm) on Bottom Layer And Track (48.745mm,49.695mm)(48.945mm,49.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-A2(47.745mm,56.396mm) on Bottom Layer And Track (44.745mm,56.095mm)(46.745mm,56.095mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-A2(47.745mm,56.396mm) on Bottom Layer And Track (48.745mm,56.095mm)(48.945mm,56.095mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-B1(43.745mm,49.395mm) on Bottom Layer And Track (42.545mm,49.695mm)(42.745mm,49.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-B1(43.745mm,49.395mm) on Bottom Layer And Track (44.745mm,49.695mm)(46.745mm,49.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-B2(43.745mm,56.396mm) on Bottom Layer And Track (42.545mm,56.095mm)(42.745mm,56.095mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW5-B2(43.745mm,56.396mm) on Bottom Layer And Track (44.745mm,56.095mm)(46.745mm,56.095mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
Rule Violations :347

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Arc (59.879mm,35.776mm) on Top Overlay And Text "R7" (62.242mm,37.808mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D1" (82.575mm,45.618mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (95.225mm,51.054mm) on Top Overlay And Track (95.034mm,51.729mm)(95.034mm,54.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (95.225mm,51.054mm) on Top Overlay And Track (95.034mm,51.729mm)(96.558mm,51.729mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "C11" (95.225mm,51.054mm) on Top Overlay And Track (95.415mm,52.872mm)(95.415mm,53.253mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "C11" (95.225mm,51.054mm) on Top Overlay And Track (96.177mm,52.872mm)(96.177mm,53.253mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (95.225mm,51.054mm) on Top Overlay And Track (96.558mm,51.729mm)(96.558mm,54.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (81.711mm,50.749mm) on Bottom Overlay And Track (76.098mm,51.435mm)(77.8mm,51.435mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (81.711mm,50.749mm) on Bottom Overlay And Track (77.8mm,51.435mm)(77.8mm,55.321mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "C15" (79.046mm,41.868mm) on Bottom Overlay And Track (75.009mm,41.779mm)(75.009mm,43.48mm) on Bottom Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (79.046mm,41.868mm) on Bottom Overlay And Track (75.009mm,41.779mm)(78.895mm,41.779mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (79.046mm,41.868mm) on Bottom Overlay And Track (75.009mm,43.48mm)(78.895mm,43.48mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (79.046mm,41.868mm) on Bottom Overlay And Track (76.507mm,42.007mm)(77.371mm,42.007mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (79.046mm,41.868mm) on Bottom Overlay And Track (76.507mm,43.277mm)(77.371mm,43.277mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (79.046mm,41.868mm) on Bottom Overlay And Track (78.895mm,41.779mm)(78.895mm,43.48mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (74.983mm,44.052mm)(74.983mm,45.754mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (74.983mm,44.052mm)(78.869mm,44.052mm) on Bottom Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (74.983mm,45.754mm)(78.869mm,45.754mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (76.482mm,44.281mm)(77.345mm,44.281mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (76.482mm,45.551mm)(77.345mm,45.551mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (77.305mm,46.114mm)(78.829mm,46.114mm) on Bottom Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (78.715mm,44.298mm) on Bottom Overlay And Track (78.869mm,44.052mm)(78.869mm,45.754mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "C2" (89.598mm,39.255mm) on Top Overlay And Track (90.068mm,38.087mm)(90.068mm,40.678mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "C2" (89.598mm,39.255mm) on Top Overlay And Track (90.068mm,38.087mm)(92.05mm,38.087mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C2" (89.598mm,39.255mm) on Top Overlay And Track (90.119mm,38.595mm)(91.999mm,38.595mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (90.195mm,45.237mm) on Top Overlay And Text "P1" (94.056mm,47.561mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (90.195mm,45.237mm) on Top Overlay And Track (87.973mm,45.314mm)(91.859mm,45.314mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.254mm) Between Text "C3" (90.195mm,45.237mm) on Top Overlay And Track (87.973mm,47.015mm)(91.859mm,47.015mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (90.195mm,45.237mm) on Top Overlay And Track (89.497mm,45.542mm)(90.361mm,45.542mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (90.195mm,45.237mm) on Top Overlay And Track (89.497mm,46.812mm)(90.361mm,46.812mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (90.195mm,45.237mm) on Top Overlay And Track (91.859mm,45.314mm)(91.859mm,47.015mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (90.614mm,49.2mm) on Top Overlay And Track (82.321mm,48.273mm)(92.481mm,48.273mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "C8" (80.582mm,33.883mm) on Top Overlay And Track (80.226mm,32.436mm)(80.226mm,36.322mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C8" (80.582mm,33.883mm) on Top Overlay And Track (82.558mm,32.471mm)(82.558mm,34.471mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "P1" (94.056mm,47.561mm) on Top Overlay And Track (87.973mm,47.015mm)(91.859mm,47.015mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "P1" (94.056mm,47.561mm) on Top Overlay And Track (91.859mm,45.314mm)(91.859mm,47.015mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R1" (71.933mm,39.091mm) on Top Overlay And Track (71.509mm,38.745mm)(71.509mm,40.447mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "R1" (71.933mm,39.091mm) on Top Overlay And Track (71.509mm,38.745mm)(75.396mm,38.745mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (71.933mm,39.091mm) on Top Overlay And Track (71.509mm,40.447mm)(75.396mm,40.447mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (71.933mm,39.091mm) on Top Overlay And Track (73.033mm,38.974mm)(73.897mm,38.974mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (71.933mm,39.091mm) on Top Overlay And Track (73.033mm,40.244mm)(73.897mm,40.244mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (97.345mm,55.981mm) on Top Overlay And Track (95.034mm,54.396mm)(96.558mm,54.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (97.345mm,55.981mm) on Top Overlay And Track (96.558mm,51.729mm)(96.558mm,54.396mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (91.715mm,32.589mm) on Top Overlay And Track (91.834mm,34.734mm)(91.834mm,36.004mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (91.715mm,32.589mm) on Top Overlay And Track (91.834mm,34.734mm)(92.977mm,34.734mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "R4" (91.715mm,32.589mm) on Top Overlay And Track (92.062mm,32.41mm)(92.062mm,33.934mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R4" (91.715mm,32.589mm) on Top Overlay And Track (92.062mm,32.41mm)(94.729mm,32.41mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "R5" (96.608mm,38.558mm) on Top Overlay And Track (94.933mm,38.849mm)(94.933mm,41.516mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "R5" (96.608mm,38.558mm) on Top Overlay And Track (94.933mm,38.849mm)(96.457mm,38.849mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R5" (96.608mm,38.558mm) on Top Overlay And Track (96.457mm,38.849mm)(96.457mm,41.516mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "R6" (59.371mm,33.033mm) on Top Overlay And Track (59.512mm,31.305mm)(59.512mm,32.83mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R6" (59.371mm,33.033mm) on Top Overlay And Track (59.512mm,32.83mm)(62.179mm,32.83mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (62.242mm,37.808mm) on Top Overlay And Track (59.638mm,37.998mm)(62.305mm,37.998mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "R7" (62.242mm,37.808mm) on Top Overlay And Track (62.305mm,37.998mm)(62.305mm,39.522mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (48.31mm,56.058mm) on Top Overlay And Track (46.457mm,51.754mm)(46.457mm,54.421mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (48.31mm,56.058mm) on Top Overlay And Track (46.457mm,54.421mm)(47.981mm,54.421mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (48.31mm,56.058mm) on Top Overlay And Track (47.981mm,51.754mm)(47.981mm,54.421mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "SW2" (81.28mm,37.668mm) on Top Overlay And Track (82.586mm,38.683mm)(82.586mm,43.003mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW2" (81.28mm,37.668mm) on Top Overlay And Track (82.586mm,38.683mm)(82.991mm,38.683mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "SW2" (81.28mm,37.668mm) on Top Overlay And Track (85.741mm,38.683mm)(86.146mm,38.683mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
Rule Violations :60

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 465
Waived Violations : 0
Time Elapsed        : 00:00:01