Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 18 18:06:09 2025
| Host         : ensc-pit-w18 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
| Design       : ip_design_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   175 |
|    Minimum number of control sets                        |   175 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   582 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   175 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             594 |          196 |
| No           | No                    | Yes                    |              97 |           33 |
| No           | Yes                   | No                     |             275 |          114 |
| Yes          | No                    | No                     |             656 |          142 |
| Yes          | No                    | Yes                    |              87 |           24 |
| Yes          | Yes                   | No                     |             877 |          258 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                Enable Signal                                                                                               |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                       |                                                                                                                                                               |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                     |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                     |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                               |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                               |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                     | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0        |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                           |                1 |              2 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                  |                                                                                                                                                               |                1 |              2 |         2.00 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                            | ip_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                           |                1 |              2 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                     |                                                                                                                                                               |                1 |              2 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                            | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                      |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                      |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                      |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[4]_i_1_n_0                                                                           | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                           |                                                                                                                                                               |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                   | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0        |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                              |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                          |                3 |              4 |         1.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                           | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                  |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                  |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                             | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                  |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                       |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                 |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                         | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_handshake[0]                                              |                                                                                                                                                               |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                           |                1 |              4 |         4.00 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                            | ip_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                               |                4 |              5 |         1.25 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                          | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                           | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                         | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[4]_i_1_n_0                                                                             | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                                                                  |                                                                                                                                                               |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                                                               | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                              |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                        | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                            |                2 |              6 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                               | ip_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |         6.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                      | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                   |                2 |              6 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                3 |              6 |         2.00 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             | ip_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                             | ip_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                2 |              6 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                2 |              6 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                                                                              | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                4 |              7 |         1.75 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                2 |              7 |         3.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                                                                |                                                                                                                                                               |                2 |              7 |         3.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                  |                3 |              8 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                             | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                3 |              8 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                3 |              8 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                         | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                    | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                   |                4 |              8 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                3 |              8 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                       | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                       | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                       | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                3 |              9 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                         | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                2 |              9 |         4.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                          | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                  |                3 |              9 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/vga_controller_0/U0/current_base_addr[24]_i_1_n_0                                                                                                                                              | ip_design_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0                                                                                                       |                3 |              9 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                               | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                3 |              9 |         3.00 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             | ip_design_i/vga_controller_0/U0/rd_en2                                                                                                                                                                     | ip_design_i/vga_controller_0/U0/h_count[9]_i_1_n_0                                                                                                            |                3 |              9 |         3.00 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                            | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                3 |             10 |         3.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                4 |             10 |         2.50 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             | ip_design_i/vga_controller_0/U0/v_count_en                                                                                                                                                                 | ip_design_i/vga_controller_0/U0/p_1_in[2]                                                                                                                     |                3 |             10 |         3.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                4 |             11 |         2.75 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             11 |         3.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                4 |             12 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                  |                                                                                                                                                               |                2 |             12 |         6.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                               |                5 |             12 |         2.40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                4 |             12 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                    | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                4 |             12 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                         |                                                                                                                                                               |                3 |             12 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                            |                                                                                                                                                               |                3 |             12 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                  |                                                                                                                                                               |                5 |             12 |         2.40 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                  | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                5 |             12 |         2.40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                         |                                                                                                                                                               |                4 |             12 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                            |                5 |             13 |         2.60 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                       |                5 |             13 |         2.60 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                        |                                                                                                                                                               |                4 |             13 |         3.25 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                               |                2 |             14 |         7.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                         |                                                                                                                                                               |                2 |             14 |         7.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                   |                                                                                                                                                               |                3 |             16 |         5.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |                4 |             16 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                   |                                                                                                                                                               |                6 |             19 |         3.17 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                   |                                                                                                                                                               |                8 |             21 |         2.62 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                9 |             21 |         2.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                4 |             21 |         5.25 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |               10 |             23 |         2.30 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                      |                                                                                                                                                               |                5 |             23 |         4.60 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                     |                                                                                                                                                               |                9 |             24 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                     | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                         |                3 |             24 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                                                             | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                           |                7 |             24 |         3.43 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                                                                         | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                           |                7 |             24 |         3.43 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                     | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                         |                4 |             24 |         6.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                7 |             25 |         3.57 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/processing_system7_0/inst/S_AXI_HP0_ARREADY                                                                                                                                                    | ip_design_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0                                                                                                       |                7 |             27 |         3.86 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                               | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                       |               11 |             27 |         2.45 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                      | ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                7 |             32 |         4.57 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                    | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |               10 |             32 |         3.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                 | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                4 |             32 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                       | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                5 |             32 |         6.40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                              | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          |               14 |             32 |         2.29 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                    | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |               32 |             32 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.state_reg[1] |                                                                                                                                                               |               11 |             32 |         2.91 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                          | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                            |                5 |             32 |         6.40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                  | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |               10 |             32 |         3.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                                                                | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                            |                5 |             32 |         6.40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |               15 |             32 |         2.13 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                          |                                                                                                                                                               |                8 |             33 |         4.12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                           |                                                                                                                                                               |                9 |             34 |         3.78 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                     |                                                                                                                                                               |                6 |             35 |         5.83 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                             | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |               12 |             39 |         3.25 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                |                                                                                                                                                               |                7 |             47 |         6.71 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                         |                                                                                                                                                               |                6 |             47 |         7.83 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          | ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |               12 |             48 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                                                           |                                                                                                                                                               |                8 |             48 |         6.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                               |                8 |             52 |         6.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                  |                                                                                                                                                               |                9 |             52 |         5.78 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                               |               10 |             52 |         5.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                               |                9 |             52 |         5.78 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |               20 |             58 |         2.90 |
|  ip_design_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                            |                                                                                                                                                               |               28 |             84 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                            |                                                                                                                                                               |               90 |            256 |         2.84 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            |                                                                                                                                                               |               81 |            257 |         3.17 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


