#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27b7410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27b75a0 .scope module, "binary_stream_adder_tb" "binary_stream_adder_tb" 3 3;
 .timescale -9 -12;
v0x27cdaa0_0 .var "A", 0 0;
v0x27cdb60_0 .var "B", 0 0;
v0x27cdc30_0 .net "Sum", 0 0, v0x27cd520_0;  1 drivers
v0x27cdd30_0 .var "clk", 0 0;
v0x27cde00_0 .var "rst", 0 0;
S_0x278f580 .scope module, "uut" "binary_stream_adder" 3 8, 4 3 0, S_0x27b75a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "Sum";
P_0x278f710 .param/l "S0" 0 4 10, C4<0>;
P_0x278f750 .param/l "S1" 0 4 10, C4<1>;
v0x27b7ac0_0 .net "A", 0 0, v0x27cdaa0_0;  1 drivers
v0x27cd460_0 .net "B", 0 0, v0x27cdb60_0;  1 drivers
v0x27cd520_0 .var "Sum", 0 0;
v0x27cd5f0_0 .var "carry", 0 0;
v0x27cd6b0_0 .net "clk", 0 0, v0x27cdd30_0;  1 drivers
v0x27cd7c0_0 .var "current_state", 0 0;
v0x27cd880_0 .var "next_state", 0 0;
v0x27cd940_0 .net "rst", 0 0, v0x27cde00_0;  1 drivers
E_0x278f860 .event anyedge, v0x27cd7c0_0, v0x27b7ac0_0, v0x27cd460_0, v0x27cd5f0_0;
E_0x278f8a0 .event posedge, v0x27cd940_0, v0x27cd6b0_0;
    .scope S_0x278f580;
T_0 ;
    %wait E_0x278f8a0;
    %load/vec4 v0x27cd940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd5f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x27cd880_0;
    %assign/vec4 v0x27cd7c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x278f580;
T_1 ;
    %wait E_0x278f860;
    %load/vec4 v0x27cd7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x27b7ac0_0;
    %load/vec4 v0x27cd460_0;
    %xor;
    %store/vec4 v0x27cd520_0, 0, 1;
    %load/vec4 v0x27b7ac0_0;
    %load/vec4 v0x27cd460_0;
    %and;
    %store/vec4 v0x27cd5f0_0, 0, 1;
    %load/vec4 v0x27b7ac0_0;
    %load/vec4 v0x27cd460_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %store/vec4 v0x27cd880_0, 0, 1;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x27b7ac0_0;
    %load/vec4 v0x27cd460_0;
    %xor;
    %load/vec4 v0x27cd5f0_0;
    %xor;
    %store/vec4 v0x27cd520_0, 0, 1;
    %load/vec4 v0x27b7ac0_0;
    %load/vec4 v0x27cd460_0;
    %and;
    %load/vec4 v0x27b7ac0_0;
    %load/vec4 v0x27cd5f0_0;
    %and;
    %or;
    %load/vec4 v0x27cd460_0;
    %load/vec4 v0x27cd5f0_0;
    %and;
    %or;
    %store/vec4 v0x27cd5f0_0, 0, 1;
    %load/vec4 v0x27cd5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0x27cd880_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x27b75a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x27cdd30_0;
    %inv;
    %store/vec4 v0x27cdd30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27b75a0;
T_3 ;
    %vpi_call/w 3 21 "$dumpfile", "binary_stream_adder_tb.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x27b75a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cde00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cde00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cdb60_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 35 "$display", "Simulation Complete" {0 0 0};
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
