// Seed: 3804607933
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output id_4
);
  reg   id_5;
  logic id_6;
  always @(posedge 1) id_5 <= #1  ~id_5;
endmodule
