Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb 15 18:48:41 2021
| Host         : DESKTOP-8V60PG5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 101 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.313      -11.482                     17                58827        0.050        0.000                      0                58827        0.264        0.000                       0                 20907  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_gen_75hz_module/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_75_clk_wiz_0                {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0              {0.000 20.000}       40.000          25.000          
sys_clk_pin                       {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0              {0.000 5.000}        10.000          100.000         
    clk_core                      {0.000 10.000}       20.000          50.000          
    clkfb                         {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1              {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2              {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout               {0.000 2.500}        5.000           200.000         
  vns_pll_fb0                     {0.000 5.000}        10.000          100.000         
  vns_pll_fb1                     {0.000 5.000}        10.000          100.000         
tck_dmi                           {0.000 50.000}       100.000         10.000          
tck_dtmcs                         {0.000 50.000}       100.000         10.000          
tck_idcode                        {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_75hz_module/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_75_clk_wiz_0                      3.693        0.000                      0                  537        0.080        0.000                      0                  537        5.417        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                               37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         3.000        0.000                       0                     2  
  soc_s7pll0_clkout0                    0.048        0.000                      0                 7882        0.068        0.000                      0                 7882        3.000        0.000                       0                  2912  
    clk_core                           -0.124       -1.170                     15                33516        0.050        0.000                      0                33516        8.750        0.000                       0                 17600  
    clkfb                                                                                                                                                                           8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                                2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                                2.845        0.000                       0                     4  
  soc_s7pll1_clkout                     2.189        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                                       8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                                       8.751        0.000                       0                     2  
tck_dmi                                97.967        0.000                      0                   31        0.316        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                              97.618        0.000                      0                   81        0.177        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                             98.746        0.000                      0                    1        0.327        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_75_clk_wiz_0         -7.313       -7.313                      1                    1        4.038        0.000                      0                    1  
clk_core            soc_s7pll0_clkout0        3.541        0.000                      0                  155        0.848        0.000                      0                  155  
clk_75_clk_wiz_0    clk_core                 -2.998       -2.998                      1                    1        3.898        0.000                      0                    1  
soc_s7pll0_clkout0  clk_core                  2.937        0.000                      0                   91        0.065        0.000                      0                   91  
tck_dtmcs           clk_core                 12.216        0.000                      0                    2        0.993        0.000                      0                    2  
clk_core            tck_dtmcs                11.522        0.000                      0                   32        1.470        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_core                  6.269        0.000                      0                16416        0.728        0.000                      0                16416  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        3.810        0.000                      0                  326        0.958        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_75hz_module/inst/clk_in1
  To Clock:  clk_gen_75hz_module/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_75hz_module/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_75hz_module/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_75_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 4.230ns (44.041%)  route 5.375ns (55.959%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.680ns = ( 10.654 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.334     2.605    rojobot31_0_module/inst/BOTCPU/move_type_lut/I0
    SLICE_X7Y172         LUT6 (Prop_lut6_I0_O)        0.124     2.729 r  rojobot31_0_module/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.862     3.591    rojobot31_0_module/inst/BOTCPU/push_pop_lut/I2
    SLICE_X6Y173         LUT5 (Prop_lut5_I2_O)        0.148     3.739 r  rojobot31_0_module/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.318     5.057    rojobot31_0_module/inst/BOTCPU/pop_stack
    SLICE_X4Y169         LUT5 (Prop_lut5_I1_O)        0.328     5.385 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.385    rojobot31_0_module/inst/BOTCPU/half_pointer_value_0
    SLICE_X4Y169         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.917 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.917    rojobot31_0_module/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X4Y170         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.188 r  rojobot31_0_module/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.860     7.049    rojobot31_0_module/inst/BOTCPU/reset_lut/I2
    SLICE_X6Y169         LUT6 (Prop_lut6_I2_O)        0.373     7.422 r  rojobot31_0_module/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.422    rojobot31_0_module/inst/BOTCPU/internal_reset_value
    SLICE_X6Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.752    10.654    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X6Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.498    11.152    
                         clock uncertainty           -0.119    11.033    
    SLICE_X6Y169         FDRE (Setup_fdre_C_D)        0.081    11.114    rojobot31_0_module/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 4.256ns (44.192%)  route 5.375ns (55.808%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.680ns = ( 10.654 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.334     2.605    rojobot31_0_module/inst/BOTCPU/move_type_lut/I0
    SLICE_X7Y172         LUT6 (Prop_lut6_I0_O)        0.124     2.729 r  rojobot31_0_module/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.862     3.591    rojobot31_0_module/inst/BOTCPU/push_pop_lut/I2
    SLICE_X6Y173         LUT5 (Prop_lut5_I2_O)        0.148     3.739 r  rojobot31_0_module/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.318     5.057    rojobot31_0_module/inst/BOTCPU/pop_stack
    SLICE_X4Y169         LUT5 (Prop_lut5_I1_O)        0.328     5.385 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.385    rojobot31_0_module/inst/BOTCPU/half_pointer_value_0
    SLICE_X4Y169         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.917 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.917    rojobot31_0_module/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X4Y170         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.188 f  rojobot31_0_module/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.860     7.049    rojobot31_0_module/inst/BOTCPU/reset_lut/I2
    SLICE_X6Y169         LUT5 (Prop_lut5_I2_O)        0.399     7.448 r  rojobot31_0_module/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.448    rojobot31_0_module/inst/BOTCPU/run_value
    SLICE_X6Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.752    10.654    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X6Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/run_flop/C
                         clock pessimism              0.498    11.152    
                         clock uncertainty           -0.119    11.033    
    SLICE_X6Y169         FDRE (Setup_fdre_C_D)        0.118    11.151    rojobot31_0_module/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 3.326ns (36.970%)  route 5.670ns (63.030%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.360     6.036 r  rojobot31_0_module/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.777     6.813    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X9Y175         FDCE (Setup_fdce_C_CE)      -0.407    10.542    rojobot31_0_module/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.298ns (36.867%)  route 5.648ns (63.133%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 10.570 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.839    -2.183    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y68         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     0.271 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.743     2.014    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC2
    SLICE_X2Y170         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     2.167 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831     2.998    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.359     3.357 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.319     5.676    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.332     6.008 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           0.754     6.763    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X8Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.668    10.570    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X8Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.498    11.068    
                         clock uncertainty           -0.119    10.949    
    SLICE_X8Y175         FDCE (Setup_fdce_C_CE)      -0.169    10.780    rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.638    -0.775    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X8Y175         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDCE (Prop_fdce_C_Q)         0.164    -0.611 r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.453    world_map_module/addra[3]
    RAMB36_X0Y35         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.957    -1.154    world_map_module/clka
    RAMB36_X0Y35         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.716    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.533    world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.307%)  route 0.282ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.671    -0.742    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X4Y169         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  rojobot31_0_module/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.282    -0.319    rojobot31_0_module/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X6Y170         RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.945    -1.165    rojobot31_0_module/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y170         RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.436    -0.729    
    SLICE_X6Y170         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.419    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.615%)  route 0.122ns (46.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.166ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.669    -0.744    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X5Y171         FDRE                                         r  rojobot31_0_module/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDRE (Prop_fdre_C_Q)         0.141    -0.603 r  rojobot31_0_module/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.122    -0.481    rojobot31_0_module/inst/BOTCPU/stack_ram_high/DIB0
    SLICE_X6Y171         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.944    -1.166    rojobot31_0_module/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y171         RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.436    -0.730    
    SLICE_X6Y171         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.584    rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y68     rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y35     world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y35     world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_gen_75hz_module/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y170     rojobot31_0_module/inst/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X6Y170     rojobot31_0_module/inst/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y172     rojobot31_0_module/inst/BOTCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X6Y171     rojobot31_0_module/inst/BOTCPU/address_loop[10].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y172     rojobot31_0_module/inst/BOTCPU/address_loop[11].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y170     rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y170     rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y172     rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y173     rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y171     rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y171     rojobot31_0_module/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   clk_gen_75hz_module/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_write_beat_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.038ns (21.613%)  route 7.392ns (78.387%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 16.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.056    13.991    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.993    15.108    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X76Y23         LUT3 (Prop_lut3_I2_O)        0.124    15.232 r  ddr2/ldc/soc_write_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.730    15.961    ddr2/ldc/soc_write_beat_count[7]_i_1_n_0
    SLICE_X75Y28         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.711    16.171    ddr2/ldc/clk_0
    SLICE_X75Y28         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[6]/C
                         clock pessimism              0.323    16.495    
                         clock uncertainty           -0.057    16.438    
    SLICE_X75Y28         FDRE (Setup_fdre_C_R)       -0.429    16.009    ddr2/ldc/soc_write_beat_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_read_beat_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.038ns (21.713%)  route 7.348ns (78.287%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 16.173 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.206    14.141    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.265 r  ddr2/ldc/soc_read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.811    15.076    ddr2/ldc/soc_read_beat_count[7]_i_2_n_0
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.124    15.200 r  ddr2/ldc/soc_read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.717    15.918    ddr2/ldc/soc_read_beat_count[7]_i_1_n_0
    SLICE_X79Y20         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.713    16.173    ddr2/ldc/clk_0
    SLICE_X79Y20         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[6]/C
                         clock pessimism              0.323    16.497    
                         clock uncertainty           -0.057    16.440    
    SLICE_X79Y20         FDRE (Setup_fdre_C_R)       -0.429    16.011    ddr2/ldc/soc_read_beat_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_read_beat_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.038ns (21.713%)  route 7.348ns (78.287%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 16.173 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.206    14.141    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.265 r  ddr2/ldc/soc_read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.811    15.076    ddr2/ldc/soc_read_beat_count[7]_i_2_n_0
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.124    15.200 r  ddr2/ldc/soc_read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.717    15.918    ddr2/ldc/soc_read_beat_count[7]_i_1_n_0
    SLICE_X79Y20         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.713    16.173    ddr2/ldc/clk_0
    SLICE_X79Y20         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[7]/C
                         clock pessimism              0.323    16.497    
                         clock uncertainty           -0.057    16.440    
    SLICE_X79Y20         FDRE (Setup_fdre_C_R)       -0.429    16.011    ddr2/ldc/soc_read_beat_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_read_beat_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 2.038ns (21.756%)  route 7.329ns (78.244%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.206    14.141    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.265 r  ddr2/ldc/soc_read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.811    15.076    ddr2/ldc/soc_read_beat_count[7]_i_2_n_0
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.124    15.200 r  ddr2/ldc/soc_read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.699    15.899    ddr2/ldc/soc_read_beat_count[7]_i_1_n_0
    SLICE_X72Y18         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.714    16.174    ddr2/ldc/clk_0
    SLICE_X72Y18         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[0]/C
                         clock pessimism              0.339    16.514    
                         clock uncertainty           -0.057    16.457    
    SLICE_X72Y18         FDRE (Setup_fdre_C_R)       -0.429    16.028    ddr2/ldc/soc_read_beat_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_read_beat_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 2.038ns (21.756%)  route 7.329ns (78.244%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.206    14.141    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.265 r  ddr2/ldc/soc_read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.811    15.076    ddr2/ldc/soc_read_beat_count[7]_i_2_n_0
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.124    15.200 r  ddr2/ldc/soc_read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.699    15.899    ddr2/ldc/soc_read_beat_count[7]_i_1_n_0
    SLICE_X72Y18         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.714    16.174    ddr2/ldc/clk_0
    SLICE_X72Y18         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[1]/C
                         clock pessimism              0.339    16.514    
                         clock uncertainty           -0.057    16.457    
    SLICE_X72Y18         FDRE (Setup_fdre_C_R)       -0.429    16.028    ddr2/ldc/soc_read_beat_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_read_beat_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 2.038ns (21.756%)  route 7.329ns (78.244%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.206    14.141    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.265 r  ddr2/ldc/soc_read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.811    15.076    ddr2/ldc/soc_read_beat_count[7]_i_2_n_0
    SLICE_X73Y20         LUT3 (Prop_lut3_I1_O)        0.124    15.200 r  ddr2/ldc/soc_read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.699    15.899    ddr2/ldc/soc_read_beat_count[7]_i_1_n_0
    SLICE_X72Y18         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.714    16.174    ddr2/ldc/clk_0
    SLICE_X72Y18         FDRE                                         r  ddr2/ldc/soc_read_beat_count_reg[2]/C
                         clock pessimism              0.339    16.514    
                         clock uncertainty           -0.057    16.457    
    SLICE_X72Y18         FDRE (Setup_fdre_C_R)       -0.429    16.028    ddr2/ldc/soc_read_beat_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_write_beat_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.031ns (21.694%)  route 7.331ns (78.306%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 16.172 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.056    13.991    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.977    15.092    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X76Y24         LUT3 (Prop_lut3_I0_O)        0.117    15.209 r  ddr2/ldc/soc_write_beat_offset[0]_i_1/O
                         net (fo=12, routed)          0.685    15.894    ddr2/ldc/soc_write_beat_offset
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.172    ddr2/ldc/clk_0
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[0]/C
                         clock pessimism              0.323    16.496    
                         clock uncertainty           -0.057    16.439    
    SLICE_X76Y20         FDRE (Setup_fdre_C_CE)      -0.393    16.046    ddr2/ldc/soc_write_beat_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         16.046    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_write_beat_offset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.031ns (21.694%)  route 7.331ns (78.306%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 16.172 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.056    13.991    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.977    15.092    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X76Y24         LUT3 (Prop_lut3_I0_O)        0.117    15.209 r  ddr2/ldc/soc_write_beat_offset[0]_i_1/O
                         net (fo=12, routed)          0.685    15.894    ddr2/ldc/soc_write_beat_offset
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.172    ddr2/ldc/clk_0
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[1]/C
                         clock pessimism              0.323    16.496    
                         clock uncertainty           -0.057    16.439    
    SLICE_X76Y20         FDRE (Setup_fdre_C_CE)      -0.393    16.046    ddr2/ldc/soc_write_beat_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         16.046    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_write_beat_offset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.031ns (21.694%)  route 7.331ns (78.306%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 16.172 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.056    13.991    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.977    15.092    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X76Y24         LUT3 (Prop_lut3_I0_O)        0.117    15.209 r  ddr2/ldc/soc_write_beat_offset[0]_i_1/O
                         net (fo=12, routed)          0.685    15.894    ddr2/ldc/soc_write_beat_offset
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.172    ddr2/ldc/clk_0
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[2]/C
                         clock pessimism              0.323    16.496    
                         clock uncertainty           -0.057    16.439    
    SLICE_X76Y20         FDRE (Setup_fdre_C_CE)      -0.393    16.046    ddr2/ldc/soc_write_beat_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         16.046    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_write_beat_offset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.031ns (21.694%)  route 7.331ns (78.306%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 16.172 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.836     6.532    ddr2/ldc/clk_0
    SLICE_X73Y22         FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.988 r  ddr2/ldc/soc_write_beat_count_reg[0]/Q
                         net (fo=9, routed)           1.218     8.206    ddr2/ldc/soc_write_beat_count_reg[0]
    SLICE_X73Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.358 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.266     8.623    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X73Y23         LUT5 (Prop_lut5_I4_O)        0.332     8.955 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.428     9.383    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X72Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.507 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.419     9.926    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X73Y24         LUT2 (Prop_lut2_I1_O)        0.124    10.050 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         1.007    11.058    ddr2/ldc/soc_grant_reg_0
    SLICE_X72Y26         LUT4 (Prop_lut4_I2_O)        0.152    11.210 f  ddr2/ldc/storage_4_reg_0_15_0_5_i_13/O
                         net (fo=4, routed)           0.567    11.776    ddr2/ldc/storage_4_reg_0_15_0_5_i_13_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.326    12.102 r  ddr2/ldc/vns_roundrobin5_grant_i_2/O
                         net (fo=4, routed)           0.709    12.812    ddr2/ldc/vns_roundrobin5_grant_i_2_n_0
    SLICE_X72Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.936 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=3, routed)           1.056    13.991    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.977    15.092    ddr2/ldc/vns_roundrobin5_grant_reg_0
    SLICE_X76Y24         LUT3 (Prop_lut3_I0_O)        0.117    15.209 r  ddr2/ldc/soc_write_beat_offset[0]_i_1/O
                         net (fo=12, routed)          0.685    15.894    ddr2/ldc/soc_write_beat_offset
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.172    ddr2/ldc/clk_0
    SLICE_X76Y20         FDRE                                         r  ddr2/ldc/soc_write_beat_offset_reg[3]/C
                         clock pessimism              0.323    16.496    
                         clock uncertainty           -0.057    16.439    
    SLICE_X76Y20         FDRE (Setup_fdre_C_CE)      -0.393    16.046    ddr2/ldc/soc_write_beat_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         16.046    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                  0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_read_r_buffer_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_13_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.244%)  route 0.171ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.648     1.951    ddr2/ldc/clk_0
    SLICE_X72Y36         FDRE                                         r  ddr2/ldc/soc_read_r_buffer_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_fdre_C_Q)         0.141     2.092 r  ddr2/ldc/soc_read_r_buffer_consume_reg[2]/Q
                         net (fo=3, routed)           0.171     2.263    ddr2/ldc/soc_read_r_buffer_consume[2]
    RAMB36_X2Y7          RAMB36E1                                     r  ddr2/ldc/storage_13_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.968     2.554    ddr2/ldc/clk_0
    RAMB36_X2Y7          RAMB36E1                                     r  ddr2/ldc/storage_13_reg/CLKARDCLK
                         clock pessimism             -0.543     2.011    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.194    ddr2/ldc/storage_13_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_litedramcore_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.602     1.904    ddr2/ldc/clk_0
    SLICE_X83Y61         FDRE                                         r  ddr2/ldc/soc_litedramcore_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  ddr2/ldc/soc_litedramcore_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.099     2.145    ddr2/ldc/storage_1_reg_0_15_0_5/DIA0
    SLICE_X84Y62         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.872     2.458    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X84Y62         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.539     1.918    
    SLICE_X84Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.065    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.631     1.934    ddr2/ldc/clk_0
    SLICE_X67Y41         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.223     2.285    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD1
    SLICE_X66Y41         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.907     2.493    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X66Y41         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.546     1.947    
    SLICE_X66Y41         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.202    ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y24    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11    ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y18    ddr2/ldc/storage_12_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y62    ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :           15  Failing Endpoints,  Worst Slack       -0.124ns,  Total Violation       -1.170ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.853ns  (logic 4.584ns (25.677%)  route 13.269ns (74.323%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        -2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.310ns = ( 29.310 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.853    28.161    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.117    28.278 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__153/O
                         net (fo=4, routed)           0.625    28.903    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.331    29.234 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__363/O
                         net (fo=1, routed)           0.407    29.641    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_1
    SLICE_X39Y56         LUT5 (Prop_lut5_I1_O)        0.124    29.765 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__986/O
                         net (fo=1, routed)           0.000    29.765    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/din_new
    SLICE_X39Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.515    29.310    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X39Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.362    29.672    
                         clock uncertainty           -0.062    29.610    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.031    29.641    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.641    
                         arrival time                         -29.765    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.404ns  (logic 4.162ns (23.913%)  route 13.242ns (76.087%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.305ns = ( 29.305 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.805    29.317    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X48Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.510    29.305    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.362    29.667    
                         clock uncertainty           -0.062    29.605    
    SLICE_X48Y56         FDCE (Setup_fdce_C_CE)      -0.409    29.196    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.196    
                         arrival time                         -29.317    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 4.162ns (23.930%)  route 13.231ns (76.070%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 29.297 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.793    29.305    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X50Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.502    29.297    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.362    29.659    
                         clock uncertainty           -0.062    29.597    
    SLICE_X50Y65         FDCE (Setup_fdce_C_CE)      -0.373    29.224    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -29.305    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.851ns  (logic 4.584ns (25.679%)  route 13.267ns (74.321%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        -2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.307ns = ( 29.307 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.853    28.161    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.117    28.278 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__153/O
                         net (fo=4, routed)           0.535    28.812    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.331    29.143 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__364/O
                         net (fo=1, routed)           0.496    29.640    swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.124    29.764 r  swervolf/swerv_eh1/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__984/O
                         net (fo=1, routed)           0.000    29.764    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/din_new
    SLICE_X42Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.512    29.307    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/clk_core_BUFG
    SLICE_X42Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.362    29.669    
                         clock uncertainty           -0.062    29.607    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.077    29.684    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.684    
                         arrival time                         -29.764    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 4.162ns (23.990%)  route 13.187ns (76.010%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.292ns = ( 29.292 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.750    29.261    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X53Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.497    29.292    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.362    29.654    
                         clock uncertainty           -0.062    29.592    
    SLICE_X53Y62         FDCE (Setup_fdce_C_CE)      -0.409    29.183    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.183    
                         arrival time                         -29.261    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 4.162ns (23.990%)  route 13.187ns (76.010%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.292ns = ( 29.292 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.750    29.261    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X53Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.497    29.292    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.362    29.654    
                         clock uncertainty           -0.062    29.592    
    SLICE_X53Y62         FDCE (Setup_fdce_C_CE)      -0.409    29.183    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.183    
                         arrival time                         -29.261    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.342ns  (logic 4.162ns (24.000%)  route 13.180ns (76.000%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.293ns = ( 29.293 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.742    29.254    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X55Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.498    29.293    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism              0.362    29.655    
                         clock uncertainty           -0.062    29.593    
    SLICE_X55Y61         FDCE (Setup_fdce_C_CE)      -0.409    29.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.184    
                         arrival time                         -29.254    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.342ns  (logic 4.162ns (24.000%)  route 13.180ns (76.000%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.293ns = ( 29.293 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.742    29.254    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X55Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.498    29.293    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.362    29.655    
                         clock uncertainty           -0.062    29.593    
    SLICE_X55Y61         FDCE (Setup_fdce_C_CE)      -0.409    29.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.184    
                         arrival time                         -29.254    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.344ns  (logic 4.162ns (23.997%)  route 13.182ns (76.003%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.296ns = ( 29.296 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.745    29.257    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X52Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.501    29.296    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.362    29.658    
                         clock uncertainty           -0.062    29.596    
    SLICE_X52Y56         FDCE (Setup_fdce_C_CE)      -0.409    29.187    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.187    
                         arrival time                         -29.257    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.344ns  (logic 4.162ns (23.997%)  route 13.182ns (76.003%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.296ns = ( 29.296 - 20.000 ) 
    Source Clock Delay      (SCD):    11.912ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.897     9.337    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.558    10.019    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.115 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.797    11.912    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X55Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.456    12.368 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.440    12.808    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124    12.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.725    13.658    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.506    14.287    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    14.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.961 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.583    15.544    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I2_O)        0.124    15.668 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    15.668    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[1]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.248 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.919    17.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_97[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.302    17.469 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/i__i_185/O
                         net (fo=2, routed)           0.444    17.913    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_157_2
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.150    18.063 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i__i_162/O
                         net (fo=2, routed)           0.650    18.712    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_100
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.352    19.064 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/i__i_98/O
                         net (fo=1, routed)           0.946    20.010    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_32_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.326    20.336 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_50/O
                         net (fo=3, routed)           1.450    21.786    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X44Y71         LUT2 (Prop_lut2_I1_O)        0.150    21.936 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.622    22.558    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.332    22.890 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.282    23.172    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.124    23.296 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.283    23.579    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.703 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.446    24.149    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.273 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.831    25.104    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.124    25.228 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.282    26.510    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.634 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.550    27.184    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.054    28.362    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.150    28.512 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__131/O
                         net (fo=63, routed)          0.745    29.257    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken
    SLICE_X52Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.501    29.296    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.362    29.658    
                         clock uncertainty           -0.062    29.596    
    SLICE_X52Y56         FDCE (Setup_fdce_C_CE)      -0.409    29.187    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.187    
                         arrival time                         -29.257    
  -------------------------------------------------------------------
                         slack                                 -0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.112%)  route 0.220ns (60.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.562     3.011    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y58         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.141     3.152 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[35]/Q
                         net (fo=2, routed)           0.220     3.371    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[63]_1[3]
    SLICE_X52Y59         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.831     3.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y59         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[35]/C
                         clock pessimism             -0.610     3.275    
    SLICE_X52Y59         FDCE (Hold_fdce_C_D)         0.047     3.322    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.251ns (19.212%)  route 1.056ns (80.788%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.566     3.015    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X68Y54         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y54         FDCE (Prop_fdce_C_Q)         0.141     3.156 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/Q
                         net (fo=6, routed)           0.565     3.721    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/p_6_in76_in[1]
    SLICE_X68Y55         LUT6 (Prop_lut6_I3_O)        0.045     3.766 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_38/O
                         net (fo=1, routed)           0.000     3.766    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_38_n_0
    SLICE_X68Y55         MUXF7 (Prop_muxf7_I1_O)      0.065     3.831 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_9/O
                         net (fo=12, routed)          0.490     4.321    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/D[25]
    RAMB36_X2Y11         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.283     3.753    swervolf/swerv_eh1/mem/clk_core
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.808 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__5/O
                         net (fo=3, routed)           0.845     4.653    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0_0
    RAMB36_X2Y11         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism             -0.556     4.097    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.173     4.270    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.720%)  route 0.254ns (64.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.890ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.563     3.012    swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     3.153 r  swervolf/swerv_eh1/swerv/dec/decode/i1e2pcff/genblock.dff/dffs/dout_reg[29]/Q
                         net (fo=5, routed)           0.254     3.407    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/i1_pc_e2_0[29]
    SLICE_X47Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.836     3.890    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism             -0.610     3.280    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.072     3.352    swervolf/swerv_eh1/swerv/dec/decode/i1e3pcff/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.186ns (14.145%)  route 1.129ns (85.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.597     3.046    swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/clk_core_BUFG
    SLICE_X4Y63          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     3.187 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[1]/Q
                         net (fo=66, routed)          1.129     4.316    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_67[1]
    SLICE_X6Y117         LUT6 (Prop_lut6_I3_O)        0.045     4.361 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout[0]_i_1__811/O
                         net (fo=1, routed)           0.000     4.361    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X6Y117         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.328     3.798    clk_gen/clk_core
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.055     3.853 r  clk_gen/dout[0]_i_2__302/O
                         net (fo=32, routed)          0.810     4.663    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup/dffs/p_140_in
    SLICE_X6Y117         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.106    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.199     4.305    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/wb_interface/wb_dat_is_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/dl_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.185%)  route 0.249ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.630     3.079    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X49Y3          FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.141     3.220 r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[5]/Q
                         net (fo=5, routed)           0.249     3.469    swervolf/uart16550_0/regs/scratch_reg[7]_0[5]
    SLICE_X55Y3          FDCE                                         r  swervolf/uart16550_0/regs/dl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.902     3.956    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X55Y3          FDCE                                         r  swervolf/uart16550_0/regs/dl_reg[5]/C
                         clock pessimism             -0.614     3.342    
    SLICE_X55Y3          FDCE (Hold_fdce_C_D)         0.071     3.413    swervolf/uart16550_0/regs/dl_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/divwbaddrff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.366%)  route 0.237ns (55.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.874ns
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.553     3.002    swervolf/swerv_eh1/swerv/dec/decode/divwbaddrff/dffs/clk_core_BUFG
    SLICE_X51Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/divwbaddrff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDCE (Prop_fdce_C_Q)         0.141     3.143 r  swervolf/swerv_eh1/swerv/dec/decode/divwbaddrff/dffs/dout_reg[4]/Q
                         net (fo=2, routed)           0.237     3.380    swervolf/swerv_eh1/swerv/dec/decode/divwbaddrff/dffs/div_waddr_wb_0[4]
    SLICE_X55Y71         LUT3 (Prop_lut3_I0_O)        0.048     3.428 r  swervolf/swerv_eh1/swerv/dec/decode/divwbaddrff/dffs/dout[66]_i_2__1/O
                         net (fo=1, routed)           0.000     3.428    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[66]_2
    SLICE_X55Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.820     3.874    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[66]/C
                         clock pessimism             -0.610     3.264    
    SLICE_X55Y71         FDCE (Hold_fdce_C_D)         0.107     3.371    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[66]
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.186ns (14.124%)  route 1.131ns (85.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.597     3.046    swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/clk_core_BUFG
    SLICE_X4Y63          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     3.187 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[1]/Q
                         net (fo=66, routed)          1.131     4.318    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_67[1]
    SLICE_X6Y117         LUT6 (Prop_lut6_I2_O)        0.045     4.363 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout[0]_i_1__863/O
                         net (fo=1, routed)           0.000     4.363    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0]_0
    SLICE_X6Y117         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.328     3.798    clk_gen/clk_core
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.055     3.853 r  clk_gen/dout[0]_i_2__302/O
                         net (fo=32, routed)          0.810     4.663    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/p_140_in
    SLICE_X6Y117         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.106    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.198     4.304    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.271ns (20.633%)  route 1.042ns (79.367%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.566     3.015    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X66Y53         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDCE (Prop_fdce_C_Q)         0.164     3.179 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/dout_reg[24]/Q
                         net (fo=6, routed)           0.703     3.882    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_6
    SLICE_X67Y57         LUT6 (Prop_lut6_I5_O)        0.045     3.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_39/O
                         net (fo=1, routed)           0.000     3.927    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_39_n_0
    SLICE_X67Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     3.989 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_10/O
                         net (fo=12, routed)          0.340     4.328    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/D[24]
    RAMB36_X2Y11         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.283     3.753    swervolf/swerv_eh1/mem/clk_core
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.808 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__5/O
                         net (fo=3, routed)           0.845     4.653    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0_0
    RAMB36_X2Y11         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism             -0.556     4.097    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.173     4.270    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.560     3.009    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     3.150 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[28]/Q
                         net (fo=2, routed)           0.230     3.380    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/i1_predict_p_d[prett][13]
    SLICE_X55Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.830     3.884    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism             -0.610     3.274    
    SLICE_X55Y88         FDCE (Hold_fdce_C_D)         0.047     3.321    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/wb_interface/wb_dat_is_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/mcr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.747%)  route 0.253ns (64.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.630     3.079    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X49Y4          FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDCE (Prop_fdce_C_Q)         0.141     3.220 r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[3]/Q
                         net (fo=7, routed)           0.253     3.474    swervolf/uart16550_0/regs/scratch_reg[7]_0[3]
    SLICE_X52Y4          FDCE                                         r  swervolf/uart16550_0/regs/mcr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.902     3.956    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X52Y4          FDCE                                         r  swervolf/uart16550_0/regs/mcr_reg[3]/C
                         clock pessimism             -0.614     3.342    
    SLICE_X52Y4          FDCE (Hold_fdce_C_D)         0.072     3.414    swervolf/uart16550_0/regs/mcr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y11    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y11    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y18     swervolf/spi2/wfifo/mem_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y19     swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y18     swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y18     swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.631%)  route 1.545ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDPE (Prop_fdpe_C_Q)         0.478     6.844 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.545     8.388    ddr2/ldc/iodelay_rst
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.577    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.631%)  route 1.545ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDPE (Prop_fdpe_C_Q)         0.478     6.844 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.545     8.388    ddr2/ldc/iodelay_rst
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.577    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.631%)  route 1.545ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDPE (Prop_fdpe_C_Q)         0.478     6.844 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.545     8.388    ddr2/ldc/iodelay_rst
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.577    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.631%)  route 1.545ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDPE (Prop_fdpe_C_Q)         0.478     6.844 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.545     8.388    ddr2/ldc/iodelay_rst
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.695    10.577    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.773ns (35.605%)  route 1.398ns (64.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDPE (Prop_fdpe_C_Q)         0.478     6.844 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.398     8.242    ddr2/ldc/iodelay_rst
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.295     8.537 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.537    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.327    11.325    
                         clock uncertainty           -0.053    11.272    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)        0.031    11.303    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.865 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.746    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.870 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.060    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.125    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.865 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.746    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.870 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.060    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.125    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.865 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.746    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.870 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.060    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.125    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.865 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.746    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.870 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.060    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.125    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.795ns (40.377%)  route 1.174ns (59.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 10.998 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.478     6.825 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.174     7.999    ddr2/ldc/soc_reset_counter[1]
    SLICE_X88Y76         LUT2 (Prop_lut2_I1_O)        0.317     8.316 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.316    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.597    10.998    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.347    
                         clock uncertainty           -0.053    11.294    
    SLICE_X88Y76         FDSE (Setup_fdse_C_D)        0.118    11.412    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  3.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDPE (Prop_fdpe_C_Q)         0.164     2.051 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.056     2.107    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.552     1.887    
    SLICE_X88Y98         FDPE (Hold_fdpe_C_D)         0.060     1.947    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.038 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.071     2.109    ddr2/ldc/soc_reset_counter[2]
    SLICE_X89Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.154 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.154    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y76         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.887    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.092     1.979    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.038 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.243     2.281    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I0_O)        0.044     2.325 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.131     2.005    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.038 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.243     2.281    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.326 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.326    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.121     1.995    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.210ns (42.506%)  route 0.284ns (57.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.038 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.284     2.322    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y76         LUT2 (Prop_lut2_I0_O)        0.046     2.368 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.368    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.131     2.005    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.390%)  route 0.284ns (57.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.038 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.284     2.322    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.367 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.367    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.120     1.994    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.119%)  route 0.178ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.022 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.145    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.244 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.858    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.119%)  route 0.178ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.022 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.145    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.244 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.858    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.119%)  route 0.178ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.022 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.145    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.244 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.858    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.119%)  route 0.178ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.022 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.145    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.244 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X88Y76         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.874    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.858    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y98     ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y98     ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     ddr2/ldc/soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/FDPE_7/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/FDPE_7/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/FDPE_7/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y76     ddr2/ldc/soc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.967ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.456ns (31.316%)  route 1.000ns (68.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 102.043 - 100.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.835     2.835    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           1.000     4.291    tap/dmi[19]
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.043   102.043    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.308   102.351    
                         clock uncertainty           -0.035   102.316    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)       -0.058   102.258    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        102.258    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                 97.967    

Slack (MET) :             98.035ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.419ns (24.731%)  route 1.275ns (75.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 102.436 - 100.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.835     2.835    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.419     3.254 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           1.275     4.529    tap/dmi[24]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.436   102.436    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.399   102.835    
                         clock uncertainty           -0.035   102.799    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)       -0.235   102.564    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        102.564    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 98.035    

Slack (MET) :             98.109ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.518ns (32.599%)  route 1.071ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 102.436 - 100.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.987     2.987    tap/dmi_tck
    SLICE_X6Y116         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDSE (Prop_fdse_C_Q)         0.518     3.505 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           1.071     4.576    tap/dmi[4]
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.436   102.436    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.331   102.767    
                         clock uncertainty           -0.035   102.731    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)       -0.047   102.684    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        102.684    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 98.109    

Slack (MET) :             98.118ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.283%)  route 1.215ns (72.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 102.436 - 100.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.849     2.849    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.456     3.305 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           1.215     4.520    tap/dmi[13]
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.436   102.436    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.331   102.767    
                         clock uncertainty           -0.035   102.731    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)       -0.093   102.638    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        102.638    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 98.118    

Slack (MET) :             98.144ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.456ns (26.584%)  route 1.259ns (73.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 102.043 - 100.000 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.373     2.373    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.456     2.829 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           1.259     4.088    tap/dmi[16]
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.043   102.043    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.330   102.373    
                         clock uncertainty           -0.035   102.338    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)       -0.105   102.233    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        102.233    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                 98.144    

Slack (MET) :             98.178ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.518ns (29.739%)  route 1.224ns (70.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 102.568 - 100.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.987     2.987    tap/dmi_tck
    SLICE_X6Y116         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDSE (Prop_fdse_C_Q)         0.518     3.505 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           1.224     4.729    tap/dmi[5]
    SLICE_X6Y116         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.568   102.568    tap/dmi_tck
    SLICE_X6Y116         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.419   102.987    
                         clock uncertainty           -0.035   102.951    
    SLICE_X6Y116         FDSE (Setup_fdse_C_D)       -0.045   102.906    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        102.906    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                 98.178    

Slack (MET) :             98.206ns  (required time - arrival time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.419ns (28.084%)  route 1.073ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 102.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.849     2.849    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.419     3.268 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           1.073     4.341    tap/dmi[27]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.449   102.449    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism              0.400   102.849    
                         clock uncertainty           -0.035   102.814    
    SLICE_X3Y115         FDRE (Setup_fdre_C_D)       -0.267   102.547    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                        102.547    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 98.206    

Slack (MET) :             98.208ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.456ns (27.211%)  route 1.220ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 102.043 - 100.000 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.373     2.373    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.456     2.829 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           1.220     4.049    tap/dmi[17]
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.043   102.043    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.330   102.373    
                         clock uncertainty           -0.035   102.338    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)       -0.081   102.257    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        102.257    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 98.208    

Slack (MET) :             98.214ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.456ns (27.535%)  route 1.200ns (72.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 102.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.849     2.849    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.456     3.305 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           1.200     4.505    tap/dmi[14]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.449   102.449    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.400   102.849    
                         clock uncertainty           -0.035   102.814    
    SLICE_X3Y115         FDRE (Setup_fdre_C_D)       -0.095   102.719    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        102.719    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                 98.214    

Slack (MET) :             98.214ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.419ns (27.643%)  route 1.097ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 102.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.849     2.849    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.419     3.268 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           1.097     4.365    tap/dmi[29]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.449   102.449    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.400   102.849    
                         clock uncertainty           -0.035   102.814    
    SLICE_X3Y115         FDRE (Setup_fdre_C_D)       -0.235   102.579    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        102.579    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 98.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.879%)  route 0.457ns (78.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.066     1.066    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128     1.194 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.457     1.651    tap/dmi[31]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.443     1.443    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.132     1.311    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.024     1.335    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.174%)  route 0.525ns (78.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.066     1.066    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.207 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.525     1.732    tap/dmi[15]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.443     1.443    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.132     1.311    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.047     1.358    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.719%)  route 0.370ns (74.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.270     1.270    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.128     1.398 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.370     1.768    tap/dmi[28]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.443     1.443    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.173     1.270    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.022     1.292    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.128ns (22.754%)  route 0.435ns (77.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.278     1.278    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.128     1.406 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.435     1.840    tap/dmi[7]
    SLICE_X6Y116         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.496     1.496    tap/dmi_tck
    SLICE_X6Y116         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.142     1.354    
    SLICE_X6Y116         FDSE (Hold_fdse_C_D)         0.010     1.364    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.778%)  route 0.389ns (75.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.278     1.278    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.128     1.406 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.389     1.794    tap/dmi[8]
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.453     1.453    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.175     1.278    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.018     1.296    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.332%)  route 0.398ns (75.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.270     1.270    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.128     1.398 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.398     1.796    tap/dmi[30]
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.443     1.443    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.173     1.270    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.023     1.293    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.353%)  route 0.415ns (74.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.278     1.278    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.415     1.834    tap/dmi[2]
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.453     1.453    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.175     1.278    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.047     1.325    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.204%)  route 0.494ns (77.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.270     1.270    tap/dmi_tck
    SLICE_X3Y115         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.494     1.905    tap/dmi[25]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.453     1.453    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.142     1.311    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.076     1.387    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.423%)  route 0.436ns (75.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.278     1.278    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.436     1.855    tap/dmi[11]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.453     1.453    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.162     1.291    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.046     1.337    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.128ns (22.396%)  route 0.444ns (77.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.278     1.278    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.128     1.406 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.444     1.849    tap/dmi[3]
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.453     1.453    tap/dmi_tck
    SLICE_X5Y116         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.175     1.278    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.018     1.296    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X6Y116  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y116  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y116  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y116  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y115  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y115  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y113  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y113  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y113  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y113  tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y116  tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y115  tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y115  tap/dmi_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y116  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y116  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y115  tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y115  tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.618ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.744ns (30.729%)  route 1.677ns (69.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.594    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     4.013 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.677     5.690    tap/dtmcs[26]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.325     6.015 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     6.015    tap/dtmcs[25]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.216    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.377   103.594    
                         clock uncertainty           -0.035   103.558    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.075   103.633    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.633    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 97.618    

Slack (MET) :             97.710ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.744ns (31.930%)  route 1.586ns (68.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.804     3.595    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     4.014 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           1.586     5.600    tap/dtmcs[3]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.325     5.925 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.925    tap/dtmcs[2]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.377   103.595    
                         clock uncertainty           -0.035   103.559    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.075   103.634    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.634    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 97.710    

Slack (MET) :             98.013ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.743ns (36.659%)  route 1.284ns (63.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.805     3.596    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.419     4.015 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.284     5.298    tap/dtmcs[9]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.324     5.622 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.622    tap/dtmcs[8]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.675   103.219    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.376   103.596    
                         clock uncertainty           -0.035   103.560    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.075   103.635    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.635    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 98.013    

Slack (MET) :             98.100ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.598%)  route 1.316ns (69.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.594    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     4.050 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           1.316     5.365    tap/dtmcs[24]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.489 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     5.489    tap/dtmcs[23]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.216    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.377   103.594    
                         clock uncertainty           -0.035   103.558    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.031   103.589    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 98.100    

Slack (MET) :             98.148ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.419ns (27.356%)  route 1.113ns (72.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.594    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     4.013 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.113     5.125    tap/dtmcs[26]
    SLICE_X46Y35         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.670   103.214    tap/dtmcs_tck
    SLICE_X46Y35         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism              0.334   103.549    
                         clock uncertainty           -0.035   103.513    
    SLICE_X46Y35         FDRE (Setup_fdre_C_D)       -0.240   103.273    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                        103.273    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                 98.148    

Slack (MET) :             98.212ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.716ns (41.087%)  route 1.027ns (58.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.804     3.595    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     4.014 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           1.027     5.040    tap/dtmcs[20]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.297     5.337 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     5.337    tap/dtmcs[19]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.675   103.219    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.334   103.554    
                         clock uncertainty           -0.035   103.518    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.031   103.549    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.549    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 98.212    

Slack (MET) :             98.261ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.718ns (41.435%)  route 1.015ns (58.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.804     3.595    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419     4.014 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.015     5.028    tap/dtmcs[16]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.299     5.327 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.327    tap/dtmcs[15]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.377   103.595    
                         clock uncertainty           -0.035   103.559    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029   103.588    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.588    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                 98.261    

Slack (MET) :             98.277ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.716ns (42.259%)  route 0.978ns (57.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.594    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     4.013 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.978     4.991    tap/dtmcs[28]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.297     5.288 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     5.288    tap/dtmcs[27]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.352   103.570    
                         clock uncertainty           -0.035   103.534    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.031   103.565    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.565    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 98.277    

Slack (MET) :             98.281ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.419ns (29.824%)  route 0.986ns (70.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.594    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     4.013 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.986     4.998    tap/dtmcs[28]
    SLICE_X46Y38         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.216    tap/dtmcs_tck
    SLICE_X46Y38         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism              0.334   103.551    
                         clock uncertainty           -0.035   103.515    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)       -0.236   103.279    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                        103.279    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                 98.281    

Slack (MET) :             98.294ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.419ns (30.595%)  route 0.950ns (69.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.594    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     4.013 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.950     4.963    tap/dtmcs[21]
    SLICE_X49Y36         FDRE                                         r  tap/dtmcs_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.670   103.214    tap/dtmcs_tck
    SLICE_X49Y36         FDRE                                         r  tap/dtmcs_r_reg[21]/C
                         clock pessimism              0.334   103.549    
                         clock uncertainty           -0.035   103.513    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)       -0.256   103.257    tap/dtmcs_r_reg[21]
  -------------------------------------------------------------------
                         required time                        103.257    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 98.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.302    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.443 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.121     1.565    tap/dtmcs[10]
    SLICE_X41Y35         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X41Y35         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.368     1.317    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.070     1.387    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.303    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.127     1.572    tap/dtmcs[32]
    SLICE_X44Y37         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X44Y37         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism             -0.369     1.316    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.076     1.392    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.861%)  route 0.124ns (43.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.303    tap/dtmcs_tck
    SLICE_X38Y37         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.467 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.124     1.592    tap/dtmcs[1]
    SLICE_X36Y37         FDRE                                         r  tap/dtmcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.905     1.688    tap/dtmcs_tck
    SLICE_X36Y37         FDRE                                         r  tap/dtmcs_reg[0]/C
                         clock pessimism             -0.346     1.341    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.070     1.411    tap/dtmcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.704%)  route 0.117ns (45.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.303    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           0.117     1.561    tap/dtmcs[11]
    SLICE_X44Y37         FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X44Y37         FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism             -0.367     1.318    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.046     1.364    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.240%)  route 0.171ns (54.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.306    tap/dtmcs_tck
    SLICE_X36Y37         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.447 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.171     1.618    tap/dtmcs[40]
    SLICE_X38Y37         FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.904     1.687    tap/dtmcs_tck
    SLICE_X38Y37         FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.346     1.340    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.064     1.404    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.375%)  route 0.208ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.302    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.443 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.208     1.652    tap/dtmcs[22]
    SLICE_X46Y35         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.683    tap/dtmcs_tck
    SLICE_X46Y35         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.346     1.336    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.087     1.423    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.302    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.128     1.430 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           0.102     1.532    tap/dtmcs[25]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.098     1.630 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     1.630    tap/dtmcs[24]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.685    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism             -0.382     1.302    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.092     1.394    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.248%)  route 0.149ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.302    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128     1.430 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.149     1.579    tap/dtmcs[9]
    SLICE_X41Y35         FDRE                                         r  tap/dtmcs_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X41Y35         FDRE                                         r  tap/dtmcs_r_reg[9]/C
                         clock pessimism             -0.368     1.317    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.024     1.341    tap/dtmcs_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.611%)  route 0.182ns (56.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.302    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.443 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.182     1.626    tap/dtmcs[5]
    SLICE_X41Y35         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X41Y35         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.368     1.317    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.066     1.383    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.302    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.443 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.168     1.612    tap/dtmcs[10]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.654 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.654    tap/dtmcs[9]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism             -0.383     1.302    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.107     1.409    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y37   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X41Y35   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y37   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y37   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y37   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y37   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y38   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y37   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y36   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y35   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y37   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y36   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y36   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y36   tap/dtmcs_r_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y37   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y37   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y35   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y35   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y37   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.746ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.420%)  route 0.669ns (53.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 101.342 - 100.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.550     1.550    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.669     2.675    tap/idcode[0]
    SLICE_X15Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.799 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.799    tap/idcode[0]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.342   101.342    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.208   101.550    
                         clock uncertainty           -0.035   101.515    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.031   101.546    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.546    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 98.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.695     0.695    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.233     1.069    tap/idcode[0]
    SLICE_X15Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.114    tap/idcode[0]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.782     0.782    tap/idcode_tck
    SLICE_X15Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.087     0.695    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.092     0.787    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X15Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X15Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_75_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -7.313ns,  Total Violation       -7.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.313ns  (required time - arrival time)
  Source:                 swervolf/debounce_module/swtch_db_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        0.793ns  (logic 0.642ns (80.948%)  route 0.151ns (19.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -12.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 23.983 - 26.667 ) 
    Source Clock Delay      (SCD):    10.118ns = ( 30.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.876    30.118    swervolf/debounce_module/clk_core_BUFG
    SLICE_X6Y176         FDRE                                         r  swervolf/debounce_module/swtch_db_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDRE (Prop_fdre_C_Q)         0.518    30.636 r  swervolf/debounce_module/swtch_db_reg[15]_replica/Q
                         net (fo=1, routed)           0.151    30.787    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[0]_repN_alias
    SLICE_X7Y176         LUT6 (Prop_lut6_I5_O)        0.124    30.911 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    30.911    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X7Y176         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.748    23.983    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X7Y176         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    23.983    
                         clock uncertainty           -0.417    23.566    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.031    23.597    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         23.597    
                         arrival time                         -30.911    
  -------------------------------------------------------------------
                         slack                                 -7.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (arrival time - required time)
  Source:                 swervolf/debounce_module/swtch_db_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.669     3.118    swervolf/debounce_module/clk_core_BUFG
    SLICE_X6Y176         FDRE                                         r  swervolf/debounce_module/swtch_db_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDRE (Prop_fdre_C_Q)         0.164     3.282 r  swervolf/debounce_module/swtch_db_reg[15]_replica/Q
                         net (fo=1, routed)           0.050     3.332    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[0]_repN_alias
    SLICE_X7Y176         LUT6 (Prop_lut6_I5_O)        0.045     3.377 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.377    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X7Y176         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.941    -1.169    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X7Y176         FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    -1.169    
                         clock uncertainty            0.417    -0.753    
    SLICE_X7Y176         FDRE (Hold_fdre_C_D)         0.092    -0.661    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  4.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.478ns (20.145%)  route 1.895ns (79.855%))
  Logic Levels:           0  
  Clock Path Skew:        -3.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 16.117 - 10.000 ) 
    Source Clock Delay      (SCD):    10.038ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.796    10.038    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X66Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33         FDCE (Prop_fdce_C_Q)         0.478    10.516 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.895    12.410    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X69Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X69Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.352    
                         clock uncertainty           -0.172    16.180    
    SLICE_X69Y24         FDCE (Setup_fdce_C_D)       -0.229    15.951    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.190%)  route 1.222ns (67.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 16.119 - 10.000 ) 
    Source Clock Delay      (SCD):    10.077ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.835    10.077    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X72Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y26         FDRE (Prop_fdre_C_Q)         0.456    10.533 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][57]/Q
                         net (fo=1, routed)           1.222    11.754    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[25]
    SLICE_X71Y26         LUT4 (Prop_lut4_I1_O)        0.124    11.878 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000    11.878    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[25]
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.659    16.119    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism              0.235    16.354    
                         clock uncertainty           -0.172    16.182    
    SLICE_X71Y26         FDCE (Setup_fdce_C_D)        0.031    16.213    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.518ns (29.971%)  route 1.210ns (70.029%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 16.117 - 10.000 ) 
    Source Clock Delay      (SCD):    10.033ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.791    10.033    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X66Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y20         FDCE (Prop_fdce_C_Q)         0.518    10.551 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.210    11.761    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X69Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X69Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.352    
                         clock uncertainty           -0.172    16.180    
    SLICE_X69Y24         FDCE (Setup_fdce_C_D)       -0.067    16.113    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.773ns (43.235%)  route 1.015ns (56.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    10.077ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.835    10.077    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X74Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y26         FDRE (Prop_fdre_C_Q)         0.478    10.555 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           1.015    11.569    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][29]
    SLICE_X79Y26         LUT4 (Prop_lut4_I0_O)        0.295    11.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[61]_i_1/O
                         net (fo=1, routed)           0.000    11.864    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[29]
    SLICE_X79Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X79Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.235    16.404    
                         clock uncertainty           -0.172    16.232    
    SLICE_X79Y26         FDCE (Setup_fdce_C_D)        0.031    16.263    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.716ns (40.836%)  route 1.037ns (59.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 16.117 - 10.000 ) 
    Source Clock Delay      (SCD):    10.026ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.784    10.026    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X67Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDRE (Prop_fdre_C_Q)         0.419    10.445 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           1.037    11.482    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[29]
    SLICE_X68Y25         LUT4 (Prop_lut4_I1_O)        0.297    11.779 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000    11.779    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[29]
    SLICE_X68Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.235    16.352    
                         clock uncertainty           -0.172    16.180    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)        0.032    16.212    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         16.212    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.718ns (41.204%)  route 1.025ns (58.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.128ns = ( 16.128 - 10.000 ) 
    Source Clock Delay      (SCD):    10.038ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.796    10.038    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X67Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.419    10.457 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           1.025    11.481    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[33]
    SLICE_X68Y15         LUT4 (Prop_lut4_I1_O)        0.299    11.780 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000    11.780    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[33]
    SLICE_X68Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.668    16.128    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.235    16.363    
                         clock uncertainty           -0.172    16.191    
    SLICE_X68Y15         FDCE (Setup_fdce_C_D)        0.031    16.222    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         16.222    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.718ns (41.135%)  route 1.027ns (58.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    10.075ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.833    10.075    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X79Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y25         FDRE (Prop_fdre_C_Q)         0.419    10.494 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           1.027    11.521    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[20]
    SLICE_X79Y23         LUT4 (Prop_lut4_I1_O)        0.299    11.820 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    11.820    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[20]
    SLICE_X79Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X79Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.235    16.404    
                         clock uncertainty           -0.172    16.232    
    SLICE_X79Y23         FDCE (Setup_fdce_C_D)        0.031    16.263    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.839%)  route 1.101ns (63.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.120ns = ( 16.120 - 10.000 ) 
    Source Clock Delay      (SCD):    10.028ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.786    10.028    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X66Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    10.546 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][6]/Q
                         net (fo=1, routed)           1.101    11.646    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][6]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.770 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.770    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[5]
    SLICE_X65Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.660    16.120    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.235    16.355    
                         clock uncertainty           -0.172    16.183    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.031    16.214    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.718ns (41.635%)  route 1.007ns (58.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 16.117 - 10.000 ) 
    Source Clock Delay      (SCD):    10.028ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.786    10.028    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X68Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26         FDRE (Prop_fdre_C_Q)         0.419    10.447 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           1.007    11.453    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][28]
    SLICE_X68Y25         LUT4 (Prop_lut4_I0_O)        0.299    11.752 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    11.752    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[28]
    SLICE_X68Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.235    16.352    
                         clock uncertainty           -0.172    16.180    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)        0.031    16.211    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.776ns (45.064%)  route 0.946ns (54.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 16.172 - 10.000 ) 
    Source Clock Delay      (SCD):    10.084ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.842    10.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X74Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.478    10.562 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           0.946    11.507    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[31]
    SLICE_X75Y19         LUT4 (Prop_lut4_I1_O)        0.298    11.805 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000    11.805    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[31]
    SLICE_X75Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.172    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X75Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.235    16.407    
                         clock uncertainty           -0.172    16.235    
    SLICE_X75Y19         FDCE (Setup_fdce_C_D)        0.032    16.267    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         16.267    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  4.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.621     3.070    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X52Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141     3.211 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/Q
                         net (fo=1, routed)           0.051     3.262    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][20]
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.045     3.307 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     3.307    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[19]
    SLICE_X53Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.893     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X53Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.283     2.195    
                         clock uncertainty            0.172     2.368    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.092     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.623     3.072    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X55Y33         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     3.213 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           0.087     3.301    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X54Y33         LUT4 (Prop_lut4_I3_O)        0.045     3.346 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.346    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X54Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.895     2.481    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X54Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.283     2.197    
                         clock uncertainty            0.172     2.370    
    SLICE_X54Y33         FDCE (Hold_fdce_C_D)         0.120     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.615     3.064    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X53Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     3.205 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           0.058     3.264    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][45]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.045     3.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000     3.309    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[44]
    SLICE_X52Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.886     2.472    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X52Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.283     2.188    
                         clock uncertainty            0.172     2.361    
    SLICE_X52Y25         FDCE (Hold_fdce_C_D)         0.092     2.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.619     3.068    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X57Y27         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     3.209 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][25]/Q
                         net (fo=1, routed)           0.087     3.297    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][25]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045     3.342 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     3.342    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[24]
    SLICE_X56Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.890     2.476    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.283     2.192    
                         clock uncertainty            0.172     2.365    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.623     3.072    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X55Y33         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     3.213 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           0.089     3.303    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X54Y33         LUT4 (Prop_lut4_I3_O)        0.045     3.348 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000     3.348    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X54Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.895     2.481    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X54Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.283     2.197    
                         clock uncertainty            0.172     2.370    
    SLICE_X54Y33         FDCE (Hold_fdce_C_D)         0.121     2.491    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.619     3.068    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X57Y27         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     3.209 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][57]/Q
                         net (fo=1, routed)           0.089     3.299    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][57]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045     3.344 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000     3.344    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[56]
    SLICE_X56Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.890     2.476    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.283     2.192    
                         clock uncertainty            0.172     2.365    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.121     2.486    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.620     3.069    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X70Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y26         FDRE (Prop_fdre_C_Q)         0.164     3.233 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           0.050     3.284    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][24]
    SLICE_X71Y26         LUT4 (Prop_lut4_I0_O)        0.045     3.329 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[56]_i_1/O
                         net (fo=1, routed)           0.000     3.329    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[24]
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.893     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.283     2.195    
                         clock uncertainty            0.172     2.368    
    SLICE_X71Y26         FDCE (Hold_fdce_C_D)         0.092     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.622     3.071    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X53Y32         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     3.212 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           0.101     3.314    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.045     3.359 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000     3.359    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[38]
    SLICE_X54Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.894     2.480    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X54Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.283     2.196    
                         clock uncertainty            0.172     2.369    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.120     2.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.641     3.090    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X78Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.164     3.254 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.051     3.306    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][4]
    SLICE_X79Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.351 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.351    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[4]
    SLICE_X79Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.914     2.500    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X79Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.283     2.216    
                         clock uncertainty            0.172     2.389    
    SLICE_X79Y23         FDCE (Hold_fdce_C_D)         0.091     2.480    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.641     3.090    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X75Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y26         FDRE (Prop_fdre_C_Q)         0.141     3.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           0.112     3.344    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[19]
    SLICE_X74Y25         LUT4 (Prop_lut4_I1_O)        0.045     3.389 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     3.389    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[19]
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.283     2.214    
                         clock uncertainty            0.172     2.387    
    SLICE_X74Y25         FDCE (Hold_fdce_C_D)         0.120     2.507    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.882    





---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_core

Setup :            1  Failing Endpoint ,  Worst Slack       -2.998ns,  Total Violation       -2.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        20.651ns  (logic 0.456ns (2.208%)  route 20.195ns (97.792%))
  Logic Levels:           0  
  Clock Path Skew:        11.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.301ns = ( 29.301 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.146ns = ( 11.187 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         1.875    11.187    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X7Y172         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDCE (Prop_fdce_C_Q)         0.456    11.643 r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)          20.195    31.838    swervolf/gpio_rojobot_i/sync_reg[8]_0[0]
    SLICE_X10Y133        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.507    29.301    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X10Y133        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[8]/C
                         clock pessimism              0.000    29.301    
                         clock uncertainty           -0.417    28.885    
    SLICE_X10Y133        FDCE (Setup_fdce_C_D)       -0.045    28.840    swervolf/gpio_rojobot_i/sync_reg[8]
  -------------------------------------------------------------------
                         required time                         28.840    
                         arrival time                         -31.838    
  -------------------------------------------------------------------
                         slack                                 -2.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.898ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 0.141ns (1.567%)  route 8.859ns (98.433%))
  Logic Levels:           0  
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=176, routed)         0.669    -0.744    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X7Y172         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDCE (Prop_fdce_C_Q)         0.141    -0.603 r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           8.859     8.256    swervolf/gpio_rojobot_i/sync_reg[8]_0[0]
    SLICE_X10Y133        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.835     3.889    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X10Y133        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[8]/C
                         clock pessimism              0.000     3.889    
                         clock uncertainty            0.417     4.306    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.052     4.358    swervolf/gpio_rojobot_i/sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.358    
                         arrival time                           8.256    
  -------------------------------------------------------------------
                         slack                                  3.898    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        10.171ns  (logic 0.642ns (6.312%)  route 9.529ns (93.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.461ns = ( 29.461 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns = ( 16.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.796    16.492    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    17.010 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/Q
                         net (fo=1, routed)           9.529    26.539    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][24]
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.124    26.663 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    26.663    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X60Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.666    29.461    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism              0.235    29.696    
                         clock uncertainty           -0.173    29.523    
    SLICE_X60Y36         FDCE (Setup_fdce_C_D)        0.077    29.600    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -26.663    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.622ns  (logic 0.580ns (6.028%)  route 9.042ns (93.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.451ns = ( 29.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.481ns = ( 16.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.785    16.481    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456    16.937 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/Q
                         net (fo=1, routed)           9.042    25.978    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][17]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124    26.102 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    26.102    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[14]
    SLICE_X63Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.656    29.451    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.235    29.686    
                         clock uncertainty           -0.173    29.513    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.029    29.542    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         29.542    
                         arrival time                         -26.102    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.449ns = ( 29.449 - 20.000 ) 
    Source Clock Delay      (SCD):    6.479ns = ( 16.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.783    16.479    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518    16.997 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][45]/Q
                         net (fo=1, routed)           7.687    24.684    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][45]
    SLICE_X60Y25         LUT4 (Prop_lut4_I3_O)        0.124    24.808 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[45]_i_1__0/O
                         net (fo=1, routed)           0.000    24.808    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[42]
    SLICE_X60Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.654    29.449    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.235    29.684    
                         clock uncertainty           -0.173    29.511    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.081    29.592    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         29.592    
                         arrival time                         -24.808    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.178ns  (logic 0.580ns (7.092%)  route 7.598ns (92.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.449ns = ( 29.449 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns = ( 16.477 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.781    16.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y24         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    16.933 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/Q
                         net (fo=1, routed)           7.598    24.530    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][19]
    SLICE_X59Y25         LUT4 (Prop_lut4_I0_O)        0.124    24.654 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    24.654    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[16]
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.654    29.449    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.235    29.684    
                         clock uncertainty           -0.173    29.511    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.029    29.540    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         29.540    
                         arrival time                         -24.654    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.191ns  (logic 0.580ns (7.081%)  route 7.611ns (92.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.449ns = ( 29.449 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns = ( 16.477 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.781    16.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456    16.933 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/Q
                         net (fo=1, routed)           7.611    24.543    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][6]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124    24.667 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    24.667    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[3]
    SLICE_X60Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.654    29.449    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.235    29.684    
                         clock uncertainty           -0.173    29.511    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.079    29.590    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         29.590    
                         arrival time                         -24.667    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.080ns  (logic 0.718ns (8.886%)  route 7.362ns (91.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.449ns = ( 29.449 - 20.000 ) 
    Source Clock Delay      (SCD):    6.479ns = ( 16.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.783    16.479    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.419    16.898 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           7.362    24.260    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][49]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.299    24.559 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[49]_i_1__0/O
                         net (fo=1, routed)           0.000    24.559    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[46]
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.654    29.449    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.235    29.684    
                         clock uncertainty           -0.173    29.511    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.032    29.543    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         29.543    
                         arrival time                         -24.559    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.800ns  (logic 0.580ns (7.436%)  route 7.220ns (92.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.458ns = ( 29.458 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns = ( 16.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.791    16.487    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y20         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20         FDRE (Prop_fdre_C_Q)         0.456    16.943 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           7.220    24.162    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X68Y20         LUT4 (Prop_lut4_I3_O)        0.124    24.286 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[68]_i_1__0/O
                         net (fo=1, routed)           0.000    24.286    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[65]
    SLICE_X68Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.663    29.458    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.235    29.693    
                         clock uncertainty           -0.173    29.520    
    SLICE_X68Y20         FDCE (Setup_fdce_C_D)        0.029    29.549    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         29.549    
                         arrival time                         -24.286    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.754ns  (logic 0.580ns (7.480%)  route 7.174ns (92.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.511ns = ( 29.511 - 20.000 ) 
    Source Clock Delay      (SCD):    6.541ns = ( 16.541 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.845    16.541    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X81Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y17         FDRE (Prop_fdre_C_Q)         0.456    16.997 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           7.174    24.170    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[3]
    SLICE_X78Y17         LUT4 (Prop_lut4_I1_O)        0.124    24.294 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    24.294    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[3]
    SLICE_X78Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.716    29.511    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.235    29.746    
                         clock uncertainty           -0.173    29.573    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)        0.077    29.650    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.650    
                         arrival time                         -24.294    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.737ns  (logic 0.580ns (7.497%)  route 7.157ns (92.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.457ns = ( 29.457 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns = ( 16.489 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.793    16.489    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    16.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           7.157    24.102    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.124    24.226 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    24.226    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[28]
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.662    29.457    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.235    29.692    
                         clock uncertainty           -0.173    29.519    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.077    29.596    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         29.596    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.699ns  (logic 0.580ns (7.533%)  route 7.119ns (92.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.456ns = ( 29.456 - 20.000 ) 
    Source Clock Delay      (SCD):    6.486ns = ( 16.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.790    16.486    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    16.942 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           7.119    24.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124    24.185 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    24.185    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[5]
    SLICE_X62Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.661    29.456    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.235    29.691    
                         clock uncertainty           -0.173    29.518    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.079    29.597    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         29.597    
                         arrival time                         -24.185    
  -------------------------------------------------------------------
                         slack                                  5.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.518ns (12.204%)  route 3.726ns (87.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.038ns
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.667     6.127    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y37         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.418     6.545 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           3.726    10.272    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.100    10.372 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    10.372    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[58]
    SLICE_X60Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.796    10.038    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.235     9.802    
                         clock uncertainty            0.173     9.975    
    SLICE_X60Y36         FDCE (Hold_fdce_C_D)         0.331    10.306    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                        -10.306    
                         arrival time                          10.372    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.186ns (8.976%)  route 1.886ns (91.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.618     1.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     2.062 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           1.886     3.948    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.045     3.993 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[19]
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.889     3.943    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.283     3.660    
                         clock uncertainty            0.173     3.832    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.092     3.924    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.924    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.186ns (8.927%)  route 1.897ns (91.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.617     1.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     2.061 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           1.897     3.958    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][46]
    SLICE_X57Y25         LUT4 (Prop_lut4_I0_O)        0.045     4.003 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000     4.003    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[43]
    SLICE_X57Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.887     3.941    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X57Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.283     3.658    
                         clock uncertainty            0.173     3.830    
    SLICE_X57Y25         FDCE (Hold_fdce_C_D)         0.091     3.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.921    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.576ns (13.503%)  route 3.690ns (86.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.034ns
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.663     6.123    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y32         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.337     6.460 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           3.690    10.150    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][54]
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.239    10.389 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    10.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[51]
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.792    10.034    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.235     9.798    
                         clock uncertainty            0.173     9.971    
    SLICE_X58Y32         FDCE (Hold_fdce_C_D)         0.331    10.302    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                        -10.302    
                         arrival time                          10.389    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.467ns (10.955%)  route 3.796ns (89.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.035ns
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666     6.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.367     6.493 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           3.796    10.289    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][42]
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.100    10.389 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[42]_i_1__0/O
                         net (fo=1, routed)           0.000    10.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[39]
    SLICE_X58Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.793    10.035    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.235     9.799    
                         clock uncertainty            0.173     9.972    
    SLICE_X58Y33         FDCE (Hold_fdce_C_D)         0.330    10.302    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                        -10.302    
                         arrival time                          10.389    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.518ns (12.325%)  route 3.685ns (87.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.025ns
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.660     6.120    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.418     6.538 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           3.685    10.223    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][35]
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.100    10.323 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000    10.323    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[32]
    SLICE_X57Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.783    10.025    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X57Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.235     9.789    
                         clock uncertainty            0.173     9.962    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.269    10.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                        -10.231    
                         arrival time                          10.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.467ns (11.093%)  route 3.743ns (88.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.025ns
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.661     6.121    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y28         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.367     6.488 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           3.743    10.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][36]
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.100    10.331 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000    10.331    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[33]
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.783    10.025    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.235     9.789    
                         clock uncertainty            0.173     9.962    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.269    10.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                        -10.231    
                         arrival time                          10.331    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.186ns (8.709%)  route 1.950ns (91.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.951ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.623     1.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     2.067 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           1.950     4.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.045     4.062 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.062    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[7]
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.897     3.951    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.283     3.668    
                         clock uncertainty            0.173     3.840    
    SLICE_X58Y32         FDCE (Hold_fdce_C_D)         0.120     3.960    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.960    
                         arrival time                           4.062    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.467ns (10.886%)  route 3.823ns (89.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.086ns
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.714     6.174    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X81Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.367     6.541 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/Q
                         net (fo=1, routed)           3.823    10.364    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][1]
    SLICE_X78Y17         LUT4 (Prop_lut4_I0_O)        0.100    10.464 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.464    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[1]
    SLICE_X78Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.844    10.086    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.235     9.850    
                         clock uncertainty            0.173    10.023    
    SLICE_X78Y17         FDCE (Hold_fdce_C_D)         0.331    10.354    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.354    
                         arrival time                          10.464    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.209ns (9.710%)  route 1.943ns (90.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.951ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.623     1.926    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.164     2.090 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           1.943     4.033    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.045     4.078 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.078    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[2]
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.897     3.951    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.283     3.668    
                         clock uncertainty            0.173     3.840    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.121     3.961    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.961    
                         arrival time                           4.078    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.993ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.216ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 0.419ns (3.154%)  route 12.865ns (96.846%))
  Logic Levels:           0  
  Clock Path Skew:        5.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.472ns = ( 29.472 - 20.000 ) 
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.807     3.598    tap/dtmcs_tck
    SLICE_X37Y37         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419     4.017 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.865    16.882    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X36Y35         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.677    29.472    tap/clk_core_BUFG
    SLICE_X36Y35         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.472    
                         clock uncertainty           -0.140    29.332    
    SLICE_X36Y35         FDCE (Setup_fdce_C_D)       -0.234    29.098    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.098    
                         arrival time                         -16.882    
  -------------------------------------------------------------------
                         slack                                 12.216    

Slack (MET) :             16.113ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.456ns (4.773%)  route 9.098ns (95.227%))
  Logic Levels:           0  
  Clock Path Skew:        5.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.472ns = ( 29.472 - 20.000 ) 
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.694     1.694    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.790 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.807     3.598    tap/dtmcs_tck
    SLICE_X37Y37         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     4.054 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           9.098    13.151    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X36Y35         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.677    29.472    tap/clk_core_BUFG
    SLICE_X36Y35         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.472    
                         clock uncertainty           -0.140    29.332    
    SLICE_X36Y35         FDCE (Setup_fdce_C_D)       -0.067    29.265    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.265    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                 16.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 0.367ns (4.503%)  route 7.783ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        6.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.048ns
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453     1.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.678     3.222    tap/dtmcs_tck
    SLICE_X37Y37         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.367     3.589 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           7.783    11.372    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X36Y35         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.806    10.048    tap/clk_core_BUFG
    SLICE_X36Y35         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    10.048    
                         clock uncertainty            0.140    10.187    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.192    10.379    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.379    
                         arrival time                          11.372    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             2.644ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.128ns (2.348%)  route 5.324ns (97.652%))
  Logic Levels:           0  
  Clock Path Skew:        2.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.648     0.648    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.674 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.306    tap/dtmcs_tck
    SLICE_X37Y37         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128     1.434 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.324     6.759    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X36Y35         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.904     3.958    tap/clk_core_BUFG
    SLICE_X36Y35         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     3.958    
                         clock uncertainty            0.140     4.098    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.017     4.115    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.115    
                         arrival time                           6.759    
  -------------------------------------------------------------------
                         slack                                  2.644    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       11.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.540ns  (logic 0.580ns (37.666%)  route 0.960ns (62.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.048ns = ( 90.048 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.806    90.048    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456    90.504 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.960    91.463    tap/dmi_reg_rdata[30]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.124    91.587 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    91.587    tap/dtmcs[32]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.032   103.109    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.109    
                         arrival time                         -91.587    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.101%)  route 0.942ns (61.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.048ns = ( 90.048 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.806    90.048    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456    90.504 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.942    91.446    tap/dmi_reg_rdata[28]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.124    91.570 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    91.570    tap/dtmcs[30]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.031   103.108    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.108    
                         arrival time                         -91.570    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.559ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.546ns  (logic 0.608ns (39.320%)  route 0.938ns (60.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.047ns = ( 90.047 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.805    90.047    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X39Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.456    90.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.938    91.441    tap/dmi_reg_rdata[23]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.152    91.593 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    91.593    tap/dtmcs[25]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.216    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.075   103.151    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.151    
                         arrival time                         -91.593    
  -------------------------------------------------------------------
                         slack                                 11.559    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.490ns  (logic 0.609ns (40.871%)  route 0.881ns (59.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.048ns = ( 90.048 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.806    90.048    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456    90.504 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.881    91.385    tap/dmi_reg_rdata[29]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.153    91.538 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    91.538    tap/dtmcs[31]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.075   103.152    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.152    
                         arrival time                         -91.538    
  -------------------------------------------------------------------
                         slack                                 11.615    

Slack (MET) :             11.652ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.456ns  (logic 0.608ns (41.752%)  route 0.848ns (58.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    10.047ns = ( 90.047 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.805    90.047    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X40Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456    90.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.848    91.351    tap/dmi_reg_rdata[7]
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.152    91.503 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    91.503    tap/dtmcs[9]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.675   103.219    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.219    
                         clock uncertainty           -0.140   103.079    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.075   103.154    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.154    
                         arrival time                         -91.503    
  -------------------------------------------------------------------
                         slack                                 11.652    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.397ns  (logic 0.580ns (41.518%)  route 0.817ns (58.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.047ns = ( 90.047 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.805    90.047    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    90.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.817    91.320    tap/dmi_reg_rdata[13]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.124    91.444 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    91.444    tap/dtmcs[15]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029   103.106    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.106    
                         arrival time                         -91.443    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.045ns = ( 90.045 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.803    90.045    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDCE (Prop_fdce_C_Q)         0.456    90.501 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.806    91.307    tap/dmi_reg_rdata[21]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124    91.431 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    91.431    tap/dtmcs[23]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.216    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.031   103.107    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.107    
                         arrival time                         -91.431    
  -------------------------------------------------------------------
                         slack                                 11.677    

Slack (MET) :             11.684ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.420ns  (logic 0.605ns (42.593%)  route 0.815ns (57.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.047ns = ( 90.047 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.805    90.047    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.456    90.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.815    91.318    tap/dmi_reg_rdata[24]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.149    91.467 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000    91.467    tap/dtmcs[26]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.216    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.075   103.151    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.151    
                         arrival time                         -91.467    
  -------------------------------------------------------------------
                         slack                                 11.684    

Slack (MET) :             11.684ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.377ns  (logic 0.580ns (42.108%)  route 0.797ns (57.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.047ns = ( 90.047 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.805    90.047    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.456    90.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.797    91.300    tap/dmi_reg_rdata[11]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124    91.424 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    91.424    tap/dtmcs[13]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031   103.108    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.108    
                         arrival time                         -91.424    
  -------------------------------------------------------------------
                         slack                                 11.684    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.406ns  (logic 0.606ns (43.096%)  route 0.800ns (56.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.047ns = ( 90.047 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.805    90.047    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    90.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.800    91.303    tap/dmi_reg_rdata[1]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.150    91.453 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    91.453    tap/dtmcs[3]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.453   101.453    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.544 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.217    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.075   103.152    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.152    
                         arrival time                         -91.453    
  -------------------------------------------------------------------
                         slack                                 11.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.137     3.355    tap/dmi_reg_rdata[19]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.046     3.401 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     3.401    tap/dtmcs[21]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.685    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.140     1.825    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.107     1.932    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           3.401    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.142     3.361    tap/dmi_reg_rdata[14]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.048     3.409 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     3.409    tap/dtmcs[16]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X45Y37         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.107     1.933    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.630     3.079    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     3.220 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.139     3.360    tap/dmi_reg_rdata[16]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     3.405 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     3.405    tap/dtmcs[18]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.918    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.099%)  route 0.140ns (42.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.629     3.078    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X40Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     3.219 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.140     3.359    tap/dmi_reg_rdata[8]
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.045     3.404 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     3.404    tap/dtmcs[10]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.091     1.917    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.329%)  route 0.144ns (43.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X40Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.144     3.363    tap/dmi_reg_rdata[3]
    SLICE_X41Y36         LUT3 (Prop_lut3_I0_O)        0.045     3.408 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.408    tap/dtmcs[5]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X41Y36         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.092     1.918    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.629     3.078    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X42Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     3.242 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.136     3.379    tap/dmi_reg_rdata[18]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     3.424 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.424    tap/dtmcs[20]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.107     1.933    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.146     3.365    tap/dmi_reg_rdata[20]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.045     3.410 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     3.410    tap/dtmcs[22]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.685    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.140     1.825    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.092     1.917    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.213ns (60.827%)  route 0.137ns (39.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.630     3.079    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X42Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     3.243 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.137     3.381    tap/dmi_reg_rdata[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.049     3.430 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     3.430    tap/dtmcs[2]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.107     1.933    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.980%)  route 0.194ns (51.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.194     3.412    tap/dmi_reg_rdata[26]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.045     3.457 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     3.457    tap/dtmcs[28]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.685    tap/dtmcs_tck
    SLICE_X45Y36         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.140     1.825    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.107     1.932    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.246%)  route 0.169ns (44.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.630     3.079    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X42Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     3.243 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.169     3.413    tap/dmi_reg_rdata[12]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     3.458 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     3.458    tap/dtmcs[14]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.754     0.754    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.783 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.686    tap/dtmcs_tck
    SLICE_X43Y37         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.918    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  1.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.823ns  (logic 0.668ns (5.209%)  route 12.155ns (94.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.282ns = ( 29.282 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.521    22.788    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X48Y121        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.488    29.282    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y121        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.446    29.729    
                         clock uncertainty           -0.062    29.667    
    SLICE_X48Y121        FDCE (Recov_fdce_C_CLR)     -0.609    29.058    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -22.788    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.818ns  (logic 0.668ns (5.211%)  route 12.150ns (94.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.282ns = ( 29.282 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.517    22.784    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X49Y121        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.488    29.282    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y121        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.446    29.729    
                         clock uncertainty           -0.062    29.667    
    SLICE_X49Y121        FDCE (Recov_fdce_C_CLR)     -0.609    29.058    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 0.668ns (5.189%)  route 12.205ns (94.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.277ns = ( 29.277 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.572    22.839    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X50Y123        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.483    29.277    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y123        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.446    29.724    
                         clock uncertainty           -0.062    29.662    
    SLICE_X50Y123        FDCE (Recov_fdce_C_CLR)     -0.523    29.139    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.139    
                         arrival time                         -22.839    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.770ns  (logic 0.668ns (5.231%)  route 12.102ns (94.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 29.287 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.469    22.736    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X48Y116        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.493    29.287    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.446    29.734    
                         clock uncertainty           -0.062    29.672    
    SLICE_X48Y116        FDCE (Recov_fdce_C_CLR)     -0.609    29.063    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.063    
                         arrival time                         -22.736    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.735ns  (logic 0.668ns (5.245%)  route 12.067ns (94.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.278ns = ( 29.278 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.433    22.700    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X51Y122        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.484    29.278    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y122        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.446    29.725    
                         clock uncertainty           -0.062    29.663    
    SLICE_X51Y122        FDCE (Recov_fdce_C_CLR)     -0.609    29.054    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.054    
                         arrival time                         -22.700    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 0.668ns (5.247%)  route 12.062ns (94.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.279ns = ( 29.279 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.429    22.696    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X49Y123        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.485    29.279    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y123        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.446    29.726    
                         clock uncertainty           -0.062    29.664    
    SLICE_X49Y123        FDCE (Recov_fdce_C_CLR)     -0.609    29.055    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.055    
                         arrival time                         -22.696    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.729ns  (logic 0.668ns (5.248%)  route 12.061ns (94.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 29.286 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.427    22.694    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X48Y117        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.492    29.286    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.446    29.733    
                         clock uncertainty           -0.062    29.671    
    SLICE_X48Y117        FDCE (Recov_fdce_C_CLR)     -0.609    29.062    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[19].gprff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.062    
                         arrival time                         -22.694    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.724ns  (logic 0.668ns (5.250%)  route 12.056ns (94.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 29.286 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.423    22.690    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[0]_3
    SLICE_X49Y117        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.492    29.286    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism              0.446    29.733    
                         clock uncertainty           -0.062    29.671    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.609    29.062    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         29.062    
                         arrival time                         -22.690    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.668ns (5.265%)  route 12.020ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.283ns = ( 29.283 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.386    22.653    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X48Y120        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.489    29.283    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y120        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.446    29.730    
                         clock uncertainty           -0.062    29.668    
    SLICE_X48Y120        FDCE (Recov_fdce_C_CLR)     -0.609    29.059    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[21].gprff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -22.653    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        12.684ns  (logic 0.668ns (5.267%)  route 12.016ns (94.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.283ns = ( 29.283 - 20.000 ) 
    Source Clock Delay      (SCD):    9.966ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.724     9.966    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518    10.484 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        3.633    14.117    clk_gen/rst_core
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150    14.267 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.382    22.649    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X49Y120        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       1.489    29.283    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y120        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.446    29.730    
                         clock uncertainty           -0.062    29.668    
    SLICE_X49Y120        FDCE (Recov_fdce_C_CLR)     -0.609    29.059    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[20].gprff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -22.649    
  -------------------------------------------------------------------
                         slack                                  6.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_rojobot_i/ext_pad_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.164ns (18.359%)  route 0.729ns (81.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     3.216 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        0.729     3.945    swervolf/gpio_rojobot_i/rst_core
    SLICE_X10Y133        FDCE                                         f  swervolf/gpio_rojobot_i/ext_pad_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.835     3.889    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X10Y133        FDCE                                         r  swervolf/gpio_rojobot_i/ext_pad_s_reg[8]/C
                         clock pessimism             -0.605     3.284    
    SLICE_X10Y133        FDCE (Remov_fdce_C_CLR)     -0.067     3.217    swervolf/gpio_rojobot_i/ext_pad_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.164ns (18.359%)  route 0.729ns (81.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.603     3.052    clk_gen/clk_core_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     3.216 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3528, routed)        0.729     3.945    swervolf/gpio_rojobot_i/rst_core
    SLICE_X10Y133        FDCE                                         f  swervolf/gpio_rojobot_i/sync_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.835     3.889    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X10Y133        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[8]/C
                         clock pessimism             -0.605     3.284    
    SLICE_X10Y133        FDCE (Remov_fdce_C_CLR)     -0.067     3.217    swervolf/gpio_rojobot_i/sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.184ns (8.707%)  route 1.929ns (91.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.413     5.194    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]_1
    SLICE_X42Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.263     3.732    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     3.788 r  clk_gen/dout[1]_i_5__62/O
                         net (fo=1, routed)           0.292     4.081    clk_gen_n_23
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     4.110 r  dout_reg[1]_i_2__2/O
                         net (fo=32, routed)          0.823     4.933    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]_0
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.377    
    SLICE_X42Y130        FDCE (Remov_fdce_C_CLR)     -0.133     4.244    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.184ns (8.707%)  route 1.929ns (91.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.413     5.194    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[1]_2
    SLICE_X42Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.263     3.732    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     3.788 r  clk_gen/dout[1]_i_5__62/O
                         net (fo=1, routed)           0.292     4.081    clk_gen_n_23
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     4.110 r  dout_reg[1]_i_2__2/O
                         net (fo=32, routed)          0.823     4.933    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[0]_0
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.377    
    SLICE_X42Y130        FDCE (Remov_fdce_C_CLR)     -0.133     4.244    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.184ns (8.707%)  route 1.929ns (91.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.413     5.194    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank/dffs/dout_reg[1]_2
    SLICE_X42Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.263     3.732    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     3.788 r  clk_gen/dout[1]_i_5__62/O
                         net (fo=1, routed)           0.292     4.081    clk_gen_n_23
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     4.110 r  dout_reg[1]_i_2__2/O
                         net (fo=32, routed)          0.823     4.933    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank/dffs/dout_reg[0]_0
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.377    
    SLICE_X42Y130        FDCE (Remov_fdce_C_CLR)     -0.133     4.244    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.184ns (8.707%)  route 1.929ns (91.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.413     5.194    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]_1
    SLICE_X43Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.263     3.732    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     3.788 r  clk_gen/dout[1]_i_5__62/O
                         net (fo=1, routed)           0.292     4.081    clk_gen_n_23
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     4.110 r  dout_reg[1]_i_2__2/O
                         net (fo=32, routed)          0.823     4.933    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[0]_0
    SLICE_X43Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[1]/C
                         clock pessimism             -0.556     4.377    
    SLICE_X43Y130        FDCE (Remov_fdce_C_CLR)     -0.158     4.219    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.184ns (8.707%)  route 1.929ns (91.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.413     5.194    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[1]_2
    SLICE_X43Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.263     3.732    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     3.788 r  clk_gen/dout[1]_i_5__62/O
                         net (fo=1, routed)           0.292     4.081    clk_gen_n_23
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     4.110 r  dout_reg[1]_i_2__2/O
                         net (fo=32, routed)          0.823     4.933    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[0]_0
    SLICE_X43Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[1]/C
                         clock pessimism             -0.556     4.377    
    SLICE_X43Y130        FDCE (Remov_fdce_C_CLR)     -0.158     4.219    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.184ns (8.450%)  route 1.993ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.478     5.258    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X10Y128        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.328     3.798    clk_gen/clk_core
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.055     3.853 r  clk_gen/dout[0]_i_2__302/O
                         net (fo=32, routed)          1.025     4.878    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/p_140_in
    SLICE_X10Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.321    
    SLICE_X10Y128        FDCE (Remov_fdce_C_CLR)     -0.055     4.266    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           5.258    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.184ns (8.450%)  route 1.993ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.478     5.258    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X10Y128        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.328     3.798    clk_gen/clk_core
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.055     3.853 r  clk_gen/dout[0]_i_2__302/O
                         net (fo=32, routed)          1.025     4.878    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/p_140_in
    SLICE_X10Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.321    
    SLICE_X10Y128        FDCE (Remov_fdce_C_CLR)     -0.055     4.266    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           5.258    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.184ns (8.450%)  route 1.993ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16563, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X43Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.516     3.737    clk_gen/dmcontrol_reg_1
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.780 f  clk_gen/dout[1]_i_1__545/O
                         net (fo=3835, routed)        1.478     5.258    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]_1
    SLICE_X10Y128        FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.328     3.798    clk_gen/clk_core
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.055     3.853 r  clk_gen/dout[0]_i_2__302/O
                         net (fo=32, routed)          1.025     4.878    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/p_140_in
    SLICE_X10Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.321    
    SLICE_X10Y128        FDCE (Remov_fdce_C_CLR)     -0.055     4.266    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           5.258    
  -------------------------------------------------------------------
                         slack                                  0.991    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.419ns (7.453%)  route 5.203ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 16.166 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.203    12.049    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X74Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.706    16.166    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism              0.243    16.409    
                         clock uncertainty           -0.057    16.353    
    SLICE_X74Y25         FDCE (Recov_fdce_C_CLR)     -0.494    15.859    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.419ns (7.453%)  route 5.203ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 16.166 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.203    12.049    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X74Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.706    16.166    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.243    16.409    
                         clock uncertainty           -0.057    16.353    
    SLICE_X74Y25         FDCE (Recov_fdce_C_CLR)     -0.494    15.859    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.419ns (7.453%)  route 5.203ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 16.166 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.203    12.049    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X74Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.706    16.166    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.243    16.409    
                         clock uncertainty           -0.057    16.353    
    SLICE_X74Y25         FDCE (Recov_fdce_C_CLR)     -0.494    15.859    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.419ns (7.453%)  route 5.203ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 16.166 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.203    12.049    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X74Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.706    16.166    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.243    16.409    
                         clock uncertainty           -0.057    16.353    
    SLICE_X74Y25         FDCE (Recov_fdce_C_CLR)     -0.494    15.859    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.419ns (7.584%)  route 5.106ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.106    11.951    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X81Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X81Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.243    16.412    
                         clock uncertainty           -0.057    16.356    
    SLICE_X81Y23         FDCE (Recov_fdce_C_CLR)     -0.580    15.776    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.419ns (7.584%)  route 5.106ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.106    11.951    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X81Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X81Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    16.412    
                         clock uncertainty           -0.057    16.356    
    SLICE_X81Y23         FDCE (Recov_fdce_C_CLR)     -0.580    15.776    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.419ns (7.584%)  route 5.106ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.106    11.951    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X81Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X81Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.243    16.412    
                         clock uncertainty           -0.057    16.356    
    SLICE_X81Y23         FDCE (Recov_fdce_C_CLR)     -0.580    15.776    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.419ns (7.584%)  route 5.106ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.106    11.951    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X81Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X81Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    16.412    
                         clock uncertainty           -0.057    16.356    
    SLICE_X81Y23         FDCE (Recov_fdce_C_CLR)     -0.580    15.776    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.419ns (7.584%)  route 5.106ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.106    11.951    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X81Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.169    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X81Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/C
                         clock pessimism              0.243    16.412    
                         clock uncertainty           -0.057    16.356    
    SLICE_X81Y23         FDCE (Recov_fdce_C_CLR)     -0.580    15.776    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.419ns (7.715%)  route 5.012ns (92.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        5.012    11.858    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X79Y27         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710    16.170    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X79Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.243    16.413    
                         clock uncertainty           -0.057    16.357    
    SLICE_X79Y27         FDCE (Recov_fdce_C_CLR)     -0.580    15.777    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  3.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.128ns (11.695%)  route 0.966ns (88.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.966     3.003    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X71Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.893     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.288     2.190    
    SLICE_X71Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.044    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.128ns (11.695%)  route 0.966ns (88.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.966     3.003    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X71Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.893     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.288     2.190    
    SLICE_X71Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.044    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.128ns (11.695%)  route 0.966ns (88.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.966     3.003    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X71Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.893     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.288     2.190    
    SLICE_X71Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.044    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.128ns (11.695%)  route 0.966ns (88.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.966     3.003    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X71Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.893     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism             -0.288     2.190    
    SLICE_X71Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.044    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.128ns (11.221%)  route 1.013ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.013     3.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y32         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.899     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]/C
                         clock pessimism             -0.288     2.196    
    SLICE_X62Y32         FDCE (Remov_fdce_C_CLR)     -0.121     2.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.128ns (11.221%)  route 1.013ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.013     3.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y32         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.899     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/C
                         clock pessimism             -0.288     2.196    
    SLICE_X62Y32         FDCE (Remov_fdce_C_CLR)     -0.121     2.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.128ns (11.221%)  route 1.013ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.013     3.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y32         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.899     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/C
                         clock pessimism             -0.288     2.196    
    SLICE_X62Y32         FDCE (Remov_fdce_C_CLR)     -0.121     2.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.128ns (11.221%)  route 1.013ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.013     3.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y32         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.899     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]/C
                         clock pessimism             -0.288     2.196    
    SLICE_X62Y32         FDCE (Remov_fdce_C_CLR)     -0.121     2.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.128ns (11.221%)  route 1.013ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.013     3.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y32         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.899     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/C
                         clock pessimism             -0.288     2.196    
    SLICE_X63Y32         FDCE (Remov_fdce_C_CLR)     -0.146     2.050    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.128ns (11.221%)  route 1.013ns (88.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X87Y98         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.013     3.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y32         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.899     2.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/C
                         clock pessimism             -0.288     2.196    
    SLICE_X63Y32         FDCE (Remov_fdce_C_CLR)     -0.146     2.050    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.999    





