#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Oct 24 00:01:09 2017
# Process ID: 1568
# Current directory: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/DemoConfigDesign_dlmb_bram_if_cntlr_0_synth_1
# Command line: vivado.exe -log DemoConfigDesign_dlmb_bram_if_cntlr_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoConfigDesign_dlmb_bram_if_cntlr_0.tcl
# Log file: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/DemoConfigDesign_dlmb_bram_if_cntlr_0_synth_1/DemoConfigDesign_dlmb_bram_if_cntlr_0.vds
# Journal file: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/DemoConfigDesign_dlmb_bram_if_cntlr_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DemoConfigDesign_dlmb_bram_if_cntlr_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 344.957 ; gain = 95.055
INFO: [Synth 8-638] synthesizing module 'DemoConfigDesign_dlmb_bram_if_cntlr_0' [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ip/DemoConfigDesign_dlmb_bram_if_cntlr_0/synth/DemoConfigDesign_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'DemoConfigDesign_dlmb_bram_if_cntlr_0' (4#1) [c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoConfigDesign/ip/DemoConfigDesign_dlmb_bram_if_cntlr_0/synth/DemoConfigDesign_dlmb_bram_if_cntlr_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 388.039 ; gain = 138.137
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 388.039 ; gain = 138.137
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 646.176 ; gain = 9.016
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 650.246 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:02:14 . Memory (MB): peak = 650.246 ; gain = 400.344
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:02:14 . Memory (MB): peak = 650.246 ; gain = 400.344
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:02:15 . Memory (MB): peak = 650.246 ; gain = 400.344
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:02:17 . Memory (MB): peak = 650.246 ; gain = 400.344
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:02:21 . Memory (MB): peak = 650.246 ; gain = 400.344
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:53 . Memory (MB): peak = 652.387 ; gain = 402.484
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:58 . Memory (MB): peak = 652.387 ; gain = 402.484
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:03:00 . Memory (MB): peak = 679.746 ; gain = 429.844
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:03:03 . Memory (MB): peak = 679.746 ; gain = 429.844
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:03:03 . Memory (MB): peak = 679.746 ; gain = 429.844
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:03:04 . Memory (MB): peak = 679.746 ; gain = 429.844
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:03:04 . Memory (MB): peak = 679.746 ; gain = 429.844
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:03:04 . Memory (MB): peak = 679.746 ; gain = 429.844
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:03:04 . Memory (MB): peak = 679.746 ; gain = 429.844

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     4|
|3     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:03:04 . Memory (MB): peak = 679.746 ; gain = 429.844
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:03:25 . Memory (MB): peak = 679.746 ; gain = 438.301
