============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 01:59:10 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 11063835754496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 24 trigger nets, 24 data nets.
KIT-1004 : Chipwatcher code = 0011110010101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=24,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100,32'sb01000000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=98) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=98) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=24,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100,32'sb01000000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=24,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100,32'sb01000000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=24,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100,32'sb01000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=98)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=98)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=24,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100,32'sb01000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=24,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100,32'sb01000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 7912/29 useful/useless nets, 5674/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 7645/8 useful/useless nets, 6031/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 7629/16 useful/useless nets, 6019/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 354 better
SYN-1014 : Optimize round 2
SYN-1032 : 7367/45 useful/useless nets, 5757/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 7775/2 useful/useless nets, 6170/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 29187, tnet num: 7775, tinst num: 6169, tnode num: 34559, tedge num: 48007.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.67), #lev = 6 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.67), #lev = 6 (2.05)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 484 instances into 186 LUTs, name keeping = 75%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 319 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.445465s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (78.9%)

RUN-1004 : used memory is 237 MB, reserved memory is 208 MB, peak memory is 280 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.526759s wall, 1.953125s user + 0.062500s system = 2.015625s CPU (79.8%)

RUN-1004 : used memory is 237 MB, reserved memory is 208 MB, peak memory is 280 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (257 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (213 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5577 instances
RUN-0007 : 2267 luts, 1513 seqs, 1119 mslices, 584 lslices, 71 pads, 12 brams, 2 dsps
RUN-1001 : There are total 7182 nets
RUN-1001 : 4695 nets have 2 pins
RUN-1001 : 2069 nets have [3 - 5] pins
RUN-1001 : 190 nets have [6 - 10] pins
RUN-1001 : 98 nets have [11 - 20] pins
RUN-1001 : 117 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |     768     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     19      
RUN-1001 :   Yes  |  No   |  Yes  |     539     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5575 instances, 2267 luts, 1513 seqs, 1703 slices, 217 macros(1703 instances: 1119 mslices 584 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27887, tnet num: 7180, tinst num: 5575, tnode num: 33258, tedge num: 46808.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.752794s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (58.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.91728e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5575.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11786e+06, overlap = 64.1562
PHY-3002 : Step(2): len = 956352, overlap = 107.438
PHY-3002 : Step(3): len = 524796, overlap = 219.688
PHY-3002 : Step(4): len = 468719, overlap = 240.531
PHY-3002 : Step(5): len = 337639, overlap = 306.438
PHY-3002 : Step(6): len = 305502, overlap = 340.969
PHY-3002 : Step(7): len = 248395, overlap = 358.156
PHY-3002 : Step(8): len = 226219, overlap = 402.062
PHY-3002 : Step(9): len = 207794, overlap = 436.125
PHY-3002 : Step(10): len = 181694, overlap = 460.094
PHY-3002 : Step(11): len = 164536, overlap = 470.969
PHY-3002 : Step(12): len = 155014, overlap = 489.438
PHY-3002 : Step(13): len = 147084, overlap = 499.094
PHY-3002 : Step(14): len = 137412, overlap = 529.688
PHY-3002 : Step(15): len = 132939, overlap = 535.938
PHY-3002 : Step(16): len = 127188, overlap = 545.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40683e-06
PHY-3002 : Step(17): len = 153860, overlap = 404.969
PHY-3002 : Step(18): len = 160565, overlap = 400
PHY-3002 : Step(19): len = 154697, overlap = 364.156
PHY-3002 : Step(20): len = 157362, overlap = 354.25
PHY-3002 : Step(21): len = 158602, overlap = 313.906
PHY-3002 : Step(22): len = 162783, overlap = 256.125
PHY-3002 : Step(23): len = 158630, overlap = 206.938
PHY-3002 : Step(24): len = 155339, overlap = 176.781
PHY-3002 : Step(25): len = 153285, overlap = 163.75
PHY-3002 : Step(26): len = 147398, overlap = 140.406
PHY-3002 : Step(27): len = 146859, overlap = 135.25
PHY-3002 : Step(28): len = 147848, overlap = 123.094
PHY-3002 : Step(29): len = 146983, overlap = 119.469
PHY-3002 : Step(30): len = 146065, overlap = 110.719
PHY-3002 : Step(31): len = 145139, overlap = 103.156
PHY-3002 : Step(32): len = 143180, overlap = 100.375
PHY-3002 : Step(33): len = 142163, overlap = 101.531
PHY-3002 : Step(34): len = 141431, overlap = 96.4375
PHY-3002 : Step(35): len = 141000, overlap = 101
PHY-3002 : Step(36): len = 139236, overlap = 108.406
PHY-3002 : Step(37): len = 137923, overlap = 107.312
PHY-3002 : Step(38): len = 136827, overlap = 107.656
PHY-3002 : Step(39): len = 135951, overlap = 95.5312
PHY-3002 : Step(40): len = 135466, overlap = 97.75
PHY-3002 : Step(41): len = 135279, overlap = 100.25
PHY-3002 : Step(42): len = 133678, overlap = 101.625
PHY-3002 : Step(43): len = 133160, overlap = 103.5
PHY-3002 : Step(44): len = 131914, overlap = 101.875
PHY-3002 : Step(45): len = 131060, overlap = 106.875
PHY-3002 : Step(46): len = 130930, overlap = 110.062
PHY-3002 : Step(47): len = 129676, overlap = 105.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.81366e-06
PHY-3002 : Step(48): len = 129339, overlap = 101.281
PHY-3002 : Step(49): len = 129351, overlap = 101.031
PHY-3002 : Step(50): len = 129700, overlap = 101.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.36273e-05
PHY-3002 : Step(51): len = 133115, overlap = 88.1875
PHY-3002 : Step(52): len = 133701, overlap = 87.5938
PHY-3002 : Step(53): len = 140251, overlap = 75.6875
PHY-3002 : Step(54): len = 143807, overlap = 71.3125
PHY-3002 : Step(55): len = 153927, overlap = 48.0938
PHY-3002 : Step(56): len = 160204, overlap = 43.375
PHY-3002 : Step(57): len = 161459, overlap = 40.5625
PHY-3002 : Step(58): len = 160659, overlap = 40.125
PHY-3002 : Step(59): len = 159686, overlap = 35.1875
PHY-3002 : Step(60): len = 156580, overlap = 39.6875
PHY-3002 : Step(61): len = 155600, overlap = 41.5625
PHY-3002 : Step(62): len = 155063, overlap = 42.9375
PHY-3002 : Step(63): len = 154910, overlap = 37.5312
PHY-3002 : Step(64): len = 154510, overlap = 47.3125
PHY-3002 : Step(65): len = 154527, overlap = 52.5938
PHY-3002 : Step(66): len = 154477, overlap = 46.5625
PHY-3002 : Step(67): len = 154101, overlap = 37.875
PHY-3002 : Step(68): len = 154907, overlap = 37.9688
PHY-3002 : Step(69): len = 155703, overlap = 37
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.72546e-05
PHY-3002 : Step(70): len = 154933, overlap = 32.0312
PHY-3002 : Step(71): len = 154991, overlap = 31.9688
PHY-3002 : Step(72): len = 155804, overlap = 27.5938
PHY-3002 : Step(73): len = 156460, overlap = 26.375
PHY-3002 : Step(74): len = 157050, overlap = 31.0938
PHY-3002 : Step(75): len = 157130, overlap = 33.3125
PHY-3002 : Step(76): len = 157332, overlap = 33.6875
PHY-3002 : Step(77): len = 157332, overlap = 33.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.47643e-05
PHY-3002 : Step(78): len = 158028, overlap = 30.625
PHY-3002 : Step(79): len = 158129, overlap = 30.4375
PHY-3002 : Step(80): len = 159313, overlap = 29.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7182.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224992, over cnt = 1031(2%), over = 4503, worst = 29
PHY-1001 : End global iterations;  0.398699s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (54.9%)

PHY-1001 : Congestion index: top1 = 55.15, top5 = 43.16, top10 = 36.25, top15 = 31.75.
PHY-3001 : End congestion estimation;  0.512562s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (57.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162988s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (76.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23309e-06
PHY-3002 : Step(81): len = 162589, overlap = 68.8438
PHY-3002 : Step(82): len = 163084, overlap = 70.7812
PHY-3002 : Step(83): len = 153342, overlap = 78.3125
PHY-3002 : Step(84): len = 154492, overlap = 79.8438
PHY-3002 : Step(85): len = 151031, overlap = 78.1875
PHY-3002 : Step(86): len = 150282, overlap = 82.4375
PHY-3002 : Step(87): len = 149381, overlap = 84.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46619e-06
PHY-3002 : Step(88): len = 147124, overlap = 84.875
PHY-3002 : Step(89): len = 146862, overlap = 84.875
PHY-3002 : Step(90): len = 146862, overlap = 84.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.93237e-06
PHY-3002 : Step(91): len = 146621, overlap = 78.7188
PHY-3002 : Step(92): len = 146621, overlap = 78.7188
PHY-3002 : Step(93): len = 146306, overlap = 77.5625
PHY-3002 : Step(94): len = 146372, overlap = 77.6875
PHY-3002 : Step(95): len = 146482, overlap = 76.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 647/7182.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 196672, over cnt = 995(2%), over = 4325, worst = 24
PHY-1001 : End global iterations;  0.356421s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (61.4%)

PHY-1001 : Congestion index: top1 = 55.13, top5 = 42.13, top10 = 34.93, top15 = 30.35.
PHY-3001 : End congestion estimation;  0.493428s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (57.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177461s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (79.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24003e-05
PHY-3002 : Step(96): len = 147537, overlap = 267.125
PHY-3002 : Step(97): len = 147537, overlap = 267.125
PHY-3002 : Step(98): len = 147671, overlap = 260.125
PHY-3002 : Step(99): len = 147747, overlap = 258.875
PHY-3002 : Step(100): len = 149056, overlap = 245.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48007e-05
PHY-3002 : Step(101): len = 152748, overlap = 224.688
PHY-3002 : Step(102): len = 153161, overlap = 224.406
PHY-3002 : Step(103): len = 164125, overlap = 156.062
PHY-3002 : Step(104): len = 167529, overlap = 149.219
PHY-3002 : Step(105): len = 161679, overlap = 136.969
PHY-3002 : Step(106): len = 161568, overlap = 134.5
PHY-3002 : Step(107): len = 161138, overlap = 125.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96014e-05
PHY-3002 : Step(108): len = 169498, overlap = 103.656
PHY-3002 : Step(109): len = 169498, overlap = 103.656
PHY-3002 : Step(110): len = 169872, overlap = 98.8438
PHY-3002 : Step(111): len = 169980, overlap = 97.4375
PHY-3002 : Step(112): len = 174756, overlap = 73.9062
PHY-3002 : Step(113): len = 177500, overlap = 68.4688
PHY-3002 : Step(114): len = 176441, overlap = 67.75
PHY-3002 : Step(115): len = 176461, overlap = 67.1562
PHY-3002 : Step(116): len = 176444, overlap = 64.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.92028e-05
PHY-3002 : Step(117): len = 184500, overlap = 59.3125
PHY-3002 : Step(118): len = 186163, overlap = 57.0938
PHY-3002 : Step(119): len = 199520, overlap = 49.125
PHY-3002 : Step(120): len = 194315, overlap = 41.875
PHY-3002 : Step(121): len = 193418, overlap = 41.125
PHY-3002 : Step(122): len = 189145, overlap = 46.4062
PHY-3002 : Step(123): len = 191040, overlap = 43.0938
PHY-3002 : Step(124): len = 191040, overlap = 43.0938
PHY-3002 : Step(125): len = 190731, overlap = 44.1562
PHY-3002 : Step(126): len = 190731, overlap = 44.1562
PHY-3002 : Step(127): len = 191043, overlap = 43.4688
PHY-3002 : Step(128): len = 191106, overlap = 40.875
PHY-3002 : Step(129): len = 193565, overlap = 44.625
PHY-3002 : Step(130): len = 194347, overlap = 42.125
PHY-3002 : Step(131): len = 192631, overlap = 40.9688
PHY-3002 : Step(132): len = 192631, overlap = 40.9688
PHY-3002 : Step(133): len = 192055, overlap = 39.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198406
PHY-3002 : Step(134): len = 199378, overlap = 34.4375
PHY-3002 : Step(135): len = 201157, overlap = 34.875
PHY-3002 : Step(136): len = 205695, overlap = 32.1562
PHY-3002 : Step(137): len = 210014, overlap = 30.8125
PHY-3002 : Step(138): len = 214159, overlap = 26.5
PHY-3002 : Step(139): len = 215979, overlap = 24.2812
PHY-3002 : Step(140): len = 215060, overlap = 25.9375
PHY-3002 : Step(141): len = 212707, overlap = 23.8438
PHY-3002 : Step(142): len = 211296, overlap = 22.8438
PHY-3002 : Step(143): len = 210773, overlap = 22.0938
PHY-3002 : Step(144): len = 210870, overlap = 20.9062
PHY-3002 : Step(145): len = 210548, overlap = 20.7188
PHY-3002 : Step(146): len = 210205, overlap = 22.625
PHY-3002 : Step(147): len = 209555, overlap = 22.1875
PHY-3002 : Step(148): len = 209353, overlap = 21.0312
PHY-3002 : Step(149): len = 209591, overlap = 22.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000396811
PHY-3002 : Step(150): len = 211666, overlap = 24.0938
PHY-3002 : Step(151): len = 213443, overlap = 24.0938
PHY-3002 : Step(152): len = 215358, overlap = 24.4062
PHY-3002 : Step(153): len = 216409, overlap = 21.5312
PHY-3002 : Step(154): len = 217345, overlap = 22.7812
PHY-3002 : Step(155): len = 218147, overlap = 20.3438
PHY-3002 : Step(156): len = 219083, overlap = 21.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000793622
PHY-3002 : Step(157): len = 220839, overlap = 21.5312
PHY-3002 : Step(158): len = 222007, overlap = 21.375
PHY-3002 : Step(159): len = 223382, overlap = 18.4688
PHY-3002 : Step(160): len = 225592, overlap = 17.7812
PHY-3002 : Step(161): len = 229987, overlap = 18.9062
PHY-3002 : Step(162): len = 233528, overlap = 13.8125
PHY-3002 : Step(163): len = 234181, overlap = 14.1875
PHY-3002 : Step(164): len = 233908, overlap = 14.3125
PHY-3002 : Step(165): len = 233411, overlap = 13.7188
PHY-3002 : Step(166): len = 233271, overlap = 14.25
PHY-3002 : Step(167): len = 233565, overlap = 13.9062
PHY-3002 : Step(168): len = 233601, overlap = 13.8438
PHY-3002 : Step(169): len = 233718, overlap = 14.5
PHY-3002 : Step(170): len = 233632, overlap = 12.9375
PHY-3002 : Step(171): len = 233047, overlap = 11
PHY-3002 : Step(172): len = 232290, overlap = 11.5312
PHY-3002 : Step(173): len = 231554, overlap = 12.2188
PHY-3002 : Step(174): len = 230884, overlap = 12.9062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00158724
PHY-3002 : Step(175): len = 232021, overlap = 11.8438
PHY-3002 : Step(176): len = 233640, overlap = 10.7812
PHY-3002 : Step(177): len = 234415, overlap = 10.7812
PHY-3002 : Step(178): len = 235176, overlap = 10.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27887, tnet num: 7180, tinst num: 5575, tnode num: 33258, tedge num: 46808.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 164.28 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23/7182.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 342360, over cnt = 1135(3%), over = 3398, worst = 16
PHY-1001 : End global iterations;  0.461310s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (64.4%)

PHY-1001 : Congestion index: top1 = 44.57, top5 = 35.66, top10 = 31.23, top15 = 28.36.
PHY-1001 : End incremental global routing;  0.578079s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (70.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174332s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (80.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.859178s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (74.6%)

OPT-1001 : Current memory(MB): used = 351, reserve = 321, peak = 352.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5690/7182.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 342360, over cnt = 1135(3%), over = 3398, worst = 16
PHY-1002 : len = 355504, over cnt = 584(1%), over = 1321, worst = 13
PHY-1002 : len = 361704, over cnt = 190(0%), over = 383, worst = 13
PHY-1002 : len = 365136, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 365248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.532236s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (61.7%)

PHY-1001 : Congestion index: top1 = 35.62, top5 = 30.31, top10 = 27.65, top15 = 25.78.
OPT-1001 : End congestion update;  0.658026s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (66.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123548s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.5%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.781787s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (70.0%)

OPT-1001 : Current memory(MB): used = 353, reserve = 323, peak = 353.
OPT-1001 : End physical optimization;  2.385432s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (74.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2267 LUT to BLE ...
SYN-4008 : Packed 2267 LUT and 750 SEQ to BLE.
SYN-4003 : Packing 763 remaining SEQ's ...
SYN-4005 : Packed 423 SEQ with LUT/SLICE
SYN-4006 : 1172 single LUT's are left
SYN-4006 : 340 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2607/4564 primitive instances ...
PHY-3001 : End packing;  0.181153s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (77.6%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 3199 instances
RUN-1001 : 1553 mslices, 1552 lslices, 71 pads, 12 brams, 2 dsps
RUN-1001 : There are total 6555 nets
RUN-1001 : 4169 nets have 2 pins
RUN-1001 : 1965 nets have [3 - 5] pins
RUN-1001 : 200 nets have [6 - 10] pins
RUN-1001 : 94 nets have [11 - 20] pins
RUN-1001 : 118 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3197 instances, 3105 slices, 217 macros(1703 instances: 1119 mslices 584 lslices)
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 238446, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3777/6555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 361280, over cnt = 322(0%), over = 400, worst = 3
PHY-1002 : len = 362160, over cnt = 157(0%), over = 176, worst = 3
PHY-1002 : len = 363192, over cnt = 53(0%), over = 61, worst = 3
PHY-1002 : len = 363576, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 363824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.472935s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (29.7%)

PHY-1001 : Congestion index: top1 = 35.91, top5 = 30.10, top10 = 27.23, top15 = 25.42.
PHY-3001 : End congestion estimation;  0.613070s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (35.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25129, tnet num: 6553, tinst num: 3197, tnode num: 29114, tedge num: 43470.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.871458s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (95.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94522e-05
PHY-3002 : Step(179): len = 226495, overlap = 33.5
PHY-3002 : Step(180): len = 222497, overlap = 33
PHY-3002 : Step(181): len = 215179, overlap = 36.75
PHY-3002 : Step(182): len = 212300, overlap = 36.5
PHY-3002 : Step(183): len = 209993, overlap = 36.75
PHY-3002 : Step(184): len = 207063, overlap = 37.5
PHY-3002 : Step(185): len = 206359, overlap = 39
PHY-3002 : Step(186): len = 204497, overlap = 46
PHY-3002 : Step(187): len = 203155, overlap = 45.25
PHY-3002 : Step(188): len = 202295, overlap = 47.75
PHY-3002 : Step(189): len = 202128, overlap = 45.25
PHY-3002 : Step(190): len = 201733, overlap = 44.25
PHY-3002 : Step(191): len = 201541, overlap = 44.5
PHY-3002 : Step(192): len = 201413, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.89044e-05
PHY-3002 : Step(193): len = 204478, overlap = 42
PHY-3002 : Step(194): len = 205651, overlap = 41.25
PHY-3002 : Step(195): len = 213169, overlap = 37.25
PHY-3002 : Step(196): len = 213143, overlap = 35.75
PHY-3002 : Step(197): len = 213172, overlap = 34.75
PHY-3002 : Step(198): len = 212970, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000157809
PHY-3002 : Step(199): len = 221367, overlap = 27.5
PHY-3002 : Step(200): len = 223671, overlap = 26.5
PHY-3002 : Step(201): len = 228747, overlap = 25.25
PHY-3002 : Step(202): len = 230576, overlap = 24.75
PHY-3002 : Step(203): len = 232480, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000315618
PHY-3002 : Step(204): len = 236635, overlap = 19.75
PHY-3002 : Step(205): len = 241655, overlap = 19.5
PHY-3002 : Step(206): len = 247601, overlap = 17
PHY-3002 : Step(207): len = 247219, overlap = 14
PHY-3002 : Step(208): len = 245896, overlap = 15
PHY-3002 : Step(209): len = 245424, overlap = 15.5
PHY-3002 : Step(210): len = 246168, overlap = 15
PHY-3002 : Step(211): len = 247099, overlap = 14.75
PHY-3002 : Step(212): len = 247564, overlap = 14.5
PHY-3002 : Step(213): len = 247729, overlap = 15.25
PHY-3002 : Step(214): len = 247401, overlap = 14.5
PHY-3002 : Step(215): len = 247358, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000631236
PHY-3002 : Step(216): len = 251972, overlap = 13.25
PHY-3002 : Step(217): len = 256555, overlap = 11.5
PHY-3002 : Step(218): len = 259438, overlap = 9
PHY-3002 : Step(219): len = 258402, overlap = 10.25
PHY-3002 : Step(220): len = 257608, overlap = 11.75
PHY-3002 : Step(221): len = 257208, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.707387s wall, 0.140625s user + 0.593750s system = 0.734375s CPU (43.0%)

PHY-3001 : Trial Legalized: Len = 266134
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 162/6555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 366032, over cnt = 604(1%), over = 1084, worst = 9
PHY-1002 : len = 369696, over cnt = 406(1%), over = 639, worst = 8
PHY-1002 : len = 374672, over cnt = 133(0%), over = 198, worst = 5
PHY-1002 : len = 376312, over cnt = 28(0%), over = 38, worst = 3
PHY-1002 : len = 376696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.734723s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (48.9%)

PHY-1001 : Congestion index: top1 = 35.34, top5 = 30.68, top10 = 27.77, top15 = 25.68.
PHY-3001 : End congestion estimation;  0.878865s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (49.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156627s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120159
PHY-3002 : Step(222): len = 250401, overlap = 2.75
PHY-3002 : Step(223): len = 244685, overlap = 4.5
PHY-3002 : Step(224): len = 243420, overlap = 3.25
PHY-3002 : Step(225): len = 243232, overlap = 3
PHY-3002 : Step(226): len = 243189, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007729s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.2%)

PHY-3001 : Legalized: Len = 248895, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020088s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.8%)

PHY-3001 : 42 instances has been re-located, deltaX = 5, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 249153, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25129, tnet num: 6553, tinst num: 3198, tnode num: 29114, tedge num: 43470.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2474/6555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 356776, over cnt = 505(1%), over = 768, worst = 8
PHY-1002 : len = 359688, over cnt = 303(0%), over = 400, worst = 7
PHY-1002 : len = 362768, over cnt = 87(0%), over = 117, worst = 3
PHY-1002 : len = 363944, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 364200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.583714s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (42.8%)

PHY-1001 : Congestion index: top1 = 34.50, top5 = 30.12, top10 = 27.20, top15 = 25.17.
PHY-1001 : End incremental global routing;  0.721909s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (45.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.167630s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.995805s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (43.9%)

OPT-1001 : Current memory(MB): used = 367, reserve = 337, peak = 368.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5490/6555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 364200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045167s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (138.4%)

PHY-1001 : Congestion index: top1 = 34.50, top5 = 30.12, top10 = 27.20, top15 = 25.17.
OPT-1001 : End congestion update;  0.182470s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (77.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116486s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.3%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.299181s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (88.8%)

OPT-1001 : Current memory(MB): used = 368, reserve = 338, peak = 368.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114868s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5490/6555.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 364200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047072s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 34.50, top5 = 30.12, top10 = 27.20, top15 = 25.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.111518s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (84.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 34.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.528777s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (65.5%)

RUN-1003 : finish command "place" in  20.947930s wall, 10.703125s user + 3.796875s system = 14.500000s CPU (69.2%)

RUN-1004 : used memory is 346 MB, reserved memory is 316 MB, peak memory is 368 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.026452s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (120.3%)

RUN-1004 : used memory is 346 MB, reserved memory is 316 MB, peak memory is 399 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3200 instances
RUN-1001 : 1553 mslices, 1552 lslices, 71 pads, 12 brams, 2 dsps
RUN-1001 : There are total 6555 nets
RUN-1001 : 4169 nets have 2 pins
RUN-1001 : 1965 nets have [3 - 5] pins
RUN-1001 : 200 nets have [6 - 10] pins
RUN-1001 : 94 nets have [11 - 20] pins
RUN-1001 : 118 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25129, tnet num: 6553, tinst num: 3198, tnode num: 29114, tedge num: 43470.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1553 mslices, 1552 lslices, 71 pads, 12 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 347904, over cnt = 627(1%), over = 1137, worst = 9
PHY-1002 : len = 351808, over cnt = 407(1%), over = 658, worst = 9
PHY-1002 : len = 356792, over cnt = 155(0%), over = 227, worst = 5
PHY-1002 : len = 359520, over cnt = 10(0%), over = 16, worst = 4
PHY-1002 : len = 359736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.712147s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (65.8%)

PHY-1001 : Congestion index: top1 = 34.91, top5 = 29.97, top10 = 27.03, top15 = 25.02.
PHY-1001 : End global routing;  0.849878s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (71.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 392, reserve = 362, peak = 399.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 639, reserve = 613, peak = 639.
PHY-1001 : End build detailed router design. 3.456242s wall, 2.953125s user + 0.046875s system = 3.000000s CPU (86.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 77600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.854848s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (93.0%)

PHY-1001 : Current memory(MB): used = 672, reserve = 647, peak = 672.
PHY-1001 : End phase 1; 2.859596s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (92.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 77% nets.
PHY-1022 : len = 1.10078e+06, over cnt = 71(0%), over = 71, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 675, reserve = 649, peak = 675.
PHY-1001 : End initial routed; 13.999666s wall, 10.953125s user + 0.093750s system = 11.046875s CPU (78.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5055(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.015708s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (83.1%)

PHY-1001 : Current memory(MB): used = 680, reserve = 655, peak = 680.
PHY-1001 : End phase 2; 15.015515s wall, 11.796875s user + 0.093750s system = 11.890625s CPU (79.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.10078e+06, over cnt = 71(0%), over = 71, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.026364s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.09752e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.251720s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.09446e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.103591s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.09443e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.076332s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5055(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.000872s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (92.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.773787s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (78.8%)

PHY-1001 : Current memory(MB): used = 714, reserve = 690, peak = 714.
PHY-1001 : End phase 3; 2.401063s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (82.0%)

PHY-1003 : Routed, final wirelength = 1.09443e+06
PHY-1001 : Current memory(MB): used = 715, reserve = 691, peak = 715.
PHY-1001 : End export database. 0.022294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

PHY-1001 : End detail routing;  24.019680s wall, 19.609375s user + 0.140625s system = 19.750000s CPU (82.2%)

RUN-1003 : finish command "route" in  25.798327s wall, 21.015625s user + 0.187500s system = 21.203125s CPU (82.2%)

RUN-1004 : used memory is 671 MB, reserved memory is 647 MB, peak memory is 715 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     5674   out of  19600   28.95%
#reg                     1630   out of  19600    8.32%
#le                      6014
  #lut only              4384   out of   6014   72.90%
  #reg only               340   out of   6014    5.65%
  #lut&reg               1290   out of   6014   21.45%
#dsp                        2   out of     29    6.90%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      363
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      180
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      171
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                132
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                70
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    63
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      41
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |6014   |3971    |1703    |1634    |12      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |613    |411     |140     |327     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |232    |177     |50      |88      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |46     |46      |0       |22      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |172    |122     |50      |53      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |14     |9       |0       |13      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |381    |234     |90      |239     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |143    |91      |30      |99      |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |4      |0       |0       |4       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |32      |0       |34      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |146    |82      |30      |111     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |6       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |20      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |31     |24      |0       |31      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |4306   |2797    |1359    |630     |4       |2       |
|    awb                             |ISP_awb_top                                |3568   |2302    |1187    |300     |0       |2       |
|      cal_awb                       |alg_awb                                    |1042   |1002    |35      |43      |0       |0       |
|      stat                          |isp_stat_awb                               |2501   |1275    |1152    |232     |0       |0       |
|      wb                            |isp_wb                                     |25     |25      |0       |25      |0       |2       |
|    debayer_l                       |isp_demosaic_l                             |231    |129     |51      |131     |4       |0       |
|      linebuffer                    |shift_register                             |61     |42      |19      |23      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |6      |6       |0       |3       |2       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |348    |274     |54      |171     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |348    |274     |54      |171     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |106    |81      |18      |45      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |101    |80      |18      |41      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |98     |80      |18      |43      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |15     |10      |0       |15      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |5      |2       |0       |5       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |14     |12      |0       |13      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |9      |9       |0       |9       |0       |0       |
|    u_video_driver                  |video_driver                               |159    |92      |67      |28      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |375    |275     |56      |214     |0       |0       |
|    u_sd_init                       |sd_init                                    |226    |160     |39      |112     |0       |0       |
|    u_sd_read                       |sd_read                                    |149    |115     |17      |102     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |241    |180     |61      |150     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |474    |303     |87      |307     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |474    |303     |87      |307     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |192    |130     |0       |191     |0       |0       |
|        reg_inst                    |register                                   |191    |129     |0       |190     |0       |0       |
|        tap_inst                    |tap                                        |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                    |282    |173     |87      |116     |0       |0       |
|        bus_inst                    |bus_top                                    |77     |43      |26      |30      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |27     |15      |10      |7       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |29     |14      |10      |12      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |15     |9       |6       |5       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |109    |79      |29      |53      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4156  
    #2          2       501   
    #3          3       1340  
    #4          4       124   
    #5        5-10      216   
    #6        11-50     160   
    #7       51-100      32   
    #8       101-500     3    
  Average     2.68            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.154965s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (131.2%)

RUN-1004 : used memory is 672 MB, reserved memory is 648 MB, peak memory is 724 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25129, tnet num: 6553, tinst num: 3198, tnode num: 29114, tedge num: 43470.
TMR-2508 : Levelizing timing graph completed, there are 667 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 6553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 1c3571b6562400ebf710be5971df44a902cec733ff1b49471e3f35ed4a40e2a0 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3198
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6555, pip num: 63309
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3039 valid insts, and 196566 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110011110010101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  5.842829s wall, 33.109375s user + 0.578125s system = 33.687500s CPU (576.6%)

RUN-1004 : used memory is 712 MB, reserved memory is 693 MB, peak memory is 866 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_015910.log"
