# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3TaskB.srcs/sources_1/ip/divider/divider.vhd" \
"../../../../Lab3TaskB.srcs/sources_1/imports/sources_1/imports/Digital Engineering/Algorithm.vhd" \
"../../../../Lab3TaskB.srcs/sim_1/imports/new/algorithm_tb.vhd" \

# Do not sort compile order
nosort
