INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/ip/System_processing_system7_0_0/sim/System_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/sim/System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System
INFO: [VRFC 10-311] analyzing module System_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_13UIZPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_ip_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/ipshared/df97/src/cordic_rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/ip/System_Cordic_ip_0_1/sim/System_Cordic_ip_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Cordic_ip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.ip_user_files/bd/System/ip/System_auto_pc_0/sim/System_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/hdl/System_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
