# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:37:19 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:37:19 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:37:19 on Oct 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_p(fast)".
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=30
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=40
# idel
# clk=1 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=50
# idel
# clk=1 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=55
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=0 pwrite=x $time=60
# idel
# setup
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=x $time=65
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=x $time=70
# setup
# acess
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=x $time=75
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=80
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=85
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=90
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=95
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=100
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=105
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=110
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=115
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=120
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=125
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=130
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=135
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=140
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=145
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=150
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=155
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=160
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=165
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=170
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=175
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=180
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=185
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=190
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=195
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=200
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=205
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=210
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=215
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=220
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=225
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=230
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=235
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=240
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:38:32 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:38:32 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:38:34 on Oct 10,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:38:34 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=30
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=40
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=50
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=60
# idel
# clk=1 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=70
# idel
# clk=1 rst=1  transfer=1 pready=0 psel=0 penable=0 pwrite=x $time=75
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=0 pwrite=x $time=80
# idel
# setup
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=x $time=85
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=x $time=90
# setup
# acess
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=x $time=95
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=100
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=105
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=110
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=115
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=120
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=125
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=130
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=135
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=140
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=145
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=150
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=155
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=160
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=165
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=170
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=175
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=180
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=185
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=190
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=195
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=200
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=205
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=210
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=215
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=220
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=225
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=230
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=235
# clk=0 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=240
# acess
# hi
# clk=1 rst=1  transfer=0 pready=1 psel=1 penable=1 pwrite=1 $time=245
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:42:59 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:42:59 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:02 on Oct 10,2025, Elapsed time: 0:04:28
# Errors: 6, Warnings: 1
# vsim fsm_tb 
# Start time: 14:43:02 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=30
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=40
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=50
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=60
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=70
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=75
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=80
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=85
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=90
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=95
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=100
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=105
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=110
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=115
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=120
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=125
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=130
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=135
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=140
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=145
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=150
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=155
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=160
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=165
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=170
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=175
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=180
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=185
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=190
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=195
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=200
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=205
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=210
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=215
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=220
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=225
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=230
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=235
# clk=0 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=240
# idel
# clk=1 rst=1  transfer=1 pready=x psel=0 penable=0 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:44:16 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:44:16 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:44:19 on Oct 10,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:44:19 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=30
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=35
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=40
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=50
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=55
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=60
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=70
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=75
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=80
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=85
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=90
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=95
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=100
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=105
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=110
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=115
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=120
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=125
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=130
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=135
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=140
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=145
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=150
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=155
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=160
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=165
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=170
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=175
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=180
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=185
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=190
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=195
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=200
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=205
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=210
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=215
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=220
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=225
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=230
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=235
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=240
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:46:07 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:46:07 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:46:11 on Oct 10,2025, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:46:11 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=30
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=35
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=40
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=50
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=55
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=60
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=70
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=75
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=80
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=85
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=90
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=95
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=100
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=105
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=110
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=115
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=120
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=125
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=130
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=135
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=140
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=145
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=150
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=155
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=160
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=165
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=170
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=175
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=180
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=185
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=190
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=195
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=200
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=205
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=210
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=215
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=220
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=225
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=230
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=235
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=240
# idel
# clk=1 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:47:43 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:47:44 on Oct 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:47:45 on Oct 10,2025, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:47:45 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=30
# idel
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=40
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=50
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=60
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=70
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=75
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=80
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=85
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=90
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=95
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=100
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=105
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=110
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=115
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=120
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=125
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=130
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=135
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=140
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=145
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=150
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=155
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=160
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=165
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=170
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=175
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=180
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=185
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=190
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=195
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=200
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=205
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=210
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=215
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=220
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=225
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=230
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=235
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=240
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:53:08 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:53:08 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:10 on Oct 10,2025, Elapsed time: 0:05:25
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:53:10 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=30
# idel
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=40
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=50
# acess
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=60
# setup
# acess
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=70
# acess
# setup
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=75
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=80
# setup
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=85
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=90
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=95
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=100
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=105
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=110
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=115
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=120
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=125
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=130
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=135
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=140
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=145
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=150
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=155
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=160
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=165
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=170
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=175
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=180
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=185
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=190
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=195
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=200
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=205
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=210
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=215
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=220
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=225
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=230
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=235
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=240
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:56:02 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:56:02 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:56:04 on Oct 10,2025, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:56:04 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=30
# idel
# setup
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=40
# setup
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=50
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=60
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=70
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=75
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=80
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=85
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=90
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=95
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=100
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=105
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=110
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=115
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=120
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=125
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=130
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=135
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=140
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=145
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=150
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=155
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=160
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=165
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=170
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=175
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=180
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=185
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=190
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=195
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=200
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=205
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=210
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=215
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=220
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=225
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=230
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=235
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=240
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:57:06 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:57:06 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:57:08 on Oct 10,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:57:08 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=30
# idel
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=40
# setup
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=50
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=60
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=70
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=75
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=80
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=85
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=90
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=95
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=100
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=105
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=110
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=115
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=120
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=125
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=130
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=135
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=140
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=145
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=150
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=155
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=160
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=165
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=170
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=175
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=180
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=185
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=190
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=195
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=200
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=205
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=210
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=215
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=220
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=225
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=230
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=235
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=240
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:59:18 on Oct 10,2025
# vlog -reportprogress 300 fsm_p.v "+acc" 
# -- Compiling module fsm_p
# -- Compiling module fsm_tb
# 
# Top level modules:
# 	fsm_tb
# End time: 14:59:18 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:59:20 on Oct 10,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim fsm_tb 
# Start time: 14:59:20 on Oct 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fsm_tb(fast)
# Loading work.fsm_p(fast)
# idel
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=0
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=5
# clk=0 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=10
# idel
# clk=1 rst=0  transfer=x pready=x psel=0 penable=0 pwrite=x $time=15
# clk=0 rst=1  transfer=0 pready=x psel=0 penable=0 pwrite=x $time=20
# idel
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=25
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=0 pwrite=x $time=30
# idel
# setup
# clk=1 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=35
# clk=0 rst=1  transfer=1 pready=x psel=1 penable=1 pwrite=x $time=40
# setup
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=45
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=50
# acess
# clk=1 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=55
# clk=0 rst=1  transfer=1 pready=0 psel=1 penable=1 pwrite=x $time=60
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=65
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=70
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=75
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=80
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=85
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=90
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=95
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=100
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=105
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=110
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=115
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=120
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=125
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=130
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=135
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=140
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=145
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=150
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=155
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=160
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=165
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=170
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=175
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=180
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=185
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=190
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=195
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=200
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=205
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=210
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=215
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=220
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=225
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=230
# acess
# setup
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=235
# clk=0 rst=1  transfer=1 pready=1 psel=1 penable=1 pwrite=x $time=240
# setup
# acess
# clk=1 rst=1  transfer=1 pready=1 psel=1 penable=0 pwrite=x $time=245
# End time: 15:03:32 on Oct 10,2025, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
