<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>BW_MULTIPLIER_IP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>BW_MULTIPLIER_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11931b99</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>BW_MULTIPLIER_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11931b99</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>82e21ce0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;))-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))/8)-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;))-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/BW_MULTIPLIER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FULL_ADDER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/GREY_CELL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HALF_ADDER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/WHITE_CELL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BW_MULTIPLIER_IP_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BW_MULTIPLIER_IP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_89de3526</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/BW_MULTIPLIER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FULL_ADDER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/GREY_CELL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HALF_ADDER.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/WHITE_CELL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BW_MULTIPLIER_IP_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BW_MULTIPLIER_IP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/BW_MULTIPLIER_IP_v1_0/data/BW_MULTIPLIER_IP.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BW_MULTIPLIER_IP_v1_0/data/BW_MULTIPLIER_IP.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BW_MULTIPLIER_IP_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BW_MULTIPLIER_IP_v1_0/src/BW_MULTIPLIER_IP.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BW_MULTIPLIER_IP_v1_0/src/BW_MULTIPLIER_IP.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BW_MULTIPLIER_IP_v1_0/src/BW_MULTIPLIER_IP_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/BW_MULTIPLIER_IP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">BW_MULTIPLIER_IP_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>BW_MULTIPLIER_IP_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-10-06T20:03:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58077430_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ddca56f_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6bc106_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63ba6ec2_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b3a32fc_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eede05d_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@526ee4a3_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e5090_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d758614_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f385f4e_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7833d2f2_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3474ecd7_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5addf247_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41df6fa5_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ac4b19e_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5df53b9b_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@150bd9a7_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d93b09b_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c055d77_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76508542_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21a427d9_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77a16326_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c77ab56_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125f9ec1_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d75853_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db7d5a7_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2675a7d4_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58b6de56_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a1e028_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@400f6905_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@458d6721_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31d76d21_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31881bd1_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bd31d07_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b49ed86_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c6a6b4a_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c836d40_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@304384e0_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14341798_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fa22a9f_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@415be4a7_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@317cfb43_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@87c66bd_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff155df_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7696b5fd_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4893776b_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a89b19_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78a599a9_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53014ef6_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79804f98_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d953843_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@795469c_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5797eb5f_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b1ff1ae_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26085589_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38fb7c08_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bc98637_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d0eae_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a58c6_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cdef7ba_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b13172_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e354329_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@320938de_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e64c427_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ae058d3_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f9b999f_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b5e6ece_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19db3208_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d92993_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575c5504_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a5719c0_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a861f0_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b8ba81_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fe77ef0_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43293eba_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27459888_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@781d5232_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fe08687_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@393a9417_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e611fb_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b85bfe8_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@749d090a_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b516d04_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@447b0707_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51261d7d_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d9068fd_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2177fe86_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@232e3684_ARCHIVE_LOCATION">c:/Users/malik/Documents/FPGA_PROJECTS/ip_repo/BW_MULTIPLIER_IP_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b1c5cd83"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5fde6975"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="da2aade7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4f4bf55f"/>
      <xilinx:targetDRCs/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
