<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected</li><li class="info_message">Info (119006): Selected device 5CSEMA5F31C6 for design &quot;Audio_Demo&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time</li><li class="warning_message">Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="warning_message">Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="info_message">Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="critical_warning_message">Critical Warning (169085): No exact pin location assignment(s) for 104 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.</li><li class="info_message">Info (184020): Starting Fitter periphery placement operations</li><li class="info_message">Info (11178): Promoted 2 clocks (2 global)<ul><li class="info_message">Info (11162): nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1987 fanout uses global clock CLKCTRL_G6</li><li class="info_message">Info (11162): nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7</li></ul></li><li class="info_message">Info (11191): Automatically promoted 1 clock (1 global)<ul><li class="info_message">Info (11162): CLOCK2_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G5</li></ul></li><li class="info_message">Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (332164): Evaluating HDL-embedded SDC commands<ul><li class="info_message">Info (332165): Entity alt_jtag_atlantic<ul><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] </li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] </li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] </li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]</li><li class="info_message">Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]</li></ul></li><li class="info_message">Info (332165): Entity altera_std_synchronizer<ul><li class="info_message">Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]</li></ul></li><li class="info_message">Info (332165): Entity sld_hub<ul><li class="info_message">Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   </li><li class="info_message">Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }</li><li class="info_message">Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}</li></ul></li></ul></li><li class="info_message">Info (332104): Reading SDC File: &apos;Audio_Demo_quartus/nios_system/synthesis/submodules/altera_reset_controller.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;Audio_Demo_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc&apos;</li><li class="warning_message">Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.<ul><li class="info_message">Info (13166): Register nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] is being clocked by CLOCK2_50</li></ul></li><li class="info_message">Info (332143): No user constrained clock uncertainty found in the design. Calling &quot;derive_clock_uncertainty&quot;</li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.</li><li class="warning_message">Warning (332056): PLL cross checking found inconsistent PLL clock settings:<ul><li class="warning_message">Warning (332056): Node: NiosII|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000</li></ul></li><li class="info_message">Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements</li><li class="info_message">Info (332111): Found 1 clocks<ul><li class="info_message">Info (332111):   Period   Clock Name</li><li class="info_message">Info (332111): ======== ============</li><li class="info_message">Info (332111):   33.333 altera_reserved_tck</li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="warning_message">Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments<ul><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Enable Register=ON&quot; to &quot;oe&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[9]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[8]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[7]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[6]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[5]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[4]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[3]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[2]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[1]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[15]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[14]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[13]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[12]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[11]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[10]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[0]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_cmd[2]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_cmd[1]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_cmd[0]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li></ul></li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176218): Packed 24 registers into blocks of type Block RAM</li><li class="extra_info_message">Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer</li><li class="extra_info_message">Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer</li><li class="extra_info_message">Extra Info (176220): Created 34 register duplicates</li></ul></li><li class="info_message">Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (14951): The Fitter is using Advanced Physical Optimization.</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:39</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:00:07</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 1% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10</li></ul></li><li class="info_message">Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.<ul><li class="info_message">Info (170201): Optimizations that may affect the design&apos;s routability were skipped</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:00:09</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 2.44 seconds.</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11</li><li class="warning_message">Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (169064): Following 39 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results<ul><li class="info_message">Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 19</li><li class="info_message">Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 20</li><li class="info_message">Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 22</li><li class="info_message">Info (169065): Pin GPIO_0[0] has a permanently enabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[1] has a permanently enabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[2] has a permanently enabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li><li class="info_message">Info (169065): Pin GPIO_0[3] has a permanently enabled output enable File: E:/ESD1/Demos/demo6/Audio_Demo/Audio_Demo_quartus/audio_demo.vhd Line: 31</li></ul></li><li class="info_message">Info (144001): Generated suppressed messages file E:/ESD1/Demos/demo6/Audio_Demo/output_files/Audio_Demo.fit.smsg</li><li class="info_message">Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings<ul><li class="info_message">Info: Peak virtual memory: 8058 megabytes</li><li class="info_message">Info: Processing ended: Tue Mar 25 23:48:41 2025</li><li class="info_message">Info: Elapsed time: 00:02:35</li><li class="info_message">Info: Total CPU time (on all processors): 00:19:29</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
