{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751058614284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751058614284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 18:10:14 2025 " "Processing started: Fri Jun 27 18:10:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751058614284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751058614284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blackjack -c top_blackjack " "Command: quartus_map --read_settings_files=on --write_settings_files=off blackjack -c top_blackjack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751058614284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1751058614944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_blackjack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_blackjack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_blackjack-Behavioral " "Found design unit 1: top_blackjack-Behavioral" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058615328 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_blackjack " "Found entity 1: top_blackjack" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058615328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058615328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cards-Behavioral " "Found design unit 1: cards-Behavioral" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058615328 ""} { "Info" "ISGN_ENTITY_NAME" "1 cards " "Found entity 1: cards" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058615328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058615328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blackjack-Behavioral " "Found design unit 1: blackjack-Behavioral" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058615336 ""} { "Info" "ISGN_ENTITY_NAME" "1 blackjack " "Found entity 1: blackjack" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058615336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058615336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_blackjack " "Elaborating entity \"top_blackjack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1751058615376 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..3\] top_blackjack.vhd(20) " "Using initial value X (don't care) for net \"LEDR\[9..3\]\" at top_blackjack.vhd(20)" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1751058615376 "|top_blackjack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cards cards:cards_inst " "Elaborating entity \"cards\" for hierarchy \"cards:cards_inst\"" {  } { { "top_blackjack.vhd" "cards_inst" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058615386 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reqManual cards.vhd(62) " "VHDL Process Statement warning at cards.vhd(62): signal \"reqManual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random_number cards.vhd(63) " "VHDL Process Statement warning at cards.vhd(63): signal \"random_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardManual cards.vhd(65) " "VHDL Process Statement warning at cards.vhd(65): signal \"cardManual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardManual cards.vhd(66) " "VHDL Process Statement warning at cards.vhd(66): signal \"cardManual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardManual cards.vhd(67) " "VHDL Process Statement warning at cards.vhd(67): signal \"cardManual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardManual cards.vhd(68) " "VHDL Process Statement warning at cards.vhd(68): signal \"cardManual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cardFinal cards.vhd(55) " "VHDL Process Statement warning at cards.vhd(55): inferring latch(es) for signal or variable \"cardFinal\", which holds its previous value in one or more paths through the process" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardFinal\[0\] cards.vhd(55) " "Inferred latch for \"cardFinal\[0\]\" at cards.vhd(55)" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardFinal\[1\] cards.vhd(55) " "Inferred latch for \"cardFinal\[1\]\" at cards.vhd(55)" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardFinal\[2\] cards.vhd(55) " "Inferred latch for \"cardFinal\[2\]\" at cards.vhd(55)" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cardFinal\[3\] cards.vhd(55) " "Inferred latch for \"cardFinal\[3\]\" at cards.vhd(55)" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|cards:cards_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blackjack blackjack:blackjack_inst " "Elaborating entity \"blackjack\" for hierarchy \"blackjack:blackjack_inst\"" {  } { { "top_blackjack.vhd" "blackjack_inst" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058615386 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardValue blackjack.vhd(341) " "VHDL Process Statement warning at blackjack.vhd(341): signal \"cardValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerValue blackjack.vhd(342) " "VHDL Process Statement warning at blackjack.vhd(342): signal \"playerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerValue blackjack.vhd(343) " "VHDL Process Statement warning at blackjack.vhd(343): signal \"playerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardValue blackjack.vhd(345) " "VHDL Process Statement warning at blackjack.vhd(345): signal \"cardValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dealerValue blackjack.vhd(346) " "VHDL Process Statement warning at blackjack.vhd(346): signal \"dealerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dealerValue blackjack.vhd(347) " "VHDL Process Statement warning at blackjack.vhd(347): signal \"dealerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerValue blackjack.vhd(354) " "VHDL Process Statement warning at blackjack.vhd(354): signal \"playerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerValue blackjack.vhd(355) " "VHDL Process Statement warning at blackjack.vhd(355): signal \"playerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615386 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dealerValue blackjack.vhd(357) " "VHDL Process Statement warning at blackjack.vhd(357): signal \"dealerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dealerValue blackjack.vhd(358) " "VHDL Process Statement warning at blackjack.vhd(358): signal \"dealerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardValue blackjack.vhd(366) " "VHDL Process Statement warning at blackjack.vhd(366): signal \"cardValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerValue blackjack.vhd(367) " "VHDL Process Statement warning at blackjack.vhd(367): signal \"playerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerValue blackjack.vhd(368) " "VHDL Process Statement warning at blackjack.vhd(368): signal \"playerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cardValue blackjack.vhd(371) " "VHDL Process Statement warning at blackjack.vhd(371): signal \"cardValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dealerValue blackjack.vhd(372) " "VHDL Process Statement warning at blackjack.vhd(372): signal \"dealerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dealerValue blackjack.vhd(373) " "VHDL Process Statement warning at blackjack.vhd(373): signal \"dealerValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1751058615402 "|top_blackjack|blackjack:blackjack_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "blackjack:blackjack_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"blackjack:blackjack_inst\|Div1\"" {  } { { "blackjack.vhd" "Div1" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "blackjack:blackjack_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"blackjack:blackjack_inst\|Div0\"" {  } { { "blackjack.vhd" "Div0" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "blackjack:blackjack_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"blackjack:blackjack_inst\|Mod1\"" {  } { { "blackjack.vhd" "Mod1" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 347 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "blackjack:blackjack_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"blackjack:blackjack_inst\|Mod0\"" {  } { { "blackjack.vhd" "Mod0" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616384 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cards:cards_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cards:cards_inst\|Mod0\"" {  } { { "cards.vhd" "Mod0" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616384 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1751058616384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blackjack:blackjack_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"blackjack:blackjack_inst\|lpm_divide:Div1\"" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 346 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blackjack:blackjack_inst\|lpm_divide:Div1 " "Instantiated megafunction \"blackjack:blackjack_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616422 ""}  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 346 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1751058616422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blackjack:blackjack_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"blackjack:blackjack_inst\|lpm_divide:Mod1\"" {  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 347 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blackjack:blackjack_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"blackjack:blackjack_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616698 ""}  } { { "blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/blackjack.vhd" 347 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1751058616698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cards:cards_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cards:cards_inst\|lpm_divide:Mod0\"" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058616871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cards:cards_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"cards:cards_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751058616871 ""}  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1751058616871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/aluno/Documents/blackjack/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751058616960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751058616960 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "124 " "Ignored 124 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1751058617650 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1751058617650 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1751058617761 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1751058617761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1751058621133 "|top_blackjack|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1751058621133 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cards:cards_inst\|lfsr\[14\] High " "Register cards:cards_inst\|lfsr\[14\] will power up to High" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1751058621171 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cards:cards_inst\|lfsr\[3\] High " "Register cards:cards_inst\|lfsr\[3\] will power up to High" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1751058621171 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cards:cards_inst\|lfsr\[2\] High " "Register cards:cards_inst\|lfsr\[2\] will power up to High" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1751058621171 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cards:cards_inst\|lfsr\[1\] High " "Register cards:cards_inst\|lfsr\[1\] will power up to High" {  } { { "cards.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/cards.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1751058621171 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1751058621171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1751058622759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058622759 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058623013 "|top_blackjack|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058623013 "|top_blackjack|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058623013 "|top_blackjack|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058623013 "|top_blackjack|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_blackjack.vhd" "" { Text "C:/Users/aluno/Documents/blackjack/top_blackjack.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751058623013 "|top_blackjack|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1751058623013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5907 " "Implemented 5907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1751058623013 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1751058623013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5862 " "Implemented 5862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1751058623013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1751058623013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751058623044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 18:10:23 2025 " "Processing ended: Fri Jun 27 18:10:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751058623044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751058623044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751058623044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751058623044 ""}
