-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L7 is Mux~54 at LC_X7_Y1_N6
--operation mode is normal

A1L7 = !x[1] & e & !x[0];


--A1L8 is Mux~55 at LC_X7_Y1_N4
--operation mode is normal

A1L8 = !x[1] & e & x[0];


--A1L9 is Mux~56 at LC_X7_Y1_N5
--operation mode is normal

A1L9 = x[1] & e & !x[0];


--A1L01 is Mux~57 at LC_X7_Y1_N2
--operation mode is normal

A1L01 = x[1] & e & x[0];


--e is e at PIN_V18
--operation mode is input

e = INPUT();


--x[1] is x[1] at PIN_V17
--operation mode is input

x[1] = INPUT();


--x[0] is x[0] at PIN_Y16
--operation mode is input

x[0] = INPUT();


--f[0] is f[0] at PIN_U16
--operation mode is output

f[0] = OUTPUT(A1L7);


--f[1] is f[1] at PIN_T16
--operation mode is output

f[1] = OUTPUT(A1L8);


--f[2] is f[2] at PIN_V16
--operation mode is output

f[2] = OUTPUT(A1L9);


--f[3] is f[3] at PIN_U17
--operation mode is output

f[3] = OUTPUT(A1L01);



