// Seed: 98813743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  final $display;
  wire id_30;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_21 = 1;
  assign id_16[1] = 1'b0 - id_14;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_4,
      id_6,
      id_20,
      id_4,
      id_13,
      id_13,
      id_11,
      id_4,
      id_8,
      id_22,
      id_22,
      id_1,
      id_11,
      id_22,
      id_11,
      id_17,
      id_9,
      id_4,
      id_17,
      id_11,
      id_3,
      id_17,
      id_10,
      id_17,
      id_21,
      id_10
  );
  wire id_23;
  id_24(
      .id_0(1 >> 1), .id_1(1 == 1), .id_2(id_19 || !id_22 - 1), .id_3(id_3)
  );
  assign id_1 = 1'b0;
  and primCall (
      id_1,
      id_10,
      id_4,
      id_13,
      id_11,
      id_2,
      id_19,
      id_16,
      id_18,
      id_7,
      id_20,
      id_14,
      id_8,
      id_17,
      id_22,
      id_6,
      id_12
  );
endmodule
